
pwnRF_WL55.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b94  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08009cd4  08009cd4  00019cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f8c  08009f8c  0002002c  2**0
                  CONTENTS
  4 .ARM          00000008  08009f8c  08009f8c  00019f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f94  08009f94  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f94  08009f94  00019f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f98  08009f98  00019f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08009f9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c14  2000002c  08009fc8  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c40  08009fc8  00021c40  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cc77  00000000  00000000  00020056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000057e7  00000000  00000000  0004cccd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023b8  00000000  00000000  000524b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002190  00000000  00000000  00054870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000221f6  00000000  00000000  00056a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023b0b  00000000  00000000  00078bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb085  00000000  00000000  0009c701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00167786  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000094d0  00000000  00000000  001677dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000002c 	.word	0x2000002c
 800015c:	00000000 	.word	0x00000000
 8000160:	08009cbc 	.word	0x08009cbc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000030 	.word	0x20000030
 800017c:	08009cbc 	.word	0x08009cbc

08000180 <__aeabi_uldivmod>:
 8000180:	b953      	cbnz	r3, 8000198 <__aeabi_uldivmod+0x18>
 8000182:	b94a      	cbnz	r2, 8000198 <__aeabi_uldivmod+0x18>
 8000184:	2900      	cmp	r1, #0
 8000186:	bf08      	it	eq
 8000188:	2800      	cmpeq	r0, #0
 800018a:	bf1c      	itt	ne
 800018c:	f04f 31ff 	movne.w	r1, #4294967295
 8000190:	f04f 30ff 	movne.w	r0, #4294967295
 8000194:	f000 b96c 	b.w	8000470 <__aeabi_idiv0>
 8000198:	f1ad 0c08 	sub.w	ip, sp, #8
 800019c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a0:	f000 f806 	bl	80001b0 <__udivmoddi4>
 80001a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ac:	b004      	add	sp, #16
 80001ae:	4770      	bx	lr

080001b0 <__udivmoddi4>:
 80001b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b4:	9e08      	ldr	r6, [sp, #32]
 80001b6:	460d      	mov	r5, r1
 80001b8:	4604      	mov	r4, r0
 80001ba:	468e      	mov	lr, r1
 80001bc:	2b00      	cmp	r3, #0
 80001be:	f040 8082 	bne.w	80002c6 <__udivmoddi4+0x116>
 80001c2:	428a      	cmp	r2, r1
 80001c4:	4617      	mov	r7, r2
 80001c6:	d946      	bls.n	8000256 <__udivmoddi4+0xa6>
 80001c8:	fab2 f282 	clz	r2, r2
 80001cc:	b14a      	cbz	r2, 80001e2 <__udivmoddi4+0x32>
 80001ce:	f1c2 0120 	rsb	r1, r2, #32
 80001d2:	fa05 f302 	lsl.w	r3, r5, r2
 80001d6:	fa20 f101 	lsr.w	r1, r0, r1
 80001da:	4097      	lsls	r7, r2
 80001dc:	ea41 0e03 	orr.w	lr, r1, r3
 80001e0:	4094      	lsls	r4, r2
 80001e2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e6:	0c23      	lsrs	r3, r4, #16
 80001e8:	fbbe fcf8 	udiv	ip, lr, r8
 80001ec:	b2b9      	uxth	r1, r7
 80001ee:	fb08 ee1c 	mls	lr, r8, ip, lr
 80001f2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80001f6:	fb0c f001 	mul.w	r0, ip, r1
 80001fa:	4298      	cmp	r0, r3
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x64>
 80001fe:	18fb      	adds	r3, r7, r3
 8000200:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000204:	f080 8116 	bcs.w	8000434 <__udivmoddi4+0x284>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 8113 	bls.w	8000434 <__udivmoddi4+0x284>
 800020e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000212:	443b      	add	r3, r7
 8000214:	1a1b      	subs	r3, r3, r0
 8000216:	b2a4      	uxth	r4, r4
 8000218:	fbb3 f0f8 	udiv	r0, r3, r8
 800021c:	fb08 3310 	mls	r3, r8, r0, r3
 8000220:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000224:	fb00 f101 	mul.w	r1, r0, r1
 8000228:	42a1      	cmp	r1, r4
 800022a:	d909      	bls.n	8000240 <__udivmoddi4+0x90>
 800022c:	193c      	adds	r4, r7, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8101 	bcs.w	8000438 <__udivmoddi4+0x288>
 8000236:	42a1      	cmp	r1, r4
 8000238:	f240 80fe 	bls.w	8000438 <__udivmoddi4+0x288>
 800023c:	3802      	subs	r0, #2
 800023e:	443c      	add	r4, r7
 8000240:	1a64      	subs	r4, r4, r1
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	2100      	movs	r1, #0
 8000248:	b11e      	cbz	r6, 8000252 <__udivmoddi4+0xa2>
 800024a:	40d4      	lsrs	r4, r2
 800024c:	2300      	movs	r3, #0
 800024e:	e9c6 4300 	strd	r4, r3, [r6]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	b902      	cbnz	r2, 800025a <__udivmoddi4+0xaa>
 8000258:	deff      	udf	#255	; 0xff
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	2a00      	cmp	r2, #0
 8000260:	d14f      	bne.n	8000302 <__udivmoddi4+0x152>
 8000262:	1bcb      	subs	r3, r1, r7
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f f887 	uxth.w	r8, r7
 800026c:	2101      	movs	r1, #1
 800026e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000272:	0c25      	lsrs	r5, r4, #16
 8000274:	fb0e 331c 	mls	r3, lr, ip, r3
 8000278:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800027c:	fb08 f30c 	mul.w	r3, r8, ip
 8000280:	42ab      	cmp	r3, r5
 8000282:	d907      	bls.n	8000294 <__udivmoddi4+0xe4>
 8000284:	197d      	adds	r5, r7, r5
 8000286:	f10c 30ff 	add.w	r0, ip, #4294967295
 800028a:	d202      	bcs.n	8000292 <__udivmoddi4+0xe2>
 800028c:	42ab      	cmp	r3, r5
 800028e:	f200 80e7 	bhi.w	8000460 <__udivmoddi4+0x2b0>
 8000292:	4684      	mov	ip, r0
 8000294:	1aed      	subs	r5, r5, r3
 8000296:	b2a3      	uxth	r3, r4
 8000298:	fbb5 f0fe 	udiv	r0, r5, lr
 800029c:	fb0e 5510 	mls	r5, lr, r0, r5
 80002a0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80002a4:	fb08 f800 	mul.w	r8, r8, r0
 80002a8:	45a0      	cmp	r8, r4
 80002aa:	d907      	bls.n	80002bc <__udivmoddi4+0x10c>
 80002ac:	193c      	adds	r4, r7, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b2:	d202      	bcs.n	80002ba <__udivmoddi4+0x10a>
 80002b4:	45a0      	cmp	r8, r4
 80002b6:	f200 80d7 	bhi.w	8000468 <__udivmoddi4+0x2b8>
 80002ba:	4618      	mov	r0, r3
 80002bc:	eba4 0408 	sub.w	r4, r4, r8
 80002c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c4:	e7c0      	b.n	8000248 <__udivmoddi4+0x98>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d908      	bls.n	80002dc <__udivmoddi4+0x12c>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80af 	beq.w	800042e <__udivmoddi4+0x27e>
 80002d0:	2100      	movs	r1, #0
 80002d2:	e9c6 0500 	strd	r0, r5, [r6]
 80002d6:	4608      	mov	r0, r1
 80002d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002dc:	fab3 f183 	clz	r1, r3
 80002e0:	2900      	cmp	r1, #0
 80002e2:	d14b      	bne.n	800037c <__udivmoddi4+0x1cc>
 80002e4:	42ab      	cmp	r3, r5
 80002e6:	d302      	bcc.n	80002ee <__udivmoddi4+0x13e>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	f200 80b7 	bhi.w	800045c <__udivmoddi4+0x2ac>
 80002ee:	1a84      	subs	r4, r0, r2
 80002f0:	eb65 0303 	sbc.w	r3, r5, r3
 80002f4:	2001      	movs	r0, #1
 80002f6:	469e      	mov	lr, r3
 80002f8:	2e00      	cmp	r6, #0
 80002fa:	d0aa      	beq.n	8000252 <__udivmoddi4+0xa2>
 80002fc:	e9c6 4e00 	strd	r4, lr, [r6]
 8000300:	e7a7      	b.n	8000252 <__udivmoddi4+0xa2>
 8000302:	f1c2 0c20 	rsb	ip, r2, #32
 8000306:	fa01 f302 	lsl.w	r3, r1, r2
 800030a:	4097      	lsls	r7, r2
 800030c:	fa20 f00c 	lsr.w	r0, r0, ip
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000318:	4318      	orrs	r0, r3
 800031a:	fbbc f1fe 	udiv	r1, ip, lr
 800031e:	0c05      	lsrs	r5, r0, #16
 8000320:	fb0e cc11 	mls	ip, lr, r1, ip
 8000324:	fa1f f887 	uxth.w	r8, r7
 8000328:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800032c:	fb01 f308 	mul.w	r3, r1, r8
 8000330:	42ab      	cmp	r3, r5
 8000332:	fa04 f402 	lsl.w	r4, r4, r2
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x19c>
 8000338:	197d      	adds	r5, r7, r5
 800033a:	f101 3cff 	add.w	ip, r1, #4294967295
 800033e:	f080 808b 	bcs.w	8000458 <__udivmoddi4+0x2a8>
 8000342:	42ab      	cmp	r3, r5
 8000344:	f240 8088 	bls.w	8000458 <__udivmoddi4+0x2a8>
 8000348:	3902      	subs	r1, #2
 800034a:	443d      	add	r5, r7
 800034c:	1aeb      	subs	r3, r5, r3
 800034e:	b285      	uxth	r5, r0
 8000350:	fbb3 f0fe 	udiv	r0, r3, lr
 8000354:	fb0e 3310 	mls	r3, lr, r0, r3
 8000358:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800035c:	fb00 f308 	mul.w	r3, r0, r8
 8000360:	42ab      	cmp	r3, r5
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x1c4>
 8000364:	197d      	adds	r5, r7, r5
 8000366:	f100 3cff 	add.w	ip, r0, #4294967295
 800036a:	d271      	bcs.n	8000450 <__udivmoddi4+0x2a0>
 800036c:	42ab      	cmp	r3, r5
 800036e:	d96f      	bls.n	8000450 <__udivmoddi4+0x2a0>
 8000370:	3802      	subs	r0, #2
 8000372:	443d      	add	r5, r7
 8000374:	1aeb      	subs	r3, r5, r3
 8000376:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800037a:	e778      	b.n	800026e <__udivmoddi4+0xbe>
 800037c:	f1c1 0c20 	rsb	ip, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f70c 	lsr.w	r7, r2, ip
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 f40c 	lsr.w	r4, r0, ip
 800038c:	fa05 f301 	lsl.w	r3, r5, r1
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	fa25 f50c 	lsr.w	r5, r5, ip
 8000398:	431c      	orrs	r4, r3
 800039a:	0c23      	lsrs	r3, r4, #16
 800039c:	fbb5 f9fe 	udiv	r9, r5, lr
 80003a0:	fa1f f887 	uxth.w	r8, r7
 80003a4:	fb0e 5519 	mls	r5, lr, r9, r5
 80003a8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 80003ac:	fb09 fa08 	mul.w	sl, r9, r8
 80003b0:	45aa      	cmp	sl, r5
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	fa00 f301 	lsl.w	r3, r0, r1
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x21e>
 80003bc:	197d      	adds	r5, r7, r5
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d247      	bcs.n	8000454 <__udivmoddi4+0x2a4>
 80003c4:	45aa      	cmp	sl, r5
 80003c6:	d945      	bls.n	8000454 <__udivmoddi4+0x2a4>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	443d      	add	r5, r7
 80003ce:	eba5 050a 	sub.w	r5, r5, sl
 80003d2:	b2a4      	uxth	r4, r4
 80003d4:	fbb5 f0fe 	udiv	r0, r5, lr
 80003d8:	fb0e 5510 	mls	r5, lr, r0, r5
 80003dc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003e0:	fb00 f808 	mul.w	r8, r0, r8
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	d907      	bls.n	80003f8 <__udivmoddi4+0x248>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 35ff 	add.w	r5, r0, #4294967295
 80003ee:	d22d      	bcs.n	800044c <__udivmoddi4+0x29c>
 80003f0:	45a0      	cmp	r8, r4
 80003f2:	d92b      	bls.n	800044c <__udivmoddi4+0x29c>
 80003f4:	3802      	subs	r0, #2
 80003f6:	443c      	add	r4, r7
 80003f8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	fba0 8902 	umull	r8, r9, r0, r2
 8000404:	454c      	cmp	r4, r9
 8000406:	46c6      	mov	lr, r8
 8000408:	464d      	mov	r5, r9
 800040a:	d319      	bcc.n	8000440 <__udivmoddi4+0x290>
 800040c:	d016      	beq.n	800043c <__udivmoddi4+0x28c>
 800040e:	b15e      	cbz	r6, 8000428 <__udivmoddi4+0x278>
 8000410:	ebb3 020e 	subs.w	r2, r3, lr
 8000414:	eb64 0405 	sbc.w	r4, r4, r5
 8000418:	fa04 fc0c 	lsl.w	ip, r4, ip
 800041c:	40ca      	lsrs	r2, r1
 800041e:	ea4c 0202 	orr.w	r2, ip, r2
 8000422:	40cc      	lsrs	r4, r1
 8000424:	e9c6 2400 	strd	r2, r4, [r6]
 8000428:	2100      	movs	r1, #0
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	4631      	mov	r1, r6
 8000430:	4630      	mov	r0, r6
 8000432:	e70e      	b.n	8000252 <__udivmoddi4+0xa2>
 8000434:	46ac      	mov	ip, r5
 8000436:	e6ed      	b.n	8000214 <__udivmoddi4+0x64>
 8000438:	4618      	mov	r0, r3
 800043a:	e701      	b.n	8000240 <__udivmoddi4+0x90>
 800043c:	4543      	cmp	r3, r8
 800043e:	d2e6      	bcs.n	800040e <__udivmoddi4+0x25e>
 8000440:	ebb8 0e02 	subs.w	lr, r8, r2
 8000444:	eb69 0507 	sbc.w	r5, r9, r7
 8000448:	3801      	subs	r0, #1
 800044a:	e7e0      	b.n	800040e <__udivmoddi4+0x25e>
 800044c:	4628      	mov	r0, r5
 800044e:	e7d3      	b.n	80003f8 <__udivmoddi4+0x248>
 8000450:	4660      	mov	r0, ip
 8000452:	e78f      	b.n	8000374 <__udivmoddi4+0x1c4>
 8000454:	4681      	mov	r9, r0
 8000456:	e7ba      	b.n	80003ce <__udivmoddi4+0x21e>
 8000458:	4661      	mov	r1, ip
 800045a:	e777      	b.n	800034c <__udivmoddi4+0x19c>
 800045c:	4608      	mov	r0, r1
 800045e:	e74b      	b.n	80002f8 <__udivmoddi4+0x148>
 8000460:	f1ac 0c02 	sub.w	ip, ip, #2
 8000464:	443d      	add	r5, r7
 8000466:	e715      	b.n	8000294 <__udivmoddi4+0xe4>
 8000468:	3802      	subs	r0, #2
 800046a:	443c      	add	r4, r7
 800046c:	e726      	b.n	80002bc <__udivmoddi4+0x10c>
 800046e:	bf00      	nop

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of initThread */
  initThreadHandle = osThreadNew(initTask, NULL, &initThread_attributes);
 8000478:	4a04      	ldr	r2, [pc, #16]	; (800048c <MX_FREERTOS_Init+0x18>)
 800047a:	2100      	movs	r1, #0
 800047c:	4804      	ldr	r0, [pc, #16]	; (8000490 <MX_FREERTOS_Init+0x1c>)
 800047e:	f003 fe01 	bl	8004084 <osThreadNew>
 8000482:	4603      	mov	r3, r0
 8000484:	4a03      	ldr	r2, [pc, #12]	; (8000494 <MX_FREERTOS_Init+0x20>)
 8000486:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	08009d54 	.word	0x08009d54
 8000490:	08000499 	.word	0x08000499
 8000494:	20001a88 	.word	0x20001a88

08000498 <initTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_initTask */
void initTask(void *argument)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  /* init code for SubGHz_Phy */
  MX_SubGHz_Phy_Init();
 80004a0:	f009 f828 	bl	80094f4 <MX_SubGHz_Phy_Init>
  /* USER CODE BEGIN initTask */

  while (1) {
	  SubghzApp_Sent("Hello World", 12);
 80004a4:	210c      	movs	r1, #12
 80004a6:	4804      	ldr	r0, [pc, #16]	; (80004b8 <initTask+0x20>)
 80004a8:	f009 f8a8 	bl	80095fc <SubghzApp_Sent>
	  osDelay(1000);
 80004ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004b0:	f003 fe8e 	bl	80041d0 <osDelay>
  while (1) {
 80004b4:	e7f6      	b.n	80004a4 <initTask+0xc>
 80004b6:	bf00      	nop
 80004b8:	08009ce0 	.word	0x08009ce0

080004bc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004bc:	b480      	push	{r7}
 80004be:	b085      	sub	sp, #20
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4313      	orrs	r3, r2
 80004d2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4013      	ands	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004e0:	68fb      	ldr	r3, [r7, #12]
}
 80004e2:	bf00      	nop
 80004e4:	3714      	adds	r7, #20
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr

080004ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000500:	2001      	movs	r0, #1
 8000502:	f7ff ffdb 	bl	80004bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000506:	2002      	movs	r0, #2
 8000508:	f7ff ffd8 	bl	80004bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800050c:	2004      	movs	r0, #4
 800050e:	f7ff ffd5 	bl	80004bc <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000512:	2200      	movs	r2, #0
 8000514:	f44f 410a 	mov.w	r1, #35328	; 0x8a00
 8000518:	481e      	ldr	r0, [pc, #120]	; (8000594 <MX_GPIO_Init+0xa8>)
 800051a:	f000 fdbb 	bl	8001094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 800051e:	2200      	movs	r2, #0
 8000520:	2138      	movs	r1, #56	; 0x38
 8000522:	481d      	ldr	r0, [pc, #116]	; (8000598 <MX_GPIO_Init+0xac>)
 8000524:	f000 fdb6 	bl	8001094 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8000528:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 800052c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800052e:	2301      	movs	r3, #1
 8000530:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000532:	2300      	movs	r3, #0
 8000534:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000536:	2300      	movs	r3, #0
 8000538:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	4619      	mov	r1, r3
 800053e:	4815      	ldr	r0, [pc, #84]	; (8000594 <MX_GPIO_Init+0xa8>)
 8000540:	f000 fc48 	bl	8000dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 8000544:	2338      	movs	r3, #56	; 0x38
 8000546:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000548:	2301      	movs	r3, #1
 800054a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054c:	2300      	movs	r3, #0
 800054e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000550:	2300      	movs	r3, #0
 8000552:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000554:	1d3b      	adds	r3, r7, #4
 8000556:	4619      	mov	r1, r3
 8000558:	480f      	ldr	r0, [pc, #60]	; (8000598 <MX_GPIO_Init+0xac>)
 800055a:	f000 fc3b 	bl	8000dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 800055e:	2303      	movs	r3, #3
 8000560:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000562:	2300      	movs	r3, #0
 8000564:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000566:	2301      	movs	r3, #1
 8000568:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	4619      	mov	r1, r3
 800056e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000572:	f000 fc2f 	bl	8000dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B3_Pin;
 8000576:	2340      	movs	r3, #64	; 0x40
 8000578:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800057a:	2300      	movs	r3, #0
 800057c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800057e:	2301      	movs	r3, #1
 8000580:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B3_GPIO_Port, &GPIO_InitStruct);
 8000582:	1d3b      	adds	r3, r7, #4
 8000584:	4619      	mov	r1, r3
 8000586:	4804      	ldr	r0, [pc, #16]	; (8000598 <MX_GPIO_Init+0xac>)
 8000588:	f000 fc24 	bl	8000dd4 <HAL_GPIO_Init>

}
 800058c:	bf00      	nop
 800058e:	3718      	adds	r7, #24
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	48000400 	.word	0x48000400
 8000598:	48000800 	.word	0x48000800

0800059c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80005a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80005a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80005ac:	f023 0218 	bic.w	r2, r3, #24
 80005b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	4313      	orrs	r3, r2
 80005b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bc80      	pop	{r7}
 80005c4:	4770      	bx	lr

080005c6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ca:	f000 fac5 	bl	8000b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ce:	f000 f80d 	bl	80005ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f7ff ff8b 	bl	80004ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d6:	f000 fa03 	bl	80009e0 <MX_USART2_UART_Init>
  MX_SUBGHZ_Init();
 80005da:	f000 f937 	bl	800084c <MX_SUBGHZ_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80005de:	f003 fce9 	bl	8003fb4 <osKernelInitialize>
  MX_FREERTOS_Init();
 80005e2:	f7ff ff47 	bl	8000474 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80005e6:	f003 fd17 	bl	8004018 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ea:	e7fe      	b.n	80005ea <main+0x24>

080005ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b09a      	sub	sp, #104	; 0x68
 80005f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f2:	f107 0320 	add.w	r3, r7, #32
 80005f6:	2248      	movs	r2, #72	; 0x48
 80005f8:	2100      	movs	r1, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f009 fb56 	bl	8009cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
 800060c:	611a      	str	r2, [r3, #16]
 800060e:	615a      	str	r2, [r3, #20]
 8000610:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000612:	f000 fd57 	bl	80010c4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000616:	2000      	movs	r0, #0
 8000618:	f7ff ffc0 	bl	800059c <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800061c:	4b1e      	ldr	r3, [pc, #120]	; (8000698 <SystemClock_Config+0xac>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000624:	4a1c      	ldr	r2, [pc, #112]	; (8000698 <SystemClock_Config+0xac>)
 8000626:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <SystemClock_Config+0xac>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000634:	603b      	str	r3, [r7, #0]
 8000636:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000638:	2324      	movs	r3, #36	; 0x24
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800063c:	2381      	movs	r3, #129	; 0x81
 800063e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000644:	2300      	movs	r3, #0
 8000646:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000648:	2360      	movs	r3, #96	; 0x60
 800064a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800064c:	2300      	movs	r3, #0
 800064e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000650:	f107 0320 	add.w	r3, r7, #32
 8000654:	4618      	mov	r0, r3
 8000656:	f001 f813 	bl	8001680 <HAL_RCC_OscConfig>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000660:	f000 f82e 	bl	80006c0 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000664:	234f      	movs	r3, #79	; 0x4f
 8000666:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f001 fb97 	bl	8001db4 <HAL_RCC_ClockConfig>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800068c:	f000 f818 	bl	80006c0 <Error_Handler>
  }
}
 8000690:	bf00      	nop
 8000692:	3768      	adds	r7, #104	; 0x68
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	58000400 	.word	0x58000400

0800069c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a04      	ldr	r2, [pc, #16]	; (80006bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d101      	bne.n	80006b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80006ae:	f000 fa73 	bl	8000b98 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40012c00 	.word	0x40012c00

080006c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c4:	b672      	cpsid	i
}
 80006c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c8:	e7fe      	b.n	80006c8 <Error_Handler+0x8>

080006ca <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ca:	b580      	push	{r7, lr}
 80006cc:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	210f      	movs	r1, #15
 80006d2:	f06f 0001 	mvn.w	r0, #1
 80006d6:	f000 fb54 	bl	8000d82 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}

080006de <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80006de:	b480      	push	{r7}
 80006e0:	b085      	sub	sp, #20
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80006e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80006ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	4313      	orrs	r3, r2
 80006f4:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80006f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4013      	ands	r3, r2
 8000700:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000702:	68fb      	ldr	r3, [r7, #12]
}
 8000704:	bf00      	nop
 8000706:	3714      	adds	r7, #20
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr
	...

08000710 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08e      	sub	sp, #56	; 0x38
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000720:	2300      	movs	r3, #0
 8000722:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000726:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800072a:	f7ff ffd8 	bl	80006de <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800072e:	f107 020c 	add.w	r2, r7, #12
 8000732:	f107 0310 	add.w	r3, r7, #16
 8000736:	4611      	mov	r1, r2
 8000738:	4618      	mov	r0, r3
 800073a:	f001 fd55 	bl	80021e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800073e:	f001 fd41 	bl	80021c4 <HAL_RCC_GetPCLK2Freq>
 8000742:	6338      	str	r0, [r7, #48]	; 0x30
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000746:	4a21      	ldr	r2, [pc, #132]	; (80007cc <HAL_InitTick+0xbc>)
 8000748:	fba2 2303 	umull	r2, r3, r2, r3
 800074c:	0c9b      	lsrs	r3, r3, #18
 800074e:	3b01      	subs	r3, #1
 8000750:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000752:	4b1f      	ldr	r3, [pc, #124]	; (80007d0 <HAL_InitTick+0xc0>)
 8000754:	4a1f      	ldr	r2, [pc, #124]	; (80007d4 <HAL_InitTick+0xc4>)
 8000756:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000758:	4b1d      	ldr	r3, [pc, #116]	; (80007d0 <HAL_InitTick+0xc0>)
 800075a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800075e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000760:	4a1b      	ldr	r2, [pc, #108]	; (80007d0 <HAL_InitTick+0xc0>)
 8000762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000764:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000766:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <HAL_InitTick+0xc0>)
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <HAL_InitTick+0xc0>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8000772:	4817      	ldr	r0, [pc, #92]	; (80007d0 <HAL_InitTick+0xc0>)
 8000774:	f002 fc64 	bl	8003040 <HAL_TIM_Base_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 800077e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000782:	2b00      	cmp	r3, #0
 8000784:	d11b      	bne.n	80007be <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000786:	4812      	ldr	r0, [pc, #72]	; (80007d0 <HAL_InitTick+0xc0>)
 8000788:	f002 fcba 	bl	8003100 <HAL_TIM_Base_Start_IT>
 800078c:	4603      	mov	r3, r0
 800078e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 8000792:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000796:	2b00      	cmp	r3, #0
 8000798:	d111      	bne.n	80007be <HAL_InitTick+0xae>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800079a:	2018      	movs	r0, #24
 800079c:	f000 fb0b 	bl	8000db6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2b0f      	cmp	r3, #15
 80007a4:	d808      	bhi.n	80007b8 <HAL_InitTick+0xa8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80007a6:	2200      	movs	r2, #0
 80007a8:	6879      	ldr	r1, [r7, #4]
 80007aa:	2018      	movs	r0, #24
 80007ac:	f000 fae9 	bl	8000d82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007b0:	4a09      	ldr	r2, [pc, #36]	; (80007d8 <HAL_InitTick+0xc8>)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	6013      	str	r3, [r2, #0]
 80007b6:	e002      	b.n	80007be <HAL_InitTick+0xae>
      }
      else
      {
        status = HAL_ERROR;
 80007b8:	2301      	movs	r3, #1
 80007ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }
 /* Return function status */
  return status;
 80007be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3738      	adds	r7, #56	; 0x38
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	431bde83 	.word	0x431bde83
 80007d0:	20001a8c 	.word	0x20001a8c
 80007d4:	40012c00 	.word	0x40012c00
 80007d8:	20000004 	.word	0x20000004

080007dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <NMI_Handler+0x4>

080007e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e2:	b480      	push	{r7}
 80007e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007e6:	e7fe      	b.n	80007e6 <HardFault_Handler+0x4>

080007e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007ec:	e7fe      	b.n	80007ec <MemManage_Handler+0x4>

080007ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007ee:	b480      	push	{r7}
 80007f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f2:	e7fe      	b.n	80007f2 <BusFault_Handler+0x4>

080007f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007f8:	e7fe      	b.n	80007f8 <UsageFault_Handler+0x4>

080007fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007fa:	b480      	push	{r7}
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007fe:	bf00      	nop
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
	...

08000808 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800080c:	4802      	ldr	r0, [pc, #8]	; (8000818 <TIM1_UP_IRQHandler+0x10>)
 800080e:	f002 fcc3 	bl	8003198 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20001a8c 	.word	0x20001a8c

0800081c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000824:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000828:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800082a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4313      	orrs	r3, r2
 8000832:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000834:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000838:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4013      	ands	r3, r2
 800083e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000840:	68fb      	ldr	r3, [r7, #12]
}
 8000842:	bf00      	nop
 8000844:	3714      	adds	r7, #20
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr

0800084c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000850:	4b06      	ldr	r3, [pc, #24]	; (800086c <MX_SUBGHZ_Init+0x20>)
 8000852:	2208      	movs	r2, #8
 8000854:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000856:	4805      	ldr	r0, [pc, #20]	; (800086c <MX_SUBGHZ_Init+0x20>)
 8000858:	f002 f862 	bl	8002920 <HAL_SUBGHZ_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000862:	f7ff ff2d 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20001ad8 	.word	0x20001ad8

08000870 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000878:	2001      	movs	r0, #1
 800087a:	f7ff ffcf 	bl	800081c <LL_APB3_GRP1_EnableClock>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	bc80      	pop	{r7}
 8000890:	4770      	bx	lr

08000892 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	bc80      	pop	{r7}
 800089c:	4770      	bx	lr

0800089e <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	b083      	sub	sp, #12
 80008a2:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008a4:	2300      	movs	r3, #0
 80008a6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  return ret;
 80008a8:	79fb      	ldrb	r3, [r7, #7]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr

080008b4 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008bc:	2300      	movs	r3, #0
 80008be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  return ret;
 80008c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3714      	adds	r7, #20
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr

080008cc <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008d2:	2300      	movs	r3, #0
 80008d4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  return ret;
 80008d6:	79fb      	ldrb	r3, [r7, #7]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr

080008e2 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80008e2:	b480      	push	{r7}
 80008e4:	b083      	sub	sp, #12
 80008e6:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_SetTimerContext */

  /* USER CODE END TIMER_IF_SetTimerContext */
  return ret;
 80008ec:	687b      	ldr	r3, [r7, #4]
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr

080008f8 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerContext */

  /* USER CODE END TIMER_IF_GetTimerContext */
  return ret;
 8000902:	687b      	ldr	r3, [r7, #4]
}
 8000904:	4618      	mov	r0, r3
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr

0800090e <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 800090e:	b480      	push	{r7}
 8000910:	b083      	sub	sp, #12
 8000912:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ret;
 8000918:	687b      	ldr	r3, [r7, #4]
}
 800091a:	4618      	mov	r0, r3
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr

08000924 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  return ret;
 800092e:	687b      	ldr	r3, [r7, #4]
}
 8000930:	4618      	mov	r0, r3
 8000932:	370c      	adds	r7, #12
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr

0800093a <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 800093a:	b480      	push	{r7}
 800093c:	b083      	sub	sp, #12
 800093e:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  return ret;
 8000944:	687b      	ldr	r3, [r7, #4]
}
 8000946:	4618      	mov	r0, r3
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ret;
 800095c:	68fb      	ldr	r3, [r7, #12]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
    return ret;
 8000974:	68fb      	ldr	r3, [r7, #12]
}
 8000976:	4618      	mov	r0, r3
 8000978:	3714      	adds	r7, #20
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <LL_AHB2_GRP1_EnableClock>:
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800098c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800098e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4313      	orrs	r3, r2
 8000996:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000998:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800099c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4013      	ands	r3, r2
 80009a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009a4:	68fb      	ldr	r3, [r7, #12]
}
 80009a6:	bf00      	nop
 80009a8:	3714      	adds	r7, #20
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr

080009b0 <LL_APB1_GRP1_EnableClock>:
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80009b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80009be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80009c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4013      	ands	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009d4:	68fb      	ldr	r3, [r7, #12]
}
 80009d6:	bf00      	nop
 80009d8:	3714      	adds	r7, #20
 80009da:	46bd      	mov	sp, r7
 80009dc:	bc80      	pop	{r7}
 80009de:	4770      	bx	lr

080009e0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009e4:	4b22      	ldr	r3, [pc, #136]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 80009e6:	4a23      	ldr	r2, [pc, #140]	; (8000a74 <MX_USART2_UART_Init+0x94>)
 80009e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ea:	4b21      	ldr	r3, [pc, #132]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 80009ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009f2:	4b1f      	ldr	r3, [pc, #124]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009f8:	4b1d      	ldr	r3, [pc, #116]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009fe:	4b1c      	ldr	r3, [pc, #112]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a04:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0a:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a10:	4b17      	ldr	r3, [pc, #92]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a16:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a28:	4811      	ldr	r0, [pc, #68]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a2a:	f002 fd97 	bl	800355c <HAL_UART_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a34:	f7ff fe44 	bl	80006c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a38:	2100      	movs	r1, #0
 8000a3a:	480d      	ldr	r0, [pc, #52]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a3c:	f003 f9d2 	bl	8003de4 <HAL_UARTEx_SetTxFifoThreshold>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a46:	f7ff fe3b 	bl	80006c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4808      	ldr	r0, [pc, #32]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a4e:	f003 fa07 	bl	8003e60 <HAL_UARTEx_SetRxFifoThreshold>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a58:	f7ff fe32 	bl	80006c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a5c:	4804      	ldr	r0, [pc, #16]	; (8000a70 <MX_USART2_UART_Init+0x90>)
 8000a5e:	f003 f989 	bl	8003d74 <HAL_UARTEx_DisableFifoMode>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a68:	f7ff fe2a 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20001ae4 	.word	0x20001ae4
 8000a74:	40004400 	.word	0x40004400

08000a78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b096      	sub	sp, #88	; 0x58
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	2238      	movs	r2, #56	; 0x38
 8000a96:	2100      	movs	r1, #0
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f009 f907 	bl	8009cac <memset>
  if(uartHandle->Instance==USART2)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a17      	ldr	r2, [pc, #92]	; (8000b00 <HAL_UART_MspInit+0x88>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d126      	bne.n	8000af6 <HAL_UART_MspInit+0x7e>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000aac:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000ab0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 fd7e 	bl	80025b8 <HAL_RCCEx_PeriphCLKConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ac2:	f7ff fdfd 	bl	80006c0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000aca:	f7ff ff71 	bl	80009b0 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	2001      	movs	r0, #1
 8000ad0:	f7ff ff56 	bl	8000980 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000ad4:	230c      	movs	r3, #12
 8000ad6:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ae4:	2307      	movs	r3, #7
 8000ae6:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000aec:	4619      	mov	r1, r3
 8000aee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af2:	f000 f96f 	bl	8000dd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000af6:	bf00      	nop
 8000af8:	3758      	adds	r7, #88	; 0x58
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40004400 	.word	0x40004400

08000b04 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b04:	480d      	ldr	r0, [pc, #52]	; (8000b3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b06:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b08:	f7ff fec3 	bl	8000892 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b0c:	480c      	ldr	r0, [pc, #48]	; (8000b40 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b0e:	490d      	ldr	r1, [pc, #52]	; (8000b44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b10:	4a0d      	ldr	r2, [pc, #52]	; (8000b48 <LoopForever+0xe>)
  movs r3, #0
 8000b12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b14:	e002      	b.n	8000b1c <LoopCopyDataInit>

08000b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b1a:	3304      	adds	r3, #4

08000b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b20:	d3f9      	bcc.n	8000b16 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b22:	4a0a      	ldr	r2, [pc, #40]	; (8000b4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b24:	4c0a      	ldr	r4, [pc, #40]	; (8000b50 <LoopForever+0x16>)
  movs r3, #0
 8000b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b28:	e001      	b.n	8000b2e <LoopFillZerobss>

08000b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b2c:	3204      	adds	r2, #4

08000b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b30:	d3fb      	bcc.n	8000b2a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b32:	f009 f889 	bl	8009c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b36:	f7ff fd46 	bl	80005c6 <main>

08000b3a <LoopForever>:

LoopForever:
    b LoopForever
 8000b3a:	e7fe      	b.n	8000b3a <LoopForever>
  ldr   r0, =_estack
 8000b3c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000b40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b44:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000b48:	08009f9c 	.word	0x08009f9c
  ldr r2, =_sbss
 8000b4c:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000b50:	20001c40 	.word	0x20001c40

08000b54 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b54:	e7fe      	b.n	8000b54 <ADC_IRQHandler>
	...

08000b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b62:	2003      	movs	r0, #3
 8000b64:	f000 f902 	bl	8000d6c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000b68:	f001 fb06 	bl	8002178 <HAL_RCC_GetHCLKFreq>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	4a09      	ldr	r2, [pc, #36]	; (8000b94 <HAL_Init+0x3c>)
 8000b70:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b72:	200f      	movs	r0, #15
 8000b74:	f7ff fdcc 	bl	8000710 <HAL_InitTick>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d002      	beq.n	8000b84 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	71fb      	strb	r3, [r7, #7]
 8000b82:	e001      	b.n	8000b88 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b84:	f7ff fda1 	bl	80006ca <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b88:	79fb      	ldrb	r3, [r7, #7]
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000000 	.word	0x20000000

08000b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b9c:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <HAL_IncTick+0x1c>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <HAL_IncTick+0x20>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	4a03      	ldr	r2, [pc, #12]	; (8000bb8 <HAL_IncTick+0x20>)
 8000baa:	6013      	str	r3, [r2, #0]
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20001b74 	.word	0x20001b74

08000bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc0:	4b02      	ldr	r3, [pc, #8]	; (8000bcc <HAL_GetTick+0x10>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	20001b74 	.word	0x20001b74

08000bd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bd8:	f7ff fff0 	bl	8000bbc <HAL_GetTick>
 8000bdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000be8:	d005      	beq.n	8000bf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bea:	4b0a      	ldr	r3, [pc, #40]	; (8000c14 <HAL_Delay+0x44>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bf6:	bf00      	nop
 8000bf8:	f7ff ffe0 	bl	8000bbc <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d8f7      	bhi.n	8000bf8 <HAL_Delay+0x28>
  {
  }
}
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000008 	.word	0x20000008

08000c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f003 0307 	and.w	r3, r3, #7
 8000c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c28:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c34:	4013      	ands	r3, r2
 8000c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c4a:	4a04      	ldr	r2, [pc, #16]	; (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	60d3      	str	r3, [r2, #12]
}
 8000c50:	bf00      	nop
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <__NVIC_GetPriorityGrouping+0x18>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	f003 0307 	and.w	r3, r3, #7
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bc80      	pop	{r7}
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	db0b      	blt.n	8000ca6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	f003 021f 	and.w	r2, r3, #31
 8000c94:	4906      	ldr	r1, [pc, #24]	; (8000cb0 <__NVIC_EnableIRQ+0x34>)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	095b      	lsrs	r3, r3, #5
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ca6:	bf00      	nop
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	e000e100 	.word	0xe000e100

08000cb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	6039      	str	r1, [r7, #0]
 8000cbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	db0a      	blt.n	8000cde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	490c      	ldr	r1, [pc, #48]	; (8000d00 <__NVIC_SetPriority+0x4c>)
 8000cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd2:	0112      	lsls	r2, r2, #4
 8000cd4:	b2d2      	uxtb	r2, r2
 8000cd6:	440b      	add	r3, r1
 8000cd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cdc:	e00a      	b.n	8000cf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4908      	ldr	r1, [pc, #32]	; (8000d04 <__NVIC_SetPriority+0x50>)
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	f003 030f 	and.w	r3, r3, #15
 8000cea:	3b04      	subs	r3, #4
 8000cec:	0112      	lsls	r2, r2, #4
 8000cee:	b2d2      	uxtb	r2, r2
 8000cf0:	440b      	add	r3, r1
 8000cf2:	761a      	strb	r2, [r3, #24]
}
 8000cf4:	bf00      	nop
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bc80      	pop	{r7}
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	e000e100 	.word	0xe000e100
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b089      	sub	sp, #36	; 0x24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	f1c3 0307 	rsb	r3, r3, #7
 8000d22:	2b04      	cmp	r3, #4
 8000d24:	bf28      	it	cs
 8000d26:	2304      	movcs	r3, #4
 8000d28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	2b06      	cmp	r3, #6
 8000d30:	d902      	bls.n	8000d38 <NVIC_EncodePriority+0x30>
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	3b03      	subs	r3, #3
 8000d36:	e000      	b.n	8000d3a <NVIC_EncodePriority+0x32>
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d40:	69bb      	ldr	r3, [r7, #24]
 8000d42:	fa02 f303 	lsl.w	r3, r2, r3
 8000d46:	43da      	mvns	r2, r3
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	401a      	ands	r2, r3
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d50:	f04f 31ff 	mov.w	r1, #4294967295
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5a:	43d9      	mvns	r1, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d60:	4313      	orrs	r3, r2
         );
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3724      	adds	r7, #36	; 0x24
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr

08000d6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff ff4f 	bl	8000c18 <__NVIC_SetPriorityGrouping>
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b086      	sub	sp, #24
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	4603      	mov	r3, r0
 8000d8a:	60b9      	str	r1, [r7, #8]
 8000d8c:	607a      	str	r2, [r7, #4]
 8000d8e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d90:	f7ff ff66 	bl	8000c60 <__NVIC_GetPriorityGrouping>
 8000d94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	68b9      	ldr	r1, [r7, #8]
 8000d9a:	6978      	ldr	r0, [r7, #20]
 8000d9c:	f7ff ffb4 	bl	8000d08 <NVIC_EncodePriority>
 8000da0:	4602      	mov	r2, r0
 8000da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000da6:	4611      	mov	r1, r2
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ff83 	bl	8000cb4 <__NVIC_SetPriority>
}
 8000dae:	bf00      	nop
 8000db0:	3718      	adds	r7, #24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ff59 	bl	8000c7c <__NVIC_EnableIRQ>
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b087      	sub	sp, #28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de2:	e140      	b.n	8001066 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	2101      	movs	r1, #1
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	fa01 f303 	lsl.w	r3, r1, r3
 8000df0:	4013      	ands	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	f000 8132 	beq.w	8001060 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d00b      	beq.n	8000e1c <HAL_GPIO_Init+0x48>
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	d007      	beq.n	8000e1c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e10:	2b11      	cmp	r3, #17
 8000e12:	d003      	beq.n	8000e1c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	2b12      	cmp	r3, #18
 8000e1a:	d130      	bne.n	8000e7e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	2203      	movs	r2, #3
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	43db      	mvns	r3, r3
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	4013      	ands	r3, r2
 8000e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e52:	2201      	movs	r2, #1
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	091b      	lsrs	r3, r3, #4
 8000e68:	f003 0201 	and.w	r2, r3, #1
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	68db      	ldr	r3, [r3, #12]
 8000e82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	2203      	movs	r2, #3
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	d003      	beq.n	8000ebe <HAL_GPIO_Init+0xea>
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	2b12      	cmp	r3, #18
 8000ebc:	d123      	bne.n	8000f06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	08da      	lsrs	r2, r3, #3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3208      	adds	r2, #8
 8000ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	220f      	movs	r2, #15
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	43db      	mvns	r3, r3
 8000edc:	693a      	ldr	r2, [r7, #16]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	691a      	ldr	r2, [r3, #16]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	f003 0307 	and.w	r3, r3, #7
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	08da      	lsrs	r2, r3, #3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3208      	adds	r2, #8
 8000f00:	6939      	ldr	r1, [r7, #16]
 8000f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	2203      	movs	r2, #3
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	43db      	mvns	r3, r3
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f003 0203 	and.w	r2, r3, #3
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	f000 808c 	beq.w	8001060 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f48:	4a4e      	ldr	r2, [pc, #312]	; (8001084 <HAL_GPIO_Init+0x2b0>)
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	089b      	lsrs	r3, r3, #2
 8000f4e:	3302      	adds	r3, #2
 8000f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	2207      	movs	r2, #7
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f72:	d00d      	beq.n	8000f90 <HAL_GPIO_Init+0x1bc>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a44      	ldr	r2, [pc, #272]	; (8001088 <HAL_GPIO_Init+0x2b4>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d007      	beq.n	8000f8c <HAL_GPIO_Init+0x1b8>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a43      	ldr	r2, [pc, #268]	; (800108c <HAL_GPIO_Init+0x2b8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d101      	bne.n	8000f88 <HAL_GPIO_Init+0x1b4>
 8000f84:	2302      	movs	r3, #2
 8000f86:	e004      	b.n	8000f92 <HAL_GPIO_Init+0x1be>
 8000f88:	2307      	movs	r3, #7
 8000f8a:	e002      	b.n	8000f92 <HAL_GPIO_Init+0x1be>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e000      	b.n	8000f92 <HAL_GPIO_Init+0x1be>
 8000f90:	2300      	movs	r3, #0
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	f002 0203 	and.w	r2, r2, #3
 8000f98:	0092      	lsls	r2, r2, #2
 8000f9a:	4093      	lsls	r3, r2
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fa2:	4938      	ldr	r1, [pc, #224]	; (8001084 <HAL_GPIO_Init+0x2b0>)
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	089b      	lsrs	r3, r3, #2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8000fb0:	4b37      	ldr	r3, [pc, #220]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 8000fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fb6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8000fd6:	4a2e      	ldr	r2, [pc, #184]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8000fde:	4b2c      	ldr	r3, [pc, #176]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 8000fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000fe4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	4013      	ands	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001004:	4a22      	ldr	r2, [pc, #136]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800100c:	4b20      	ldr	r3, [pc, #128]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	43db      	mvns	r3, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4013      	ands	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001030:	4a17      	ldr	r2, [pc, #92]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001036:	4b16      	ldr	r3, [pc, #88]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4313      	orrs	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800105a:	4a0d      	ldr	r2, [pc, #52]	; (8001090 <HAL_GPIO_Init+0x2bc>)
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	3301      	adds	r3, #1
 8001064:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	fa22 f303 	lsr.w	r3, r2, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	f47f aeb7 	bne.w	8000de4 <HAL_GPIO_Init+0x10>
  }
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	371c      	adds	r7, #28
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40010000 	.word	0x40010000
 8001088:	48000400 	.word	0x48000400
 800108c:	48000800 	.word	0x48000800
 8001090:	58000800 	.word	0x58000800

08001094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	807b      	strh	r3, [r7, #2]
 80010a0:	4613      	mov	r3, r2
 80010a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010a4:	787b      	ldrb	r3, [r7, #1]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010aa:	887a      	ldrh	r2, [r7, #2]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010b0:	e002      	b.n	80010b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010b2:	887a      	ldrh	r2, [r7, #2]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
	...

080010c4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010c8:	4b04      	ldr	r3, [pc, #16]	; (80010dc <HAL_PWR_EnableBkUpAccess+0x18>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a03      	ldr	r2, [pc, #12]	; (80010dc <HAL_PWR_EnableBkUpAccess+0x18>)
 80010ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d2:	6013      	str	r3, [r2, #0]
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	58000400 	.word	0x58000400

080010e0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80010e4:	4b03      	ldr	r3, [pc, #12]	; (80010f4 <HAL_PWREx_GetVoltageRange+0x14>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	58000400 	.word	0x58000400

080010f8 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001104:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001108:	d101      	bne.n	800110e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr
 8001118:	58000400 	.word	0x58000400

0800111c <LL_RCC_HSE_EnableTcxo>:
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001120:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800112a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800112e:	6013      	str	r3, [r2, #0]
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr

08001138 <LL_RCC_HSE_DisableTcxo>:
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800113c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001146:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800114a:	6013      	str	r3, [r2, #0]
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001158:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001162:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001166:	d101      	bne.n	800116c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001168:	2301      	movs	r3, #1
 800116a:	e000      	b.n	800116e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr

08001176 <LL_RCC_HSE_Enable>:
{
 8001176:	b480      	push	{r7}
 8001178:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800117a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001188:	6013      	str	r3, [r2, #0]
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <LL_RCC_HSE_Disable>:
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001196:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011a4:	6013      	str	r3, [r2, #0]
}
 80011a6:	bf00      	nop
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc80      	pop	{r7}
 80011ac:	4770      	bx	lr

080011ae <LL_RCC_HSE_IsReady>:
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80011b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80011c0:	d101      	bne.n	80011c6 <LL_RCC_HSE_IsReady+0x18>
 80011c2:	2301      	movs	r3, #1
 80011c4:	e000      	b.n	80011c8 <LL_RCC_HSE_IsReady+0x1a>
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <LL_RCC_HSI_Enable>:
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80011d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011e2:	6013      	str	r3, [r2, #0]
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr

080011ec <LL_RCC_HSI_Disable>:
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80011f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011fe:	6013      	str	r3, [r2, #0]
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr

08001208 <LL_RCC_HSI_IsReady>:
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800120c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001216:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800121a:	d101      	bne.n	8001220 <LL_RCC_HSI_IsReady+0x18>
 800121c:	2301      	movs	r3, #1
 800121e:	e000      	b.n	8001222 <LL_RCC_HSI_IsReady+0x1a>
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr

0800122a <LL_RCC_HSI_SetCalibTrimming>:
{
 800122a:	b480      	push	{r7}
 800122c:	b083      	sub	sp, #12
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001232:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	061b      	lsls	r3, r3, #24
 8001240:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001244:	4313      	orrs	r3, r2
 8001246:	604b      	str	r3, [r1, #4]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr

08001252 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800125a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	2b02      	cmp	r3, #2
 8001264:	d101      	bne.n	800126a <LL_RCC_LSE_IsReady+0x18>
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <LL_RCC_LSE_IsReady+0x1a>
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001278:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800127c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001280:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001298:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800129c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012a4:	f023 0301 	bic.w	r3, r3, #1
 80012a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr

080012b4 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80012b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d101      	bne.n	80012cc <LL_RCC_LSI_IsReady+0x18>
 80012c8:	2301      	movs	r3, #1
 80012ca:	e000      	b.n	80012ce <LL_RCC_LSI_IsReady+0x1a>
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bc80      	pop	{r7}
 80012d4:	4770      	bx	lr

080012d6 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80012da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6013      	str	r3, [r2, #0]
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80012f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001300:	f023 0301 	bic.w	r3, r3, #1
 8001304:	6013      	str	r3, [r2, #0]
}
 8001306:	bf00      	nop
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr

0800130e <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001312:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	2b02      	cmp	r3, #2
 800131e:	d101      	bne.n	8001324 <LL_RCC_MSI_IsReady+0x16>
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <LL_RCC_MSI_IsReady+0x18>
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	2b08      	cmp	r3, #8
 800133e:	d101      	bne.n	8001344 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001340:	2301      	movs	r3, #1
 8001342:	e000      	b.n	8001346 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr

0800134e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001352:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001368:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800136c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001370:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8001374:	4618      	mov	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001384:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001396:	4313      	orrs	r3, r2
 8001398:	604b      	str	r3, [r1, #4]
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr

080013a4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80013ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f023 0203 	bic.w	r2, r3, #3
 80013b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4313      	orrs	r3, r2
 80013be:	608b      	str	r3, [r1, #8]
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr

080013ca <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80013ca:	b480      	push	{r7}
 80013cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80013ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 030c 	and.w	r3, r3, #12
}
 80013d8:	4618      	mov	r0, r3
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80013e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	608b      	str	r3, [r1, #8]
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr

08001406 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800140e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001412:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001416:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800141a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4313      	orrs	r3, r2
 8001422:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr

08001430 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800143c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001440:	f023 020f 	bic.w	r2, r3, #15
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	091b      	lsrs	r3, r3, #4
 8001448:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800144c:	4313      	orrs	r3, r2
 800144e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr

0800145c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001464:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800146e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4313      	orrs	r3, r2
 8001476:	608b      	str	r3, [r1, #8]
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800148a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001494:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4313      	orrs	r3, r2
 800149c:	608b      	str	r3, [r1, #8]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80014ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr

080014be <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80014c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014c6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80014ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80014da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014de:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80014e2:	011b      	lsls	r3, r3, #4
 80014e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80014f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr

08001506 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800150a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001514:	4618      	mov	r0, r3
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr

0800151c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001520:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800152a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800152e:	6013      	str	r3, [r2, #0]
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800153c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001546:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr

08001554 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001562:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001566:	d101      	bne.n	800156c <LL_RCC_PLL_IsReady+0x18>
 8001568:	2301      	movs	r3, #1
 800156a:	e000      	b.n	800156e <LL_RCC_PLL_IsReady+0x1a>
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr

08001576 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800157a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	0a1b      	lsrs	r3, r3, #8
 8001582:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001586:	4618      	mov	r0, r3
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr

0800158e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001592:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800159c:	4618      	mov	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr

080015a4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80015a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc80      	pop	{r7}
 80015b8:	4770      	bx	lr

080015ba <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80015ba:	b480      	push	{r7}
 80015bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80015be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	f003 0303 	and.w	r3, r3, #3
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80015d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e2:	d101      	bne.n	80015e8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80015e4:	2301      	movs	r3, #1
 80015e6:	e000      	b.n	80015ea <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr

080015f2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80015f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015fa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80015fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001602:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001606:	d101      	bne.n	800160c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr

08001616 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800161a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800161e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001626:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800162a:	d101      	bne.n	8001630 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800162c:	2301      	movs	r3, #1
 800162e:	e000      	b.n	8001632 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr

0800163a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800163e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001648:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800164c:	d101      	bne.n	8001652 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800164e:	2301      	movs	r3, #1
 8001650:	e000      	b.n	8001654 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001652:	2300      	movs	r3, #0
}
 8001654:	4618      	mov	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001660:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800166a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800166e:	d101      	bne.n	8001674 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001670:	2301      	movs	r3, #1
 8001672:	e000      	b.n	8001676 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	bc80      	pop	{r7}
 800167c:	4770      	bx	lr
	...

08001680 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e38a      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001692:	f7ff fe9a 	bl	80013ca <LL_RCC_GetSysClkSource>
 8001696:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001698:	f7ff ff8f 	bl	80015ba <LL_RCC_PLL_GetMainSource>
 800169c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0320 	and.w	r3, r3, #32
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f000 80c9 	beq.w	800183e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d005      	beq.n	80016be <HAL_RCC_OscConfig+0x3e>
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	2b0c      	cmp	r3, #12
 80016b6:	d17b      	bne.n	80017b0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d178      	bne.n	80017b0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016be:	f7ff fe26 	bl	800130e <LL_RCC_MSI_IsReady>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d005      	beq.n	80016d4 <HAL_RCC_OscConfig+0x54>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d101      	bne.n	80016d4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e369      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d005      	beq.n	80016f2 <HAL_RCC_OscConfig+0x72>
 80016e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016f0:	e006      	b.n	8001700 <HAL_RCC_OscConfig+0x80>
 80016f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016fa:	091b      	lsrs	r3, r3, #4
 80016fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001700:	4293      	cmp	r3, r2
 8001702:	d222      	bcs.n	800174a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001708:	4618      	mov	r0, r3
 800170a:	f000 fdab 	bl	8002264 <RCC_SetFlashLatencyFromMSIRange>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e347      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001736:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800173a:	4313      	orrs	r3, r2
 800173c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fe1a 	bl	800137c <LL_RCC_MSI_SetCalibTrimming>
 8001748:	e021      	b.n	800178e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800174a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001754:	f043 0308 	orr.w	r3, r3, #8
 8001758:	6013      	str	r3, [r2, #0]
 800175a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001768:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800176c:	4313      	orrs	r3, r2
 800176e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fe01 	bl	800137c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177e:	4618      	mov	r0, r3
 8001780:	f000 fd70 	bl	8002264 <RCC_SetFlashLatencyFromMSIRange>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e30c      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800178e:	f000 fcf3 	bl	8002178 <HAL_RCC_GetHCLKFreq>
 8001792:	4603      	mov	r3, r0
 8001794:	4ab4      	ldr	r2, [pc, #720]	; (8001a68 <HAL_RCC_OscConfig+0x3e8>)
 8001796:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001798:	4bb4      	ldr	r3, [pc, #720]	; (8001a6c <HAL_RCC_OscConfig+0x3ec>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe ffb7 	bl	8000710 <HAL_InitTick>
 80017a2:	4603      	mov	r3, r0
 80017a4:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80017a6:	7cfb      	ldrb	r3, [r7, #19]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d047      	beq.n	800183c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80017ac:	7cfb      	ldrb	r3, [r7, #19]
 80017ae:	e2fb      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a1b      	ldr	r3, [r3, #32]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d02c      	beq.n	8001812 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017b8:	f7ff fd8d 	bl	80012d6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017bc:	f7ff f9fe 	bl	8000bbc <HAL_GetTick>
 80017c0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80017c2:	e008      	b.n	80017d6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017c4:	f7ff f9fa 	bl	8000bbc <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e2e8      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 80017d6:	f7ff fd9a 	bl	800130e <LL_RCC_MSI_IsReady>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0f1      	beq.n	80017c4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017ea:	f043 0308 	orr.w	r3, r3, #8
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001802:	4313      	orrs	r3, r2
 8001804:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fdb6 	bl	800137c <LL_RCC_MSI_SetCalibTrimming>
 8001810:	e015      	b.n	800183e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001812:	f7ff fd6e 	bl	80012f2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001816:	f7ff f9d1 	bl	8000bbc <HAL_GetTick>
 800181a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800181e:	f7ff f9cd 	bl	8000bbc <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e2bb      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001830:	f7ff fd6d 	bl	800130e <LL_RCC_MSI_IsReady>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f1      	bne.n	800181e <HAL_RCC_OscConfig+0x19e>
 800183a:	e000      	b.n	800183e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800183c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	2b00      	cmp	r3, #0
 8001848:	d05f      	beq.n	800190a <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	2b08      	cmp	r3, #8
 800184e:	d005      	beq.n	800185c <HAL_RCC_OscConfig+0x1dc>
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	2b0c      	cmp	r3, #12
 8001854:	d10d      	bne.n	8001872 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	2b03      	cmp	r3, #3
 800185a:	d10a      	bne.n	8001872 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800185c:	f7ff fca7 	bl	80011ae <LL_RCC_HSE_IsReady>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d050      	beq.n	8001908 <HAL_RCC_OscConfig+0x288>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d14c      	bne.n	8001908 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e29a      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001872:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001884:	4313      	orrs	r3, r2
 8001886:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001890:	d102      	bne.n	8001898 <HAL_RCC_OscConfig+0x218>
 8001892:	f7ff fc70 	bl	8001176 <LL_RCC_HSE_Enable>
 8001896:	e00d      	b.n	80018b4 <HAL_RCC_OscConfig+0x234>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80018a0:	d104      	bne.n	80018ac <HAL_RCC_OscConfig+0x22c>
 80018a2:	f7ff fc3b 	bl	800111c <LL_RCC_HSE_EnableTcxo>
 80018a6:	f7ff fc66 	bl	8001176 <LL_RCC_HSE_Enable>
 80018aa:	e003      	b.n	80018b4 <HAL_RCC_OscConfig+0x234>
 80018ac:	f7ff fc71 	bl	8001192 <LL_RCC_HSE_Disable>
 80018b0:	f7ff fc42 	bl	8001138 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d012      	beq.n	80018e2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018bc:	f7ff f97e 	bl	8000bbc <HAL_GetTick>
 80018c0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c4:	f7ff f97a 	bl	8000bbc <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b64      	cmp	r3, #100	; 0x64
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e268      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 80018d6:	f7ff fc6a 	bl	80011ae <LL_RCC_HSE_IsReady>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f1      	beq.n	80018c4 <HAL_RCC_OscConfig+0x244>
 80018e0:	e013      	b.n	800190a <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e2:	f7ff f96b 	bl	8000bbc <HAL_GetTick>
 80018e6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ea:	f7ff f967 	bl	8000bbc <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b64      	cmp	r3, #100	; 0x64
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e255      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 80018fc:	f7ff fc57 	bl	80011ae <LL_RCC_HSE_IsReady>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1f1      	bne.n	80018ea <HAL_RCC_OscConfig+0x26a>
 8001906:	e000      	b.n	800190a <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001908:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d04b      	beq.n	80019ae <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	2b04      	cmp	r3, #4
 800191a:	d005      	beq.n	8001928 <HAL_RCC_OscConfig+0x2a8>
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	2b0c      	cmp	r3, #12
 8001920:	d113      	bne.n	800194a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	2b02      	cmp	r3, #2
 8001926:	d110      	bne.n	800194a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001928:	f7ff fc6e 	bl	8001208 <LL_RCC_HSI_IsReady>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d005      	beq.n	800193e <HAL_RCC_OscConfig+0x2be>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e234      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fc71 	bl	800122a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001948:	e031      	b.n	80019ae <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d019      	beq.n	8001986 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001952:	f7ff fc3d 	bl	80011d0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001956:	f7ff f931 	bl	8000bbc <HAL_GetTick>
 800195a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800195e:	f7ff f92d 	bl	8000bbc <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e21b      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001970:	f7ff fc4a 	bl	8001208 <LL_RCC_HSI_IsReady>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f1      	beq.n	800195e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695b      	ldr	r3, [r3, #20]
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fc53 	bl	800122a <LL_RCC_HSI_SetCalibTrimming>
 8001984:	e013      	b.n	80019ae <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001986:	f7ff fc31 	bl	80011ec <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198a:	f7ff f917 	bl	8000bbc <HAL_GetTick>
 800198e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001992:	f7ff f913 	bl	8000bbc <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e201      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 80019a4:	f7ff fc30 	bl	8001208 <LL_RCC_HSI_IsReady>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f1      	bne.n	8001992 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d06e      	beq.n	8001a98 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d056      	beq.n	8001a70 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80019c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019ca:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69da      	ldr	r2, [r3, #28]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f003 0310 	and.w	r3, r3, #16
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d031      	beq.n	8001a3e <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d006      	beq.n	80019f2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e1da      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d013      	beq.n	8001a24 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 80019fc:	f7ff fc4a 	bl	8001294 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a00:	f7ff f8dc 	bl	8000bbc <HAL_GetTick>
 8001a04:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a08:	f7ff f8d8 	bl	8000bbc <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b11      	cmp	r3, #17
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e1c6      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001a1a:	f7ff fc4b 	bl	80012b4 <LL_RCC_LSI_IsReady>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1f1      	bne.n	8001a08 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a2c:	f023 0210 	bic.w	r2, r3, #16
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	69db      	ldr	r3, [r3, #28]
 8001a34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a3e:	f7ff fc19 	bl	8001274 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a42:	f7ff f8bb 	bl	8000bbc <HAL_GetTick>
 8001a46:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001a48:	e008      	b.n	8001a5c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a4a:	f7ff f8b7 	bl	8000bbc <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b11      	cmp	r3, #17
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e1a5      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001a5c:	f7ff fc2a 	bl	80012b4 <LL_RCC_LSI_IsReady>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d0f1      	beq.n	8001a4a <HAL_RCC_OscConfig+0x3ca>
 8001a66:	e017      	b.n	8001a98 <HAL_RCC_OscConfig+0x418>
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	20000004 	.word	0x20000004
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a70:	f7ff fc10 	bl	8001294 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a74:	f7ff f8a2 	bl	8000bbc <HAL_GetTick>
 8001a78:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a7c:	f7ff f89e 	bl	8000bbc <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b11      	cmp	r3, #17
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e18c      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a8e:	f7ff fc11 	bl	80012b4 <LL_RCC_LSI_IsReady>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1f1      	bne.n	8001a7c <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f000 80d8 	beq.w	8001c56 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001aa6:	f7ff fb27 	bl	80010f8 <LL_PWR_IsEnabledBkUpAccess>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d113      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001ab0:	f7ff fb08 	bl	80010c4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ab4:	f7ff f882 	bl	8000bbc <HAL_GetTick>
 8001ab8:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001aba:	e008      	b.n	8001ace <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001abc:	f7ff f87e 	bl	8000bbc <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e16c      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001ace:	f7ff fb13 	bl	80010f8 <LL_PWR_IsEnabledBkUpAccess>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f1      	beq.n	8001abc <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d07b      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	2b85      	cmp	r3, #133	; 0x85
 8001ae6:	d003      	beq.n	8001af0 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2b05      	cmp	r3, #5
 8001aee:	d109      	bne.n	8001b04 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001af0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001af8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001afc:	f043 0304 	orr.w	r3, r3, #4
 8001b00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b04:	f7ff f85a 	bl	8000bbc <HAL_GetTick>
 8001b08:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001b0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001b1e:	e00a      	b.n	8001b36 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b20:	f7ff f84c 	bl	8000bbc <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e138      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001b36:	f7ff fb8c 	bl	8001252 <LL_RCC_LSE_IsReady>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d0ef      	beq.n	8001b20 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	2b81      	cmp	r3, #129	; 0x81
 8001b46:	d003      	beq.n	8001b50 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2b85      	cmp	r3, #133	; 0x85
 8001b4e:	d121      	bne.n	8001b94 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b50:	f7ff f834 	bl	8000bbc <HAL_GetTick>
 8001b54:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b6a:	e00a      	b.n	8001b82 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6c:	f7ff f826 	bl	8000bbc <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e112      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d0ec      	beq.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001b92:	e060      	b.n	8001c56 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b94:	f7ff f812 	bl	8000bbc <HAL_GetTick>
 8001b98:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ba2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001baa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001bae:	e00a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb0:	f7ff f804 	bl	8000bbc <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e0f0      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001bc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1ec      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x530>
 8001bd6:	e03e      	b.n	8001c56 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd8:	f7fe fff0 	bl	8000bbc <HAL_GetTick>
 8001bdc:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001be6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001bee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001bf2:	e00a      	b.n	8001c0a <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf4:	f7fe ffe2 	bl	8000bbc <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e0ce      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1ec      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c1a:	f7fe ffcf 	bl	8000bbc <HAL_GetTick>
 8001c1e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c2c:	f023 0301 	bic.w	r3, r3, #1
 8001c30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001c34:	e00a      	b.n	8001c4c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c36:	f7fe ffc1 	bl	8000bbc <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e0ad      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001c4c:	f7ff fb01 	bl	8001252 <LL_RCC_LSE_IsReady>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1ef      	bne.n	8001c36 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 80a3 	beq.w	8001da6 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	2b0c      	cmp	r3, #12
 8001c64:	d076      	beq.n	8001d54 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d14b      	bne.n	8001d06 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6e:	f7ff fc63 	bl	8001538 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c72:	f7fe ffa3 	bl	8000bbc <HAL_GetTick>
 8001c76:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7a:	f7fe ff9f 	bl	8000bbc <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b0a      	cmp	r3, #10
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e08d      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c8c:	f7ff fc62 	bl	8001554 <LL_RCC_PLL_IsReady>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f1      	bne.n	8001c7a <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c9a:	68da      	ldr	r2, [r3, #12]
 8001c9c:	4b44      	ldr	r3, [pc, #272]	; (8001db0 <HAL_RCC_OscConfig+0x730>)
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ca8:	4311      	orrs	r1, r2
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001cae:	0212      	lsls	r2, r2, #8
 8001cb0:	4311      	orrs	r1, r2
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001cb6:	4311      	orrs	r1, r2
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001cbc:	4311      	orrs	r1, r2
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ccc:	f7ff fc26 	bl	800151c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cde:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7fe ff6c 	bl	8000bbc <HAL_GetTick>
 8001ce4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce8:	f7fe ff68 	bl	8000bbc <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b0a      	cmp	r3, #10
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e056      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001cfa:	f7ff fc2b 	bl	8001554 <LL_RCC_PLL_IsReady>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0f1      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x668>
 8001d04:	e04f      	b.n	8001da6 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d06:	f7ff fc17 	bl	8001538 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001d0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d14:	f023 0303 	bic.w	r3, r3, #3
 8001d18:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8001d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d24:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d2c:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2e:	f7fe ff45 	bl	8000bbc <HAL_GetTick>
 8001d32:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d34:	e008      	b.n	8001d48 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d36:	f7fe ff41 	bl	8000bbc <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b0a      	cmp	r3, #10
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e02f      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d48:	f7ff fc04 	bl	8001554 <LL_RCC_PLL_IsReady>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1f1      	bne.n	8001d36 <HAL_RCC_OscConfig+0x6b6>
 8001d52:	e028      	b.n	8001da6 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e023      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	f003 0203 	and.w	r2, r3, #3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d115      	bne.n	8001da2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d10e      	bne.n	8001da2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d106      	bne.n	8001da2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d001      	beq.n	8001da6 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e000      	b.n	8001da8 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8001da6:	2300      	movs	r3, #0
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3720      	adds	r7, #32
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	11c1808c 	.word	0x11c1808c

08001db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e12c      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dc8:	4b98      	ldr	r3, [pc, #608]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d91b      	bls.n	8001e0e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd6:	4b95      	ldr	r3, [pc, #596]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 0207 	bic.w	r2, r3, #7
 8001dde:	4993      	ldr	r1, [pc, #588]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001de6:	f7fe fee9 	bl	8000bbc <HAL_GetTick>
 8001dea:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001dee:	f7fe fee5 	bl	8000bbc <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e110      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e00:	4b8a      	ldr	r3, [pc, #552]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d1ef      	bne.n	8001dee <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d016      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fade 	bl	80013e0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e24:	f7fe feca 	bl	8000bbc <HAL_GetTick>
 8001e28:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e2c:	f7fe fec6 	bl	8000bbc <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e0f1      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001e3e:	f7ff fbc7 	bl	80015d0 <LL_RCC_IsActiveFlag_HPRE>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f1      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0320 	and.w	r3, r3, #32
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d016      	beq.n	8001e82 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fad4 	bl	8001406 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e5e:	f7fe fead 	bl	8000bbc <HAL_GetTick>
 8001e62:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e66:	f7fe fea9 	bl	8000bbc <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e0d4      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001e78:	f7ff fbbb 	bl	80015f2 <LL_RCC_IsActiveFlag_C2HPRE>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d0f1      	beq.n	8001e66 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d016      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff facc 	bl	8001430 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e98:	f7fe fe90 	bl	8000bbc <HAL_GetTick>
 8001e9c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001ea0:	f7fe fe8c 	bl	8000bbc <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e0b7      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001eb2:	f7ff fbb0 	bl	8001616 <LL_RCC_IsActiveFlag_SHDHPRE>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0f1      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d016      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fac5 	bl	800145c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001ed2:	f7fe fe73 	bl	8000bbc <HAL_GetTick>
 8001ed6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001eda:	f7fe fe6f 	bl	8000bbc <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e09a      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001eec:	f7ff fba5 	bl	800163a <LL_RCC_IsActiveFlag_PPRE1>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d0f1      	beq.n	8001eda <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d017      	beq.n	8001f32 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff faba 	bl	8001482 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001f0e:	f7fe fe55 	bl	8000bbc <HAL_GetTick>
 8001f12:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f16:	f7fe fe51 	bl	8000bbc <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e07c      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001f28:	f7ff fb98 	bl	800165c <LL_RCC_IsActiveFlag_PPRE2>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d0f1      	beq.n	8001f16 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d043      	beq.n	8001fc6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d106      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001f46:	f7ff f932 	bl	80011ae <LL_RCC_HSE_IsReady>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d11e      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e066      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b03      	cmp	r3, #3
 8001f5a:	d106      	bne.n	8001f6a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001f5c:	f7ff fafa 	bl	8001554 <LL_RCC_PLL_IsReady>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d113      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e05b      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d106      	bne.n	8001f80 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8001f72:	f7ff f9cc 	bl	800130e <LL_RCC_MSI_IsReady>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d108      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e050      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8001f80:	f7ff f942 	bl	8001208 <LL_RCC_HSI_IsReady>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e049      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff fa06 	bl	80013a4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f98:	f7fe fe10 	bl	8000bbc <HAL_GetTick>
 8001f9c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f9e:	e00a      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa0:	f7fe fe0c 	bl	8000bbc <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e035      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fb6:	f7ff fa08 	bl	80013ca <LL_RCC_GetSysClkSource>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d1ec      	bne.n	8001fa0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fc6:	4b19      	ldr	r3, [pc, #100]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d21b      	bcs.n	800200c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fd4:	4b15      	ldr	r3, [pc, #84]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f023 0207 	bic.w	r2, r3, #7
 8001fdc:	4913      	ldr	r1, [pc, #76]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fe4:	f7fe fdea 	bl	8000bbc <HAL_GetTick>
 8001fe8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001fec:	f7fe fde6 	bl	8000bbc <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e011      	b.n	8002022 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_RCC_ClockConfig+0x278>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d1ef      	bne.n	8001fec <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800200c:	f000 f8b4 	bl	8002178 <HAL_RCC_GetHCLKFreq>
 8002010:	4603      	mov	r3, r0
 8002012:	4a07      	ldr	r2, [pc, #28]	; (8002030 <HAL_RCC_ClockConfig+0x27c>)
 8002014:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002016:	4b07      	ldr	r3, [pc, #28]	; (8002034 <HAL_RCC_ClockConfig+0x280>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4618      	mov	r0, r3
 800201c:	f7fe fb78 	bl	8000710 <HAL_InitTick>
 8002020:	4603      	mov	r3, r0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	58004000 	.word	0x58004000
 8002030:	20000000 	.word	0x20000000
 8002034:	20000004 	.word	0x20000004

08002038 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002038:	b590      	push	{r4, r7, lr}
 800203a:	b087      	sub	sp, #28
 800203c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002042:	2300      	movs	r3, #0
 8002044:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002046:	f7ff f9c0 	bl	80013ca <LL_RCC_GetSysClkSource>
 800204a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800204c:	f7ff fab5 	bl	80015ba <LL_RCC_PLL_GetMainSource>
 8002050:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_GetSysClockFreq+0x2c>
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2b0c      	cmp	r3, #12
 800205c:	d139      	bne.n	80020d2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d136      	bne.n	80020d2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002064:	f7ff f963 	bl	800132e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d115      	bne.n	800209a <HAL_RCC_GetSysClockFreq+0x62>
 800206e:	f7ff f95e 	bl	800132e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002072:	4603      	mov	r3, r0
 8002074:	2b01      	cmp	r3, #1
 8002076:	d106      	bne.n	8002086 <HAL_RCC_GetSysClockFreq+0x4e>
 8002078:	f7ff f969 	bl	800134e <LL_RCC_MSI_GetRange>
 800207c:	4603      	mov	r3, r0
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	f003 030f 	and.w	r3, r3, #15
 8002084:	e005      	b.n	8002092 <HAL_RCC_GetSysClockFreq+0x5a>
 8002086:	f7ff f96d 	bl	8001364 <LL_RCC_MSI_GetRangeAfterStandby>
 800208a:	4603      	mov	r3, r0
 800208c:	0a1b      	lsrs	r3, r3, #8
 800208e:	f003 030f 	and.w	r3, r3, #15
 8002092:	4a36      	ldr	r2, [pc, #216]	; (800216c <HAL_RCC_GetSysClockFreq+0x134>)
 8002094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002098:	e014      	b.n	80020c4 <HAL_RCC_GetSysClockFreq+0x8c>
 800209a:	f7ff f948 	bl	800132e <LL_RCC_MSI_IsEnabledRangeSelect>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d106      	bne.n	80020b2 <HAL_RCC_GetSysClockFreq+0x7a>
 80020a4:	f7ff f953 	bl	800134e <LL_RCC_MSI_GetRange>
 80020a8:	4603      	mov	r3, r0
 80020aa:	091b      	lsrs	r3, r3, #4
 80020ac:	f003 030f 	and.w	r3, r3, #15
 80020b0:	e005      	b.n	80020be <HAL_RCC_GetSysClockFreq+0x86>
 80020b2:	f7ff f957 	bl	8001364 <LL_RCC_MSI_GetRangeAfterStandby>
 80020b6:	4603      	mov	r3, r0
 80020b8:	091b      	lsrs	r3, r3, #4
 80020ba:	f003 030f 	and.w	r3, r3, #15
 80020be:	4a2b      	ldr	r2, [pc, #172]	; (800216c <HAL_RCC_GetSysClockFreq+0x134>)
 80020c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d115      	bne.n	80020f8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80020d0:	e012      	b.n	80020f8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2b04      	cmp	r3, #4
 80020d6:	d102      	bne.n	80020de <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80020d8:	4b25      	ldr	r3, [pc, #148]	; (8002170 <HAL_RCC_GetSysClockFreq+0x138>)
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	e00c      	b.n	80020f8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	2b08      	cmp	r3, #8
 80020e2:	d109      	bne.n	80020f8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80020e4:	f7ff f836 	bl	8001154 <LL_RCC_HSE_IsEnabledDiv2>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d102      	bne.n	80020f4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80020ee:	4b20      	ldr	r3, [pc, #128]	; (8002170 <HAL_RCC_GetSysClockFreq+0x138>)
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	e001      	b.n	80020f8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80020f4:	4b1f      	ldr	r3, [pc, #124]	; (8002174 <HAL_RCC_GetSysClockFreq+0x13c>)
 80020f6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020f8:	f7ff f967 	bl	80013ca <LL_RCC_GetSysClkSource>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b0c      	cmp	r3, #12
 8002100:	d12f      	bne.n	8002162 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002102:	f7ff fa5a 	bl	80015ba <LL_RCC_PLL_GetMainSource>
 8002106:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b02      	cmp	r3, #2
 800210c:	d003      	beq.n	8002116 <HAL_RCC_GetSysClockFreq+0xde>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b03      	cmp	r3, #3
 8002112:	d003      	beq.n	800211c <HAL_RCC_GetSysClockFreq+0xe4>
 8002114:	e00d      	b.n	8002132 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002116:	4b16      	ldr	r3, [pc, #88]	; (8002170 <HAL_RCC_GetSysClockFreq+0x138>)
 8002118:	60fb      	str	r3, [r7, #12]
        break;
 800211a:	e00d      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800211c:	f7ff f81a 	bl	8001154 <LL_RCC_HSE_IsEnabledDiv2>
 8002120:	4603      	mov	r3, r0
 8002122:	2b01      	cmp	r3, #1
 8002124:	d102      	bne.n	800212c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002126:	4b12      	ldr	r3, [pc, #72]	; (8002170 <HAL_RCC_GetSysClockFreq+0x138>)
 8002128:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800212a:	e005      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <HAL_RCC_GetSysClockFreq+0x13c>)
 800212e:	60fb      	str	r3, [r7, #12]
        break;
 8002130:	e002      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	60fb      	str	r3, [r7, #12]
        break;
 8002136:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002138:	f7ff fa1d 	bl	8001576 <LL_RCC_PLL_GetN>
 800213c:	4602      	mov	r2, r0
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	fb03 f402 	mul.w	r4, r3, r2
 8002144:	f7ff fa2e 	bl	80015a4 <LL_RCC_PLL_GetDivider>
 8002148:	4603      	mov	r3, r0
 800214a:	091b      	lsrs	r3, r3, #4
 800214c:	3301      	adds	r3, #1
 800214e:	fbb4 f4f3 	udiv	r4, r4, r3
 8002152:	f7ff fa1c 	bl	800158e <LL_RCC_PLL_GetR>
 8002156:	4603      	mov	r3, r0
 8002158:	0f5b      	lsrs	r3, r3, #29
 800215a:	3301      	adds	r3, #1
 800215c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002160:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002162:	697b      	ldr	r3, [r7, #20]
}
 8002164:	4618      	mov	r0, r3
 8002166:	371c      	adds	r7, #28
 8002168:	46bd      	mov	sp, r7
 800216a:	bd90      	pop	{r4, r7, pc}
 800216c:	08009dd8 	.word	0x08009dd8
 8002170:	00f42400 	.word	0x00f42400
 8002174:	01e84800 	.word	0x01e84800

08002178 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002178:	b598      	push	{r3, r4, r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800217c:	f7ff ff5c 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8002180:	4604      	mov	r4, r0
 8002182:	f7ff f991 	bl	80014a8 <LL_RCC_GetAHBPrescaler>
 8002186:	4603      	mov	r3, r0
 8002188:	091b      	lsrs	r3, r3, #4
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	4a03      	ldr	r2, [pc, #12]	; (800219c <HAL_RCC_GetHCLKFreq+0x24>)
 8002190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002194:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	bd98      	pop	{r3, r4, r7, pc}
 800219c:	08009d78 	.word	0x08009d78

080021a0 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021a0:	b598      	push	{r3, r4, r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80021a4:	f7ff ffe8 	bl	8002178 <HAL_RCC_GetHCLKFreq>
 80021a8:	4604      	mov	r4, r0
 80021aa:	f7ff f9a1 	bl	80014f0 <LL_RCC_GetAPB1Prescaler>
 80021ae:	4603      	mov	r3, r0
 80021b0:	0a1b      	lsrs	r3, r3, #8
 80021b2:	4a03      	ldr	r2, [pc, #12]	; (80021c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80021bc:	4618      	mov	r0, r3
 80021be:	bd98      	pop	{r3, r4, r7, pc}
 80021c0:	08009db8 	.word	0x08009db8

080021c4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021c4:	b598      	push	{r3, r4, r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80021c8:	f7ff ffd6 	bl	8002178 <HAL_RCC_GetHCLKFreq>
 80021cc:	4604      	mov	r4, r0
 80021ce:	f7ff f99a 	bl	8001506 <LL_RCC_GetAPB2Prescaler>
 80021d2:	4603      	mov	r3, r0
 80021d4:	0adb      	lsrs	r3, r3, #11
 80021d6:	4a03      	ldr	r2, [pc, #12]	; (80021e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021dc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	bd98      	pop	{r3, r4, r7, pc}
 80021e4:	08009db8 	.word	0x08009db8

080021e8 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer to the Flash Latency variable.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  if ((RCC_ClkInitStruct != NULL) && (pFLatency != NULL))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d02f      	beq.n	8002258 <HAL_RCC_GetClockConfig+0x70>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d02c      	beq.n	8002258 <HAL_RCC_GetClockConfig+0x70>
  {
    /* Set all possible values for the Clock type parameter --------------------*/
    RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 \
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	224f      	movs	r2, #79	; 0x4f
 8002202:	601a      	str	r2, [r3, #0]
                                    | RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_HCLK3);
#if defined(DUAL_CORE)
    RCC_ClkInitStruct->ClockType |= RCC_CLOCKTYPE_HCLK2;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f043 0220 	orr.w	r2, r3, #32
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	601a      	str	r2, [r3, #0]
#endif  /* DUAL_CORE */

    /* Get the SYSCLK configuration --------------------------------------------*/
    RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002210:	f7ff f8db 	bl	80013ca <LL_RCC_GetSysClkSource>
 8002214:	4602      	mov	r2, r0
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	605a      	str	r2, [r3, #4]

    /* Get the HCLK configuration ----------------------------------------------*/
    RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800221a:	f7ff f945 	bl	80014a8 <LL_RCC_GetAHBPrescaler>
 800221e:	4602      	mov	r2, r0
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	609a      	str	r2, [r3, #8]

    /* Get the APB1 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002224:	f7ff f964 	bl	80014f0 <LL_RCC_GetAPB1Prescaler>
 8002228:	4602      	mov	r2, r0
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	60da      	str	r2, [r3, #12]

    /* Get the APB2 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800222e:	f7ff f96a 	bl	8001506 <LL_RCC_GetAPB2Prescaler>
 8002232:	4602      	mov	r2, r0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	611a      	str	r2, [r3, #16]

#if defined(DUAL_CORE)
    /* Get the AHBCLK2Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002238:	f7ff f941 	bl	80014be <LL_C2_RCC_GetAHBPrescaler>
 800223c:	4602      	mov	r2, r0
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	615a      	str	r2, [r3, #20]
#endif  /* DUAL_CORE */

    /* Get the AHBCLK3Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK3Divider = LL_RCC_GetAHB3Prescaler();
 8002242:	f7ff f948 	bl	80014d6 <LL_RCC_GetAHB3Prescaler>
 8002246:	4602      	mov	r2, r0
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	619a      	str	r2, [r3, #24]

    /* Get the Flash Wait State (Latency) configuration ------------------------*/
    *pFLatency = __HAL_FLASH_GET_LATENCY();
 800224c:	4b04      	ldr	r3, [pc, #16]	; (8002260 <HAL_RCC_GetClockConfig+0x78>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0207 	and.w	r2, r3, #7
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	601a      	str	r2, [r3, #0]
  }
}
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	58004000 	.word	0x58004000

08002264 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002264:	b590      	push	{r4, r7, lr}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	091b      	lsrs	r3, r3, #4
 8002270:	f003 030f 	and.w	r3, r3, #15
 8002274:	4a10      	ldr	r2, [pc, #64]	; (80022b8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800227a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800227c:	f7ff f92b 	bl	80014d6 <LL_RCC_GetAHB3Prescaler>
 8002280:	4603      	mov	r3, r0
 8002282:	091b      	lsrs	r3, r3, #4
 8002284:	f003 030f 	and.w	r3, r3, #15
 8002288:	4a0c      	ldr	r2, [pc, #48]	; (80022bc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800228a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	fbb2 f3f3 	udiv	r3, r2, r3
 8002294:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	4a09      	ldr	r2, [pc, #36]	; (80022c0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800229a:	fba2 2303 	umull	r2, r3, r2, r3
 800229e:	0c9c      	lsrs	r4, r3, #18
 80022a0:	f7fe ff1e 	bl	80010e0 <HAL_PWREx_GetVoltageRange>
 80022a4:	4603      	mov	r3, r0
 80022a6:	4619      	mov	r1, r3
 80022a8:	4620      	mov	r0, r4
 80022aa:	f000 f80b 	bl	80022c4 <RCC_SetFlashLatency>
 80022ae:	4603      	mov	r3, r0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd90      	pop	{r4, r7, pc}
 80022b8:	08009dd8 	.word	0x08009dd8
 80022bc:	08009d78 	.word	0x08009d78
 80022c0:	431bde83 	.word	0x431bde83

080022c4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08e      	sub	sp, #56	; 0x38
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80022ce:	4a3c      	ldr	r2, [pc, #240]	; (80023c0 <RCC_SetFlashLatency+0xfc>)
 80022d0:	f107 0320 	add.w	r3, r7, #32
 80022d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022d8:	6018      	str	r0, [r3, #0]
 80022da:	3304      	adds	r3, #4
 80022dc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80022de:	4a39      	ldr	r2, [pc, #228]	; (80023c4 <RCC_SetFlashLatency+0x100>)
 80022e0:	f107 0318 	add.w	r3, r7, #24
 80022e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022e8:	6018      	str	r0, [r3, #0]
 80022ea:	3304      	adds	r3, #4
 80022ec:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80022ee:	4a36      	ldr	r2, [pc, #216]	; (80023c8 <RCC_SetFlashLatency+0x104>)
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80022f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80022fa:	2300      	movs	r3, #0
 80022fc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002304:	d11d      	bne.n	8002342 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002306:	2300      	movs	r3, #0
 8002308:	633b      	str	r3, [r7, #48]	; 0x30
 800230a:	e016      	b.n	800233a <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800230c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002314:	4413      	add	r3, r2
 8002316:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800231a:	461a      	mov	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4293      	cmp	r3, r2
 8002320:	d808      	bhi.n	8002334 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800232a:	4413      	add	r3, r2
 800232c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002330:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002332:	e023      	b.n	800237c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002336:	3301      	adds	r3, #1
 8002338:	633b      	str	r3, [r7, #48]	; 0x30
 800233a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233c:	2b02      	cmp	r3, #2
 800233e:	d9e5      	bls.n	800230c <RCC_SetFlashLatency+0x48>
 8002340:	e01c      	b.n	800237c <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002342:	2300      	movs	r3, #0
 8002344:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002346:	e016      	b.n	8002376 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002350:	4413      	add	r3, r2
 8002352:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002356:	461a      	mov	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4293      	cmp	r3, r2
 800235c:	d808      	bhi.n	8002370 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800235e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002366:	4413      	add	r3, r2
 8002368:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800236c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800236e:	e005      	b.n	800237c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002372:	3301      	adds	r3, #1
 8002374:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002378:	2b02      	cmp	r3, #2
 800237a:	d9e5      	bls.n	8002348 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800237c:	4b13      	ldr	r3, [pc, #76]	; (80023cc <RCC_SetFlashLatency+0x108>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f023 0207 	bic.w	r2, r3, #7
 8002384:	4911      	ldr	r1, [pc, #68]	; (80023cc <RCC_SetFlashLatency+0x108>)
 8002386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002388:	4313      	orrs	r3, r2
 800238a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800238c:	f7fe fc16 	bl	8000bbc <HAL_GetTick>
 8002390:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002392:	e008      	b.n	80023a6 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002394:	f7fe fc12 	bl	8000bbc <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e007      	b.n	80023b6 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80023a6:	4b09      	ldr	r3, [pc, #36]	; (80023cc <RCC_SetFlashLatency+0x108>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d1ef      	bne.n	8002394 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3738      	adds	r7, #56	; 0x38
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	08009cec 	.word	0x08009cec
 80023c4:	08009cf4 	.word	0x08009cf4
 80023c8:	08009cfc 	.word	0x08009cfc
 80023cc:	58004000 	.word	0x58004000

080023d0 <LL_RCC_LSE_IsReady>:
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80023d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d101      	bne.n	80023e8 <LL_RCC_LSE_IsReady+0x18>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <LL_RCC_LSE_IsReady+0x1a>
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <LL_RCC_SetUSARTClockSource>:
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80023fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	0c1b      	lsrs	r3, r3, #16
 8002406:	43db      	mvns	r3, r3
 8002408:	401a      	ands	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	b29b      	uxth	r3, r3
 800240e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002412:	4313      	orrs	r3, r2
 8002414:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr

08002422 <LL_RCC_SetI2SClockSource>:
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800242a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800242e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002432:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002436:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4313      	orrs	r3, r2
 800243e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr

0800244c <LL_RCC_SetLPUARTClockSource>:
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002454:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002460:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	bc80      	pop	{r7}
 8002474:	4770      	bx	lr

08002476 <LL_RCC_SetI2CClockSource>:
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800247e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002482:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	091b      	lsrs	r3, r3, #4
 800248a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800248e:	43db      	mvns	r3, r3
 8002490:	401a      	ands	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	011b      	lsls	r3, r3, #4
 8002496:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800249a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800249e:	4313      	orrs	r3, r2
 80024a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80024a4:	bf00      	nop
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr

080024ae <LL_RCC_SetLPTIMClockSource>:
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80024b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	0c1b      	lsrs	r3, r3, #16
 80024c2:	041b      	lsls	r3, r3, #16
 80024c4:	43db      	mvns	r3, r3
 80024c6:	401a      	ands	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	041b      	lsls	r3, r3, #16
 80024cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024d0:	4313      	orrs	r3, r2
 80024d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr

080024e0 <LL_RCC_SetRNGClockSource>:
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80024e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024f0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80024f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr

0800250a <LL_RCC_SetADCClockSource>:
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002512:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800251e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4313      	orrs	r3, r2
 8002526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <LL_RCC_SetRTCClockSource>:
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800253c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002544:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002548:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4313      	orrs	r3, r2
 8002550:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <LL_RCC_GetRTCClockSource>:
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800256a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800256e:	4618      	mov	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <LL_RCC_ForceBackupDomainReset>:
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800257a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800257e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002582:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002586:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800258a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr

08002596 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800259a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800259e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80025ae:	bf00      	nop
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr
	...

080025b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80025c4:	2300      	movs	r3, #0
 80025c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80025c8:	2300      	movs	r3, #0
 80025ca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d058      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80025d8:	f7fe fd74 	bl	80010c4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025dc:	f7fe faee 	bl	8000bbc <HAL_GetTick>
 80025e0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80025e2:	e009      	b.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025e4:	f7fe faea 	bl	8000bbc <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d902      	bls.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	74fb      	strb	r3, [r7, #19]
        break;
 80025f6:	e006      	b.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80025f8:	4b7b      	ldr	r3, [pc, #492]	; (80027e8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002600:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002604:	d1ee      	bne.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8002606:	7cfb      	ldrb	r3, [r7, #19]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d13c      	bne.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800260c:	f7ff ffa7 	bl	800255e <LL_RCC_GetRTCClockSource>
 8002610:	4602      	mov	r2, r0
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002616:	429a      	cmp	r2, r3
 8002618:	d00f      	beq.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800261a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002626:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002628:	f7ff ffa5 	bl	8002576 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800262c:	f7ff ffb3 	bl	8002596 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002630:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d014      	beq.n	800266e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7fe faba 	bl	8000bbc <HAL_GetTick>
 8002648:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800264a:	e00b      	b.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800264c:	f7fe fab6 	bl	8000bbc <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	f241 3288 	movw	r2, #5000	; 0x1388
 800265a:	4293      	cmp	r3, r2
 800265c:	d902      	bls.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	74fb      	strb	r3, [r7, #19]
            break;
 8002662:	e004      	b.n	800266e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8002664:	f7ff feb4 	bl	80023d0 <LL_RCC_LSE_IsReady>
 8002668:	4603      	mov	r3, r0
 800266a:	2b01      	cmp	r3, #1
 800266c:	d1ee      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800266e:	7cfb      	ldrb	r3, [r7, #19]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d105      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff5b 	bl	8002534 <LL_RCC_SetRTCClockSource>
 800267e:	e004      	b.n	800268a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002680:	7cfb      	ldrb	r3, [r7, #19]
 8002682:	74bb      	strb	r3, [r7, #18]
 8002684:	e001      	b.n	800268a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002686:	7cfb      	ldrb	r3, [r7, #19]
 8002688:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d004      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff fea9 	bl	80023f2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d004      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fe9e 	bl	80023f2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0320 	and.w	r3, r3, #32
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d004      	beq.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff fec0 	bl	800244c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d004      	beq.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fee6 	bl	80024ae <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d004      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff fedb 	bl	80024ae <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002700:	2b00      	cmp	r3, #0
 8002702:	d004      	beq.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff fed0 	bl	80024ae <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002716:	2b00      	cmp	r3, #0
 8002718:	d004      	beq.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff fea9 	bl	8002476 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272c:	2b00      	cmp	r3, #0
 800272e:	d004      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff fe9e 	bl	8002476 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d004      	beq.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff fe93 	bl	8002476 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b00      	cmp	r3, #0
 800275a:	d011      	beq.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fe5e 	bl	8002422 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800276e:	d107      	bne.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800277a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800277e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d010      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fea5 	bl	80024e0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	2b00      	cmp	r3, #0
 800279c:	d107      	bne.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800279e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027ac:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d011      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fea3 	bl	800250a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027cc:	d107      	bne.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80027ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027dc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80027de:	7cbb      	ldrb	r3, [r7, #18]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	58000400 	.word	0x58000400

080027ec <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80027fc:	4904      	ldr	r1, [pc, #16]	; (8002810 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4313      	orrs	r3, r2
 8002802:	608b      	str	r3, [r1, #8]
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	58000400 	.word	0x58000400

08002814 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800281a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800281e:	4a04      	ldr	r2, [pc, #16]	; (8002830 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8002820:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002824:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002828:	bf00      	nop
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr
 8002830:	58000400 	.word	0x58000400

08002834 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800283a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283e:	4a04      	ldr	r2, [pc, #16]	; (8002850 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002840:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002848:	bf00      	nop
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr
 8002850:	58000400 	.word	0x58000400

08002854 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8002858:	4b03      	ldr	r3, [pc, #12]	; (8002868 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800285a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800285e:	619a      	str	r2, [r3, #24]
}
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	58000400 	.word	0x58000400

0800286c <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8002870:	4b06      	ldr	r3, [pc, #24]	; (800288c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b02      	cmp	r3, #2
 800287a:	d101      	bne.n	8002880 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800287c:	2301      	movs	r3, #1
 800287e:	e000      	b.n	8002882 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	58000400 	.word	0x58000400

08002890 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8002894:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b04      	cmp	r3, #4
 800289e:	d101      	bne.n	80028a4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e000      	b.n	80028a6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	58000400 	.word	0x58000400

080028b4 <LL_RCC_RF_DisableReset>:
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80028b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80028c8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr

080028d4 <LL_RCC_IsRFUnderReset>:
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80028d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028e8:	d101      	bne.n	80028ee <LL_RCC_IsRFUnderReset+0x1a>
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <LL_RCC_IsRFUnderReset+0x1c>
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002900:	4b06      	ldr	r3, [pc, #24]	; (800291c <LL_EXTI_EnableIT_32_63+0x24>)
 8002902:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002906:	4905      	ldr	r1, [pc, #20]	; (800291c <LL_EXTI_EnableIT_32_63+0x24>)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4313      	orrs	r3, r2
 800290c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	58000800 	.word	0x58000800

08002920 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d103      	bne.n	8002936 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	73fb      	strb	r3, [r7, #15]
    return status;
 8002932:	7bfb      	ldrb	r3, [r7, #15]
 8002934:	e04b      	b.n	80029ce <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	799b      	ldrb	r3, [r3, #6]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	d105      	bne.n	8002950 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7fd ff90 	bl	8000870 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8002956:	f7ff ffad 	bl	80028b4 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800295a:	4b1f      	ldr	r3, [pc, #124]	; (80029d8 <HAL_SUBGHZ_Init+0xb8>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	4613      	mov	r3, r2
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	1a9b      	subs	r3, r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	0cdb      	lsrs	r3, r3, #19
 8002968:	2264      	movs	r2, #100	; 0x64
 800296a:	fb02 f303 	mul.w	r3, r2, r3
 800296e:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d105      	bne.n	8002982 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	609a      	str	r2, [r3, #8]
      break;
 8002980:	e007      	b.n	8002992 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	3b01      	subs	r3, #1
 8002986:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8002988:	f7ff ffa4 	bl	80028d4 <LL_RCC_IsRFUnderReset>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1ee      	bne.n	8002970 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8002992:	f7ff ff3f 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8002996:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800299a:	f7ff ffad 	bl	80028f8 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800299e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80029a2:	f7ff ff23 	bl	80027ec <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80029a6:	f7ff ff55 	bl	8002854 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10a      	bne.n	80029c6 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f000 fa2f 	bl	8002e18 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	719a      	strb	r2, [r3, #6]

  return status;
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	20000000 	.word	0x20000000

080029dc <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	607a      	str	r2, [r7, #4]
 80029e6:	461a      	mov	r2, r3
 80029e8:	460b      	mov	r3, r1
 80029ea:	817b      	strh	r3, [r7, #10]
 80029ec:	4613      	mov	r3, r2
 80029ee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	799b      	ldrb	r3, [r3, #6]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d14a      	bne.n	8002a90 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	795b      	ldrb	r3, [r3, #5]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d101      	bne.n	8002a06 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8002a02:	2302      	movs	r3, #2
 8002a04:	e045      	b.n	8002a92 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2202      	movs	r2, #2
 8002a10:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f000 face 	bl	8002fb4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002a18:	f7ff ff0c 	bl	8002834 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002a1c:	210d      	movs	r1, #13
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 fa1a 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002a24:	897b      	ldrh	r3, [r7, #10]
 8002a26:	0a1b      	lsrs	r3, r3, #8
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fa12 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002a34:	897b      	ldrh	r3, [r7, #10]
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	4619      	mov	r1, r3
 8002a3a:	68f8      	ldr	r0, [r7, #12]
 8002a3c:	f000 fa0c 	bl	8002e58 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002a40:	2300      	movs	r3, #0
 8002a42:	82bb      	strh	r3, [r7, #20]
 8002a44:	e00a      	b.n	8002a5c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002a46:	8abb      	ldrh	r3, [r7, #20]
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	4619      	mov	r1, r3
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 fa01 	bl	8002e58 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002a56:	8abb      	ldrh	r3, [r7, #20]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	82bb      	strh	r3, [r7, #20]
 8002a5c:	8aba      	ldrh	r2, [r7, #20]
 8002a5e:	893b      	ldrh	r3, [r7, #8]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d3f0      	bcc.n	8002a46 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002a64:	f7ff fed6 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 fabb 	bl	8002fe4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	75fb      	strb	r3, [r7, #23]
 8002a7a:	e001      	b.n	8002a80 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2201      	movs	r2, #1
 8002a84:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	715a      	strb	r2, [r3, #5]

    return status;
 8002a8c:	7dfb      	ldrb	r3, [r7, #23]
 8002a8e:	e000      	b.n	8002a92 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002a90:	2302      	movs	r3, #2
  }
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b088      	sub	sp, #32
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	607a      	str	r2, [r7, #4]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	817b      	strh	r3, [r7, #10]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	799b      	ldrb	r3, [r3, #6]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d14a      	bne.n	8002b52 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	795b      	ldrb	r3, [r3, #5]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e045      	b.n	8002b54 <HAL_SUBGHZ_ReadRegisters+0xba>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2201      	movs	r2, #1
 8002acc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 fa70 	bl	8002fb4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002ad4:	f7ff feae 	bl	8002834 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8002ad8:	211d      	movs	r1, #29
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 f9bc 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002ae0:	897b      	ldrh	r3, [r7, #10]
 8002ae2:	0a1b      	lsrs	r3, r3, #8
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	4619      	mov	r1, r3
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 f9b4 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002af0:	897b      	ldrh	r3, [r7, #10]
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	4619      	mov	r1, r3
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f9ae 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8002afc:	2100      	movs	r1, #0
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 f9aa 	bl	8002e58 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002b04:	2300      	movs	r3, #0
 8002b06:	82fb      	strh	r3, [r7, #22]
 8002b08:	e009      	b.n	8002b1e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002b0a:	69b9      	ldr	r1, [r7, #24]
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 f9f9 	bl	8002f04 <SUBGHZSPI_Receive>
      pData++;
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	3301      	adds	r3, #1
 8002b16:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002b18:	8afb      	ldrh	r3, [r7, #22]
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	82fb      	strh	r3, [r7, #22]
 8002b1e:	8afa      	ldrh	r2, [r7, #22]
 8002b20:	893b      	ldrh	r3, [r7, #8]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d3f1      	bcc.n	8002b0a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002b26:	f7ff fe75 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 fa5a 	bl	8002fe4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d002      	beq.n	8002b3e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	77fb      	strb	r3, [r7, #31]
 8002b3c:	e001      	b.n	8002b42 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2201      	movs	r2, #1
 8002b46:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	715a      	strb	r2, [r3, #5]

    return status;
 8002b4e:	7ffb      	ldrb	r3, [r7, #31]
 8002b50:	e000      	b.n	8002b54 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8002b52:	2302      	movs	r3, #2
  }
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3720      	adds	r7, #32
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	461a      	mov	r2, r3
 8002b68:	460b      	mov	r3, r1
 8002b6a:	72fb      	strb	r3, [r7, #11]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	799b      	ldrb	r3, [r3, #6]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d14a      	bne.n	8002c10 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	795b      	ldrb	r3, [r3, #5]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d101      	bne.n	8002b86 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8002b82:	2302      	movs	r3, #2
 8002b84:	e045      	b.n	8002c12 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 fa11 	bl	8002fb4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8002b92:	7afb      	ldrb	r3, [r7, #11]
 8002b94:	2b84      	cmp	r3, #132	; 0x84
 8002b96:	d002      	beq.n	8002b9e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8002b98:	7afb      	ldrb	r3, [r7, #11]
 8002b9a:	2b94      	cmp	r3, #148	; 0x94
 8002b9c:	d103      	bne.n	8002ba6 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	711a      	strb	r2, [r3, #4]
 8002ba4:	e002      	b.n	8002bac <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002bac:	f7ff fe42 	bl	8002834 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002bb0:	7afb      	ldrb	r3, [r7, #11]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f000 f94f 	bl	8002e58 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	82bb      	strh	r3, [r7, #20]
 8002bbe:	e00a      	b.n	8002bd6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002bc0:	8abb      	ldrh	r3, [r7, #20]
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	4619      	mov	r1, r3
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f944 	bl	8002e58 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002bd0:	8abb      	ldrh	r3, [r7, #20]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	82bb      	strh	r3, [r7, #20]
 8002bd6:	8aba      	ldrh	r2, [r7, #20]
 8002bd8:	893b      	ldrh	r3, [r7, #8]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d3f0      	bcc.n	8002bc0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002bde:	f7ff fe19 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8002be2:	7afb      	ldrb	r3, [r7, #11]
 8002be4:	2b84      	cmp	r3, #132	; 0x84
 8002be6:	d002      	beq.n	8002bee <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 f9fb 	bl	8002fe4 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	75fb      	strb	r3, [r7, #23]
 8002bfa:	e001      	b.n	8002c00 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2201      	movs	r2, #1
 8002c04:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	715a      	strb	r2, [r3, #5]

    return status;
 8002c0c:	7dfb      	ldrb	r3, [r7, #23]
 8002c0e:	e000      	b.n	8002c12 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002c10:	2302      	movs	r3, #2
  }
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b088      	sub	sp, #32
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	461a      	mov	r2, r3
 8002c26:	460b      	mov	r3, r1
 8002c28:	72fb      	strb	r3, [r7, #11]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	799b      	ldrb	r3, [r3, #6]
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d13d      	bne.n	8002cb8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	795b      	ldrb	r3, [r3, #5]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d101      	bne.n	8002c48 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8002c44:	2302      	movs	r3, #2
 8002c46:	e038      	b.n	8002cba <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 f9b0 	bl	8002fb4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002c54:	f7ff fdee 	bl	8002834 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002c58:	7afb      	ldrb	r3, [r7, #11]
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f000 f8fb 	bl	8002e58 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002c62:	2100      	movs	r1, #0
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f000 f8f7 	bl	8002e58 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	82fb      	strh	r3, [r7, #22]
 8002c6e:	e009      	b.n	8002c84 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002c70:	69b9      	ldr	r1, [r7, #24]
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f000 f946 	bl	8002f04 <SUBGHZSPI_Receive>
      pData++;
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002c7e:	8afb      	ldrh	r3, [r7, #22]
 8002c80:	3301      	adds	r3, #1
 8002c82:	82fb      	strh	r3, [r7, #22]
 8002c84:	8afa      	ldrh	r2, [r7, #22]
 8002c86:	893b      	ldrh	r3, [r7, #8]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d3f1      	bcc.n	8002c70 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002c8c:	f7ff fdc2 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f000 f9a7 	bl	8002fe4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d002      	beq.n	8002ca4 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	77fb      	strb	r3, [r7, #31]
 8002ca2:	e001      	b.n	8002ca8 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2201      	movs	r2, #1
 8002cac:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	715a      	strb	r2, [r3, #5]

    return status;
 8002cb4:	7ffb      	ldrb	r3, [r7, #31]
 8002cb6:	e000      	b.n	8002cba <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002cb8:	2302      	movs	r3, #2
  }
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3720      	adds	r7, #32
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b086      	sub	sp, #24
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	60f8      	str	r0, [r7, #12]
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	461a      	mov	r2, r3
 8002cce:	460b      	mov	r3, r1
 8002cd0:	72fb      	strb	r3, [r7, #11]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	799b      	ldrb	r3, [r3, #6]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d13e      	bne.n	8002d5e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	795b      	ldrb	r3, [r3, #5]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_SUBGHZ_WriteBuffer+0x2a>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e039      	b.n	8002d60 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 f95e 	bl	8002fb4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002cf8:	f7ff fd9c 	bl	8002834 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8002cfc:	210e      	movs	r1, #14
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f8aa 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002d04:	7afb      	ldrb	r3, [r7, #11]
 8002d06:	4619      	mov	r1, r3
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f8a5 	bl	8002e58 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002d0e:	2300      	movs	r3, #0
 8002d10:	82bb      	strh	r3, [r7, #20]
 8002d12:	e00a      	b.n	8002d2a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002d14:	8abb      	ldrh	r3, [r7, #20]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	4413      	add	r3, r2
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f000 f89a 	bl	8002e58 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002d24:	8abb      	ldrh	r3, [r7, #20]
 8002d26:	3301      	adds	r3, #1
 8002d28:	82bb      	strh	r3, [r7, #20]
 8002d2a:	8aba      	ldrh	r2, [r7, #20]
 8002d2c:	893b      	ldrh	r3, [r7, #8]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d3f0      	bcc.n	8002d14 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002d32:	f7ff fd6f 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 f954 	bl	8002fe4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	75fb      	strb	r3, [r7, #23]
 8002d48:	e001      	b.n	8002d4e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2201      	movs	r2, #1
 8002d52:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	715a      	strb	r2, [r3, #5]

    return status;
 8002d5a:	7dfb      	ldrb	r3, [r7, #23]
 8002d5c:	e000      	b.n	8002d60 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002d5e:	2302      	movs	r3, #2
  }
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b088      	sub	sp, #32
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	607a      	str	r2, [r7, #4]
 8002d72:	461a      	mov	r2, r3
 8002d74:	460b      	mov	r3, r1
 8002d76:	72fb      	strb	r3, [r7, #11]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	799b      	ldrb	r3, [r3, #6]
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d141      	bne.n	8002e0e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	795b      	ldrb	r3, [r3, #5]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e03c      	b.n	8002e10 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 f909 	bl	8002fb4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002da2:	f7ff fd47 	bl	8002834 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002da6:	211e      	movs	r1, #30
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 f855 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002dae:	7afb      	ldrb	r3, [r7, #11]
 8002db0:	4619      	mov	r1, r3
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 f850 	bl	8002e58 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002db8:	2100      	movs	r1, #0
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 f84c 	bl	8002e58 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	82fb      	strh	r3, [r7, #22]
 8002dc4:	e009      	b.n	8002dda <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002dc6:	69b9      	ldr	r1, [r7, #24]
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f000 f89b 	bl	8002f04 <SUBGHZSPI_Receive>
      pData++;
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002dd4:	8afb      	ldrh	r3, [r7, #22]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	82fb      	strh	r3, [r7, #22]
 8002dda:	8afa      	ldrh	r2, [r7, #22]
 8002ddc:	893b      	ldrh	r3, [r7, #8]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d3f1      	bcc.n	8002dc6 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002de2:	f7ff fd17 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f8fc 	bl	8002fe4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d002      	beq.n	8002dfa <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	77fb      	strb	r3, [r7, #31]
 8002df8:	e001      	b.n	8002dfe <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2201      	movs	r2, #1
 8002e02:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	715a      	strb	r2, [r3, #5]

    return status;
 8002e0a:	7ffb      	ldrb	r3, [r7, #31]
 8002e0c:	e000      	b.n	8002e10 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002e0e:	2302      	movs	r3, #2
  }
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3720      	adds	r7, #32
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <SUBGHZSPI_Init+0x3c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <SUBGHZSPI_Init+0x3c>)
 8002e26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e2a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8002e2c:	4a09      	ldr	r2, [pc, #36]	; (8002e54 <SUBGHZSPI_Init+0x3c>)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8002e34:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8002e36:	4b07      	ldr	r3, [pc, #28]	; (8002e54 <SUBGHZSPI_Init+0x3c>)
 8002e38:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8002e3c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002e3e:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <SUBGHZSPI_Init+0x3c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a04      	ldr	r2, [pc, #16]	; (8002e54 <SUBGHZSPI_Init+0x3c>)
 8002e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e48:	6013      	str	r3, [r2, #0]
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	58010000 	.word	0x58010000

08002e58 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b087      	sub	sp, #28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002e68:	4b23      	ldr	r3, [pc, #140]	; (8002ef8 <SUBGHZSPI_Transmit+0xa0>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	1a9b      	subs	r3, r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	0cdb      	lsrs	r3, r3, #19
 8002e76:	2264      	movs	r2, #100	; 0x64
 8002e78:	fb02 f303 	mul.w	r3, r2, r3
 8002e7c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d105      	bne.n	8002e90 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	609a      	str	r2, [r3, #8]
      break;
 8002e8e:	e008      	b.n	8002ea2 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002e96:	4b19      	ldr	r3, [pc, #100]	; (8002efc <SUBGHZSPI_Transmit+0xa4>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d1ed      	bne.n	8002e7e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002ea2:	4b17      	ldr	r3, [pc, #92]	; (8002f00 <SUBGHZSPI_Transmit+0xa8>)
 8002ea4:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002eac:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <SUBGHZSPI_Transmit+0xa0>)
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	1a9b      	subs	r3, r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	0cdb      	lsrs	r3, r3, #19
 8002eba:	2264      	movs	r2, #100	; 0x64
 8002ebc:	fb02 f303 	mul.w	r3, r2, r3
 8002ec0:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d105      	bne.n	8002ed4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	609a      	str	r2, [r3, #8]
      break;
 8002ed2:	e008      	b.n	8002ee6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002eda:	4b08      	ldr	r3, [pc, #32]	; (8002efc <SUBGHZSPI_Transmit+0xa4>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d1ed      	bne.n	8002ec2 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8002ee6:	4b05      	ldr	r3, [pc, #20]	; (8002efc <SUBGHZSPI_Transmit+0xa4>)
 8002ee8:	68db      	ldr	r3, [r3, #12]

  return status;
 8002eea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	371c      	adds	r7, #28
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	20000000 	.word	0x20000000
 8002efc:	58010000 	.word	0x58010000
 8002f00:	5801000c 	.word	0x5801000c

08002f04 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002f12:	4b25      	ldr	r3, [pc, #148]	; (8002fa8 <SUBGHZSPI_Receive+0xa4>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	4613      	mov	r3, r2
 8002f18:	00db      	lsls	r3, r3, #3
 8002f1a:	1a9b      	subs	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	0cdb      	lsrs	r3, r3, #19
 8002f20:	2264      	movs	r2, #100	; 0x64
 8002f22:	fb02 f303 	mul.w	r3, r2, r3
 8002f26:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d105      	bne.n	8002f3a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	609a      	str	r2, [r3, #8]
      break;
 8002f38:	e008      	b.n	8002f4c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002f40:	4b1a      	ldr	r3, [pc, #104]	; (8002fac <SUBGHZSPI_Receive+0xa8>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d1ed      	bne.n	8002f28 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002f4c:	4b18      	ldr	r3, [pc, #96]	; (8002fb0 <SUBGHZSPI_Receive+0xac>)
 8002f4e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	22ff      	movs	r2, #255	; 0xff
 8002f54:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002f56:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <SUBGHZSPI_Receive+0xa4>)
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	0cdb      	lsrs	r3, r3, #19
 8002f64:	2264      	movs	r2, #100	; 0x64
 8002f66:	fb02 f303 	mul.w	r3, r2, r3
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d105      	bne.n	8002f7e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	609a      	str	r2, [r3, #8]
      break;
 8002f7c:	e008      	b.n	8002f90 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	3b01      	subs	r3, #1
 8002f82:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <SUBGHZSPI_Receive+0xa8>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d1ed      	bne.n	8002f6c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8002f90:	4b06      	ldr	r3, [pc, #24]	; (8002fac <SUBGHZSPI_Receive+0xa8>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	701a      	strb	r2, [r3, #0]

  return status;
 8002f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	20000000 	.word	0x20000000
 8002fac:	58010000 	.word	0x58010000
 8002fb0:	5801000c 	.word	0x5801000c

08002fb4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	791b      	ldrb	r3, [r3, #4]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d106      	bne.n	8002fd2 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002fc4:	f7ff fc36 	bl	8002834 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8002fc8:	2001      	movs	r0, #1
 8002fca:	f7fd fe01 	bl	8000bd0 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002fce:	f7ff fc21 	bl	8002814 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f806 	bl	8002fe4 <SUBGHZ_WaitOnBusy>
 8002fd8:	4603      	mov	r3, r0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
	...

08002fe4 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8002fec:	2300      	movs	r3, #0
 8002fee:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8002ff0:	4b12      	ldr	r3, [pc, #72]	; (800303c <SUBGHZ_WaitOnBusy+0x58>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4413      	add	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	0d1b      	lsrs	r3, r3, #20
 8002ffe:	2264      	movs	r2, #100	; 0x64
 8003000:	fb02 f303 	mul.w	r3, r2, r3
 8003004:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8003006:	f7ff fc43 	bl	8002890 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800300a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d105      	bne.n	800301e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2202      	movs	r2, #2
 800301a:	609a      	str	r2, [r3, #8]
      break;
 800301c:	e009      	b.n	8003032 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	3b01      	subs	r3, #1
 8003022:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8003024:	f7ff fc22 	bl	800286c <LL_PWR_IsActiveFlag_RFBUSYS>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	4013      	ands	r3, r2
 800302e:	2b01      	cmp	r3, #1
 8003030:	d0e9      	beq.n	8003006 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8003032:	7dfb      	ldrb	r3, [r7, #23]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20000000 	.word	0x20000000

08003040 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e049      	b.n	80030e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d106      	bne.n	800306c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f841 	bl	80030ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3304      	adds	r3, #4
 800307c:	4619      	mov	r1, r3
 800307e:	4610      	mov	r0, r2
 8003080:	f000 f9ce 	bl	8003420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b083      	sub	sp, #12
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80030f6:	bf00      	nop
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bc80      	pop	{r7}
 80030fe:	4770      	bx	lr

08003100 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	d001      	beq.n	8003118 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e036      	b.n	8003186 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68da      	ldr	r2, [r3, #12]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a16      	ldr	r2, [pc, #88]	; (8003190 <HAL_TIM_Base_Start_IT+0x90>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d004      	beq.n	8003144 <HAL_TIM_Base_Start_IT+0x44>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003142:	d115      	bne.n	8003170 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	4b12      	ldr	r3, [pc, #72]	; (8003194 <HAL_TIM_Base_Start_IT+0x94>)
 800314c:	4013      	ands	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2b06      	cmp	r3, #6
 8003154:	d015      	beq.n	8003182 <HAL_TIM_Base_Start_IT+0x82>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800315c:	d011      	beq.n	8003182 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316e:	e008      	b.n	8003182 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0201 	orr.w	r2, r2, #1
 800317e:	601a      	str	r2, [r3, #0]
 8003180:	e000      	b.n	8003184 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003182:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr
 8003190:	40012c00 	.word	0x40012c00
 8003194:	00010007 	.word	0x00010007

08003198 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d122      	bne.n	80031f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d11b      	bne.n	80031f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f06f 0202 	mvn.w	r2, #2
 80031c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f904 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 80031e0:	e005      	b.n	80031ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f8f7 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f906 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	f003 0304 	and.w	r3, r3, #4
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d122      	bne.n	8003248 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	2b04      	cmp	r3, #4
 800320e:	d11b      	bne.n	8003248 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0204 	mvn.w	r2, #4
 8003218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2202      	movs	r2, #2
 800321e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f8da 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 8003234:	e005      	b.n	8003242 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f8cd 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f8dc 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b08      	cmp	r3, #8
 8003254:	d122      	bne.n	800329c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b08      	cmp	r3, #8
 8003262:	d11b      	bne.n	800329c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f06f 0208 	mvn.w	r2, #8
 800326c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2204      	movs	r2, #4
 8003272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f8b0 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 8003288:	e005      	b.n	8003296 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f8a3 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 f8b2 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	f003 0310 	and.w	r3, r3, #16
 80032a6:	2b10      	cmp	r3, #16
 80032a8:	d122      	bne.n	80032f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f003 0310 	and.w	r3, r3, #16
 80032b4:	2b10      	cmp	r3, #16
 80032b6:	d11b      	bne.n	80032f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f06f 0210 	mvn.w	r2, #16
 80032c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2208      	movs	r2, #8
 80032c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f886 	bl	80033e8 <HAL_TIM_IC_CaptureCallback>
 80032dc:	e005      	b.n	80032ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f879 	bl	80033d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 f888 	bl	80033fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d10e      	bne.n	800331c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	2b01      	cmp	r3, #1
 800330a:	d107      	bne.n	800331c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f06f 0201 	mvn.w	r2, #1
 8003314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fd f9c0 	bl	800069c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003326:	2b80      	cmp	r3, #128	; 0x80
 8003328:	d10e      	bne.n	8003348 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003334:	2b80      	cmp	r3, #128	; 0x80
 8003336:	d107      	bne.n	8003348 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f8d7 	bl	80034f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003352:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003356:	d10e      	bne.n	8003376 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003362:	2b80      	cmp	r3, #128	; 0x80
 8003364:	d107      	bne.n	8003376 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800336e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 f8c9 	bl	8003508 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003380:	2b40      	cmp	r3, #64	; 0x40
 8003382:	d10e      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800338e:	2b40      	cmp	r3, #64	; 0x40
 8003390:	d107      	bne.n	80033a2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800339a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 f835 	bl	800340c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	f003 0320 	and.w	r3, r3, #32
 80033ac:	2b20      	cmp	r3, #32
 80033ae:	d10e      	bne.n	80033ce <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	f003 0320 	and.w	r3, r3, #32
 80033ba:	2b20      	cmp	r3, #32
 80033bc:	d107      	bne.n	80033ce <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f06f 0220 	mvn.w	r2, #32
 80033c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f88b 	bl	80034e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bc80      	pop	{r7}
 80033e6:	4770      	bx	lr

080033e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr

080033fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr

0800340c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	bc80      	pop	{r7}
 800341c:	4770      	bx	lr
	...

08003420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a29      	ldr	r2, [pc, #164]	; (80034d8 <TIM_Base_SetConfig+0xb8>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d003      	beq.n	8003440 <TIM_Base_SetConfig+0x20>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800343e:	d108      	bne.n	8003452 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003446:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	4313      	orrs	r3, r2
 8003450:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a20      	ldr	r2, [pc, #128]	; (80034d8 <TIM_Base_SetConfig+0xb8>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d00b      	beq.n	8003472 <TIM_Base_SetConfig+0x52>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003460:	d007      	beq.n	8003472 <TIM_Base_SetConfig+0x52>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a1d      	ldr	r2, [pc, #116]	; (80034dc <TIM_Base_SetConfig+0xbc>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d003      	beq.n	8003472 <TIM_Base_SetConfig+0x52>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a1c      	ldr	r2, [pc, #112]	; (80034e0 <TIM_Base_SetConfig+0xc0>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d108      	bne.n	8003484 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	4313      	orrs	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a0b      	ldr	r2, [pc, #44]	; (80034d8 <TIM_Base_SetConfig+0xb8>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d007      	beq.n	80034c0 <TIM_Base_SetConfig+0xa0>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a0a      	ldr	r2, [pc, #40]	; (80034dc <TIM_Base_SetConfig+0xbc>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d003      	beq.n	80034c0 <TIM_Base_SetConfig+0xa0>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a09      	ldr	r2, [pc, #36]	; (80034e0 <TIM_Base_SetConfig+0xc0>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d103      	bne.n	80034c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	691a      	ldr	r2, [r3, #16]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	615a      	str	r2, [r3, #20]
}
 80034ce:	bf00      	nop
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr
 80034d8:	40012c00 	.word	0x40012c00
 80034dc:	40014400 	.word	0x40014400
 80034e0:	40014800 	.word	0x40014800

080034e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bc80      	pop	{r7}
 80034f4:	4770      	bx	lr

080034f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b083      	sub	sp, #12
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	bc80      	pop	{r7}
 8003506:	4770      	bx	lr

08003508 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr

0800351a <LL_RCC_GetUSARTClockSource>:
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8003522:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003526:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	401a      	ands	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	041b      	lsls	r3, r3, #16
 8003532:	4313      	orrs	r3, r2
}
 8003534:	4618      	mov	r0, r3
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr

0800353e <LL_RCC_GetLPUARTClockSource>:
{
 800353e:	b480      	push	{r7}
 8003540:	b083      	sub	sp, #12
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800354a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4013      	ands	r3, r2
}
 8003552:	4618      	mov	r0, r3
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr

0800355c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e042      	b.n	80035f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003574:	2b00      	cmp	r3, #0
 8003576:	d106      	bne.n	8003586 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f7fd fa79 	bl	8000a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2224      	movs	r2, #36	; 0x24
 800358a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0201 	bic.w	r2, r2, #1
 800359c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f82c 	bl	80035fc <UART_SetConfig>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e022      	b.n	80035f4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 fa70 	bl	8003a9c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	689a      	ldr	r2, [r3, #8]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f042 0201 	orr.w	r2, r2, #1
 80035ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 faf6 	bl	8003bde <UART_CheckIdleState>
 80035f2:	4603      	mov	r3, r0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035fc:	b5b0      	push	{r4, r5, r7, lr}
 80035fe:	b088      	sub	sp, #32
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	431a      	orrs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	431a      	orrs	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	69db      	ldr	r3, [r3, #28]
 800361c:	4313      	orrs	r3, r2
 800361e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	4bab      	ldr	r3, [pc, #684]	; (80038d4 <UART_SetConfig+0x2d8>)
 8003628:	4013      	ands	r3, r2
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6812      	ldr	r2, [r2, #0]
 800362e:	69f9      	ldr	r1, [r7, #28]
 8003630:	430b      	orrs	r3, r1
 8003632:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68da      	ldr	r2, [r3, #12]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4aa0      	ldr	r2, [pc, #640]	; (80038d8 <UART_SetConfig+0x2dc>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d004      	beq.n	8003664 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	69fa      	ldr	r2, [r7, #28]
 8003660:	4313      	orrs	r3, r2
 8003662:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800366e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	6812      	ldr	r2, [r2, #0]
 8003676:	69f9      	ldr	r1, [r7, #28]
 8003678:	430b      	orrs	r3, r1
 800367a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003682:	f023 010f 	bic.w	r1, r3, #15
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a91      	ldr	r2, [pc, #580]	; (80038dc <UART_SetConfig+0x2e0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d122      	bne.n	80036e2 <UART_SetConfig+0xe6>
 800369c:	2003      	movs	r0, #3
 800369e:	f7ff ff3c 	bl	800351a <LL_RCC_GetUSARTClockSource>
 80036a2:	4603      	mov	r3, r0
 80036a4:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80036a8:	2b03      	cmp	r3, #3
 80036aa:	d817      	bhi.n	80036dc <UART_SetConfig+0xe0>
 80036ac:	a201      	add	r2, pc, #4	; (adr r2, 80036b4 <UART_SetConfig+0xb8>)
 80036ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b2:	bf00      	nop
 80036b4:	080036c5 	.word	0x080036c5
 80036b8:	080036d1 	.word	0x080036d1
 80036bc:	080036cb 	.word	0x080036cb
 80036c0:	080036d7 	.word	0x080036d7
 80036c4:	2301      	movs	r3, #1
 80036c6:	76fb      	strb	r3, [r7, #27]
 80036c8:	e072      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80036ca:	2302      	movs	r3, #2
 80036cc:	76fb      	strb	r3, [r7, #27]
 80036ce:	e06f      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80036d0:	2304      	movs	r3, #4
 80036d2:	76fb      	strb	r3, [r7, #27]
 80036d4:	e06c      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80036d6:	2308      	movs	r3, #8
 80036d8:	76fb      	strb	r3, [r7, #27]
 80036da:	e069      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80036dc:	2310      	movs	r3, #16
 80036de:	76fb      	strb	r3, [r7, #27]
 80036e0:	e066      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a7e      	ldr	r2, [pc, #504]	; (80038e0 <UART_SetConfig+0x2e4>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d134      	bne.n	8003756 <UART_SetConfig+0x15a>
 80036ec:	200c      	movs	r0, #12
 80036ee:	f7ff ff14 	bl	800351a <LL_RCC_GetUSARTClockSource>
 80036f2:	4603      	mov	r3, r0
 80036f4:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80036f8:	2b0c      	cmp	r3, #12
 80036fa:	d829      	bhi.n	8003750 <UART_SetConfig+0x154>
 80036fc:	a201      	add	r2, pc, #4	; (adr r2, 8003704 <UART_SetConfig+0x108>)
 80036fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003702:	bf00      	nop
 8003704:	08003739 	.word	0x08003739
 8003708:	08003751 	.word	0x08003751
 800370c:	08003751 	.word	0x08003751
 8003710:	08003751 	.word	0x08003751
 8003714:	08003745 	.word	0x08003745
 8003718:	08003751 	.word	0x08003751
 800371c:	08003751 	.word	0x08003751
 8003720:	08003751 	.word	0x08003751
 8003724:	0800373f 	.word	0x0800373f
 8003728:	08003751 	.word	0x08003751
 800372c:	08003751 	.word	0x08003751
 8003730:	08003751 	.word	0x08003751
 8003734:	0800374b 	.word	0x0800374b
 8003738:	2300      	movs	r3, #0
 800373a:	76fb      	strb	r3, [r7, #27]
 800373c:	e038      	b.n	80037b0 <UART_SetConfig+0x1b4>
 800373e:	2302      	movs	r3, #2
 8003740:	76fb      	strb	r3, [r7, #27]
 8003742:	e035      	b.n	80037b0 <UART_SetConfig+0x1b4>
 8003744:	2304      	movs	r3, #4
 8003746:	76fb      	strb	r3, [r7, #27]
 8003748:	e032      	b.n	80037b0 <UART_SetConfig+0x1b4>
 800374a:	2308      	movs	r3, #8
 800374c:	76fb      	strb	r3, [r7, #27]
 800374e:	e02f      	b.n	80037b0 <UART_SetConfig+0x1b4>
 8003750:	2310      	movs	r3, #16
 8003752:	76fb      	strb	r3, [r7, #27]
 8003754:	e02c      	b.n	80037b0 <UART_SetConfig+0x1b4>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a5f      	ldr	r2, [pc, #380]	; (80038d8 <UART_SetConfig+0x2dc>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d125      	bne.n	80037ac <UART_SetConfig+0x1b0>
 8003760:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003764:	f7ff feeb 	bl	800353e <LL_RCC_GetLPUARTClockSource>
 8003768:	4603      	mov	r3, r0
 800376a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800376e:	d017      	beq.n	80037a0 <UART_SetConfig+0x1a4>
 8003770:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003774:	d817      	bhi.n	80037a6 <UART_SetConfig+0x1aa>
 8003776:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800377a:	d00b      	beq.n	8003794 <UART_SetConfig+0x198>
 800377c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003780:	d811      	bhi.n	80037a6 <UART_SetConfig+0x1aa>
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <UART_SetConfig+0x192>
 8003786:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800378a:	d006      	beq.n	800379a <UART_SetConfig+0x19e>
 800378c:	e00b      	b.n	80037a6 <UART_SetConfig+0x1aa>
 800378e:	2300      	movs	r3, #0
 8003790:	76fb      	strb	r3, [r7, #27]
 8003792:	e00d      	b.n	80037b0 <UART_SetConfig+0x1b4>
 8003794:	2302      	movs	r3, #2
 8003796:	76fb      	strb	r3, [r7, #27]
 8003798:	e00a      	b.n	80037b0 <UART_SetConfig+0x1b4>
 800379a:	2304      	movs	r3, #4
 800379c:	76fb      	strb	r3, [r7, #27]
 800379e:	e007      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80037a0:	2308      	movs	r3, #8
 80037a2:	76fb      	strb	r3, [r7, #27]
 80037a4:	e004      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80037a6:	2310      	movs	r3, #16
 80037a8:	76fb      	strb	r3, [r7, #27]
 80037aa:	e001      	b.n	80037b0 <UART_SetConfig+0x1b4>
 80037ac:	2310      	movs	r3, #16
 80037ae:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a48      	ldr	r2, [pc, #288]	; (80038d8 <UART_SetConfig+0x2dc>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	f040 8098 	bne.w	80038ec <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037bc:	7efb      	ldrb	r3, [r7, #27]
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d823      	bhi.n	800380a <UART_SetConfig+0x20e>
 80037c2:	a201      	add	r2, pc, #4	; (adr r2, 80037c8 <UART_SetConfig+0x1cc>)
 80037c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c8:	080037ed 	.word	0x080037ed
 80037cc:	0800380b 	.word	0x0800380b
 80037d0:	080037f5 	.word	0x080037f5
 80037d4:	0800380b 	.word	0x0800380b
 80037d8:	080037fb 	.word	0x080037fb
 80037dc:	0800380b 	.word	0x0800380b
 80037e0:	0800380b 	.word	0x0800380b
 80037e4:	0800380b 	.word	0x0800380b
 80037e8:	08003803 	.word	0x08003803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037ec:	f7fe fcd8 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 80037f0:	6178      	str	r0, [r7, #20]
        break;
 80037f2:	e00f      	b.n	8003814 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037f4:	4b3b      	ldr	r3, [pc, #236]	; (80038e4 <UART_SetConfig+0x2e8>)
 80037f6:	617b      	str	r3, [r7, #20]
        break;
 80037f8:	e00c      	b.n	8003814 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037fa:	f7fe fc1d 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 80037fe:	6178      	str	r0, [r7, #20]
        break;
 8003800:	e008      	b.n	8003814 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003806:	617b      	str	r3, [r7, #20]
        break;
 8003808:	e004      	b.n	8003814 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	76bb      	strb	r3, [r7, #26]
        break;
 8003812:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	2b00      	cmp	r3, #0
 8003818:	f000 8128 	beq.w	8003a6c <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	4a31      	ldr	r2, [pc, #196]	; (80038e8 <UART_SetConfig+0x2ec>)
 8003822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003826:	461a      	mov	r2, r3
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	fbb3 f3f2 	udiv	r3, r3, r2
 800382e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	4613      	mov	r3, r2
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	4413      	add	r3, r2
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	429a      	cmp	r2, r3
 800383e:	d305      	bcc.n	800384c <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	429a      	cmp	r2, r3
 800384a:	d902      	bls.n	8003852 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	76bb      	strb	r3, [r7, #26]
 8003850:	e10c      	b.n	8003a6c <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	4618      	mov	r0, r3
 8003856:	f04f 0100 	mov.w	r1, #0
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385e:	4a22      	ldr	r2, [pc, #136]	; (80038e8 <UART_SetConfig+0x2ec>)
 8003860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003864:	b29a      	uxth	r2, r3
 8003866:	f04f 0300 	mov.w	r3, #0
 800386a:	f7fc fc89 	bl	8000180 <__aeabi_uldivmod>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4610      	mov	r0, r2
 8003874:	4619      	mov	r1, r3
 8003876:	f04f 0200 	mov.w	r2, #0
 800387a:	f04f 0300 	mov.w	r3, #0
 800387e:	020b      	lsls	r3, r1, #8
 8003880:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003884:	0202      	lsls	r2, r0, #8
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	6849      	ldr	r1, [r1, #4]
 800388a:	0849      	lsrs	r1, r1, #1
 800388c:	4608      	mov	r0, r1
 800388e:	f04f 0100 	mov.w	r1, #0
 8003892:	1814      	adds	r4, r2, r0
 8003894:	eb43 0501 	adc.w	r5, r3, r1
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	461a      	mov	r2, r3
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	4620      	mov	r0, r4
 80038a4:	4629      	mov	r1, r5
 80038a6:	f7fc fc6b 	bl	8000180 <__aeabi_uldivmod>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4613      	mov	r3, r2
 80038b0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038b8:	d308      	bcc.n	80038cc <UART_SetConfig+0x2d0>
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038c0:	d204      	bcs.n	80038cc <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e0cf      	b.n	8003a6c <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	76bb      	strb	r3, [r7, #26]
 80038d0:	e0cc      	b.n	8003a6c <UART_SetConfig+0x470>
 80038d2:	bf00      	nop
 80038d4:	cfff69f3 	.word	0xcfff69f3
 80038d8:	40008000 	.word	0x40008000
 80038dc:	40013800 	.word	0x40013800
 80038e0:	40004400 	.word	0x40004400
 80038e4:	00f42400 	.word	0x00f42400
 80038e8:	08009e44 	.word	0x08009e44
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f4:	d165      	bne.n	80039c2 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 80038f6:	7efb      	ldrb	r3, [r7, #27]
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d828      	bhi.n	800394e <UART_SetConfig+0x352>
 80038fc:	a201      	add	r2, pc, #4	; (adr r2, 8003904 <UART_SetConfig+0x308>)
 80038fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003902:	bf00      	nop
 8003904:	08003929 	.word	0x08003929
 8003908:	08003931 	.word	0x08003931
 800390c:	08003939 	.word	0x08003939
 8003910:	0800394f 	.word	0x0800394f
 8003914:	0800393f 	.word	0x0800393f
 8003918:	0800394f 	.word	0x0800394f
 800391c:	0800394f 	.word	0x0800394f
 8003920:	0800394f 	.word	0x0800394f
 8003924:	08003947 	.word	0x08003947
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003928:	f7fe fc3a 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 800392c:	6178      	str	r0, [r7, #20]
        break;
 800392e:	e013      	b.n	8003958 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003930:	f7fe fc48 	bl	80021c4 <HAL_RCC_GetPCLK2Freq>
 8003934:	6178      	str	r0, [r7, #20]
        break;
 8003936:	e00f      	b.n	8003958 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003938:	4b56      	ldr	r3, [pc, #344]	; (8003a94 <UART_SetConfig+0x498>)
 800393a:	617b      	str	r3, [r7, #20]
        break;
 800393c:	e00c      	b.n	8003958 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800393e:	f7fe fb7b 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8003942:	6178      	str	r0, [r7, #20]
        break;
 8003944:	e008      	b.n	8003958 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800394a:	617b      	str	r3, [r7, #20]
        break;
 800394c:	e004      	b.n	8003958 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800394e:	2300      	movs	r3, #0
 8003950:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	76bb      	strb	r3, [r7, #26]
        break;
 8003956:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	2b00      	cmp	r3, #0
 800395c:	f000 8086 	beq.w	8003a6c <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	4a4c      	ldr	r2, [pc, #304]	; (8003a98 <UART_SetConfig+0x49c>)
 8003966:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800396a:	461a      	mov	r2, r3
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003972:	005a      	lsls	r2, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	085b      	lsrs	r3, r3, #1
 800397a:	441a      	add	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	fbb2 f3f3 	udiv	r3, r2, r3
 8003984:	b29b      	uxth	r3, r3
 8003986:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	2b0f      	cmp	r3, #15
 800398c:	d916      	bls.n	80039bc <UART_SetConfig+0x3c0>
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003994:	d212      	bcs.n	80039bc <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	b29b      	uxth	r3, r3
 800399a:	f023 030f 	bic.w	r3, r3, #15
 800399e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	085b      	lsrs	r3, r3, #1
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	89fb      	ldrh	r3, [r7, #14]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	89fa      	ldrh	r2, [r7, #14]
 80039b8:	60da      	str	r2, [r3, #12]
 80039ba:	e057      	b.n	8003a6c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	76bb      	strb	r3, [r7, #26]
 80039c0:	e054      	b.n	8003a6c <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039c2:	7efb      	ldrb	r3, [r7, #27]
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d828      	bhi.n	8003a1a <UART_SetConfig+0x41e>
 80039c8:	a201      	add	r2, pc, #4	; (adr r2, 80039d0 <UART_SetConfig+0x3d4>)
 80039ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ce:	bf00      	nop
 80039d0:	080039f5 	.word	0x080039f5
 80039d4:	080039fd 	.word	0x080039fd
 80039d8:	08003a05 	.word	0x08003a05
 80039dc:	08003a1b 	.word	0x08003a1b
 80039e0:	08003a0b 	.word	0x08003a0b
 80039e4:	08003a1b 	.word	0x08003a1b
 80039e8:	08003a1b 	.word	0x08003a1b
 80039ec:	08003a1b 	.word	0x08003a1b
 80039f0:	08003a13 	.word	0x08003a13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039f4:	f7fe fbd4 	bl	80021a0 <HAL_RCC_GetPCLK1Freq>
 80039f8:	6178      	str	r0, [r7, #20]
        break;
 80039fa:	e013      	b.n	8003a24 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039fc:	f7fe fbe2 	bl	80021c4 <HAL_RCC_GetPCLK2Freq>
 8003a00:	6178      	str	r0, [r7, #20]
        break;
 8003a02:	e00f      	b.n	8003a24 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a04:	4b23      	ldr	r3, [pc, #140]	; (8003a94 <UART_SetConfig+0x498>)
 8003a06:	617b      	str	r3, [r7, #20]
        break;
 8003a08:	e00c      	b.n	8003a24 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a0a:	f7fe fb15 	bl	8002038 <HAL_RCC_GetSysClockFreq>
 8003a0e:	6178      	str	r0, [r7, #20]
        break;
 8003a10:	e008      	b.n	8003a24 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a16:	617b      	str	r3, [r7, #20]
        break;
 8003a18:	e004      	b.n	8003a24 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	76bb      	strb	r3, [r7, #26]
        break;
 8003a22:	bf00      	nop
    }

    if (pclk != 0U)
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d020      	beq.n	8003a6c <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2e:	4a1a      	ldr	r2, [pc, #104]	; (8003a98 <UART_SetConfig+0x49c>)
 8003a30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a34:	461a      	mov	r2, r3
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	fbb3 f2f2 	udiv	r2, r3, r2
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	085b      	lsrs	r3, r3, #1
 8003a42:	441a      	add	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	2b0f      	cmp	r3, #15
 8003a54:	d908      	bls.n	8003a68 <UART_SetConfig+0x46c>
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a5c:	d204      	bcs.n	8003a68 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	60da      	str	r2, [r3, #12]
 8003a66:	e001      	b.n	8003a6c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003a88:	7ebb      	ldrb	r3, [r7, #26]
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3720      	adds	r7, #32
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bdb0      	pop	{r4, r5, r7, pc}
 8003a92:	bf00      	nop
 8003a94:	00f42400 	.word	0x00f42400
 8003a98:	08009e44 	.word	0x08009e44

08003a9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00a      	beq.n	8003ae8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00a      	beq.n	8003b0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0e:	f003 0308 	and.w	r3, r3, #8
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b30:	f003 0310 	and.w	r3, r3, #16
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00a      	beq.n	8003b4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00a      	beq.n	8003b70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d01a      	beq.n	8003bb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b9a:	d10a      	bne.n	8003bb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00a      	beq.n	8003bd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	605a      	str	r2, [r3, #4]
  }
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b086      	sub	sp, #24
 8003be2:	af02      	add	r7, sp, #8
 8003be4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003bee:	f7fc ffe5 	bl	8000bbc <HAL_GetTick>
 8003bf2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0308 	and.w	r3, r3, #8
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d10e      	bne.n	8003c20 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c02:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f82f 	bl	8003c74 <UART_WaitOnFlagUntilTimeout>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e025      	b.n	8003c6c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0304 	and.w	r3, r3, #4
 8003c2a:	2b04      	cmp	r3, #4
 8003c2c:	d10e      	bne.n	8003c4c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c2e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 f819 	bl	8003c74 <UART_WaitOnFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e00f      	b.n	8003c6c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2220      	movs	r2, #32
 8003c58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	603b      	str	r3, [r7, #0]
 8003c80:	4613      	mov	r3, r2
 8003c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c84:	e062      	b.n	8003d4c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8c:	d05e      	beq.n	8003d4c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c8e:	f7fc ff95 	bl	8000bbc <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d302      	bcc.n	8003ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d11d      	bne.n	8003ce0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003cb2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689a      	ldr	r2, [r3, #8]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f022 0201 	bic.w	r2, r2, #1
 8003cc2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2220      	movs	r2, #32
 8003cd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e045      	b.n	8003d6c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0304 	and.w	r3, r3, #4
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d02e      	beq.n	8003d4c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cf8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cfc:	d126      	bne.n	8003d4c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d06:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d16:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0201 	bic.w	r2, r2, #1
 8003d26:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e00f      	b.n	8003d6c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	69da      	ldr	r2, [r3, #28]
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	4013      	ands	r3, r2
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	bf0c      	ite	eq
 8003d5c:	2301      	moveq	r3, #1
 8003d5e:	2300      	movne	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	461a      	mov	r2, r3
 8003d64:	79fb      	ldrb	r3, [r7, #7]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d08d      	beq.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_UARTEx_DisableFifoMode+0x16>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e027      	b.n	8003dda <HAL_UARTEx_DisableFifoMode+0x66>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2224      	movs	r2, #36	; 0x24
 8003d96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0201 	bic.w	r2, r2, #1
 8003db0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003db8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3714      	adds	r7, #20
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bc80      	pop	{r7}
 8003de2:	4770      	bx	lr

08003de4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d101      	bne.n	8003dfc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e02d      	b.n	8003e58 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2224      	movs	r2, #36	; 0x24
 8003e08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f022 0201 	bic.w	r2, r2, #1
 8003e22:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 f84f 	bl	8003edc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d101      	bne.n	8003e78 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003e74:	2302      	movs	r3, #2
 8003e76:	e02d      	b.n	8003ed4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2224      	movs	r2, #36	; 0x24
 8003e84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0201 	bic.w	r2, r2, #1
 8003e9e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f811 	bl	8003edc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b089      	sub	sp, #36	; 0x24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8003ee4:	4a2e      	ldr	r2, [pc, #184]	; (8003fa0 <UARTEx_SetNbDataToProcess+0xc4>)
 8003ee6:	f107 0314 	add.w	r3, r7, #20
 8003eea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003eee:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8003ef2:	4a2c      	ldr	r2, [pc, #176]	; (8003fa4 <UARTEx_SetNbDataToProcess+0xc8>)
 8003ef4:	f107 030c 	add.w	r3, r7, #12
 8003ef8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003efc:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d108      	bne.n	8003f1a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003f18:	e03d      	b.n	8003f96 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003f1a:	2308      	movs	r3, #8
 8003f1c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003f1e:	2308      	movs	r3, #8
 8003f20:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	0e5b      	lsrs	r3, r3, #25
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	0f5b      	lsrs	r3, r3, #29
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f42:	7fbb      	ldrb	r3, [r7, #30]
 8003f44:	7f3a      	ldrb	r2, [r7, #28]
 8003f46:	f107 0120 	add.w	r1, r7, #32
 8003f4a:	440a      	add	r2, r1
 8003f4c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003f50:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003f54:	7f3a      	ldrb	r2, [r7, #28]
 8003f56:	f107 0120 	add.w	r1, r7, #32
 8003f5a:	440a      	add	r2, r1
 8003f5c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f60:	fb93 f3f2 	sdiv	r3, r3, r2
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f6c:	7ffb      	ldrb	r3, [r7, #31]
 8003f6e:	7f7a      	ldrb	r2, [r7, #29]
 8003f70:	f107 0120 	add.w	r1, r7, #32
 8003f74:	440a      	add	r2, r1
 8003f76:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003f7e:	7f7a      	ldrb	r2, [r7, #29]
 8003f80:	f107 0120 	add.w	r1, r7, #32
 8003f84:	440a      	add	r2, r1
 8003f86:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f8a:	fb93 f3f2 	sdiv	r3, r3, r2
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003f96:	bf00      	nop
 8003f98:	3724      	adds	r7, #36	; 0x24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bc80      	pop	{r7}
 8003f9e:	4770      	bx	lr
 8003fa0:	08009d08 	.word	0x08009d08
 8003fa4:	08009d10 	.word	0x08009d10

08003fa8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003fac:	bf00      	nop
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bc80      	pop	{r7}
 8003fb2:	4770      	bx	lr

08003fb4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fba:	f3ef 8305 	mrs	r3, IPSR
 8003fbe:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fc0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10f      	bne.n	8003fe6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8003fca:	607b      	str	r3, [r7, #4]
  return(result);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d105      	bne.n	8003fde <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003fd2:	f3ef 8311 	mrs	r3, BASEPRI
 8003fd6:	603b      	str	r3, [r7, #0]
  return(result);
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d007      	beq.n	8003fee <osKernelInitialize+0x3a>
 8003fde:	4b0d      	ldr	r3, [pc, #52]	; (8004014 <osKernelInitialize+0x60>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d103      	bne.n	8003fee <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003fe6:	f06f 0305 	mvn.w	r3, #5
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	e00c      	b.n	8004008 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003fee:	4b09      	ldr	r3, [pc, #36]	; (8004014 <osKernelInitialize+0x60>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d105      	bne.n	8004002 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003ff6:	4b07      	ldr	r3, [pc, #28]	; (8004014 <osKernelInitialize+0x60>)
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	60fb      	str	r3, [r7, #12]
 8004000:	e002      	b.n	8004008 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004002:	f04f 33ff 	mov.w	r3, #4294967295
 8004006:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004008:	68fb      	ldr	r3, [r7, #12]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr
 8004014:	20000048 	.word	0x20000048

08004018 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800401e:	f3ef 8305 	mrs	r3, IPSR
 8004022:	60bb      	str	r3, [r7, #8]
  return(result);
 8004024:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10f      	bne.n	800404a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800402a:	f3ef 8310 	mrs	r3, PRIMASK
 800402e:	607b      	str	r3, [r7, #4]
  return(result);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d105      	bne.n	8004042 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004036:	f3ef 8311 	mrs	r3, BASEPRI
 800403a:	603b      	str	r3, [r7, #0]
  return(result);
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d007      	beq.n	8004052 <osKernelStart+0x3a>
 8004042:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <osKernelStart+0x68>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b02      	cmp	r3, #2
 8004048:	d103      	bne.n	8004052 <osKernelStart+0x3a>
    stat = osErrorISR;
 800404a:	f06f 0305 	mvn.w	r3, #5
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	e010      	b.n	8004074 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004052:	4b0b      	ldr	r3, [pc, #44]	; (8004080 <osKernelStart+0x68>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d109      	bne.n	800406e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800405a:	f7ff ffa5 	bl	8003fa8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800405e:	4b08      	ldr	r3, [pc, #32]	; (8004080 <osKernelStart+0x68>)
 8004060:	2202      	movs	r2, #2
 8004062:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004064:	f001 f880 	bl	8005168 <vTaskStartScheduler>
      stat = osOK;
 8004068:	2300      	movs	r3, #0
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	e002      	b.n	8004074 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800406e:	f04f 33ff 	mov.w	r3, #4294967295
 8004072:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004074:	68fb      	ldr	r3, [r7, #12]
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	20000048 	.word	0x20000048

08004084 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004084:	b580      	push	{r7, lr}
 8004086:	b090      	sub	sp, #64	; 0x40
 8004088:	af04      	add	r7, sp, #16
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004090:	2300      	movs	r3, #0
 8004092:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004094:	f3ef 8305 	mrs	r3, IPSR
 8004098:	61fb      	str	r3, [r7, #28]
  return(result);
 800409a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800409c:	2b00      	cmp	r3, #0
 800409e:	f040 808f 	bne.w	80041c0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040a2:	f3ef 8310 	mrs	r3, PRIMASK
 80040a6:	61bb      	str	r3, [r7, #24]
  return(result);
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d105      	bne.n	80040ba <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80040ae:	f3ef 8311 	mrs	r3, BASEPRI
 80040b2:	617b      	str	r3, [r7, #20]
  return(result);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <osThreadNew+0x3e>
 80040ba:	4b44      	ldr	r3, [pc, #272]	; (80041cc <osThreadNew+0x148>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d07e      	beq.n	80041c0 <osThreadNew+0x13c>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d07b      	beq.n	80041c0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80040c8:	2380      	movs	r3, #128	; 0x80
 80040ca:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80040cc:	2318      	movs	r3, #24
 80040ce:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80040d0:	2300      	movs	r3, #0
 80040d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80040d4:	f04f 33ff 	mov.w	r3, #4294967295
 80040d8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d045      	beq.n	800416c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d002      	beq.n	80040ee <osThreadNew+0x6a>
        name = attr->name;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80040fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d008      	beq.n	8004114 <osThreadNew+0x90>
 8004102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004104:	2b38      	cmp	r3, #56	; 0x38
 8004106:	d805      	bhi.n	8004114 <osThreadNew+0x90>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <osThreadNew+0x94>
        return (NULL);
 8004114:	2300      	movs	r3, #0
 8004116:	e054      	b.n	80041c2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	089b      	lsrs	r3, r3, #2
 8004126:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00e      	beq.n	800414e <osThreadNew+0xca>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	2b5b      	cmp	r3, #91	; 0x5b
 8004136:	d90a      	bls.n	800414e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800413c:	2b00      	cmp	r3, #0
 800413e:	d006      	beq.n	800414e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <osThreadNew+0xca>
        mem = 1;
 8004148:	2301      	movs	r3, #1
 800414a:	623b      	str	r3, [r7, #32]
 800414c:	e010      	b.n	8004170 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10c      	bne.n	8004170 <osThreadNew+0xec>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d108      	bne.n	8004170 <osThreadNew+0xec>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d104      	bne.n	8004170 <osThreadNew+0xec>
          mem = 0;
 8004166:	2300      	movs	r3, #0
 8004168:	623b      	str	r3, [r7, #32]
 800416a:	e001      	b.n	8004170 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800416c:	2300      	movs	r3, #0
 800416e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d110      	bne.n	8004198 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800417e:	9202      	str	r2, [sp, #8]
 8004180:	9301      	str	r3, [sp, #4]
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800418a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 fe15 	bl	8004dbc <xTaskCreateStatic>
 8004192:	4603      	mov	r3, r0
 8004194:	613b      	str	r3, [r7, #16]
 8004196:	e013      	b.n	80041c0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d110      	bne.n	80041c0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800419e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	f107 0310 	add.w	r3, r7, #16
 80041a6:	9301      	str	r3, [sp, #4]
 80041a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f000 fe60 	bl	8004e76 <xTaskCreate>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d001      	beq.n	80041c0 <osThreadNew+0x13c>
          hTask = NULL;
 80041bc:	2300      	movs	r3, #0
 80041be:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80041c0:	693b      	ldr	r3, [r7, #16]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3730      	adds	r7, #48	; 0x30
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20000048 	.word	0x20000048

080041d0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041d8:	f3ef 8305 	mrs	r3, IPSR
 80041dc:	613b      	str	r3, [r7, #16]
  return(result);
 80041de:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10f      	bne.n	8004204 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041e4:	f3ef 8310 	mrs	r3, PRIMASK
 80041e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80041f0:	f3ef 8311 	mrs	r3, BASEPRI
 80041f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d007      	beq.n	800420c <osDelay+0x3c>
 80041fc:	4b0a      	ldr	r3, [pc, #40]	; (8004228 <osDelay+0x58>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b02      	cmp	r3, #2
 8004202:	d103      	bne.n	800420c <osDelay+0x3c>
    stat = osErrorISR;
 8004204:	f06f 0305 	mvn.w	r3, #5
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	e007      	b.n	800421c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800420c:	2300      	movs	r3, #0
 800420e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <osDelay+0x4c>
      vTaskDelay(ticks);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 ff72 	bl	8005100 <vTaskDelay>
    }
  }

  return (stat);
 800421c:	697b      	ldr	r3, [r7, #20]
}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	20000048 	.word	0x20000048

0800422c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4a06      	ldr	r2, [pc, #24]	; (8004254 <vApplicationGetIdleTaskMemory+0x28>)
 800423c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	4a05      	ldr	r2, [pc, #20]	; (8004258 <vApplicationGetIdleTaskMemory+0x2c>)
 8004242:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2280      	movs	r2, #128	; 0x80
 8004248:	601a      	str	r2, [r3, #0]
}
 800424a:	bf00      	nop
 800424c:	3714      	adds	r7, #20
 800424e:	46bd      	mov	sp, r7
 8004250:	bc80      	pop	{r7}
 8004252:	4770      	bx	lr
 8004254:	2000004c 	.word	0x2000004c
 8004258:	200000a8 	.word	0x200000a8

0800425c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800425c:	b480      	push	{r7}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4a07      	ldr	r2, [pc, #28]	; (8004288 <vApplicationGetTimerTaskMemory+0x2c>)
 800426c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	4a06      	ldr	r2, [pc, #24]	; (800428c <vApplicationGetTimerTaskMemory+0x30>)
 8004272:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f44f 7280 	mov.w	r2, #256	; 0x100
 800427a:	601a      	str	r2, [r3, #0]
}
 800427c:	bf00      	nop
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	bc80      	pop	{r7}
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	200002a8 	.word	0x200002a8
 800428c:	20000304 	.word	0x20000304

08004290 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f103 0208 	add.w	r2, r3, #8
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f04f 32ff 	mov.w	r2, #4294967295
 80042a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f103 0208 	add.w	r2, r3, #8
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f103 0208 	add.w	r2, r3, #8
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bc80      	pop	{r7}
 80042cc:	4770      	bx	lr

080042ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr

080042e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80042e6:	b480      	push	{r7}
 80042e8:	b085      	sub	sp, #20
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
 80042ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	683a      	ldr	r2, [r7, #0]
 800430a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	1c5a      	adds	r2, r3, #1
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	601a      	str	r2, [r3, #0]
}
 8004322:	bf00      	nop
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	bc80      	pop	{r7}
 800432a:	4770      	bx	lr

0800432c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004342:	d103      	bne.n	800434c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	e00c      	b.n	8004366 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3308      	adds	r3, #8
 8004350:	60fb      	str	r3, [r7, #12]
 8004352:	e002      	b.n	800435a <vListInsert+0x2e>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	60fb      	str	r3, [r7, #12]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	429a      	cmp	r2, r3
 8004364:	d2f6      	bcs.n	8004354 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	601a      	str	r2, [r3, #0]
}
 8004392:	bf00      	nop
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr

0800439c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	6892      	ldr	r2, [r2, #8]
 80043b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6852      	ldr	r2, [r2, #4]
 80043bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d103      	bne.n	80043d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	1e5a      	subs	r2, r3, #1
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bc80      	pop	{r7}
 80043ec:	4770      	bx	lr
	...

080043f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10a      	bne.n	800441a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004408:	f383 8811 	msr	BASEPRI, r3
 800440c:	f3bf 8f6f 	isb	sy
 8004410:	f3bf 8f4f 	dsb	sy
 8004414:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004416:	bf00      	nop
 8004418:	e7fe      	b.n	8004418 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800441a:	f002 f807 	bl	800642c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004426:	68f9      	ldr	r1, [r7, #12]
 8004428:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800442a:	fb01 f303 	mul.w	r3, r1, r3
 800442e:	441a      	add	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800444a:	3b01      	subs	r3, #1
 800444c:	68f9      	ldr	r1, [r7, #12]
 800444e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004450:	fb01 f303 	mul.w	r3, r1, r3
 8004454:	441a      	add	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	22ff      	movs	r2, #255	; 0xff
 800445e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	22ff      	movs	r2, #255	; 0xff
 8004466:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d114      	bne.n	800449a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d01a      	beq.n	80044ae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	3310      	adds	r3, #16
 800447c:	4618      	mov	r0, r3
 800447e:	f001 f8f9 	bl	8005674 <xTaskRemoveFromEventList>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d012      	beq.n	80044ae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004488:	4b0c      	ldr	r3, [pc, #48]	; (80044bc <xQueueGenericReset+0xcc>)
 800448a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	f3bf 8f4f 	dsb	sy
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	e009      	b.n	80044ae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	3310      	adds	r3, #16
 800449e:	4618      	mov	r0, r3
 80044a0:	f7ff fef6 	bl	8004290 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	3324      	adds	r3, #36	; 0x24
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff fef1 	bl	8004290 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80044ae:	f001 ffed 	bl	800648c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80044b2:	2301      	movs	r3, #1
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	e000ed04 	.word	0xe000ed04

080044c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08e      	sub	sp, #56	; 0x38
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
 80044cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10a      	bne.n	80044ea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80044d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80044e6:	bf00      	nop
 80044e8:	e7fe      	b.n	80044e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d10a      	bne.n	8004506 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80044f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044f4:	f383 8811 	msr	BASEPRI, r3
 80044f8:	f3bf 8f6f 	isb	sy
 80044fc:	f3bf 8f4f 	dsb	sy
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004502:	bf00      	nop
 8004504:	e7fe      	b.n	8004504 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <xQueueGenericCreateStatic+0x52>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <xQueueGenericCreateStatic+0x56>
 8004512:	2301      	movs	r3, #1
 8004514:	e000      	b.n	8004518 <xQueueGenericCreateStatic+0x58>
 8004516:	2300      	movs	r3, #0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10a      	bne.n	8004532 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800451c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004520:	f383 8811 	msr	BASEPRI, r3
 8004524:	f3bf 8f6f 	isb	sy
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	623b      	str	r3, [r7, #32]
}
 800452e:	bf00      	nop
 8004530:	e7fe      	b.n	8004530 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d102      	bne.n	800453e <xQueueGenericCreateStatic+0x7e>
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <xQueueGenericCreateStatic+0x82>
 800453e:	2301      	movs	r3, #1
 8004540:	e000      	b.n	8004544 <xQueueGenericCreateStatic+0x84>
 8004542:	2300      	movs	r3, #0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10a      	bne.n	800455e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454c:	f383 8811 	msr	BASEPRI, r3
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	61fb      	str	r3, [r7, #28]
}
 800455a:	bf00      	nop
 800455c:	e7fe      	b.n	800455c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800455e:	2350      	movs	r3, #80	; 0x50
 8004560:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b50      	cmp	r3, #80	; 0x50
 8004566:	d00a      	beq.n	800457e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456c:	f383 8811 	msr	BASEPRI, r3
 8004570:	f3bf 8f6f 	isb	sy
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	61bb      	str	r3, [r7, #24]
}
 800457a:	bf00      	nop
 800457c:	e7fe      	b.n	800457c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800457e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00d      	beq.n	80045a6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800458a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004592:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	4613      	mov	r3, r2
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	68b9      	ldr	r1, [r7, #8]
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 f805 	bl	80045b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80045a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3730      	adds	r7, #48	; 0x30
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
 80045bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d103      	bne.n	80045cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	e002      	b.n	80045d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80045de:	2101      	movs	r1, #1
 80045e0:	69b8      	ldr	r0, [r7, #24]
 80045e2:	f7ff ff05 	bl	80043f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	78fa      	ldrb	r2, [r7, #3]
 80045ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80045ee:	bf00      	nop
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
	...

080045f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b08e      	sub	sp, #56	; 0x38
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
 8004604:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004606:	2300      	movs	r3, #0
 8004608:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800460e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10a      	bne.n	800462a <xQueueGenericSend+0x32>
	__asm volatile
 8004614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004618:	f383 8811 	msr	BASEPRI, r3
 800461c:	f3bf 8f6f 	isb	sy
 8004620:	f3bf 8f4f 	dsb	sy
 8004624:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004626:	bf00      	nop
 8004628:	e7fe      	b.n	8004628 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d103      	bne.n	8004638 <xQueueGenericSend+0x40>
 8004630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <xQueueGenericSend+0x44>
 8004638:	2301      	movs	r3, #1
 800463a:	e000      	b.n	800463e <xQueueGenericSend+0x46>
 800463c:	2300      	movs	r3, #0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <xQueueGenericSend+0x60>
	__asm volatile
 8004642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004646:	f383 8811 	msr	BASEPRI, r3
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	f3bf 8f4f 	dsb	sy
 8004652:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004654:	bf00      	nop
 8004656:	e7fe      	b.n	8004656 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b02      	cmp	r3, #2
 800465c:	d103      	bne.n	8004666 <xQueueGenericSend+0x6e>
 800465e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004662:	2b01      	cmp	r3, #1
 8004664:	d101      	bne.n	800466a <xQueueGenericSend+0x72>
 8004666:	2301      	movs	r3, #1
 8004668:	e000      	b.n	800466c <xQueueGenericSend+0x74>
 800466a:	2300      	movs	r3, #0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10a      	bne.n	8004686 <xQueueGenericSend+0x8e>
	__asm volatile
 8004670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004674:	f383 8811 	msr	BASEPRI, r3
 8004678:	f3bf 8f6f 	isb	sy
 800467c:	f3bf 8f4f 	dsb	sy
 8004680:	623b      	str	r3, [r7, #32]
}
 8004682:	bf00      	nop
 8004684:	e7fe      	b.n	8004684 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004686:	f001 f9b3 	bl	80059f0 <xTaskGetSchedulerState>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d102      	bne.n	8004696 <xQueueGenericSend+0x9e>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <xQueueGenericSend+0xa2>
 8004696:	2301      	movs	r3, #1
 8004698:	e000      	b.n	800469c <xQueueGenericSend+0xa4>
 800469a:	2300      	movs	r3, #0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10a      	bne.n	80046b6 <xQueueGenericSend+0xbe>
	__asm volatile
 80046a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a4:	f383 8811 	msr	BASEPRI, r3
 80046a8:	f3bf 8f6f 	isb	sy
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	61fb      	str	r3, [r7, #28]
}
 80046b2:	bf00      	nop
 80046b4:	e7fe      	b.n	80046b4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046b6:	f001 feb9 	bl	800642c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d302      	bcc.n	80046cc <xQueueGenericSend+0xd4>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d129      	bne.n	8004720 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	68b9      	ldr	r1, [r7, #8]
 80046d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046d2:	f000 fa07 	bl	8004ae4 <prvCopyDataToQueue>
 80046d6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d010      	beq.n	8004702 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e2:	3324      	adds	r3, #36	; 0x24
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 ffc5 	bl	8005674 <xTaskRemoveFromEventList>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d013      	beq.n	8004718 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80046f0:	4b3f      	ldr	r3, [pc, #252]	; (80047f0 <xQueueGenericSend+0x1f8>)
 80046f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	f3bf 8f4f 	dsb	sy
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	e00a      	b.n	8004718 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004704:	2b00      	cmp	r3, #0
 8004706:	d007      	beq.n	8004718 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004708:	4b39      	ldr	r3, [pc, #228]	; (80047f0 <xQueueGenericSend+0x1f8>)
 800470a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	f3bf 8f4f 	dsb	sy
 8004714:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004718:	f001 feb8 	bl	800648c <vPortExitCritical>
				return pdPASS;
 800471c:	2301      	movs	r3, #1
 800471e:	e063      	b.n	80047e8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d103      	bne.n	800472e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004726:	f001 feb1 	bl	800648c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800472a:	2300      	movs	r3, #0
 800472c:	e05c      	b.n	80047e8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800472e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004730:	2b00      	cmp	r3, #0
 8004732:	d106      	bne.n	8004742 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004734:	f107 0314 	add.w	r3, r7, #20
 8004738:	4618      	mov	r0, r3
 800473a:	f000 ffff 	bl	800573c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800473e:	2301      	movs	r3, #1
 8004740:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004742:	f001 fea3 	bl	800648c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004746:	f000 fd75 	bl	8005234 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800474a:	f001 fe6f 	bl	800642c <vPortEnterCritical>
 800474e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004750:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004754:	b25b      	sxtb	r3, r3
 8004756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800475a:	d103      	bne.n	8004764 <xQueueGenericSend+0x16c>
 800475c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475e:	2200      	movs	r2, #0
 8004760:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004766:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800476a:	b25b      	sxtb	r3, r3
 800476c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004770:	d103      	bne.n	800477a <xQueueGenericSend+0x182>
 8004772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800477a:	f001 fe87 	bl	800648c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800477e:	1d3a      	adds	r2, r7, #4
 8004780:	f107 0314 	add.w	r3, r7, #20
 8004784:	4611      	mov	r1, r2
 8004786:	4618      	mov	r0, r3
 8004788:	f000 ffee 	bl	8005768 <xTaskCheckForTimeOut>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d124      	bne.n	80047dc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004792:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004794:	f000 fa9e 	bl	8004cd4 <prvIsQueueFull>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d018      	beq.n	80047d0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800479e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a0:	3310      	adds	r3, #16
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	4611      	mov	r1, r2
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 ff14 	bl	80055d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80047ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047ae:	f000 fa29 	bl	8004c04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80047b2:	f000 fd4d 	bl	8005250 <xTaskResumeAll>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f47f af7c 	bne.w	80046b6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80047be:	4b0c      	ldr	r3, [pc, #48]	; (80047f0 <xQueueGenericSend+0x1f8>)
 80047c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	f3bf 8f4f 	dsb	sy
 80047ca:	f3bf 8f6f 	isb	sy
 80047ce:	e772      	b.n	80046b6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80047d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047d2:	f000 fa17 	bl	8004c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80047d6:	f000 fd3b 	bl	8005250 <xTaskResumeAll>
 80047da:	e76c      	b.n	80046b6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80047dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047de:	f000 fa11 	bl	8004c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80047e2:	f000 fd35 	bl	8005250 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80047e6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3738      	adds	r7, #56	; 0x38
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	e000ed04 	.word	0xe000ed04

080047f4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b08e      	sub	sp, #56	; 0x38
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
 8004800:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10a      	bne.n	8004822 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800481e:	bf00      	nop
 8004820:	e7fe      	b.n	8004820 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d103      	bne.n	8004830 <xQueueGenericSendFromISR+0x3c>
 8004828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <xQueueGenericSendFromISR+0x40>
 8004830:	2301      	movs	r3, #1
 8004832:	e000      	b.n	8004836 <xQueueGenericSendFromISR+0x42>
 8004834:	2300      	movs	r3, #0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10a      	bne.n	8004850 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800483a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483e:	f383 8811 	msr	BASEPRI, r3
 8004842:	f3bf 8f6f 	isb	sy
 8004846:	f3bf 8f4f 	dsb	sy
 800484a:	623b      	str	r3, [r7, #32]
}
 800484c:	bf00      	nop
 800484e:	e7fe      	b.n	800484e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	2b02      	cmp	r3, #2
 8004854:	d103      	bne.n	800485e <xQueueGenericSendFromISR+0x6a>
 8004856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485a:	2b01      	cmp	r3, #1
 800485c:	d101      	bne.n	8004862 <xQueueGenericSendFromISR+0x6e>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <xQueueGenericSendFromISR+0x70>
 8004862:	2300      	movs	r3, #0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10a      	bne.n	800487e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486c:	f383 8811 	msr	BASEPRI, r3
 8004870:	f3bf 8f6f 	isb	sy
 8004874:	f3bf 8f4f 	dsb	sy
 8004878:	61fb      	str	r3, [r7, #28]
}
 800487a:	bf00      	nop
 800487c:	e7fe      	b.n	800487c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800487e:	f001 fe97 	bl	80065b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004882:	f3ef 8211 	mrs	r2, BASEPRI
 8004886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488a:	f383 8811 	msr	BASEPRI, r3
 800488e:	f3bf 8f6f 	isb	sy
 8004892:	f3bf 8f4f 	dsb	sy
 8004896:	61ba      	str	r2, [r7, #24]
 8004898:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800489a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800489c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800489e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d302      	bcc.n	80048b0 <xQueueGenericSendFromISR+0xbc>
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d12c      	bne.n	800490a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80048b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048ba:	683a      	ldr	r2, [r7, #0]
 80048bc:	68b9      	ldr	r1, [r7, #8]
 80048be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048c0:	f000 f910 	bl	8004ae4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80048c4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80048c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048cc:	d112      	bne.n	80048f4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d016      	beq.n	8004904 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d8:	3324      	adds	r3, #36	; 0x24
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 feca 	bl	8005674 <xTaskRemoveFromEventList>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00e      	beq.n	8004904 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00b      	beq.n	8004904 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	e007      	b.n	8004904 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80048f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80048f8:	3301      	adds	r3, #1
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	b25a      	sxtb	r2, r3
 80048fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004904:	2301      	movs	r3, #1
 8004906:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004908:	e001      	b.n	800490e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800490a:	2300      	movs	r3, #0
 800490c:	637b      	str	r3, [r7, #52]	; 0x34
 800490e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004910:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004918:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800491a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800491c:	4618      	mov	r0, r3
 800491e:	3738      	adds	r7, #56	; 0x38
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08c      	sub	sp, #48	; 0x30
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004930:	2300      	movs	r3, #0
 8004932:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800493a:	2b00      	cmp	r3, #0
 800493c:	d10a      	bne.n	8004954 <xQueueReceive+0x30>
	__asm volatile
 800493e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004942:	f383 8811 	msr	BASEPRI, r3
 8004946:	f3bf 8f6f 	isb	sy
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	623b      	str	r3, [r7, #32]
}
 8004950:	bf00      	nop
 8004952:	e7fe      	b.n	8004952 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d103      	bne.n	8004962 <xQueueReceive+0x3e>
 800495a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <xQueueReceive+0x42>
 8004962:	2301      	movs	r3, #1
 8004964:	e000      	b.n	8004968 <xQueueReceive+0x44>
 8004966:	2300      	movs	r3, #0
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10a      	bne.n	8004982 <xQueueReceive+0x5e>
	__asm volatile
 800496c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	61fb      	str	r3, [r7, #28]
}
 800497e:	bf00      	nop
 8004980:	e7fe      	b.n	8004980 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004982:	f001 f835 	bl	80059f0 <xTaskGetSchedulerState>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d102      	bne.n	8004992 <xQueueReceive+0x6e>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <xQueueReceive+0x72>
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <xQueueReceive+0x74>
 8004996:	2300      	movs	r3, #0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10a      	bne.n	80049b2 <xQueueReceive+0x8e>
	__asm volatile
 800499c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a0:	f383 8811 	msr	BASEPRI, r3
 80049a4:	f3bf 8f6f 	isb	sy
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	61bb      	str	r3, [r7, #24]
}
 80049ae:	bf00      	nop
 80049b0:	e7fe      	b.n	80049b0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049b2:	f001 fd3b 	bl	800642c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d01f      	beq.n	8004a02 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80049c2:	68b9      	ldr	r1, [r7, #8]
 80049c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049c6:	f000 f8f7 	bl	8004bb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80049ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049cc:	1e5a      	subs	r2, r3, #1
 80049ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00f      	beq.n	80049fa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049dc:	3310      	adds	r3, #16
 80049de:	4618      	mov	r0, r3
 80049e0:	f000 fe48 	bl	8005674 <xTaskRemoveFromEventList>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d007      	beq.n	80049fa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80049ea:	4b3d      	ldr	r3, [pc, #244]	; (8004ae0 <xQueueReceive+0x1bc>)
 80049ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049f0:	601a      	str	r2, [r3, #0]
 80049f2:	f3bf 8f4f 	dsb	sy
 80049f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80049fa:	f001 fd47 	bl	800648c <vPortExitCritical>
				return pdPASS;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e069      	b.n	8004ad6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d103      	bne.n	8004a10 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a08:	f001 fd40 	bl	800648c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	e062      	b.n	8004ad6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d106      	bne.n	8004a24 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a16:	f107 0310 	add.w	r3, r7, #16
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fe8e 	bl	800573c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a20:	2301      	movs	r3, #1
 8004a22:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a24:	f001 fd32 	bl	800648c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a28:	f000 fc04 	bl	8005234 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a2c:	f001 fcfe 	bl	800642c <vPortEnterCritical>
 8004a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a36:	b25b      	sxtb	r3, r3
 8004a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a3c:	d103      	bne.n	8004a46 <xQueueReceive+0x122>
 8004a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a4c:	b25b      	sxtb	r3, r3
 8004a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a52:	d103      	bne.n	8004a5c <xQueueReceive+0x138>
 8004a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a5c:	f001 fd16 	bl	800648c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a60:	1d3a      	adds	r2, r7, #4
 8004a62:	f107 0310 	add.w	r3, r7, #16
 8004a66:	4611      	mov	r1, r2
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f000 fe7d 	bl	8005768 <xTaskCheckForTimeOut>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d123      	bne.n	8004abc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a76:	f000 f917 	bl	8004ca8 <prvIsQueueEmpty>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d017      	beq.n	8004ab0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a82:	3324      	adds	r3, #36	; 0x24
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	4611      	mov	r1, r2
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 fda3 	bl	80055d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a90:	f000 f8b8 	bl	8004c04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a94:	f000 fbdc 	bl	8005250 <xTaskResumeAll>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d189      	bne.n	80049b2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004a9e:	4b10      	ldr	r3, [pc, #64]	; (8004ae0 <xQueueReceive+0x1bc>)
 8004aa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aa4:	601a      	str	r2, [r3, #0]
 8004aa6:	f3bf 8f4f 	dsb	sy
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	e780      	b.n	80049b2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ab0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ab2:	f000 f8a7 	bl	8004c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ab6:	f000 fbcb 	bl	8005250 <xTaskResumeAll>
 8004aba:	e77a      	b.n	80049b2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004abc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004abe:	f000 f8a1 	bl	8004c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ac2:	f000 fbc5 	bl	8005250 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ac6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ac8:	f000 f8ee 	bl	8004ca8 <prvIsQueueEmpty>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	f43f af6f 	beq.w	80049b2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ad4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3730      	adds	r7, #48	; 0x30
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	e000ed04 	.word	0xe000ed04

08004ae4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004af0:	2300      	movs	r3, #0
 8004af2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10d      	bne.n	8004b1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d14d      	bne.n	8004ba6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 ff8c 	bl	8005a2c <xTaskPriorityDisinherit>
 8004b14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	609a      	str	r2, [r3, #8]
 8004b1c:	e043      	b.n	8004ba6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d119      	bne.n	8004b58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6858      	ldr	r0, [r3, #4]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	68b9      	ldr	r1, [r7, #8]
 8004b30:	f005 f8ae 	bl	8009c90 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3c:	441a      	add	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d32b      	bcc.n	8004ba6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	605a      	str	r2, [r3, #4]
 8004b56:	e026      	b.n	8004ba6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	68d8      	ldr	r0, [r3, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	461a      	mov	r2, r3
 8004b62:	68b9      	ldr	r1, [r7, #8]
 8004b64:	f005 f894 	bl	8009c90 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b70:	425b      	negs	r3, r3
 8004b72:	441a      	add	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	68da      	ldr	r2, [r3, #12]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d207      	bcs.n	8004b94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8c:	425b      	negs	r3, r3
 8004b8e:	441a      	add	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d105      	bne.n	8004ba6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1c5a      	adds	r2, r3, #1
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004bae:	697b      	ldr	r3, [r7, #20]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3718      	adds	r7, #24
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d018      	beq.n	8004bfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	441a      	add	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	68da      	ldr	r2, [r3, #12]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d303      	bcc.n	8004bec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68d9      	ldr	r1, [r3, #12]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	6838      	ldr	r0, [r7, #0]
 8004bf8:	f005 f84a 	bl	8009c90 <memcpy>
	}
}
 8004bfc:	bf00      	nop
 8004bfe:	3708      	adds	r7, #8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c0c:	f001 fc0e 	bl	800642c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c18:	e011      	b.n	8004c3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d012      	beq.n	8004c48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	3324      	adds	r3, #36	; 0x24
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 fd24 	bl	8005674 <xTaskRemoveFromEventList>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c32:	f000 fdfb 	bl	800582c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	dce9      	bgt.n	8004c1a <prvUnlockQueue+0x16>
 8004c46:	e000      	b.n	8004c4a <prvUnlockQueue+0x46>
					break;
 8004c48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	22ff      	movs	r2, #255	; 0xff
 8004c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004c52:	f001 fc1b 	bl	800648c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c56:	f001 fbe9 	bl	800642c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c62:	e011      	b.n	8004c88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d012      	beq.n	8004c92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	3310      	adds	r3, #16
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 fcff 	bl	8005674 <xTaskRemoveFromEventList>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d001      	beq.n	8004c80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004c7c:	f000 fdd6 	bl	800582c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004c80:	7bbb      	ldrb	r3, [r7, #14]
 8004c82:	3b01      	subs	r3, #1
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	dce9      	bgt.n	8004c64 <prvUnlockQueue+0x60>
 8004c90:	e000      	b.n	8004c94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004c92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	22ff      	movs	r2, #255	; 0xff
 8004c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004c9c:	f001 fbf6 	bl	800648c <vPortExitCritical>
}
 8004ca0:	bf00      	nop
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cb0:	f001 fbbc 	bl	800642c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d102      	bne.n	8004cc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	e001      	b.n	8004cc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cc6:	f001 fbe1 	bl	800648c <vPortExitCritical>

	return xReturn;
 8004cca:	68fb      	ldr	r3, [r7, #12]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cdc:	f001 fba6 	bl	800642c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d102      	bne.n	8004cf2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004cec:	2301      	movs	r3, #1
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	e001      	b.n	8004cf6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cf6:	f001 fbc9 	bl	800648c <vPortExitCritical>

	return xReturn;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60fb      	str	r3, [r7, #12]
 8004d12:	e014      	b.n	8004d3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d14:	4a0e      	ldr	r2, [pc, #56]	; (8004d50 <vQueueAddToRegistry+0x4c>)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d10b      	bne.n	8004d38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d20:	490b      	ldr	r1, [pc, #44]	; (8004d50 <vQueueAddToRegistry+0x4c>)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d2a:	4a09      	ldr	r2, [pc, #36]	; (8004d50 <vQueueAddToRegistry+0x4c>)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	00db      	lsls	r3, r3, #3
 8004d30:	4413      	add	r3, r2
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004d36:	e006      	b.n	8004d46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	60fb      	str	r3, [r7, #12]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2b07      	cmp	r3, #7
 8004d42:	d9e7      	bls.n	8004d14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr
 8004d50:	20001b78 	.word	0x20001b78

08004d54 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004d64:	f001 fb62 	bl	800642c <vPortEnterCritical>
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d6e:	b25b      	sxtb	r3, r3
 8004d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d74:	d103      	bne.n	8004d7e <vQueueWaitForMessageRestricted+0x2a>
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d84:	b25b      	sxtb	r3, r3
 8004d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d8a:	d103      	bne.n	8004d94 <vQueueWaitForMessageRestricted+0x40>
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d94:	f001 fb7a 	bl	800648c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d106      	bne.n	8004dae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	3324      	adds	r3, #36	; 0x24
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	68b9      	ldr	r1, [r7, #8]
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 fc37 	bl	800561c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004dae:	6978      	ldr	r0, [r7, #20]
 8004db0:	f7ff ff28 	bl	8004c04 <prvUnlockQueue>
	}
 8004db4:	bf00      	nop
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b08e      	sub	sp, #56	; 0x38
 8004dc0:	af04      	add	r7, sp, #16
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
 8004dc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10a      	bne.n	8004de6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	623b      	str	r3, [r7, #32]
}
 8004de2:	bf00      	nop
 8004de4:	e7fe      	b.n	8004de4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d10a      	bne.n	8004e02 <xTaskCreateStatic+0x46>
	__asm volatile
 8004dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df0:	f383 8811 	msr	BASEPRI, r3
 8004df4:	f3bf 8f6f 	isb	sy
 8004df8:	f3bf 8f4f 	dsb	sy
 8004dfc:	61fb      	str	r3, [r7, #28]
}
 8004dfe:	bf00      	nop
 8004e00:	e7fe      	b.n	8004e00 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e02:	235c      	movs	r3, #92	; 0x5c
 8004e04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	2b5c      	cmp	r3, #92	; 0x5c
 8004e0a:	d00a      	beq.n	8004e22 <xTaskCreateStatic+0x66>
	__asm volatile
 8004e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e10:	f383 8811 	msr	BASEPRI, r3
 8004e14:	f3bf 8f6f 	isb	sy
 8004e18:	f3bf 8f4f 	dsb	sy
 8004e1c:	61bb      	str	r3, [r7, #24]
}
 8004e1e:	bf00      	nop
 8004e20:	e7fe      	b.n	8004e20 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e22:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d01e      	beq.n	8004e68 <xTaskCreateStatic+0xac>
 8004e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d01b      	beq.n	8004e68 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e32:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e38:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004e42:	2300      	movs	r3, #0
 8004e44:	9303      	str	r3, [sp, #12]
 8004e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e48:	9302      	str	r3, [sp, #8]
 8004e4a:	f107 0314 	add.w	r3, r7, #20
 8004e4e:	9301      	str	r3, [sp, #4]
 8004e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e52:	9300      	str	r3, [sp, #0]
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	68b9      	ldr	r1, [r7, #8]
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f000 f850 	bl	8004f00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e62:	f000 f8dd 	bl	8005020 <prvAddNewTaskToReadyList>
 8004e66:	e001      	b.n	8004e6c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004e6c:	697b      	ldr	r3, [r7, #20]
	}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3728      	adds	r7, #40	; 0x28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b08c      	sub	sp, #48	; 0x30
 8004e7a:	af04      	add	r7, sp, #16
 8004e7c:	60f8      	str	r0, [r7, #12]
 8004e7e:	60b9      	str	r1, [r7, #8]
 8004e80:	603b      	str	r3, [r7, #0]
 8004e82:	4613      	mov	r3, r2
 8004e84:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e86:	88fb      	ldrh	r3, [r7, #6]
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f001 fbce 	bl	800662c <pvPortMalloc>
 8004e90:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00e      	beq.n	8004eb6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e98:	205c      	movs	r0, #92	; 0x5c
 8004e9a:	f001 fbc7 	bl	800662c <pvPortMalloc>
 8004e9e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	631a      	str	r2, [r3, #48]	; 0x30
 8004eac:	e005      	b.n	8004eba <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004eae:	6978      	ldr	r0, [r7, #20]
 8004eb0:	f001 fc80 	bl	80067b4 <vPortFree>
 8004eb4:	e001      	b.n	8004eba <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d017      	beq.n	8004ef0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ec8:	88fa      	ldrh	r2, [r7, #6]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	9303      	str	r3, [sp, #12]
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	9302      	str	r3, [sp, #8]
 8004ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed4:	9301      	str	r3, [sp, #4]
 8004ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	68b9      	ldr	r1, [r7, #8]
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f80e 	bl	8004f00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ee4:	69f8      	ldr	r0, [r7, #28]
 8004ee6:	f000 f89b 	bl	8005020 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004eea:	2301      	movs	r3, #1
 8004eec:	61bb      	str	r3, [r7, #24]
 8004eee:	e002      	b.n	8004ef6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ef4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ef6:	69bb      	ldr	r3, [r7, #24]
	}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3720      	adds	r7, #32
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b088      	sub	sp, #32
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
 8004f0c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	461a      	mov	r2, r3
 8004f18:	21a5      	movs	r1, #165	; 0xa5
 8004f1a:	f004 fec7 	bl	8009cac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	4413      	add	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	f023 0307 	bic.w	r3, r3, #7
 8004f36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	f003 0307 	and.w	r3, r3, #7
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f46:	f383 8811 	msr	BASEPRI, r3
 8004f4a:	f3bf 8f6f 	isb	sy
 8004f4e:	f3bf 8f4f 	dsb	sy
 8004f52:	617b      	str	r3, [r7, #20]
}
 8004f54:	bf00      	nop
 8004f56:	e7fe      	b.n	8004f56 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d01f      	beq.n	8004f9e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
 8004f62:	e012      	b.n	8004f8a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	4413      	add	r3, r2
 8004f6a:	7819      	ldrb	r1, [r3, #0]
 8004f6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	4413      	add	r3, r2
 8004f72:	3334      	adds	r3, #52	; 0x34
 8004f74:	460a      	mov	r2, r1
 8004f76:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d006      	beq.n	8004f92 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	3301      	adds	r3, #1
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	2b0f      	cmp	r3, #15
 8004f8e:	d9e9      	bls.n	8004f64 <prvInitialiseNewTask+0x64>
 8004f90:	e000      	b.n	8004f94 <prvInitialiseNewTask+0x94>
			{
				break;
 8004f92:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f9c:	e003      	b.n	8004fa6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa8:	2b37      	cmp	r3, #55	; 0x37
 8004faa:	d901      	bls.n	8004fb0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004fac:	2337      	movs	r3, #55	; 0x37
 8004fae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fb4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fba:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7ff f981 	bl	80042ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fce:	3318      	adds	r3, #24
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7ff f97c 	bl	80042ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fda:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fde:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fee:	2200      	movs	r2, #0
 8004ff0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	68f9      	ldr	r1, [r7, #12]
 8004ffe:	69b8      	ldr	r0, [r7, #24]
 8005000:	f001 f922 	bl	8006248 <pxPortInitialiseStack>
 8005004:	4602      	mov	r2, r0
 8005006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005008:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800500a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005014:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005016:	bf00      	nop
 8005018:	3720      	adds	r7, #32
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
	...

08005020 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005028:	f001 fa00 	bl	800642c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800502c:	4b2d      	ldr	r3, [pc, #180]	; (80050e4 <prvAddNewTaskToReadyList+0xc4>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	3301      	adds	r3, #1
 8005032:	4a2c      	ldr	r2, [pc, #176]	; (80050e4 <prvAddNewTaskToReadyList+0xc4>)
 8005034:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005036:	4b2c      	ldr	r3, [pc, #176]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d109      	bne.n	8005052 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800503e:	4a2a      	ldr	r2, [pc, #168]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005044:	4b27      	ldr	r3, [pc, #156]	; (80050e4 <prvAddNewTaskToReadyList+0xc4>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d110      	bne.n	800506e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800504c:	f000 fc12 	bl	8005874 <prvInitialiseTaskLists>
 8005050:	e00d      	b.n	800506e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005052:	4b26      	ldr	r3, [pc, #152]	; (80050ec <prvAddNewTaskToReadyList+0xcc>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d109      	bne.n	800506e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800505a:	4b23      	ldr	r3, [pc, #140]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005064:	429a      	cmp	r2, r3
 8005066:	d802      	bhi.n	800506e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005068:	4a1f      	ldr	r2, [pc, #124]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800506e:	4b20      	ldr	r3, [pc, #128]	; (80050f0 <prvAddNewTaskToReadyList+0xd0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3301      	adds	r3, #1
 8005074:	4a1e      	ldr	r2, [pc, #120]	; (80050f0 <prvAddNewTaskToReadyList+0xd0>)
 8005076:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005078:	4b1d      	ldr	r3, [pc, #116]	; (80050f0 <prvAddNewTaskToReadyList+0xd0>)
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005084:	4b1b      	ldr	r3, [pc, #108]	; (80050f4 <prvAddNewTaskToReadyList+0xd4>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	429a      	cmp	r2, r3
 800508a:	d903      	bls.n	8005094 <prvAddNewTaskToReadyList+0x74>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005090:	4a18      	ldr	r2, [pc, #96]	; (80050f4 <prvAddNewTaskToReadyList+0xd4>)
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4a15      	ldr	r2, [pc, #84]	; (80050f8 <prvAddNewTaskToReadyList+0xd8>)
 80050a2:	441a      	add	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3304      	adds	r3, #4
 80050a8:	4619      	mov	r1, r3
 80050aa:	4610      	mov	r0, r2
 80050ac:	f7ff f91b 	bl	80042e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80050b0:	f001 f9ec 	bl	800648c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80050b4:	4b0d      	ldr	r3, [pc, #52]	; (80050ec <prvAddNewTaskToReadyList+0xcc>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00e      	beq.n	80050da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80050bc:	4b0a      	ldr	r3, [pc, #40]	; (80050e8 <prvAddNewTaskToReadyList+0xc8>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d207      	bcs.n	80050da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80050ca:	4b0c      	ldr	r3, [pc, #48]	; (80050fc <prvAddNewTaskToReadyList+0xdc>)
 80050cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	f3bf 8f4f 	dsb	sy
 80050d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050da:	bf00      	nop
 80050dc:	3708      	adds	r7, #8
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	20000bd8 	.word	0x20000bd8
 80050e8:	20000704 	.word	0x20000704
 80050ec:	20000be4 	.word	0x20000be4
 80050f0:	20000bf4 	.word	0x20000bf4
 80050f4:	20000be0 	.word	0x20000be0
 80050f8:	20000708 	.word	0x20000708
 80050fc:	e000ed04 	.word	0xe000ed04

08005100 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005108:	2300      	movs	r3, #0
 800510a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d017      	beq.n	8005142 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005112:	4b13      	ldr	r3, [pc, #76]	; (8005160 <vTaskDelay+0x60>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <vTaskDelay+0x30>
	__asm volatile
 800511a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	60bb      	str	r3, [r7, #8]
}
 800512c:	bf00      	nop
 800512e:	e7fe      	b.n	800512e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005130:	f000 f880 	bl	8005234 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005134:	2100      	movs	r1, #0
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 fce6 	bl	8005b08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800513c:	f000 f888 	bl	8005250 <xTaskResumeAll>
 8005140:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d107      	bne.n	8005158 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005148:	4b06      	ldr	r3, [pc, #24]	; (8005164 <vTaskDelay+0x64>)
 800514a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	f3bf 8f4f 	dsb	sy
 8005154:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005158:	bf00      	nop
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	20000c00 	.word	0x20000c00
 8005164:	e000ed04 	.word	0xe000ed04

08005168 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08a      	sub	sp, #40	; 0x28
 800516c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005172:	2300      	movs	r3, #0
 8005174:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005176:	463a      	mov	r2, r7
 8005178:	1d39      	adds	r1, r7, #4
 800517a:	f107 0308 	add.w	r3, r7, #8
 800517e:	4618      	mov	r0, r3
 8005180:	f7ff f854 	bl	800422c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005184:	6839      	ldr	r1, [r7, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	9202      	str	r2, [sp, #8]
 800518c:	9301      	str	r3, [sp, #4]
 800518e:	2300      	movs	r3, #0
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	2300      	movs	r3, #0
 8005194:	460a      	mov	r2, r1
 8005196:	4921      	ldr	r1, [pc, #132]	; (800521c <vTaskStartScheduler+0xb4>)
 8005198:	4821      	ldr	r0, [pc, #132]	; (8005220 <vTaskStartScheduler+0xb8>)
 800519a:	f7ff fe0f 	bl	8004dbc <xTaskCreateStatic>
 800519e:	4603      	mov	r3, r0
 80051a0:	4a20      	ldr	r2, [pc, #128]	; (8005224 <vTaskStartScheduler+0xbc>)
 80051a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80051a4:	4b1f      	ldr	r3, [pc, #124]	; (8005224 <vTaskStartScheduler+0xbc>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80051ac:	2301      	movs	r3, #1
 80051ae:	617b      	str	r3, [r7, #20]
 80051b0:	e001      	b.n	80051b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80051b2:	2300      	movs	r3, #0
 80051b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d102      	bne.n	80051c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80051bc:	f000 fcf8 	bl	8005bb0 <xTimerCreateTimerTask>
 80051c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d116      	bne.n	80051f6 <vTaskStartScheduler+0x8e>
	__asm volatile
 80051c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051cc:	f383 8811 	msr	BASEPRI, r3
 80051d0:	f3bf 8f6f 	isb	sy
 80051d4:	f3bf 8f4f 	dsb	sy
 80051d8:	613b      	str	r3, [r7, #16]
}
 80051da:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80051dc:	4b12      	ldr	r3, [pc, #72]	; (8005228 <vTaskStartScheduler+0xc0>)
 80051de:	f04f 32ff 	mov.w	r2, #4294967295
 80051e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80051e4:	4b11      	ldr	r3, [pc, #68]	; (800522c <vTaskStartScheduler+0xc4>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80051ea:	4b11      	ldr	r3, [pc, #68]	; (8005230 <vTaskStartScheduler+0xc8>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80051f0:	f001 f8aa 	bl	8006348 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80051f4:	e00e      	b.n	8005214 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fc:	d10a      	bne.n	8005214 <vTaskStartScheduler+0xac>
	__asm volatile
 80051fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005202:	f383 8811 	msr	BASEPRI, r3
 8005206:	f3bf 8f6f 	isb	sy
 800520a:	f3bf 8f4f 	dsb	sy
 800520e:	60fb      	str	r3, [r7, #12]
}
 8005210:	bf00      	nop
 8005212:	e7fe      	b.n	8005212 <vTaskStartScheduler+0xaa>
}
 8005214:	bf00      	nop
 8005216:	3718      	adds	r7, #24
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	08009d18 	.word	0x08009d18
 8005220:	08005845 	.word	0x08005845
 8005224:	20000bfc 	.word	0x20000bfc
 8005228:	20000bf8 	.word	0x20000bf8
 800522c:	20000be4 	.word	0x20000be4
 8005230:	20000bdc 	.word	0x20000bdc

08005234 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005234:	b480      	push	{r7}
 8005236:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005238:	4b04      	ldr	r3, [pc, #16]	; (800524c <vTaskSuspendAll+0x18>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3301      	adds	r3, #1
 800523e:	4a03      	ldr	r2, [pc, #12]	; (800524c <vTaskSuspendAll+0x18>)
 8005240:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005242:	bf00      	nop
 8005244:	46bd      	mov	sp, r7
 8005246:	bc80      	pop	{r7}
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	20000c00 	.word	0x20000c00

08005250 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005256:	2300      	movs	r3, #0
 8005258:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800525a:	2300      	movs	r3, #0
 800525c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800525e:	4b42      	ldr	r3, [pc, #264]	; (8005368 <xTaskResumeAll+0x118>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10a      	bne.n	800527c <xTaskResumeAll+0x2c>
	__asm volatile
 8005266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526a:	f383 8811 	msr	BASEPRI, r3
 800526e:	f3bf 8f6f 	isb	sy
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	603b      	str	r3, [r7, #0]
}
 8005278:	bf00      	nop
 800527a:	e7fe      	b.n	800527a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800527c:	f001 f8d6 	bl	800642c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005280:	4b39      	ldr	r3, [pc, #228]	; (8005368 <xTaskResumeAll+0x118>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	3b01      	subs	r3, #1
 8005286:	4a38      	ldr	r2, [pc, #224]	; (8005368 <xTaskResumeAll+0x118>)
 8005288:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800528a:	4b37      	ldr	r3, [pc, #220]	; (8005368 <xTaskResumeAll+0x118>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d162      	bne.n	8005358 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005292:	4b36      	ldr	r3, [pc, #216]	; (800536c <xTaskResumeAll+0x11c>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d05e      	beq.n	8005358 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800529a:	e02f      	b.n	80052fc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800529c:	4b34      	ldr	r3, [pc, #208]	; (8005370 <xTaskResumeAll+0x120>)
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	3318      	adds	r3, #24
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7ff f877 	bl	800439c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	3304      	adds	r3, #4
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff f872 	bl	800439c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052bc:	4b2d      	ldr	r3, [pc, #180]	; (8005374 <xTaskResumeAll+0x124>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d903      	bls.n	80052cc <xTaskResumeAll+0x7c>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c8:	4a2a      	ldr	r2, [pc, #168]	; (8005374 <xTaskResumeAll+0x124>)
 80052ca:	6013      	str	r3, [r2, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052d0:	4613      	mov	r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4a27      	ldr	r2, [pc, #156]	; (8005378 <xTaskResumeAll+0x128>)
 80052da:	441a      	add	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	3304      	adds	r3, #4
 80052e0:	4619      	mov	r1, r3
 80052e2:	4610      	mov	r0, r2
 80052e4:	f7fe ffff 	bl	80042e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ec:	4b23      	ldr	r3, [pc, #140]	; (800537c <xTaskResumeAll+0x12c>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d302      	bcc.n	80052fc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80052f6:	4b22      	ldr	r3, [pc, #136]	; (8005380 <xTaskResumeAll+0x130>)
 80052f8:	2201      	movs	r2, #1
 80052fa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80052fc:	4b1c      	ldr	r3, [pc, #112]	; (8005370 <xTaskResumeAll+0x120>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1cb      	bne.n	800529c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800530a:	f000 fb51 	bl	80059b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800530e:	4b1d      	ldr	r3, [pc, #116]	; (8005384 <xTaskResumeAll+0x134>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d010      	beq.n	800533c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800531a:	f000 f845 	bl	80053a8 <xTaskIncrementTick>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d002      	beq.n	800532a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005324:	4b16      	ldr	r3, [pc, #88]	; (8005380 <xTaskResumeAll+0x130>)
 8005326:	2201      	movs	r2, #1
 8005328:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	3b01      	subs	r3, #1
 800532e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1f1      	bne.n	800531a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005336:	4b13      	ldr	r3, [pc, #76]	; (8005384 <xTaskResumeAll+0x134>)
 8005338:	2200      	movs	r2, #0
 800533a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800533c:	4b10      	ldr	r3, [pc, #64]	; (8005380 <xTaskResumeAll+0x130>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d009      	beq.n	8005358 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005344:	2301      	movs	r3, #1
 8005346:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005348:	4b0f      	ldr	r3, [pc, #60]	; (8005388 <xTaskResumeAll+0x138>)
 800534a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005358:	f001 f898 	bl	800648c <vPortExitCritical>

	return xAlreadyYielded;
 800535c:	68bb      	ldr	r3, [r7, #8]
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	20000c00 	.word	0x20000c00
 800536c:	20000bd8 	.word	0x20000bd8
 8005370:	20000b98 	.word	0x20000b98
 8005374:	20000be0 	.word	0x20000be0
 8005378:	20000708 	.word	0x20000708
 800537c:	20000704 	.word	0x20000704
 8005380:	20000bec 	.word	0x20000bec
 8005384:	20000be8 	.word	0x20000be8
 8005388:	e000ed04 	.word	0xe000ed04

0800538c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005392:	4b04      	ldr	r3, [pc, #16]	; (80053a4 <xTaskGetTickCount+0x18>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005398:	687b      	ldr	r3, [r7, #4]
}
 800539a:	4618      	mov	r0, r3
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	bc80      	pop	{r7}
 80053a2:	4770      	bx	lr
 80053a4:	20000bdc 	.word	0x20000bdc

080053a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80053ae:	2300      	movs	r3, #0
 80053b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053b2:	4b4f      	ldr	r3, [pc, #316]	; (80054f0 <xTaskIncrementTick+0x148>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f040 8089 	bne.w	80054ce <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80053bc:	4b4d      	ldr	r3, [pc, #308]	; (80054f4 <xTaskIncrementTick+0x14c>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	3301      	adds	r3, #1
 80053c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80053c4:	4a4b      	ldr	r2, [pc, #300]	; (80054f4 <xTaskIncrementTick+0x14c>)
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d120      	bne.n	8005412 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80053d0:	4b49      	ldr	r3, [pc, #292]	; (80054f8 <xTaskIncrementTick+0x150>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00a      	beq.n	80053f0 <xTaskIncrementTick+0x48>
	__asm volatile
 80053da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	603b      	str	r3, [r7, #0]
}
 80053ec:	bf00      	nop
 80053ee:	e7fe      	b.n	80053ee <xTaskIncrementTick+0x46>
 80053f0:	4b41      	ldr	r3, [pc, #260]	; (80054f8 <xTaskIncrementTick+0x150>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	60fb      	str	r3, [r7, #12]
 80053f6:	4b41      	ldr	r3, [pc, #260]	; (80054fc <xTaskIncrementTick+0x154>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a3f      	ldr	r2, [pc, #252]	; (80054f8 <xTaskIncrementTick+0x150>)
 80053fc:	6013      	str	r3, [r2, #0]
 80053fe:	4a3f      	ldr	r2, [pc, #252]	; (80054fc <xTaskIncrementTick+0x154>)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	4b3e      	ldr	r3, [pc, #248]	; (8005500 <xTaskIncrementTick+0x158>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	3301      	adds	r3, #1
 800540a:	4a3d      	ldr	r2, [pc, #244]	; (8005500 <xTaskIncrementTick+0x158>)
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	f000 facf 	bl	80059b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005412:	4b3c      	ldr	r3, [pc, #240]	; (8005504 <xTaskIncrementTick+0x15c>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	429a      	cmp	r2, r3
 800541a:	d349      	bcc.n	80054b0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800541c:	4b36      	ldr	r3, [pc, #216]	; (80054f8 <xTaskIncrementTick+0x150>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d104      	bne.n	8005430 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005426:	4b37      	ldr	r3, [pc, #220]	; (8005504 <xTaskIncrementTick+0x15c>)
 8005428:	f04f 32ff 	mov.w	r2, #4294967295
 800542c:	601a      	str	r2, [r3, #0]
					break;
 800542e:	e03f      	b.n	80054b0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005430:	4b31      	ldr	r3, [pc, #196]	; (80054f8 <xTaskIncrementTick+0x150>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	429a      	cmp	r2, r3
 8005446:	d203      	bcs.n	8005450 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005448:	4a2e      	ldr	r2, [pc, #184]	; (8005504 <xTaskIncrementTick+0x15c>)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800544e:	e02f      	b.n	80054b0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	3304      	adds	r3, #4
 8005454:	4618      	mov	r0, r3
 8005456:	f7fe ffa1 	bl	800439c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545e:	2b00      	cmp	r3, #0
 8005460:	d004      	beq.n	800546c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	3318      	adds	r3, #24
 8005466:	4618      	mov	r0, r3
 8005468:	f7fe ff98 	bl	800439c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005470:	4b25      	ldr	r3, [pc, #148]	; (8005508 <xTaskIncrementTick+0x160>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	429a      	cmp	r2, r3
 8005476:	d903      	bls.n	8005480 <xTaskIncrementTick+0xd8>
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547c:	4a22      	ldr	r2, [pc, #136]	; (8005508 <xTaskIncrementTick+0x160>)
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005484:	4613      	mov	r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	4a1f      	ldr	r2, [pc, #124]	; (800550c <xTaskIncrementTick+0x164>)
 800548e:	441a      	add	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	3304      	adds	r3, #4
 8005494:	4619      	mov	r1, r3
 8005496:	4610      	mov	r0, r2
 8005498:	f7fe ff25 	bl	80042e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054a0:	4b1b      	ldr	r3, [pc, #108]	; (8005510 <xTaskIncrementTick+0x168>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d3b8      	bcc.n	800541c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80054aa:	2301      	movs	r3, #1
 80054ac:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054ae:	e7b5      	b.n	800541c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80054b0:	4b17      	ldr	r3, [pc, #92]	; (8005510 <xTaskIncrementTick+0x168>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b6:	4915      	ldr	r1, [pc, #84]	; (800550c <xTaskIncrementTick+0x164>)
 80054b8:	4613      	mov	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d907      	bls.n	80054d8 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 80054c8:	2301      	movs	r3, #1
 80054ca:	617b      	str	r3, [r7, #20]
 80054cc:	e004      	b.n	80054d8 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80054ce:	4b11      	ldr	r3, [pc, #68]	; (8005514 <xTaskIncrementTick+0x16c>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	3301      	adds	r3, #1
 80054d4:	4a0f      	ldr	r2, [pc, #60]	; (8005514 <xTaskIncrementTick+0x16c>)
 80054d6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80054d8:	4b0f      	ldr	r3, [pc, #60]	; (8005518 <xTaskIncrementTick+0x170>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d001      	beq.n	80054e4 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 80054e0:	2301      	movs	r3, #1
 80054e2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80054e4:	697b      	ldr	r3, [r7, #20]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3718      	adds	r7, #24
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	20000c00 	.word	0x20000c00
 80054f4:	20000bdc 	.word	0x20000bdc
 80054f8:	20000b90 	.word	0x20000b90
 80054fc:	20000b94 	.word	0x20000b94
 8005500:	20000bf0 	.word	0x20000bf0
 8005504:	20000bf8 	.word	0x20000bf8
 8005508:	20000be0 	.word	0x20000be0
 800550c:	20000708 	.word	0x20000708
 8005510:	20000704 	.word	0x20000704
 8005514:	20000be8 	.word	0x20000be8
 8005518:	20000bec 	.word	0x20000bec

0800551c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005522:	4b27      	ldr	r3, [pc, #156]	; (80055c0 <vTaskSwitchContext+0xa4>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d003      	beq.n	8005532 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800552a:	4b26      	ldr	r3, [pc, #152]	; (80055c4 <vTaskSwitchContext+0xa8>)
 800552c:	2201      	movs	r2, #1
 800552e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005530:	e041      	b.n	80055b6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005532:	4b24      	ldr	r3, [pc, #144]	; (80055c4 <vTaskSwitchContext+0xa8>)
 8005534:	2200      	movs	r2, #0
 8005536:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005538:	4b23      	ldr	r3, [pc, #140]	; (80055c8 <vTaskSwitchContext+0xac>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	e010      	b.n	8005562 <vTaskSwitchContext+0x46>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10a      	bne.n	800555c <vTaskSwitchContext+0x40>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	607b      	str	r3, [r7, #4]
}
 8005558:	bf00      	nop
 800555a:	e7fe      	b.n	800555a <vTaskSwitchContext+0x3e>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	3b01      	subs	r3, #1
 8005560:	60fb      	str	r3, [r7, #12]
 8005562:	491a      	ldr	r1, [pc, #104]	; (80055cc <vTaskSwitchContext+0xb0>)
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	4613      	mov	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4413      	add	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d0e4      	beq.n	8005540 <vTaskSwitchContext+0x24>
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4a12      	ldr	r2, [pc, #72]	; (80055cc <vTaskSwitchContext+0xb0>)
 8005582:	4413      	add	r3, r2
 8005584:	60bb      	str	r3, [r7, #8]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	605a      	str	r2, [r3, #4]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	3308      	adds	r3, #8
 8005598:	429a      	cmp	r2, r3
 800559a:	d104      	bne.n	80055a6 <vTaskSwitchContext+0x8a>
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	605a      	str	r2, [r3, #4]
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	4a08      	ldr	r2, [pc, #32]	; (80055d0 <vTaskSwitchContext+0xb4>)
 80055ae:	6013      	str	r3, [r2, #0]
 80055b0:	4a05      	ldr	r2, [pc, #20]	; (80055c8 <vTaskSwitchContext+0xac>)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6013      	str	r3, [r2, #0]
}
 80055b6:	bf00      	nop
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bc80      	pop	{r7}
 80055be:	4770      	bx	lr
 80055c0:	20000c00 	.word	0x20000c00
 80055c4:	20000bec 	.word	0x20000bec
 80055c8:	20000be0 	.word	0x20000be0
 80055cc:	20000708 	.word	0x20000708
 80055d0:	20000704 	.word	0x20000704

080055d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10a      	bne.n	80055fa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80055e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	60fb      	str	r3, [r7, #12]
}
 80055f6:	bf00      	nop
 80055f8:	e7fe      	b.n	80055f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055fa:	4b07      	ldr	r3, [pc, #28]	; (8005618 <vTaskPlaceOnEventList+0x44>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	3318      	adds	r3, #24
 8005600:	4619      	mov	r1, r3
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f7fe fe92 	bl	800432c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005608:	2101      	movs	r1, #1
 800560a:	6838      	ldr	r0, [r7, #0]
 800560c:	f000 fa7c 	bl	8005b08 <prvAddCurrentTaskToDelayedList>
}
 8005610:	bf00      	nop
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	20000704 	.word	0x20000704

0800561c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10a      	bne.n	8005644 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800562e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	617b      	str	r3, [r7, #20]
}
 8005640:	bf00      	nop
 8005642:	e7fe      	b.n	8005642 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005644:	4b0a      	ldr	r3, [pc, #40]	; (8005670 <vTaskPlaceOnEventListRestricted+0x54>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	3318      	adds	r3, #24
 800564a:	4619      	mov	r1, r3
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f7fe fe4a 	bl	80042e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d002      	beq.n	800565e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005658:	f04f 33ff 	mov.w	r3, #4294967295
 800565c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800565e:	6879      	ldr	r1, [r7, #4]
 8005660:	68b8      	ldr	r0, [r7, #8]
 8005662:	f000 fa51 	bl	8005b08 <prvAddCurrentTaskToDelayedList>
	}
 8005666:	bf00      	nop
 8005668:	3718      	adds	r7, #24
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	20000704 	.word	0x20000704

08005674 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10a      	bne.n	80056a0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800568a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800568e:	f383 8811 	msr	BASEPRI, r3
 8005692:	f3bf 8f6f 	isb	sy
 8005696:	f3bf 8f4f 	dsb	sy
 800569a:	60fb      	str	r3, [r7, #12]
}
 800569c:	bf00      	nop
 800569e:	e7fe      	b.n	800569e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	3318      	adds	r3, #24
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7fe fe79 	bl	800439c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056aa:	4b1e      	ldr	r3, [pc, #120]	; (8005724 <xTaskRemoveFromEventList+0xb0>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d11d      	bne.n	80056ee <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	3304      	adds	r3, #4
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7fe fe70 	bl	800439c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056c0:	4b19      	ldr	r3, [pc, #100]	; (8005728 <xTaskRemoveFromEventList+0xb4>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d903      	bls.n	80056d0 <xTaskRemoveFromEventList+0x5c>
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056cc:	4a16      	ldr	r2, [pc, #88]	; (8005728 <xTaskRemoveFromEventList+0xb4>)
 80056ce:	6013      	str	r3, [r2, #0]
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056d4:	4613      	mov	r3, r2
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	4413      	add	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4a13      	ldr	r2, [pc, #76]	; (800572c <xTaskRemoveFromEventList+0xb8>)
 80056de:	441a      	add	r2, r3
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	3304      	adds	r3, #4
 80056e4:	4619      	mov	r1, r3
 80056e6:	4610      	mov	r0, r2
 80056e8:	f7fe fdfd 	bl	80042e6 <vListInsertEnd>
 80056ec:	e005      	b.n	80056fa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	3318      	adds	r3, #24
 80056f2:	4619      	mov	r1, r3
 80056f4:	480e      	ldr	r0, [pc, #56]	; (8005730 <xTaskRemoveFromEventList+0xbc>)
 80056f6:	f7fe fdf6 	bl	80042e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056fe:	4b0d      	ldr	r3, [pc, #52]	; (8005734 <xTaskRemoveFromEventList+0xc0>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005704:	429a      	cmp	r2, r3
 8005706:	d905      	bls.n	8005714 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005708:	2301      	movs	r3, #1
 800570a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800570c:	4b0a      	ldr	r3, [pc, #40]	; (8005738 <xTaskRemoveFromEventList+0xc4>)
 800570e:	2201      	movs	r2, #1
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	e001      	b.n	8005718 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005714:	2300      	movs	r3, #0
 8005716:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005718:	697b      	ldr	r3, [r7, #20]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20000c00 	.word	0x20000c00
 8005728:	20000be0 	.word	0x20000be0
 800572c:	20000708 	.word	0x20000708
 8005730:	20000b98 	.word	0x20000b98
 8005734:	20000704 	.word	0x20000704
 8005738:	20000bec 	.word	0x20000bec

0800573c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005744:	4b06      	ldr	r3, [pc, #24]	; (8005760 <vTaskInternalSetTimeOutState+0x24>)
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800574c:	4b05      	ldr	r3, [pc, #20]	; (8005764 <vTaskInternalSetTimeOutState+0x28>)
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	605a      	str	r2, [r3, #4]
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	bc80      	pop	{r7}
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	20000bf0 	.word	0x20000bf0
 8005764:	20000bdc 	.word	0x20000bdc

08005768 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b088      	sub	sp, #32
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10a      	bne.n	800578e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800577c:	f383 8811 	msr	BASEPRI, r3
 8005780:	f3bf 8f6f 	isb	sy
 8005784:	f3bf 8f4f 	dsb	sy
 8005788:	613b      	str	r3, [r7, #16]
}
 800578a:	bf00      	nop
 800578c:	e7fe      	b.n	800578c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d10a      	bne.n	80057aa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005798:	f383 8811 	msr	BASEPRI, r3
 800579c:	f3bf 8f6f 	isb	sy
 80057a0:	f3bf 8f4f 	dsb	sy
 80057a4:	60fb      	str	r3, [r7, #12]
}
 80057a6:	bf00      	nop
 80057a8:	e7fe      	b.n	80057a8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80057aa:	f000 fe3f 	bl	800642c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80057ae:	4b1d      	ldr	r3, [pc, #116]	; (8005824 <xTaskCheckForTimeOut+0xbc>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c6:	d102      	bne.n	80057ce <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80057c8:	2300      	movs	r3, #0
 80057ca:	61fb      	str	r3, [r7, #28]
 80057cc:	e023      	b.n	8005816 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	4b15      	ldr	r3, [pc, #84]	; (8005828 <xTaskCheckForTimeOut+0xc0>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d007      	beq.n	80057ea <xTaskCheckForTimeOut+0x82>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	69ba      	ldr	r2, [r7, #24]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d302      	bcc.n	80057ea <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80057e4:	2301      	movs	r3, #1
 80057e6:	61fb      	str	r3, [r7, #28]
 80057e8:	e015      	b.n	8005816 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d20b      	bcs.n	800580c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	1ad2      	subs	r2, r2, r3
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f7ff ff9b 	bl	800573c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005806:	2300      	movs	r3, #0
 8005808:	61fb      	str	r3, [r7, #28]
 800580a:	e004      	b.n	8005816 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	2200      	movs	r2, #0
 8005810:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005812:	2301      	movs	r3, #1
 8005814:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005816:	f000 fe39 	bl	800648c <vPortExitCritical>

	return xReturn;
 800581a:	69fb      	ldr	r3, [r7, #28]
}
 800581c:	4618      	mov	r0, r3
 800581e:	3720      	adds	r7, #32
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	20000bdc 	.word	0x20000bdc
 8005828:	20000bf0 	.word	0x20000bf0

0800582c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800582c:	b480      	push	{r7}
 800582e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005830:	4b03      	ldr	r3, [pc, #12]	; (8005840 <vTaskMissedYield+0x14>)
 8005832:	2201      	movs	r2, #1
 8005834:	601a      	str	r2, [r3, #0]
}
 8005836:	bf00      	nop
 8005838:	46bd      	mov	sp, r7
 800583a:	bc80      	pop	{r7}
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	20000bec 	.word	0x20000bec

08005844 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800584c:	f000 f852 	bl	80058f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005850:	4b06      	ldr	r3, [pc, #24]	; (800586c <prvIdleTask+0x28>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d9f9      	bls.n	800584c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005858:	4b05      	ldr	r3, [pc, #20]	; (8005870 <prvIdleTask+0x2c>)
 800585a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800585e:	601a      	str	r2, [r3, #0]
 8005860:	f3bf 8f4f 	dsb	sy
 8005864:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005868:	e7f0      	b.n	800584c <prvIdleTask+0x8>
 800586a:	bf00      	nop
 800586c:	20000708 	.word	0x20000708
 8005870:	e000ed04 	.word	0xe000ed04

08005874 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800587a:	2300      	movs	r3, #0
 800587c:	607b      	str	r3, [r7, #4]
 800587e:	e00c      	b.n	800589a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	4413      	add	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4a12      	ldr	r2, [pc, #72]	; (80058d4 <prvInitialiseTaskLists+0x60>)
 800588c:	4413      	add	r3, r2
 800588e:	4618      	mov	r0, r3
 8005890:	f7fe fcfe 	bl	8004290 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	3301      	adds	r3, #1
 8005898:	607b      	str	r3, [r7, #4]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b37      	cmp	r3, #55	; 0x37
 800589e:	d9ef      	bls.n	8005880 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80058a0:	480d      	ldr	r0, [pc, #52]	; (80058d8 <prvInitialiseTaskLists+0x64>)
 80058a2:	f7fe fcf5 	bl	8004290 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80058a6:	480d      	ldr	r0, [pc, #52]	; (80058dc <prvInitialiseTaskLists+0x68>)
 80058a8:	f7fe fcf2 	bl	8004290 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80058ac:	480c      	ldr	r0, [pc, #48]	; (80058e0 <prvInitialiseTaskLists+0x6c>)
 80058ae:	f7fe fcef 	bl	8004290 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80058b2:	480c      	ldr	r0, [pc, #48]	; (80058e4 <prvInitialiseTaskLists+0x70>)
 80058b4:	f7fe fcec 	bl	8004290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80058b8:	480b      	ldr	r0, [pc, #44]	; (80058e8 <prvInitialiseTaskLists+0x74>)
 80058ba:	f7fe fce9 	bl	8004290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80058be:	4b0b      	ldr	r3, [pc, #44]	; (80058ec <prvInitialiseTaskLists+0x78>)
 80058c0:	4a05      	ldr	r2, [pc, #20]	; (80058d8 <prvInitialiseTaskLists+0x64>)
 80058c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80058c4:	4b0a      	ldr	r3, [pc, #40]	; (80058f0 <prvInitialiseTaskLists+0x7c>)
 80058c6:	4a05      	ldr	r2, [pc, #20]	; (80058dc <prvInitialiseTaskLists+0x68>)
 80058c8:	601a      	str	r2, [r3, #0]
}
 80058ca:	bf00      	nop
 80058cc:	3708      	adds	r7, #8
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	20000708 	.word	0x20000708
 80058d8:	20000b68 	.word	0x20000b68
 80058dc:	20000b7c 	.word	0x20000b7c
 80058e0:	20000b98 	.word	0x20000b98
 80058e4:	20000bac 	.word	0x20000bac
 80058e8:	20000bc4 	.word	0x20000bc4
 80058ec:	20000b90 	.word	0x20000b90
 80058f0:	20000b94 	.word	0x20000b94

080058f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80058fa:	e019      	b.n	8005930 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80058fc:	f000 fd96 	bl	800642c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005900:	4b10      	ldr	r3, [pc, #64]	; (8005944 <prvCheckTasksWaitingTermination+0x50>)
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	3304      	adds	r3, #4
 800590c:	4618      	mov	r0, r3
 800590e:	f7fe fd45 	bl	800439c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005912:	4b0d      	ldr	r3, [pc, #52]	; (8005948 <prvCheckTasksWaitingTermination+0x54>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	3b01      	subs	r3, #1
 8005918:	4a0b      	ldr	r2, [pc, #44]	; (8005948 <prvCheckTasksWaitingTermination+0x54>)
 800591a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800591c:	4b0b      	ldr	r3, [pc, #44]	; (800594c <prvCheckTasksWaitingTermination+0x58>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3b01      	subs	r3, #1
 8005922:	4a0a      	ldr	r2, [pc, #40]	; (800594c <prvCheckTasksWaitingTermination+0x58>)
 8005924:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005926:	f000 fdb1 	bl	800648c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f810 	bl	8005950 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005930:	4b06      	ldr	r3, [pc, #24]	; (800594c <prvCheckTasksWaitingTermination+0x58>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e1      	bne.n	80058fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005938:	bf00      	nop
 800593a:	bf00      	nop
 800593c:	3708      	adds	r7, #8
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	20000bac 	.word	0x20000bac
 8005948:	20000bd8 	.word	0x20000bd8
 800594c:	20000bc0 	.word	0x20000bc0

08005950 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800595e:	2b00      	cmp	r3, #0
 8005960:	d108      	bne.n	8005974 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005966:	4618      	mov	r0, r3
 8005968:	f000 ff24 	bl	80067b4 <vPortFree>
				vPortFree( pxTCB );
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 ff21 	bl	80067b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005972:	e018      	b.n	80059a6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800597a:	2b01      	cmp	r3, #1
 800597c:	d103      	bne.n	8005986 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 ff18 	bl	80067b4 <vPortFree>
	}
 8005984:	e00f      	b.n	80059a6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800598c:	2b02      	cmp	r3, #2
 800598e:	d00a      	beq.n	80059a6 <prvDeleteTCB+0x56>
	__asm volatile
 8005990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	60fb      	str	r3, [r7, #12]
}
 80059a2:	bf00      	nop
 80059a4:	e7fe      	b.n	80059a4 <prvDeleteTCB+0x54>
	}
 80059a6:	bf00      	nop
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
	...

080059b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059b6:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <prvResetNextTaskUnblockTime+0x38>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d104      	bne.n	80059ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80059c0:	4b0a      	ldr	r3, [pc, #40]	; (80059ec <prvResetNextTaskUnblockTime+0x3c>)
 80059c2:	f04f 32ff 	mov.w	r2, #4294967295
 80059c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80059c8:	e008      	b.n	80059dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059ca:	4b07      	ldr	r3, [pc, #28]	; (80059e8 <prvResetNextTaskUnblockTime+0x38>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	4a04      	ldr	r2, [pc, #16]	; (80059ec <prvResetNextTaskUnblockTime+0x3c>)
 80059da:	6013      	str	r3, [r2, #0]
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bc80      	pop	{r7}
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	20000b90 	.word	0x20000b90
 80059ec:	20000bf8 	.word	0x20000bf8

080059f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80059f6:	4b0b      	ldr	r3, [pc, #44]	; (8005a24 <xTaskGetSchedulerState+0x34>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d102      	bne.n	8005a04 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80059fe:	2301      	movs	r3, #1
 8005a00:	607b      	str	r3, [r7, #4]
 8005a02:	e008      	b.n	8005a16 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a04:	4b08      	ldr	r3, [pc, #32]	; (8005a28 <xTaskGetSchedulerState+0x38>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d102      	bne.n	8005a12 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	607b      	str	r3, [r7, #4]
 8005a10:	e001      	b.n	8005a16 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005a12:	2300      	movs	r3, #0
 8005a14:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005a16:	687b      	ldr	r3, [r7, #4]
	}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bc80      	pop	{r7}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	20000be4 	.word	0x20000be4
 8005a28:	20000c00 	.word	0x20000c00

08005a2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d056      	beq.n	8005af0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a42:	4b2e      	ldr	r3, [pc, #184]	; (8005afc <xTaskPriorityDisinherit+0xd0>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d00a      	beq.n	8005a62 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a50:	f383 8811 	msr	BASEPRI, r3
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	f3bf 8f4f 	dsb	sy
 8005a5c:	60fb      	str	r3, [r7, #12]
}
 8005a5e:	bf00      	nop
 8005a60:	e7fe      	b.n	8005a60 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10a      	bne.n	8005a80 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	60bb      	str	r3, [r7, #8]
}
 8005a7c:	bf00      	nop
 8005a7e:	e7fe      	b.n	8005a7e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a84:	1e5a      	subs	r2, r3, #1
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d02c      	beq.n	8005af0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d128      	bne.n	8005af0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	3304      	adds	r3, #4
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fe fc7a 	bl	800439c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ab4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ac0:	4b0f      	ldr	r3, [pc, #60]	; (8005b00 <xTaskPriorityDisinherit+0xd4>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d903      	bls.n	8005ad0 <xTaskPriorityDisinherit+0xa4>
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005acc:	4a0c      	ldr	r2, [pc, #48]	; (8005b00 <xTaskPriorityDisinherit+0xd4>)
 8005ace:	6013      	str	r3, [r2, #0]
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	4413      	add	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4a09      	ldr	r2, [pc, #36]	; (8005b04 <xTaskPriorityDisinherit+0xd8>)
 8005ade:	441a      	add	r2, r3
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	3304      	adds	r3, #4
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	4610      	mov	r0, r2
 8005ae8:	f7fe fbfd 	bl	80042e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005aec:	2301      	movs	r3, #1
 8005aee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005af0:	697b      	ldr	r3, [r7, #20]
	}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	20000704 	.word	0x20000704
 8005b00:	20000be0 	.word	0x20000be0
 8005b04:	20000708 	.word	0x20000708

08005b08 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005b12:	4b21      	ldr	r3, [pc, #132]	; (8005b98 <prvAddCurrentTaskToDelayedList+0x90>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b18:	4b20      	ldr	r3, [pc, #128]	; (8005b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3304      	adds	r3, #4
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fe fc3c 	bl	800439c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b2a:	d10a      	bne.n	8005b42 <prvAddCurrentTaskToDelayedList+0x3a>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d007      	beq.n	8005b42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b32:	4b1a      	ldr	r3, [pc, #104]	; (8005b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	3304      	adds	r3, #4
 8005b38:	4619      	mov	r1, r3
 8005b3a:	4819      	ldr	r0, [pc, #100]	; (8005ba0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005b3c:	f7fe fbd3 	bl	80042e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b40:	e026      	b.n	8005b90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4413      	add	r3, r2
 8005b48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b4a:	4b14      	ldr	r3, [pc, #80]	; (8005b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d209      	bcs.n	8005b6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b5a:	4b12      	ldr	r3, [pc, #72]	; (8005ba4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	4b0f      	ldr	r3, [pc, #60]	; (8005b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	3304      	adds	r3, #4
 8005b64:	4619      	mov	r1, r3
 8005b66:	4610      	mov	r0, r2
 8005b68:	f7fe fbe0 	bl	800432c <vListInsert>
}
 8005b6c:	e010      	b.n	8005b90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b6e:	4b0e      	ldr	r3, [pc, #56]	; (8005ba8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3304      	adds	r3, #4
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4610      	mov	r0, r2
 8005b7c:	f7fe fbd6 	bl	800432c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b80:	4b0a      	ldr	r3, [pc, #40]	; (8005bac <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d202      	bcs.n	8005b90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005b8a:	4a08      	ldr	r2, [pc, #32]	; (8005bac <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	6013      	str	r3, [r2, #0]
}
 8005b90:	bf00      	nop
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	20000bdc 	.word	0x20000bdc
 8005b9c:	20000704 	.word	0x20000704
 8005ba0:	20000bc4 	.word	0x20000bc4
 8005ba4:	20000b94 	.word	0x20000b94
 8005ba8:	20000b90 	.word	0x20000b90
 8005bac:	20000bf8 	.word	0x20000bf8

08005bb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b08a      	sub	sp, #40	; 0x28
 8005bb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005bba:	f000 fb05 	bl	80061c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005bbe:	4b1c      	ldr	r3, [pc, #112]	; (8005c30 <xTimerCreateTimerTask+0x80>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d021      	beq.n	8005c0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005bce:	1d3a      	adds	r2, r7, #4
 8005bd0:	f107 0108 	add.w	r1, r7, #8
 8005bd4:	f107 030c 	add.w	r3, r7, #12
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7fe fb3f 	bl	800425c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005bde:	6879      	ldr	r1, [r7, #4]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	9202      	str	r2, [sp, #8]
 8005be6:	9301      	str	r3, [sp, #4]
 8005be8:	2302      	movs	r3, #2
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	2300      	movs	r3, #0
 8005bee:	460a      	mov	r2, r1
 8005bf0:	4910      	ldr	r1, [pc, #64]	; (8005c34 <xTimerCreateTimerTask+0x84>)
 8005bf2:	4811      	ldr	r0, [pc, #68]	; (8005c38 <xTimerCreateTimerTask+0x88>)
 8005bf4:	f7ff f8e2 	bl	8004dbc <xTaskCreateStatic>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	4a10      	ldr	r2, [pc, #64]	; (8005c3c <xTimerCreateTimerTask+0x8c>)
 8005bfc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005bfe:	4b0f      	ldr	r3, [pc, #60]	; (8005c3c <xTimerCreateTimerTask+0x8c>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d001      	beq.n	8005c0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005c06:	2301      	movs	r3, #1
 8005c08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d10a      	bne.n	8005c26 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	613b      	str	r3, [r7, #16]
}
 8005c22:	bf00      	nop
 8005c24:	e7fe      	b.n	8005c24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005c26:	697b      	ldr	r3, [r7, #20]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3718      	adds	r7, #24
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	20000c34 	.word	0x20000c34
 8005c34:	08009d20 	.word	0x08009d20
 8005c38:	08005d75 	.word	0x08005d75
 8005c3c:	20000c38 	.word	0x20000c38

08005c40 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b08a      	sub	sp, #40	; 0x28
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
 8005c4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d10a      	bne.n	8005c6e <xTimerGenericCommand+0x2e>
	__asm volatile
 8005c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c5c:	f383 8811 	msr	BASEPRI, r3
 8005c60:	f3bf 8f6f 	isb	sy
 8005c64:	f3bf 8f4f 	dsb	sy
 8005c68:	623b      	str	r3, [r7, #32]
}
 8005c6a:	bf00      	nop
 8005c6c:	e7fe      	b.n	8005c6c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c6e:	4b1a      	ldr	r3, [pc, #104]	; (8005cd8 <xTimerGenericCommand+0x98>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d02a      	beq.n	8005ccc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	2b05      	cmp	r3, #5
 8005c86:	dc18      	bgt.n	8005cba <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c88:	f7ff feb2 	bl	80059f0 <xTaskGetSchedulerState>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d109      	bne.n	8005ca6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005c92:	4b11      	ldr	r3, [pc, #68]	; (8005cd8 <xTimerGenericCommand+0x98>)
 8005c94:	6818      	ldr	r0, [r3, #0]
 8005c96:	f107 0110 	add.w	r1, r7, #16
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c9e:	f7fe fcab 	bl	80045f8 <xQueueGenericSend>
 8005ca2:	6278      	str	r0, [r7, #36]	; 0x24
 8005ca4:	e012      	b.n	8005ccc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005ca6:	4b0c      	ldr	r3, [pc, #48]	; (8005cd8 <xTimerGenericCommand+0x98>)
 8005ca8:	6818      	ldr	r0, [r3, #0]
 8005caa:	f107 0110 	add.w	r1, r7, #16
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f7fe fca1 	bl	80045f8 <xQueueGenericSend>
 8005cb6:	6278      	str	r0, [r7, #36]	; 0x24
 8005cb8:	e008      	b.n	8005ccc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005cba:	4b07      	ldr	r3, [pc, #28]	; (8005cd8 <xTimerGenericCommand+0x98>)
 8005cbc:	6818      	ldr	r0, [r3, #0]
 8005cbe:	f107 0110 	add.w	r1, r7, #16
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	f7fe fd95 	bl	80047f4 <xQueueGenericSendFromISR>
 8005cca:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3728      	adds	r7, #40	; 0x28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	20000c34 	.word	0x20000c34

08005cdc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ce6:	4b22      	ldr	r3, [pc, #136]	; (8005d70 <prvProcessExpiredTimer+0x94>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	3304      	adds	r3, #4
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7fe fb51 	bl	800439c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d022      	beq.n	8005d4e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	699a      	ldr	r2, [r3, #24]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	18d1      	adds	r1, r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	6978      	ldr	r0, [r7, #20]
 8005d16:	f000 f8cf 	bl	8005eb8 <prvInsertTimerInActiveList>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d01f      	beq.n	8005d60 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d20:	2300      	movs	r3, #0
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	2300      	movs	r3, #0
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	2100      	movs	r1, #0
 8005d2a:	6978      	ldr	r0, [r7, #20]
 8005d2c:	f7ff ff88 	bl	8005c40 <xTimerGenericCommand>
 8005d30:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d113      	bne.n	8005d60 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3c:	f383 8811 	msr	BASEPRI, r3
 8005d40:	f3bf 8f6f 	isb	sy
 8005d44:	f3bf 8f4f 	dsb	sy
 8005d48:	60fb      	str	r3, [r7, #12]
}
 8005d4a:	bf00      	nop
 8005d4c:	e7fe      	b.n	8005d4c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005d54:	f023 0301 	bic.w	r3, r3, #1
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	6a1b      	ldr	r3, [r3, #32]
 8005d64:	6978      	ldr	r0, [r7, #20]
 8005d66:	4798      	blx	r3
}
 8005d68:	bf00      	nop
 8005d6a:	3718      	adds	r7, #24
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	20000c2c 	.word	0x20000c2c

08005d74 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d7c:	f107 0308 	add.w	r3, r7, #8
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 f857 	bl	8005e34 <prvGetNextExpireTime>
 8005d86:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	68f8      	ldr	r0, [r7, #12]
 8005d8e:	f000 f803 	bl	8005d98 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005d92:	f000 f8d3 	bl	8005f3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d96:	e7f1      	b.n	8005d7c <prvTimerTask+0x8>

08005d98 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005da2:	f7ff fa47 	bl	8005234 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005da6:	f107 0308 	add.w	r3, r7, #8
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 f864 	bl	8005e78 <prvSampleTimeNow>
 8005db0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d130      	bne.n	8005e1a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10a      	bne.n	8005dd4 <prvProcessTimerOrBlockTask+0x3c>
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d806      	bhi.n	8005dd4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005dc6:	f7ff fa43 	bl	8005250 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005dca:	68f9      	ldr	r1, [r7, #12]
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f7ff ff85 	bl	8005cdc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005dd2:	e024      	b.n	8005e1e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d008      	beq.n	8005dec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005dda:	4b13      	ldr	r3, [pc, #76]	; (8005e28 <prvProcessTimerOrBlockTask+0x90>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d101      	bne.n	8005de8 <prvProcessTimerOrBlockTask+0x50>
 8005de4:	2301      	movs	r3, #1
 8005de6:	e000      	b.n	8005dea <prvProcessTimerOrBlockTask+0x52>
 8005de8:	2300      	movs	r3, #0
 8005dea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005dec:	4b0f      	ldr	r3, [pc, #60]	; (8005e2c <prvProcessTimerOrBlockTask+0x94>)
 8005dee:	6818      	ldr	r0, [r3, #0]
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	4619      	mov	r1, r3
 8005dfa:	f7fe ffab 	bl	8004d54 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005dfe:	f7ff fa27 	bl	8005250 <xTaskResumeAll>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10a      	bne.n	8005e1e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005e08:	4b09      	ldr	r3, [pc, #36]	; (8005e30 <prvProcessTimerOrBlockTask+0x98>)
 8005e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e0e:	601a      	str	r2, [r3, #0]
 8005e10:	f3bf 8f4f 	dsb	sy
 8005e14:	f3bf 8f6f 	isb	sy
}
 8005e18:	e001      	b.n	8005e1e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005e1a:	f7ff fa19 	bl	8005250 <xTaskResumeAll>
}
 8005e1e:	bf00      	nop
 8005e20:	3710      	adds	r7, #16
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	20000c30 	.word	0x20000c30
 8005e2c:	20000c34 	.word	0x20000c34
 8005e30:	e000ed04 	.word	0xe000ed04

08005e34 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e3c:	4b0d      	ldr	r3, [pc, #52]	; (8005e74 <prvGetNextExpireTime+0x40>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <prvGetNextExpireTime+0x16>
 8005e46:	2201      	movs	r2, #1
 8005e48:	e000      	b.n	8005e4c <prvGetNextExpireTime+0x18>
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d105      	bne.n	8005e64 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e58:	4b06      	ldr	r3, [pc, #24]	; (8005e74 <prvGetNextExpireTime+0x40>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	60fb      	str	r3, [r7, #12]
 8005e62:	e001      	b.n	8005e68 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e68:	68fb      	ldr	r3, [r7, #12]
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3714      	adds	r7, #20
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bc80      	pop	{r7}
 8005e72:	4770      	bx	lr
 8005e74:	20000c2c 	.word	0x20000c2c

08005e78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005e80:	f7ff fa84 	bl	800538c <xTaskGetTickCount>
 8005e84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005e86:	4b0b      	ldr	r3, [pc, #44]	; (8005eb4 <prvSampleTimeNow+0x3c>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d205      	bcs.n	8005e9c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005e90:	f000 f936 	bl	8006100 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	601a      	str	r2, [r3, #0]
 8005e9a:	e002      	b.n	8005ea2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005ea2:	4a04      	ldr	r2, [pc, #16]	; (8005eb4 <prvSampleTimeNow+0x3c>)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	20000c3c 	.word	0x20000c3c

08005eb8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]
 8005ec4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	68ba      	ldr	r2, [r7, #8]
 8005ece:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d812      	bhi.n	8005f04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	1ad2      	subs	r2, r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d302      	bcc.n	8005ef2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005eec:	2301      	movs	r3, #1
 8005eee:	617b      	str	r3, [r7, #20]
 8005ef0:	e01b      	b.n	8005f2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005ef2:	4b10      	ldr	r3, [pc, #64]	; (8005f34 <prvInsertTimerInActiveList+0x7c>)
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	3304      	adds	r3, #4
 8005efa:	4619      	mov	r1, r3
 8005efc:	4610      	mov	r0, r2
 8005efe:	f7fe fa15 	bl	800432c <vListInsert>
 8005f02:	e012      	b.n	8005f2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d206      	bcs.n	8005f1a <prvInsertTimerInActiveList+0x62>
 8005f0c:	68ba      	ldr	r2, [r7, #8]
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d302      	bcc.n	8005f1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005f14:	2301      	movs	r3, #1
 8005f16:	617b      	str	r3, [r7, #20]
 8005f18:	e007      	b.n	8005f2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f1a:	4b07      	ldr	r3, [pc, #28]	; (8005f38 <prvInsertTimerInActiveList+0x80>)
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	3304      	adds	r3, #4
 8005f22:	4619      	mov	r1, r3
 8005f24:	4610      	mov	r0, r2
 8005f26:	f7fe fa01 	bl	800432c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f2a:	697b      	ldr	r3, [r7, #20]
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3718      	adds	r7, #24
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	20000c30 	.word	0x20000c30
 8005f38:	20000c2c 	.word	0x20000c2c

08005f3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b08e      	sub	sp, #56	; 0x38
 8005f40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f42:	e0ca      	b.n	80060da <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	da18      	bge.n	8005f7c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005f4a:	1d3b      	adds	r3, r7, #4
 8005f4c:	3304      	adds	r3, #4
 8005f4e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10a      	bne.n	8005f6c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5a:	f383 8811 	msr	BASEPRI, r3
 8005f5e:	f3bf 8f6f 	isb	sy
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	61fb      	str	r3, [r7, #28]
}
 8005f68:	bf00      	nop
 8005f6a:	e7fe      	b.n	8005f6a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f72:	6850      	ldr	r0, [r2, #4]
 8005f74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f76:	6892      	ldr	r2, [r2, #8]
 8005f78:	4611      	mov	r1, r2
 8005f7a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f2c0 80aa 	blt.w	80060d8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8a:	695b      	ldr	r3, [r3, #20]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d004      	beq.n	8005f9a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f92:	3304      	adds	r3, #4
 8005f94:	4618      	mov	r0, r3
 8005f96:	f7fe fa01 	bl	800439c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f9a:	463b      	mov	r3, r7
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f7ff ff6b 	bl	8005e78 <prvSampleTimeNow>
 8005fa2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2b09      	cmp	r3, #9
 8005fa8:	f200 8097 	bhi.w	80060da <prvProcessReceivedCommands+0x19e>
 8005fac:	a201      	add	r2, pc, #4	; (adr r2, 8005fb4 <prvProcessReceivedCommands+0x78>)
 8005fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb2:	bf00      	nop
 8005fb4:	08005fdd 	.word	0x08005fdd
 8005fb8:	08005fdd 	.word	0x08005fdd
 8005fbc:	08005fdd 	.word	0x08005fdd
 8005fc0:	08006051 	.word	0x08006051
 8005fc4:	08006065 	.word	0x08006065
 8005fc8:	080060af 	.word	0x080060af
 8005fcc:	08005fdd 	.word	0x08005fdd
 8005fd0:	08005fdd 	.word	0x08005fdd
 8005fd4:	08006051 	.word	0x08006051
 8005fd8:	08006065 	.word	0x08006065
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fe2:	f043 0301 	orr.w	r3, r3, #1
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff2:	699b      	ldr	r3, [r3, #24]
 8005ff4:	18d1      	adds	r1, r2, r3
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ffa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ffc:	f7ff ff5c 	bl	8005eb8 <prvInsertTimerInActiveList>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d069      	beq.n	80060da <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800600c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800600e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006010:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	d05e      	beq.n	80060da <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	441a      	add	r2, r3
 8006024:	2300      	movs	r3, #0
 8006026:	9300      	str	r3, [sp, #0]
 8006028:	2300      	movs	r3, #0
 800602a:	2100      	movs	r1, #0
 800602c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800602e:	f7ff fe07 	bl	8005c40 <xTimerGenericCommand>
 8006032:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006034:	6a3b      	ldr	r3, [r7, #32]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d14f      	bne.n	80060da <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800603a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800603e:	f383 8811 	msr	BASEPRI, r3
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	f3bf 8f4f 	dsb	sy
 800604a:	61bb      	str	r3, [r7, #24]
}
 800604c:	bf00      	nop
 800604e:	e7fe      	b.n	800604e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006052:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006056:	f023 0301 	bic.w	r3, r3, #1
 800605a:	b2da      	uxtb	r2, r3
 800605c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800605e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006062:	e03a      	b.n	80060da <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006066:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800606a:	f043 0301 	orr.w	r3, r3, #1
 800606e:	b2da      	uxtb	r2, r3
 8006070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006072:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006076:	68ba      	ldr	r2, [r7, #8]
 8006078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800607a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800607c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800607e:	699b      	ldr	r3, [r3, #24]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10a      	bne.n	800609a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006088:	f383 8811 	msr	BASEPRI, r3
 800608c:	f3bf 8f6f 	isb	sy
 8006090:	f3bf 8f4f 	dsb	sy
 8006094:	617b      	str	r3, [r7, #20]
}
 8006096:	bf00      	nop
 8006098:	e7fe      	b.n	8006098 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800609a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a0:	18d1      	adds	r1, r2, r3
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060a8:	f7ff ff06 	bl	8005eb8 <prvInsertTimerInActiveList>
					break;
 80060ac:	e015      	b.n	80060da <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80060ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060b4:	f003 0302 	and.w	r3, r3, #2
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d103      	bne.n	80060c4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80060bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060be:	f000 fb79 	bl	80067b4 <vPortFree>
 80060c2:	e00a      	b.n	80060da <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060ca:	f023 0301 	bic.w	r3, r3, #1
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80060d6:	e000      	b.n	80060da <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80060d8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060da:	4b08      	ldr	r3, [pc, #32]	; (80060fc <prvProcessReceivedCommands+0x1c0>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	1d39      	adds	r1, r7, #4
 80060e0:	2200      	movs	r2, #0
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fe fc1e 	bl	8004924 <xQueueReceive>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f47f af2a 	bne.w	8005f44 <prvProcessReceivedCommands+0x8>
	}
}
 80060f0:	bf00      	nop
 80060f2:	bf00      	nop
 80060f4:	3730      	adds	r7, #48	; 0x30
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20000c34 	.word	0x20000c34

08006100 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b088      	sub	sp, #32
 8006104:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006106:	e048      	b.n	800619a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006108:	4b2d      	ldr	r3, [pc, #180]	; (80061c0 <prvSwitchTimerLists+0xc0>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006112:	4b2b      	ldr	r3, [pc, #172]	; (80061c0 <prvSwitchTimerLists+0xc0>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	3304      	adds	r3, #4
 8006120:	4618      	mov	r0, r3
 8006122:	f7fe f93b 	bl	800439c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006134:	f003 0304 	and.w	r3, r3, #4
 8006138:	2b00      	cmp	r3, #0
 800613a:	d02e      	beq.n	800619a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	699b      	ldr	r3, [r3, #24]
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	4413      	add	r3, r2
 8006144:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006146:	68ba      	ldr	r2, [r7, #8]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	429a      	cmp	r2, r3
 800614c:	d90e      	bls.n	800616c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800615a:	4b19      	ldr	r3, [pc, #100]	; (80061c0 <prvSwitchTimerLists+0xc0>)
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	3304      	adds	r3, #4
 8006162:	4619      	mov	r1, r3
 8006164:	4610      	mov	r0, r2
 8006166:	f7fe f8e1 	bl	800432c <vListInsert>
 800616a:	e016      	b.n	800619a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800616c:	2300      	movs	r3, #0
 800616e:	9300      	str	r3, [sp, #0]
 8006170:	2300      	movs	r3, #0
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	2100      	movs	r1, #0
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f7ff fd62 	bl	8005c40 <xTimerGenericCommand>
 800617c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006188:	f383 8811 	msr	BASEPRI, r3
 800618c:	f3bf 8f6f 	isb	sy
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	603b      	str	r3, [r7, #0]
}
 8006196:	bf00      	nop
 8006198:	e7fe      	b.n	8006198 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800619a:	4b09      	ldr	r3, [pc, #36]	; (80061c0 <prvSwitchTimerLists+0xc0>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d1b1      	bne.n	8006108 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80061a4:	4b06      	ldr	r3, [pc, #24]	; (80061c0 <prvSwitchTimerLists+0xc0>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80061aa:	4b06      	ldr	r3, [pc, #24]	; (80061c4 <prvSwitchTimerLists+0xc4>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a04      	ldr	r2, [pc, #16]	; (80061c0 <prvSwitchTimerLists+0xc0>)
 80061b0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80061b2:	4a04      	ldr	r2, [pc, #16]	; (80061c4 <prvSwitchTimerLists+0xc4>)
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	6013      	str	r3, [r2, #0]
}
 80061b8:	bf00      	nop
 80061ba:	3718      	adds	r7, #24
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	20000c2c 	.word	0x20000c2c
 80061c4:	20000c30 	.word	0x20000c30

080061c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80061ce:	f000 f92d 	bl	800642c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80061d2:	4b15      	ldr	r3, [pc, #84]	; (8006228 <prvCheckForValidListAndQueue+0x60>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d120      	bne.n	800621c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80061da:	4814      	ldr	r0, [pc, #80]	; (800622c <prvCheckForValidListAndQueue+0x64>)
 80061dc:	f7fe f858 	bl	8004290 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80061e0:	4813      	ldr	r0, [pc, #76]	; (8006230 <prvCheckForValidListAndQueue+0x68>)
 80061e2:	f7fe f855 	bl	8004290 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80061e6:	4b13      	ldr	r3, [pc, #76]	; (8006234 <prvCheckForValidListAndQueue+0x6c>)
 80061e8:	4a10      	ldr	r2, [pc, #64]	; (800622c <prvCheckForValidListAndQueue+0x64>)
 80061ea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80061ec:	4b12      	ldr	r3, [pc, #72]	; (8006238 <prvCheckForValidListAndQueue+0x70>)
 80061ee:	4a10      	ldr	r2, [pc, #64]	; (8006230 <prvCheckForValidListAndQueue+0x68>)
 80061f0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061f2:	2300      	movs	r3, #0
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	4b11      	ldr	r3, [pc, #68]	; (800623c <prvCheckForValidListAndQueue+0x74>)
 80061f8:	4a11      	ldr	r2, [pc, #68]	; (8006240 <prvCheckForValidListAndQueue+0x78>)
 80061fa:	2110      	movs	r1, #16
 80061fc:	200a      	movs	r0, #10
 80061fe:	f7fe f95f 	bl	80044c0 <xQueueGenericCreateStatic>
 8006202:	4603      	mov	r3, r0
 8006204:	4a08      	ldr	r2, [pc, #32]	; (8006228 <prvCheckForValidListAndQueue+0x60>)
 8006206:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006208:	4b07      	ldr	r3, [pc, #28]	; (8006228 <prvCheckForValidListAndQueue+0x60>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d005      	beq.n	800621c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006210:	4b05      	ldr	r3, [pc, #20]	; (8006228 <prvCheckForValidListAndQueue+0x60>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	490b      	ldr	r1, [pc, #44]	; (8006244 <prvCheckForValidListAndQueue+0x7c>)
 8006216:	4618      	mov	r0, r3
 8006218:	f7fe fd74 	bl	8004d04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800621c:	f000 f936 	bl	800648c <vPortExitCritical>
}
 8006220:	bf00      	nop
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	20000c34 	.word	0x20000c34
 800622c:	20000c04 	.word	0x20000c04
 8006230:	20000c18 	.word	0x20000c18
 8006234:	20000c2c 	.word	0x20000c2c
 8006238:	20000c30 	.word	0x20000c30
 800623c:	20000ce0 	.word	0x20000ce0
 8006240:	20000c40 	.word	0x20000c40
 8006244:	08009d28 	.word	0x08009d28

08006248 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	3b04      	subs	r3, #4
 8006258:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006260:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	3b04      	subs	r3, #4
 8006266:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	f023 0201 	bic.w	r2, r3, #1
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	3b04      	subs	r3, #4
 8006276:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006278:	4a08      	ldr	r2, [pc, #32]	; (800629c <pxPortInitialiseStack+0x54>)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	3b14      	subs	r3, #20
 8006282:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	3b20      	subs	r3, #32
 800628e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006290:	68fb      	ldr	r3, [r7, #12]
}
 8006292:	4618      	mov	r0, r3
 8006294:	3714      	adds	r7, #20
 8006296:	46bd      	mov	sp, r7
 8006298:	bc80      	pop	{r7}
 800629a:	4770      	bx	lr
 800629c:	080062a1 	.word	0x080062a1

080062a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80062a0:	b480      	push	{r7}
 80062a2:	b085      	sub	sp, #20
 80062a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80062aa:	4b12      	ldr	r3, [pc, #72]	; (80062f4 <prvTaskExitError+0x54>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b2:	d00a      	beq.n	80062ca <prvTaskExitError+0x2a>
	__asm volatile
 80062b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	60fb      	str	r3, [r7, #12]
}
 80062c6:	bf00      	nop
 80062c8:	e7fe      	b.n	80062c8 <prvTaskExitError+0x28>
	__asm volatile
 80062ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ce:	f383 8811 	msr	BASEPRI, r3
 80062d2:	f3bf 8f6f 	isb	sy
 80062d6:	f3bf 8f4f 	dsb	sy
 80062da:	60bb      	str	r3, [r7, #8]
}
 80062dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80062de:	bf00      	nop
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d0fc      	beq.n	80062e0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80062e6:	bf00      	nop
 80062e8:	bf00      	nop
 80062ea:	3714      	adds	r7, #20
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bc80      	pop	{r7}
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	2000000c 	.word	0x2000000c
	...

08006300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006300:	4b07      	ldr	r3, [pc, #28]	; (8006320 <pxCurrentTCBConst2>)
 8006302:	6819      	ldr	r1, [r3, #0]
 8006304:	6808      	ldr	r0, [r1, #0]
 8006306:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800630a:	f380 8809 	msr	PSP, r0
 800630e:	f3bf 8f6f 	isb	sy
 8006312:	f04f 0000 	mov.w	r0, #0
 8006316:	f380 8811 	msr	BASEPRI, r0
 800631a:	f04e 0e0d 	orr.w	lr, lr, #13
 800631e:	4770      	bx	lr

08006320 <pxCurrentTCBConst2>:
 8006320:	20000704 	.word	0x20000704
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006324:	bf00      	nop
 8006326:	bf00      	nop

08006328 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006328:	4806      	ldr	r0, [pc, #24]	; (8006344 <prvPortStartFirstTask+0x1c>)
 800632a:	6800      	ldr	r0, [r0, #0]
 800632c:	6800      	ldr	r0, [r0, #0]
 800632e:	f380 8808 	msr	MSP, r0
 8006332:	b662      	cpsie	i
 8006334:	b661      	cpsie	f
 8006336:	f3bf 8f4f 	dsb	sy
 800633a:	f3bf 8f6f 	isb	sy
 800633e:	df00      	svc	0
 8006340:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006342:	bf00      	nop
 8006344:	e000ed08 	.word	0xe000ed08

08006348 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800634e:	4b32      	ldr	r3, [pc, #200]	; (8006418 <xPortStartScheduler+0xd0>)
 8006350:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	b2db      	uxtb	r3, r3
 8006358:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	22ff      	movs	r2, #255	; 0xff
 800635e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	b2db      	uxtb	r3, r3
 8006366:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006368:	78fb      	ldrb	r3, [r7, #3]
 800636a:	b2db      	uxtb	r3, r3
 800636c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006370:	b2da      	uxtb	r2, r3
 8006372:	4b2a      	ldr	r3, [pc, #168]	; (800641c <xPortStartScheduler+0xd4>)
 8006374:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006376:	4b2a      	ldr	r3, [pc, #168]	; (8006420 <xPortStartScheduler+0xd8>)
 8006378:	2207      	movs	r2, #7
 800637a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800637c:	e009      	b.n	8006392 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800637e:	4b28      	ldr	r3, [pc, #160]	; (8006420 <xPortStartScheduler+0xd8>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3b01      	subs	r3, #1
 8006384:	4a26      	ldr	r2, [pc, #152]	; (8006420 <xPortStartScheduler+0xd8>)
 8006386:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006388:	78fb      	ldrb	r3, [r7, #3]
 800638a:	b2db      	uxtb	r3, r3
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	b2db      	uxtb	r3, r3
 8006390:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006392:	78fb      	ldrb	r3, [r7, #3]
 8006394:	b2db      	uxtb	r3, r3
 8006396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800639a:	2b80      	cmp	r3, #128	; 0x80
 800639c:	d0ef      	beq.n	800637e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800639e:	4b20      	ldr	r3, [pc, #128]	; (8006420 <xPortStartScheduler+0xd8>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f1c3 0307 	rsb	r3, r3, #7
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d00a      	beq.n	80063c0 <xPortStartScheduler+0x78>
	__asm volatile
 80063aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ae:	f383 8811 	msr	BASEPRI, r3
 80063b2:	f3bf 8f6f 	isb	sy
 80063b6:	f3bf 8f4f 	dsb	sy
 80063ba:	60bb      	str	r3, [r7, #8]
}
 80063bc:	bf00      	nop
 80063be:	e7fe      	b.n	80063be <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80063c0:	4b17      	ldr	r3, [pc, #92]	; (8006420 <xPortStartScheduler+0xd8>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	021b      	lsls	r3, r3, #8
 80063c6:	4a16      	ldr	r2, [pc, #88]	; (8006420 <xPortStartScheduler+0xd8>)
 80063c8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80063ca:	4b15      	ldr	r3, [pc, #84]	; (8006420 <xPortStartScheduler+0xd8>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063d2:	4a13      	ldr	r2, [pc, #76]	; (8006420 <xPortStartScheduler+0xd8>)
 80063d4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80063de:	4b11      	ldr	r3, [pc, #68]	; (8006424 <xPortStartScheduler+0xdc>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a10      	ldr	r2, [pc, #64]	; (8006424 <xPortStartScheduler+0xdc>)
 80063e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80063e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80063ea:	4b0e      	ldr	r3, [pc, #56]	; (8006424 <xPortStartScheduler+0xdc>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a0d      	ldr	r2, [pc, #52]	; (8006424 <xPortStartScheduler+0xdc>)
 80063f0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80063f4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80063f6:	f000 f8b9 	bl	800656c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80063fa:	4b0b      	ldr	r3, [pc, #44]	; (8006428 <xPortStartScheduler+0xe0>)
 80063fc:	2200      	movs	r2, #0
 80063fe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006400:	f7ff ff92 	bl	8006328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006404:	f7ff f88a 	bl	800551c <vTaskSwitchContext>
	prvTaskExitError();
 8006408:	f7ff ff4a 	bl	80062a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	e000e400 	.word	0xe000e400
 800641c:	20000d30 	.word	0x20000d30
 8006420:	20000d34 	.word	0x20000d34
 8006424:	e000ed20 	.word	0xe000ed20
 8006428:	2000000c 	.word	0x2000000c

0800642c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
	__asm volatile
 8006432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006436:	f383 8811 	msr	BASEPRI, r3
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	607b      	str	r3, [r7, #4]
}
 8006444:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006446:	4b0f      	ldr	r3, [pc, #60]	; (8006484 <vPortEnterCritical+0x58>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	3301      	adds	r3, #1
 800644c:	4a0d      	ldr	r2, [pc, #52]	; (8006484 <vPortEnterCritical+0x58>)
 800644e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006450:	4b0c      	ldr	r3, [pc, #48]	; (8006484 <vPortEnterCritical+0x58>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2b01      	cmp	r3, #1
 8006456:	d10f      	bne.n	8006478 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006458:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <vPortEnterCritical+0x5c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00a      	beq.n	8006478 <vPortEnterCritical+0x4c>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	603b      	str	r3, [r7, #0]
}
 8006474:	bf00      	nop
 8006476:	e7fe      	b.n	8006476 <vPortEnterCritical+0x4a>
	}
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	bc80      	pop	{r7}
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	2000000c 	.word	0x2000000c
 8006488:	e000ed04 	.word	0xe000ed04

0800648c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006492:	4b11      	ldr	r3, [pc, #68]	; (80064d8 <vPortExitCritical+0x4c>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10a      	bne.n	80064b0 <vPortExitCritical+0x24>
	__asm volatile
 800649a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	607b      	str	r3, [r7, #4]
}
 80064ac:	bf00      	nop
 80064ae:	e7fe      	b.n	80064ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80064b0:	4b09      	ldr	r3, [pc, #36]	; (80064d8 <vPortExitCritical+0x4c>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3b01      	subs	r3, #1
 80064b6:	4a08      	ldr	r2, [pc, #32]	; (80064d8 <vPortExitCritical+0x4c>)
 80064b8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80064ba:	4b07      	ldr	r3, [pc, #28]	; (80064d8 <vPortExitCritical+0x4c>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d105      	bne.n	80064ce <vPortExitCritical+0x42>
 80064c2:	2300      	movs	r3, #0
 80064c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	f383 8811 	msr	BASEPRI, r3
}
 80064cc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80064ce:	bf00      	nop
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bc80      	pop	{r7}
 80064d6:	4770      	bx	lr
 80064d8:	2000000c 	.word	0x2000000c
 80064dc:	00000000 	.word	0x00000000

080064e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064e0:	f3ef 8009 	mrs	r0, PSP
 80064e4:	f3bf 8f6f 	isb	sy
 80064e8:	4b0d      	ldr	r3, [pc, #52]	; (8006520 <pxCurrentTCBConst>)
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80064f0:	6010      	str	r0, [r2, #0]
 80064f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80064f6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064fa:	f380 8811 	msr	BASEPRI, r0
 80064fe:	f7ff f80d 	bl	800551c <vTaskSwitchContext>
 8006502:	f04f 0000 	mov.w	r0, #0
 8006506:	f380 8811 	msr	BASEPRI, r0
 800650a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800650e:	6819      	ldr	r1, [r3, #0]
 8006510:	6808      	ldr	r0, [r1, #0]
 8006512:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006516:	f380 8809 	msr	PSP, r0
 800651a:	f3bf 8f6f 	isb	sy
 800651e:	4770      	bx	lr

08006520 <pxCurrentTCBConst>:
 8006520:	20000704 	.word	0x20000704
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop

08006528 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
	__asm volatile
 800652e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006532:	f383 8811 	msr	BASEPRI, r3
 8006536:	f3bf 8f6f 	isb	sy
 800653a:	f3bf 8f4f 	dsb	sy
 800653e:	607b      	str	r3, [r7, #4]
}
 8006540:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006542:	f7fe ff31 	bl	80053a8 <xTaskIncrementTick>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d003      	beq.n	8006554 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800654c:	4b06      	ldr	r3, [pc, #24]	; (8006568 <SysTick_Handler+0x40>)
 800654e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006552:	601a      	str	r2, [r3, #0]
 8006554:	2300      	movs	r3, #0
 8006556:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	f383 8811 	msr	BASEPRI, r3
}
 800655e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006560:	bf00      	nop
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	e000ed04 	.word	0xe000ed04

0800656c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800656c:	b480      	push	{r7}
 800656e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006570:	4b0a      	ldr	r3, [pc, #40]	; (800659c <vPortSetupTimerInterrupt+0x30>)
 8006572:	2200      	movs	r2, #0
 8006574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006576:	4b0a      	ldr	r3, [pc, #40]	; (80065a0 <vPortSetupTimerInterrupt+0x34>)
 8006578:	2200      	movs	r2, #0
 800657a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800657c:	4b09      	ldr	r3, [pc, #36]	; (80065a4 <vPortSetupTimerInterrupt+0x38>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a09      	ldr	r2, [pc, #36]	; (80065a8 <vPortSetupTimerInterrupt+0x3c>)
 8006582:	fba2 2303 	umull	r2, r3, r2, r3
 8006586:	099b      	lsrs	r3, r3, #6
 8006588:	4a08      	ldr	r2, [pc, #32]	; (80065ac <vPortSetupTimerInterrupt+0x40>)
 800658a:	3b01      	subs	r3, #1
 800658c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800658e:	4b03      	ldr	r3, [pc, #12]	; (800659c <vPortSetupTimerInterrupt+0x30>)
 8006590:	2207      	movs	r2, #7
 8006592:	601a      	str	r2, [r3, #0]
}
 8006594:	bf00      	nop
 8006596:	46bd      	mov	sp, r7
 8006598:	bc80      	pop	{r7}
 800659a:	4770      	bx	lr
 800659c:	e000e010 	.word	0xe000e010
 80065a0:	e000e018 	.word	0xe000e018
 80065a4:	20000000 	.word	0x20000000
 80065a8:	10624dd3 	.word	0x10624dd3
 80065ac:	e000e014 	.word	0xe000e014

080065b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80065b6:	f3ef 8305 	mrs	r3, IPSR
 80065ba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b0f      	cmp	r3, #15
 80065c0:	d914      	bls.n	80065ec <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80065c2:	4a16      	ldr	r2, [pc, #88]	; (800661c <vPortValidateInterruptPriority+0x6c>)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	4413      	add	r3, r2
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065cc:	4b14      	ldr	r3, [pc, #80]	; (8006620 <vPortValidateInterruptPriority+0x70>)
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	7afa      	ldrb	r2, [r7, #11]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d20a      	bcs.n	80065ec <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80065d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065da:	f383 8811 	msr	BASEPRI, r3
 80065de:	f3bf 8f6f 	isb	sy
 80065e2:	f3bf 8f4f 	dsb	sy
 80065e6:	607b      	str	r3, [r7, #4]
}
 80065e8:	bf00      	nop
 80065ea:	e7fe      	b.n	80065ea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80065ec:	4b0d      	ldr	r3, [pc, #52]	; (8006624 <vPortValidateInterruptPriority+0x74>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80065f4:	4b0c      	ldr	r3, [pc, #48]	; (8006628 <vPortValidateInterruptPriority+0x78>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d90a      	bls.n	8006612 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80065fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006600:	f383 8811 	msr	BASEPRI, r3
 8006604:	f3bf 8f6f 	isb	sy
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	603b      	str	r3, [r7, #0]
}
 800660e:	bf00      	nop
 8006610:	e7fe      	b.n	8006610 <vPortValidateInterruptPriority+0x60>
	}
 8006612:	bf00      	nop
 8006614:	3714      	adds	r7, #20
 8006616:	46bd      	mov	sp, r7
 8006618:	bc80      	pop	{r7}
 800661a:	4770      	bx	lr
 800661c:	e000e3f0 	.word	0xe000e3f0
 8006620:	20000d30 	.word	0x20000d30
 8006624:	e000ed0c 	.word	0xe000ed0c
 8006628:	20000d34 	.word	0x20000d34

0800662c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b08a      	sub	sp, #40	; 0x28
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006634:	2300      	movs	r3, #0
 8006636:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006638:	f7fe fdfc 	bl	8005234 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800663c:	4b58      	ldr	r3, [pc, #352]	; (80067a0 <pvPortMalloc+0x174>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006644:	f000 f910 	bl	8006868 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006648:	4b56      	ldr	r3, [pc, #344]	; (80067a4 <pvPortMalloc+0x178>)
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4013      	ands	r3, r2
 8006650:	2b00      	cmp	r3, #0
 8006652:	f040 808e 	bne.w	8006772 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d01d      	beq.n	8006698 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800665c:	2208      	movs	r2, #8
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4413      	add	r3, r2
 8006662:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f003 0307 	and.w	r3, r3, #7
 800666a:	2b00      	cmp	r3, #0
 800666c:	d014      	beq.n	8006698 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f023 0307 	bic.w	r3, r3, #7
 8006674:	3308      	adds	r3, #8
 8006676:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f003 0307 	and.w	r3, r3, #7
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00a      	beq.n	8006698 <pvPortMalloc+0x6c>
	__asm volatile
 8006682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006686:	f383 8811 	msr	BASEPRI, r3
 800668a:	f3bf 8f6f 	isb	sy
 800668e:	f3bf 8f4f 	dsb	sy
 8006692:	617b      	str	r3, [r7, #20]
}
 8006694:	bf00      	nop
 8006696:	e7fe      	b.n	8006696 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d069      	beq.n	8006772 <pvPortMalloc+0x146>
 800669e:	4b42      	ldr	r3, [pc, #264]	; (80067a8 <pvPortMalloc+0x17c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d864      	bhi.n	8006772 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80066a8:	4b40      	ldr	r3, [pc, #256]	; (80067ac <pvPortMalloc+0x180>)
 80066aa:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80066ac:	4b3f      	ldr	r3, [pc, #252]	; (80067ac <pvPortMalloc+0x180>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066b2:	e004      	b.n	80066be <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80066b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d903      	bls.n	80066d0 <pvPortMalloc+0xa4>
 80066c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1f1      	bne.n	80066b4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80066d0:	4b33      	ldr	r3, [pc, #204]	; (80067a0 <pvPortMalloc+0x174>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d04b      	beq.n	8006772 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2208      	movs	r2, #8
 80066e0:	4413      	add	r3, r2
 80066e2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80066e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	6a3b      	ldr	r3, [r7, #32]
 80066ea:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	685a      	ldr	r2, [r3, #4]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	1ad2      	subs	r2, r2, r3
 80066f4:	2308      	movs	r3, #8
 80066f6:	005b      	lsls	r3, r3, #1
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d91f      	bls.n	800673c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80066fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4413      	add	r3, r2
 8006702:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <pvPortMalloc+0xf8>
	__asm volatile
 800670e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006712:	f383 8811 	msr	BASEPRI, r3
 8006716:	f3bf 8f6f 	isb	sy
 800671a:	f3bf 8f4f 	dsb	sy
 800671e:	613b      	str	r3, [r7, #16]
}
 8006720:	bf00      	nop
 8006722:	e7fe      	b.n	8006722 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	1ad2      	subs	r2, r2, r3
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006736:	69b8      	ldr	r0, [r7, #24]
 8006738:	f000 f8f8 	bl	800692c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800673c:	4b1a      	ldr	r3, [pc, #104]	; (80067a8 <pvPortMalloc+0x17c>)
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	4a18      	ldr	r2, [pc, #96]	; (80067a8 <pvPortMalloc+0x17c>)
 8006748:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800674a:	4b17      	ldr	r3, [pc, #92]	; (80067a8 <pvPortMalloc+0x17c>)
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	4b18      	ldr	r3, [pc, #96]	; (80067b0 <pvPortMalloc+0x184>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	429a      	cmp	r2, r3
 8006754:	d203      	bcs.n	800675e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006756:	4b14      	ldr	r3, [pc, #80]	; (80067a8 <pvPortMalloc+0x17c>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a15      	ldr	r2, [pc, #84]	; (80067b0 <pvPortMalloc+0x184>)
 800675c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800675e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	4b10      	ldr	r3, [pc, #64]	; (80067a4 <pvPortMalloc+0x178>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	431a      	orrs	r2, r3
 8006768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800676c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676e:	2200      	movs	r2, #0
 8006770:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006772:	f7fe fd6d 	bl	8005250 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	f003 0307 	and.w	r3, r3, #7
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00a      	beq.n	8006796 <pvPortMalloc+0x16a>
	__asm volatile
 8006780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	60fb      	str	r3, [r7, #12]
}
 8006792:	bf00      	nop
 8006794:	e7fe      	b.n	8006794 <pvPortMalloc+0x168>
	return pvReturn;
 8006796:	69fb      	ldr	r3, [r7, #28]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3728      	adds	r7, #40	; 0x28
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	20001940 	.word	0x20001940
 80067a4:	2000194c 	.word	0x2000194c
 80067a8:	20001944 	.word	0x20001944
 80067ac:	20001938 	.word	0x20001938
 80067b0:	20001948 	.word	0x20001948

080067b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d048      	beq.n	8006858 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80067c6:	2308      	movs	r3, #8
 80067c8:	425b      	negs	r3, r3
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4413      	add	r3, r2
 80067ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	4b21      	ldr	r3, [pc, #132]	; (8006860 <vPortFree+0xac>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4013      	ands	r3, r2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10a      	bne.n	80067f8 <vPortFree+0x44>
	__asm volatile
 80067e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e6:	f383 8811 	msr	BASEPRI, r3
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	f3bf 8f4f 	dsb	sy
 80067f2:	60fb      	str	r3, [r7, #12]
}
 80067f4:	bf00      	nop
 80067f6:	e7fe      	b.n	80067f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00a      	beq.n	8006816 <vPortFree+0x62>
	__asm volatile
 8006800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	60bb      	str	r3, [r7, #8]
}
 8006812:	bf00      	nop
 8006814:	e7fe      	b.n	8006814 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	4b11      	ldr	r3, [pc, #68]	; (8006860 <vPortFree+0xac>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4013      	ands	r3, r2
 8006820:	2b00      	cmp	r3, #0
 8006822:	d019      	beq.n	8006858 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d115      	bne.n	8006858 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	685a      	ldr	r2, [r3, #4]
 8006830:	4b0b      	ldr	r3, [pc, #44]	; (8006860 <vPortFree+0xac>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	43db      	mvns	r3, r3
 8006836:	401a      	ands	r2, r3
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800683c:	f7fe fcfa 	bl	8005234 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	4b07      	ldr	r3, [pc, #28]	; (8006864 <vPortFree+0xb0>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4413      	add	r3, r2
 800684a:	4a06      	ldr	r2, [pc, #24]	; (8006864 <vPortFree+0xb0>)
 800684c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800684e:	6938      	ldr	r0, [r7, #16]
 8006850:	f000 f86c 	bl	800692c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006854:	f7fe fcfc 	bl	8005250 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006858:	bf00      	nop
 800685a:	3718      	adds	r7, #24
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	2000194c 	.word	0x2000194c
 8006864:	20001944 	.word	0x20001944

08006868 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800686e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006872:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006874:	4b27      	ldr	r3, [pc, #156]	; (8006914 <prvHeapInit+0xac>)
 8006876:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f003 0307 	and.w	r3, r3, #7
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00c      	beq.n	800689c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	3307      	adds	r3, #7
 8006886:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f023 0307 	bic.w	r3, r3, #7
 800688e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	1ad3      	subs	r3, r2, r3
 8006896:	4a1f      	ldr	r2, [pc, #124]	; (8006914 <prvHeapInit+0xac>)
 8006898:	4413      	add	r3, r2
 800689a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80068a0:	4a1d      	ldr	r2, [pc, #116]	; (8006918 <prvHeapInit+0xb0>)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80068a6:	4b1c      	ldr	r3, [pc, #112]	; (8006918 <prvHeapInit+0xb0>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	68ba      	ldr	r2, [r7, #8]
 80068b0:	4413      	add	r3, r2
 80068b2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80068b4:	2208      	movs	r2, #8
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	1a9b      	subs	r3, r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0307 	bic.w	r3, r3, #7
 80068c2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4a15      	ldr	r2, [pc, #84]	; (800691c <prvHeapInit+0xb4>)
 80068c8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80068ca:	4b14      	ldr	r3, [pc, #80]	; (800691c <prvHeapInit+0xb4>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2200      	movs	r2, #0
 80068d0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80068d2:	4b12      	ldr	r3, [pc, #72]	; (800691c <prvHeapInit+0xb4>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2200      	movs	r2, #0
 80068d8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	1ad2      	subs	r2, r2, r3
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80068e8:	4b0c      	ldr	r3, [pc, #48]	; (800691c <prvHeapInit+0xb4>)
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	4a0a      	ldr	r2, [pc, #40]	; (8006920 <prvHeapInit+0xb8>)
 80068f6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	4a09      	ldr	r2, [pc, #36]	; (8006924 <prvHeapInit+0xbc>)
 80068fe:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006900:	4b09      	ldr	r3, [pc, #36]	; (8006928 <prvHeapInit+0xc0>)
 8006902:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006906:	601a      	str	r2, [r3, #0]
}
 8006908:	bf00      	nop
 800690a:	3714      	adds	r7, #20
 800690c:	46bd      	mov	sp, r7
 800690e:	bc80      	pop	{r7}
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	20000d38 	.word	0x20000d38
 8006918:	20001938 	.word	0x20001938
 800691c:	20001940 	.word	0x20001940
 8006920:	20001948 	.word	0x20001948
 8006924:	20001944 	.word	0x20001944
 8006928:	2000194c 	.word	0x2000194c

0800692c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800692c:	b480      	push	{r7}
 800692e:	b085      	sub	sp, #20
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006934:	4b27      	ldr	r3, [pc, #156]	; (80069d4 <prvInsertBlockIntoFreeList+0xa8>)
 8006936:	60fb      	str	r3, [r7, #12]
 8006938:	e002      	b.n	8006940 <prvInsertBlockIntoFreeList+0x14>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	60fb      	str	r3, [r7, #12]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	429a      	cmp	r2, r3
 8006948:	d8f7      	bhi.n	800693a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	68ba      	ldr	r2, [r7, #8]
 8006954:	4413      	add	r3, r2
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	429a      	cmp	r2, r3
 800695a:	d108      	bne.n	800696e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	685a      	ldr	r2, [r3, #4]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	441a      	add	r2, r3
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	441a      	add	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	429a      	cmp	r2, r3
 8006980:	d118      	bne.n	80069b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	4b14      	ldr	r3, [pc, #80]	; (80069d8 <prvInsertBlockIntoFreeList+0xac>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d00d      	beq.n	80069aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685a      	ldr	r2, [r3, #4]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	441a      	add	r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	601a      	str	r2, [r3, #0]
 80069a8:	e008      	b.n	80069bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80069aa:	4b0b      	ldr	r3, [pc, #44]	; (80069d8 <prvInsertBlockIntoFreeList+0xac>)
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	601a      	str	r2, [r3, #0]
 80069b2:	e003      	b.n	80069bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d002      	beq.n	80069ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069ca:	bf00      	nop
 80069cc:	3714      	adds	r7, #20
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bc80      	pop	{r7}
 80069d2:	4770      	bx	lr
 80069d4:	20001938 	.word	0x20001938
 80069d8:	20001940 	.word	0x20001940

080069dc <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b08a      	sub	sp, #40	; 0x28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60b9      	str	r1, [r7, #8]
 80069e4:	607a      	str	r2, [r7, #4]
 80069e6:	603b      	str	r3, [r7, #0]
 80069e8:	4603      	mov	r3, r0
 80069ea:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 80069ec:	2300      	movs	r3, #0
 80069ee:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 80069f0:	2300      	movs	r3, #0
 80069f2:	617b      	str	r3, [r7, #20]
 80069f4:	2300      	movs	r3, #0
 80069f6:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d001      	beq.n	8006a02 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 80069fe:	2300      	movs	r3, #0
 8006a00:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bf14      	ite	ne
 8006a08:	2301      	movne	r3, #1
 8006a0a:	2300      	moveq	r3, #0
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	4bb3      	ldr	r3, [pc, #716]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006a10:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8006a12:	7bfb      	ldrb	r3, [r7, #15]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <RadioSetRxGenericConfig+0x44>
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	f000 80aa 	beq.w	8006b72 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 8006a1e:	e158      	b.n	8006cd2 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d003      	beq.n	8006a30 <RadioSetRxGenericConfig+0x54>
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	691b      	ldr	r3, [r3, #16]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d102      	bne.n	8006a36 <RadioSetRxGenericConfig+0x5a>
                return -1;
 8006a30:	f04f 33ff 	mov.w	r3, #4294967295
 8006a34:	e14e      	b.n	8006cd4 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	7d5b      	ldrb	r3, [r3, #21]
 8006a3a:	2b08      	cmp	r3, #8
 8006a3c:	d902      	bls.n	8006a44 <RadioSetRxGenericConfig+0x68>
                return -1;
 8006a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a42:	e147      	b.n	8006cd4 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006a44:	2300      	movs	r3, #0
 8006a46:	623b      	str	r3, [r7, #32]
 8006a48:	e00d      	b.n	8006a66 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	699a      	ldr	r2, [r3, #24]
 8006a4e:	6a3b      	ldr	r3, [r7, #32]
 8006a50:	4413      	add	r3, r2
 8006a52:	7819      	ldrb	r1, [r3, #0]
 8006a54:	f107 0214 	add.w	r2, r7, #20
 8006a58:	6a3b      	ldr	r3, [r7, #32]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	460a      	mov	r2, r1
 8006a5e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	3301      	adds	r3, #1
 8006a64:	623b      	str	r3, [r7, #32]
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	7d5b      	ldrb	r3, [r3, #21]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	6a3b      	ldr	r3, [r7, #32]
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	dbeb      	blt.n	8006a4a <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d104      	bne.n	8006a86 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	69db      	ldr	r3, [r3, #28]
 8006a80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006a84:	e002      	b.n	8006a8c <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 8006a86:	23ff      	movs	r3, #255	; 0xff
 8006a88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	bf14      	ite	ne
 8006a94:	2301      	movne	r3, #1
 8006a96:	2300      	moveq	r3, #0
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f001 ffc2 	bl	8008a24 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006aa0:	4b8e      	ldr	r3, [pc, #568]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	4a8b      	ldr	r2, [pc, #556]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006aae:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	791a      	ldrb	r2, [r3, #4]
 8006ab4:	4b89      	ldr	r3, [pc, #548]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006ab6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 fa78 	bl	8006fb4 <RadioGetFskBandwidthRegValue>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	4b84      	ldr	r3, [pc, #528]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006aca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006ace:	4b83      	ldr	r3, [pc, #524]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	00db      	lsls	r3, r3, #3
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	4b7f      	ldr	r3, [pc, #508]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006ae0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	7d1a      	ldrb	r2, [r3, #20]
 8006ae6:	4b7d      	ldr	r3, [pc, #500]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006ae8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	7d5b      	ldrb	r3, [r3, #21]
 8006aee:	00db      	lsls	r3, r3, #3
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	4b7a      	ldr	r3, [pc, #488]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006af4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8006afc:	4b77      	ldr	r3, [pc, #476]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006afe:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8006b06:	4b75      	ldr	r3, [pc, #468]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006b08:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006b0a:	4a74      	ldr	r2, [pc, #464]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b10:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8006b18:	4b70      	ldr	r3, [pc, #448]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006b1a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8006b22:	4b6e      	ldr	r3, [pc, #440]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006b24:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8006b26:	f001 f910 	bl	8007d4a <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 8006b2a:	2000      	movs	r0, #0
 8006b2c:	f000 fad8 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006b30:	486b      	ldr	r0, [pc, #428]	; (8006ce0 <RadioSetRxGenericConfig+0x304>)
 8006b32:	f002 f9bd 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006b36:	486b      	ldr	r0, [pc, #428]	; (8006ce4 <RadioSetRxGenericConfig+0x308>)
 8006b38:	f002 fa88 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8006b3c:	f107 0314 	add.w	r3, r7, #20
 8006b40:	4618      	mov	r0, r3
 8006b42:	f001 fd92 	bl	800866a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	8c1b      	ldrh	r3, [r3, #32]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 fddc 	bl	8008708 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b54:	4618      	mov	r0, r3
 8006b56:	f001 fdb7 	bl	80086c8 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8006b60:	fb02 f203 	mul.w	r2, r2, r3
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b6c:	4a5b      	ldr	r2, [pc, #364]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006b6e:	6093      	str	r3, [r2, #8]
            break;
 8006b70:	e0af      	b.n	8006cd2 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d102      	bne.n	8006b80 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8006b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b7e:	e0a9      	b.n	8006cd4 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d104      	bne.n	8006b94 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	69db      	ldr	r3, [r3, #28]
 8006b8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006b92:	e002      	b.n	8006b9a <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8006b94:	23ff      	movs	r3, #255	; 0xff
 8006b96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	bf14      	ite	ne
 8006ba2:	2301      	movne	r3, #1
 8006ba4:	2300      	moveq	r3, #0
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f001 ff3b 	bl	8008a24 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f001 ff48 	bl	8008a48 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006bb8:	4b48      	ldr	r3, [pc, #288]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8006bc6:	4b45      	ldr	r3, [pc, #276]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006bc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8006bd2:	4b42      	ldr	r3, [pc, #264]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006bd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8006bde:	4b3f      	ldr	r3, [pc, #252]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006be0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d010      	beq.n	8006c10 <RadioSetRxGenericConfig+0x234>
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	dc22      	bgt.n	8006c38 <RadioSetRxGenericConfig+0x25c>
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <RadioSetRxGenericConfig+0x220>
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d005      	beq.n	8006c06 <RadioSetRxGenericConfig+0x22a>
                break;
 8006bfa:	e01d      	b.n	8006c38 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006bfc:	4b37      	ldr	r3, [pc, #220]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006c04:	e019      	b.n	8006c3a <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006c06:	4b35      	ldr	r3, [pc, #212]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c08:	2201      	movs	r2, #1
 8006c0a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006c0e:	e014      	b.n	8006c3a <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006c16:	2b0b      	cmp	r3, #11
 8006c18:	d004      	beq.n	8006c24 <RadioSetRxGenericConfig+0x248>
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006c20:	2b0c      	cmp	r3, #12
 8006c22:	d104      	bne.n	8006c2e <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006c24:	4b2d      	ldr	r3, [pc, #180]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006c2c:	e005      	b.n	8006c3a <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006c2e:	4b2b      	ldr	r3, [pc, #172]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006c36:	e000      	b.n	8006c3a <RadioSetRxGenericConfig+0x25e>
                break;
 8006c38:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006c3a:	4b28      	ldr	r3, [pc, #160]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8006c44:	4b25      	ldr	r3, [pc, #148]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c46:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8006c4e:	4b23      	ldr	r3, [pc, #140]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c50:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8006c52:	4a22      	ldr	r2, [pc, #136]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c58:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8006c60:	4b1e      	ldr	r3, [pc, #120]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c62:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8006c6c:	4b1b      	ldr	r3, [pc, #108]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8006c72:	f001 f86a 	bl	8007d4a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8006c76:	2001      	movs	r0, #1
 8006c78:	f000 fa32 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006c7c:	4818      	ldr	r0, [pc, #96]	; (8006ce0 <RadioSetRxGenericConfig+0x304>)
 8006c7e:	f002 f917 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006c82:	4818      	ldr	r0, [pc, #96]	; (8006ce4 <RadioSetRxGenericConfig+0x308>)
 8006c84:	f002 f9e2 	bl	800904c <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8006c88:	4b14      	ldr	r3, [pc, #80]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006c8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d10d      	bne.n	8006cae <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8006c92:	f240 7036 	movw	r0, #1846	; 0x736
 8006c96:	f002 fb41 	bl	800931c <SUBGRF_ReadRegister>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	f023 0304 	bic.w	r3, r3, #4
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	f240 7036 	movw	r0, #1846	; 0x736
 8006ca8:	f002 fb24 	bl	80092f4 <SUBGRF_WriteRegister>
 8006cac:	e00c      	b.n	8006cc8 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8006cae:	f240 7036 	movw	r0, #1846	; 0x736
 8006cb2:	f002 fb33 	bl	800931c <SUBGRF_ReadRegister>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	f043 0304 	orr.w	r3, r3, #4
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	f240 7036 	movw	r0, #1846	; 0x736
 8006cc4:	f002 fb16 	bl	80092f4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8006cc8:	4b04      	ldr	r3, [pc, #16]	; (8006cdc <RadioSetRxGenericConfig+0x300>)
 8006cca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cce:	609a      	str	r2, [r3, #8]
            break;
 8006cd0:	bf00      	nop
    }
    return status;
 8006cd2:	69fb      	ldr	r3, [r7, #28]
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3728      	adds	r7, #40	; 0x28
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}
 8006cdc:	20001bb8 	.word	0x20001bb8
 8006ce0:	20001bf0 	.word	0x20001bf0
 8006ce4:	20001bc6 	.word	0x20001bc6

08006ce8 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b088      	sub	sp, #32
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60b9      	str	r1, [r7, #8]
 8006cf0:	607b      	str	r3, [r7, #4]
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	73fb      	strb	r3, [r7, #15]
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	617b      	str	r3, [r7, #20]
 8006cfe:	2300      	movs	r3, #0
 8006d00:	61bb      	str	r3, [r7, #24]
    switch( modem )
 8006d02:	7bfb      	ldrb	r3, [r7, #15]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	f000 811c 	beq.w	8006f42 <RadioSetTxGenericConfig+0x25a>
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	f300 8138 	bgt.w	8006f80 <RadioSetTxGenericConfig+0x298>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d003      	beq.n	8006d1c <RadioSetTxGenericConfig+0x34>
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	f000 8083 	beq.w	8006e20 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8006d1a:	e131      	b.n	8006f80 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d003      	beq.n	8006d2c <RadioSetTxGenericConfig+0x44>
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	691b      	ldr	r3, [r3, #16]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d102      	bne.n	8006d32 <RadioSetTxGenericConfig+0x4a>
                return -1;
 8006d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d30:	e135      	b.n	8006f9e <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	7d1b      	ldrb	r3, [r3, #20]
 8006d36:	2b08      	cmp	r3, #8
 8006d38:	d902      	bls.n	8006d40 <RadioSetTxGenericConfig+0x58>
                return -1;
 8006d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d3e:	e12e      	b.n	8006f9e <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006d40:	2300      	movs	r3, #0
 8006d42:	61fb      	str	r3, [r7, #28]
 8006d44:	e00d      	b.n	8006d62 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	699a      	ldr	r2, [r3, #24]
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	7819      	ldrb	r1, [r3, #0]
 8006d50:	f107 0214 	add.w	r2, r7, #20
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	4413      	add	r3, r2
 8006d58:	460a      	mov	r2, r1
 8006d5a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	61fb      	str	r3, [r7, #28]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	7d1b      	ldrb	r3, [r3, #20]
 8006d66:	461a      	mov	r2, r3
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	dbeb      	blt.n	8006d46 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006d6e:	4b8e      	ldr	r3, [pc, #568]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006d70:	2200      	movs	r2, #0
 8006d72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	4a8b      	ldr	r2, [pc, #556]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006d7c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	781a      	ldrb	r2, [r3, #0]
 8006d82:	4b89      	ldr	r3, [pc, #548]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006d84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f000 f911 	bl	8006fb4 <RadioGetFskBandwidthRegValue>
 8006d92:	4603      	mov	r3, r0
 8006d94:	461a      	mov	r2, r3
 8006d96:	4b84      	ldr	r3, [pc, #528]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006d98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	4a81      	ldr	r2, [pc, #516]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006da2:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006da4:	4b80      	ldr	r3, [pc, #512]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	00db      	lsls	r3, r3, #3
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	4b7c      	ldr	r3, [pc, #496]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006db6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8006db8:	4b7b      	ldr	r3, [pc, #492]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006dba:	2204      	movs	r2, #4
 8006dbc:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	7d1b      	ldrb	r3, [r3, #20]
 8006dc2:	00db      	lsls	r3, r3, #3
 8006dc4:	b2da      	uxtb	r2, r3
 8006dc6:	4b78      	ldr	r3, [pc, #480]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006dc8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8006dca:	4b77      	ldr	r3, [pc, #476]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006dcc:	2200      	movs	r2, #0
 8006dce:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	7f9a      	ldrb	r2, [r3, #30]
 8006dd4:	4b74      	ldr	r3, [pc, #464]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006dd6:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	7fda      	ldrb	r2, [r3, #31]
 8006ddc:	4b72      	ldr	r3, [pc, #456]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006dde:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8006de6:	4b70      	ldr	r3, [pc, #448]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006de8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8006dea:	f000 ffae 	bl	8007d4a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8006dee:	2000      	movs	r0, #0
 8006df0:	f000 f976 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006df4:	486d      	ldr	r0, [pc, #436]	; (8006fac <RadioSetTxGenericConfig+0x2c4>)
 8006df6:	f002 f85b 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006dfa:	486d      	ldr	r0, [pc, #436]	; (8006fb0 <RadioSetTxGenericConfig+0x2c8>)
 8006dfc:	f002 f926 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8006e00:	f107 0314 	add.w	r3, r7, #20
 8006e04:	4618      	mov	r0, r3
 8006e06:	f001 fc30 	bl	800866a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	8b9b      	ldrh	r3, [r3, #28]
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f001 fc7a 	bl	8008708 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	8c1b      	ldrh	r3, [r3, #32]
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f001 fc55 	bl	80086c8 <SUBGRF_SetCrcPolynomial>
            break;
 8006e1e:	e0b0      	b.n	8006f82 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006e20:	4b61      	ldr	r3, [pc, #388]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8006e2e:	4b5e      	ldr	r3, [pc, #376]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8006e3a:	4b5b      	ldr	r3, [pc, #364]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8006e46:	4b58      	ldr	r3, [pc, #352]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e48:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d010      	beq.n	8006e78 <RadioSetTxGenericConfig+0x190>
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	dc22      	bgt.n	8006ea0 <RadioSetTxGenericConfig+0x1b8>
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d002      	beq.n	8006e64 <RadioSetTxGenericConfig+0x17c>
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d005      	beq.n	8006e6e <RadioSetTxGenericConfig+0x186>
                break;
 8006e62:	e01d      	b.n	8006ea0 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006e64:	4b50      	ldr	r3, [pc, #320]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e6c:	e019      	b.n	8006ea2 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006e6e:	4b4e      	ldr	r3, [pc, #312]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e76:	e014      	b.n	8006ea2 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e7e:	2b0b      	cmp	r3, #11
 8006e80:	d004      	beq.n	8006e8c <RadioSetTxGenericConfig+0x1a4>
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e88:	2b0c      	cmp	r3, #12
 8006e8a:	d104      	bne.n	8006e96 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006e8c:	4b46      	ldr	r3, [pc, #280]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e94:	e005      	b.n	8006ea2 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006e96:	4b44      	ldr	r3, [pc, #272]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e9e:	e000      	b.n	8006ea2 <RadioSetTxGenericConfig+0x1ba>
                break;
 8006ea0:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	bf14      	ite	ne
 8006eac:	2301      	movne	r3, #1
 8006eae:	2300      	moveq	r3, #0
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	4b3c      	ldr	r3, [pc, #240]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006eb6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006eba:	4b3b      	ldr	r3, [pc, #236]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8006ec4:	4b38      	ldr	r3, [pc, #224]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006ec6:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8006ece:	4b36      	ldr	r3, [pc, #216]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006ed0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8006ed8:	4b33      	ldr	r3, [pc, #204]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006eda:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006ee4:	4b30      	ldr	r3, [pc, #192]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006ee6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8006eea:	f000 ff2e 	bl	8007d4a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8006eee:	2001      	movs	r0, #1
 8006ef0:	f000 f8f6 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006ef4:	482d      	ldr	r0, [pc, #180]	; (8006fac <RadioSetTxGenericConfig+0x2c4>)
 8006ef6:	f001 ffdb 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006efa:	482d      	ldr	r0, [pc, #180]	; (8006fb0 <RadioSetTxGenericConfig+0x2c8>)
 8006efc:	f002 f8a6 	bl	800904c <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8006f00:	4b29      	ldr	r3, [pc, #164]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006f02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f06:	2b06      	cmp	r3, #6
 8006f08:	d10d      	bne.n	8006f26 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8006f0a:	f640 0089 	movw	r0, #2185	; 0x889
 8006f0e:	f002 fa05 	bl	800931c <SUBGRF_ReadRegister>
 8006f12:	4603      	mov	r3, r0
 8006f14:	f023 0304 	bic.w	r3, r3, #4
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	f640 0089 	movw	r0, #2185	; 0x889
 8006f20:	f002 f9e8 	bl	80092f4 <SUBGRF_WriteRegister>
            break;
 8006f24:	e02d      	b.n	8006f82 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8006f26:	f640 0089 	movw	r0, #2185	; 0x889
 8006f2a:	f002 f9f7 	bl	800931c <SUBGRF_ReadRegister>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	f043 0304 	orr.w	r3, r3, #4
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	4619      	mov	r1, r3
 8006f38:	f640 0089 	movw	r0, #2185	; 0x889
 8006f3c:	f002 f9da 	bl	80092f4 <SUBGRF_WriteRegister>
            break;
 8006f40:	e01f      	b.n	8006f82 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d004      	beq.n	8006f54 <RadioSetTxGenericConfig+0x26c>
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f52:	d902      	bls.n	8006f5a <RadioSetTxGenericConfig+0x272>
                return -1;
 8006f54:	f04f 33ff 	mov.w	r3, #4294967295
 8006f58:	e021      	b.n	8006f9e <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8006f5a:	2002      	movs	r0, #2
 8006f5c:	f000 f8c0 	bl	80070e0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8006f60:	4b11      	ldr	r3, [pc, #68]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f6c:	4a0e      	ldr	r2, [pc, #56]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006f6e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8006f70:	4b0d      	ldr	r3, [pc, #52]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006f72:	2216      	movs	r2, #22
 8006f74:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006f78:	480c      	ldr	r0, [pc, #48]	; (8006fac <RadioSetTxGenericConfig+0x2c4>)
 8006f7a:	f001 ff99 	bl	8008eb0 <SUBGRF_SetModulationParams>
            break;
 8006f7e:	e000      	b.n	8006f82 <RadioSetTxGenericConfig+0x29a>
            break;
 8006f80:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8006f82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f86:	4618      	mov	r0, r3
 8006f88:	f002 fa58 	bl	800943c <SUBGRF_SetRfTxPower>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	461a      	mov	r2, r3
 8006f90:	4b05      	ldr	r3, [pc, #20]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006f92:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8006f96:	4a04      	ldr	r2, [pc, #16]	; (8006fa8 <RadioSetTxGenericConfig+0x2c0>)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6053      	str	r3, [r2, #4]
    return 0;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3720      	adds	r7, #32
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20001bb8 	.word	0x20001bb8
 8006fac:	20001bf0 	.word	0x20001bf0
 8006fb0:	20001bc6 	.word	0x20001bc6

08006fb4 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d101      	bne.n	8006fc6 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8006fc2:	231f      	movs	r3, #31
 8006fc4:	e016      	b.n	8006ff4 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	73fb      	strb	r3, [r7, #15]
 8006fca:	e00f      	b.n	8006fec <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
 8006fce:	4a0c      	ldr	r2, [pc, #48]	; (8007000 <RadioGetFskBandwidthRegValue+0x4c>)
 8006fd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d205      	bcs.n	8006fe6 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8006fda:	7bfb      	ldrb	r3, [r7, #15]
 8006fdc:	4a08      	ldr	r2, [pc, #32]	; (8007000 <RadioGetFskBandwidthRegValue+0x4c>)
 8006fde:	00db      	lsls	r3, r3, #3
 8006fe0:	4413      	add	r3, r2
 8006fe2:	791b      	ldrb	r3, [r3, #4]
 8006fe4:	e006      	b.n	8006ff4 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	73fb      	strb	r3, [r7, #15]
 8006fec:	7bfb      	ldrb	r3, [r7, #15]
 8006fee:	2b15      	cmp	r3, #21
 8006ff0:	d9ec      	bls.n	8006fcc <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8006ff2:	e7fe      	b.n	8006ff2 <RadioGetFskBandwidthRegValue+0x3e>
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3714      	adds	r7, #20
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bc80      	pop	{r7}
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	08009ed8 	.word	0x08009ed8

08007004 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af02      	add	r7, sp, #8
 800700a:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 800700c:	4a21      	ldr	r2, [pc, #132]	; (8007094 <RadioInit+0x90>)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8007012:	4b21      	ldr	r3, [pc, #132]	; (8007098 <RadioInit+0x94>)
 8007014:	2200      	movs	r2, #0
 8007016:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8007018:	4b1f      	ldr	r3, [pc, #124]	; (8007098 <RadioInit+0x94>)
 800701a:	2200      	movs	r2, #0
 800701c:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 800701e:	4b1e      	ldr	r3, [pc, #120]	; (8007098 <RadioInit+0x94>)
 8007020:	2200      	movs	r2, #0
 8007022:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8007024:	481d      	ldr	r0, [pc, #116]	; (800709c <RadioInit+0x98>)
 8007026:	f001 fa8b 	bl	8008540 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 800702a:	2000      	movs	r0, #0
 800702c:	f000 ffce 	bl	8007fcc <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8007030:	f001 fd3c 	bl	8008aac <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8007034:	2100      	movs	r1, #0
 8007036:	2000      	movs	r0, #0
 8007038:	f002 f8a8 	bl	800918c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 800703c:	2204      	movs	r2, #4
 800703e:	2100      	movs	r1, #0
 8007040:	2001      	movs	r0, #1
 8007042:	f001 fecd 	bl	8008de0 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8007046:	2300      	movs	r3, #0
 8007048:	2200      	movs	r2, #0
 800704a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800704e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007052:	f001 fdf9 	bl	8008c48 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8007056:	f000 fe65 	bl	8007d24 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800705a:	2300      	movs	r3, #0
 800705c:	9300      	str	r3, [sp, #0]
 800705e:	4b10      	ldr	r3, [pc, #64]	; (80070a0 <RadioInit+0x9c>)
 8007060:	2200      	movs	r2, #0
 8007062:	f04f 31ff 	mov.w	r1, #4294967295
 8007066:	480f      	ldr	r0, [pc, #60]	; (80070a4 <RadioInit+0xa0>)
 8007068:	f002 fbee 	bl	8009848 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800706c:	2300      	movs	r3, #0
 800706e:	9300      	str	r3, [sp, #0]
 8007070:	4b0d      	ldr	r3, [pc, #52]	; (80070a8 <RadioInit+0xa4>)
 8007072:	2200      	movs	r2, #0
 8007074:	f04f 31ff 	mov.w	r1, #4294967295
 8007078:	480c      	ldr	r0, [pc, #48]	; (80070ac <RadioInit+0xa8>)
 800707a:	f002 fbe5 	bl	8009848 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800707e:	4809      	ldr	r0, [pc, #36]	; (80070a4 <RadioInit+0xa0>)
 8007080:	f002 fc86 	bl	8009990 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8007084:	4809      	ldr	r0, [pc, #36]	; (80070ac <RadioInit+0xa8>)
 8007086:	f002 fc83 	bl	8009990 <UTIL_TIMER_Stop>
}
 800708a:	bf00      	nop
 800708c:	3708      	adds	r7, #8
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	20001a50 	.word	0x20001a50
 8007098:	20001bb8 	.word	0x20001bb8
 800709c:	08008099 	.word	0x08008099
 80070a0:	08008039 	.word	0x08008039
 80070a4:	20001c10 	.word	0x20001c10
 80070a8:	08008069 	.word	0x08008069
 80070ac:	20001c28 	.word	0x20001c28

080070b0 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 80070b4:	f001 fa8a 	bl	80085cc <SUBGRF_GetOperatingMode>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b07      	cmp	r3, #7
 80070bc:	d00a      	beq.n	80070d4 <RadioGetStatus+0x24>
 80070be:	2b07      	cmp	r3, #7
 80070c0:	dc0a      	bgt.n	80070d8 <RadioGetStatus+0x28>
 80070c2:	2b04      	cmp	r3, #4
 80070c4:	d002      	beq.n	80070cc <RadioGetStatus+0x1c>
 80070c6:	2b05      	cmp	r3, #5
 80070c8:	d002      	beq.n	80070d0 <RadioGetStatus+0x20>
 80070ca:	e005      	b.n	80070d8 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80070cc:	2302      	movs	r3, #2
 80070ce:	e004      	b.n	80070da <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e002      	b.n	80070da <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80070d4:	2303      	movs	r3, #3
 80070d6:	e000      	b.n	80070da <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80070d8:	2300      	movs	r3, #0
    }
}
 80070da:	4618      	mov	r0, r3
 80070dc:	bd80      	pop	{r7, pc}
	...

080070e0 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	4603      	mov	r3, r0
 80070e8:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80070ea:	4a19      	ldr	r2, [pc, #100]	; (8007150 <RadioSetModem+0x70>)
 80070ec:	79fb      	ldrb	r3, [r7, #7]
 80070ee:	7013      	strb	r3, [r2, #0]
    switch( modem )
 80070f0:	79fb      	ldrb	r3, [r7, #7]
 80070f2:	2b04      	cmp	r3, #4
 80070f4:	d023      	beq.n	800713e <RadioSetModem+0x5e>
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	dc03      	bgt.n	8007102 <RadioSetModem+0x22>
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d008      	beq.n	8007110 <RadioSetModem+0x30>
 80070fe:	2b03      	cmp	r3, #3
 8007100:	d019      	beq.n	8007136 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8007102:	2000      	movs	r0, #0
 8007104:	f001 fe44 	bl	8008d90 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8007108:	4b11      	ldr	r3, [pc, #68]	; (8007150 <RadioSetModem+0x70>)
 800710a:	2200      	movs	r2, #0
 800710c:	735a      	strb	r2, [r3, #13]
            break;
 800710e:	e01b      	b.n	8007148 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8007110:	2001      	movs	r0, #1
 8007112:	f001 fe3d 	bl	8008d90 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8007116:	4b0e      	ldr	r3, [pc, #56]	; (8007150 <RadioSetModem+0x70>)
 8007118:	7b5a      	ldrb	r2, [r3, #13]
 800711a:	4b0d      	ldr	r3, [pc, #52]	; (8007150 <RadioSetModem+0x70>)
 800711c:	7b1b      	ldrb	r3, [r3, #12]
 800711e:	429a      	cmp	r2, r3
 8007120:	d011      	beq.n	8007146 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8007122:	4b0b      	ldr	r3, [pc, #44]	; (8007150 <RadioSetModem+0x70>)
 8007124:	7b1a      	ldrb	r2, [r3, #12]
 8007126:	4b0a      	ldr	r3, [pc, #40]	; (8007150 <RadioSetModem+0x70>)
 8007128:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800712a:	4b09      	ldr	r3, [pc, #36]	; (8007150 <RadioSetModem+0x70>)
 800712c:	7b5b      	ldrb	r3, [r3, #13]
 800712e:	4618      	mov	r0, r3
 8007130:	f000 ff4c 	bl	8007fcc <RadioSetPublicNetwork>
            }
            break;
 8007134:	e007      	b.n	8007146 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8007136:	2002      	movs	r0, #2
 8007138:	f001 fe2a 	bl	8008d90 <SUBGRF_SetPacketType>
            break;
 800713c:	e004      	b.n	8007148 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800713e:	2000      	movs	r0, #0
 8007140:	f001 fe26 	bl	8008d90 <SUBGRF_SetPacketType>
            break;
 8007144:	e000      	b.n	8007148 <RadioSetModem+0x68>
            break;
 8007146:	bf00      	nop
    }
}
 8007148:	bf00      	nop
 800714a:	3708      	adds	r7, #8
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	20001bb8 	.word	0x20001bb8

08007154 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f001 fdd3 	bl	8008d08 <SUBGRF_SetRfFrequency>
}
 8007162:	bf00      	nop
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b090      	sub	sp, #64	; 0x40
 800716e:	af0a      	add	r7, sp, #40	; 0x28
 8007170:	60f8      	str	r0, [r7, #12]
 8007172:	60b9      	str	r1, [r7, #8]
 8007174:	603b      	str	r3, [r7, #0]
 8007176:	4613      	mov	r3, r2
 8007178:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800717a:	2301      	movs	r3, #1
 800717c:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 800717e:	2300      	movs	r3, #0
 8007180:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8007182:	2300      	movs	r3, #0
 8007184:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8007186:	f000 fde0 	bl	8007d4a <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 800718a:	2000      	movs	r0, #0
 800718c:	f7ff ffa8 	bl	80070e0 <RadioSetModem>

    RadioSetChannel( freq );
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f7ff ffdf 	bl	8007154 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8007196:	2301      	movs	r3, #1
 8007198:	9309      	str	r3, [sp, #36]	; 0x24
 800719a:	2300      	movs	r3, #0
 800719c:	9308      	str	r3, [sp, #32]
 800719e:	2300      	movs	r3, #0
 80071a0:	9307      	str	r3, [sp, #28]
 80071a2:	2300      	movs	r3, #0
 80071a4:	9306      	str	r3, [sp, #24]
 80071a6:	2300      	movs	r3, #0
 80071a8:	9305      	str	r3, [sp, #20]
 80071aa:	2300      	movs	r3, #0
 80071ac:	9304      	str	r3, [sp, #16]
 80071ae:	2300      	movs	r3, #0
 80071b0:	9303      	str	r3, [sp, #12]
 80071b2:	2300      	movs	r3, #0
 80071b4:	9302      	str	r3, [sp, #8]
 80071b6:	2303      	movs	r3, #3
 80071b8:	9301      	str	r3, [sp, #4]
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	2300      	movs	r3, #0
 80071c0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80071c4:	68b9      	ldr	r1, [r7, #8]
 80071c6:	2000      	movs	r0, #0
 80071c8:	f000 f840 	bl	800724c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80071cc:	2000      	movs	r0, #0
 80071ce:	f000 fdc3 	bl	8007d58 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80071d2:	f000 ff29 	bl	8008028 <RadioGetWakeupTime>
 80071d6:	4603      	mov	r3, r0
 80071d8:	4618      	mov	r0, r3
 80071da:	f7f9 fcf9 	bl	8000bd0 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80071de:	f002 fc71 	bl	8009ac4 <UTIL_TIMER_GetCurrentTime>
 80071e2:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80071e4:	e00d      	b.n	8007202 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80071e6:	2000      	movs	r0, #0
 80071e8:	f000 fe6e 	bl	8007ec8 <RadioRssi>
 80071ec:	4603      	mov	r3, r0
 80071ee:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80071f0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80071f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071f8:	429a      	cmp	r2, r3
 80071fa:	dd02      	ble.n	8007202 <RadioIsChannelFree+0x98>
        {
            status = false;
 80071fc:	2300      	movs	r3, #0
 80071fe:	75fb      	strb	r3, [r7, #23]
            break;
 8007200:	e006      	b.n	8007210 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8007202:	6938      	ldr	r0, [r7, #16]
 8007204:	f002 fc70 	bl	8009ae8 <UTIL_TIMER_GetElapsedTime>
 8007208:	4602      	mov	r2, r0
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	4293      	cmp	r3, r2
 800720e:	d8ea      	bhi.n	80071e6 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8007210:	f000 fd9b 	bl	8007d4a <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8007214:	7dfb      	ldrb	r3, [r7, #23]
}
 8007216:	4618      	mov	r0, r3
 8007218:	3718      	adds	r7, #24
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <RadioRandom>:

static uint32_t RadioRandom( void )
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b082      	sub	sp, #8
 8007222:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8007224:	2300      	movs	r3, #0
 8007226:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8007228:	2001      	movs	r0, #1
 800722a:	f7ff ff59 	bl	80070e0 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800722e:	2300      	movs	r3, #0
 8007230:	2200      	movs	r2, #0
 8007232:	2100      	movs	r1, #0
 8007234:	2000      	movs	r0, #0
 8007236:	f001 fd07 	bl	8008c48 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800723a:	f001 fa98 	bl	800876e <SUBGRF_GetRandom>
 800723e:	6078      	str	r0, [r7, #4]

    return rnd;
 8007240:	687b      	ldr	r3, [r7, #4]
}
 8007242:	4618      	mov	r0, r3
 8007244:	3708      	adds	r7, #8
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
	...

0800724c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b08a      	sub	sp, #40	; 0x28
 8007250:	af00      	add	r7, sp, #0
 8007252:	60b9      	str	r1, [r7, #8]
 8007254:	607a      	str	r2, [r7, #4]
 8007256:	461a      	mov	r2, r3
 8007258:	4603      	mov	r3, r0
 800725a:	73fb      	strb	r3, [r7, #15]
 800725c:	4613      	mov	r3, r2
 800725e:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8007260:	4abc      	ldr	r2, [pc, #752]	; (8007554 <RadioSetRxConfig+0x308>)
 8007262:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8007266:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8007268:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800726c:	2b00      	cmp	r3, #0
 800726e:	d001      	beq.n	8007274 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8007270:	2300      	movs	r3, #0
 8007272:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8007274:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8007278:	2b00      	cmp	r3, #0
 800727a:	d004      	beq.n	8007286 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 800727c:	4ab6      	ldr	r2, [pc, #728]	; (8007558 <RadioSetRxConfig+0x30c>)
 800727e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8007282:	7013      	strb	r3, [r2, #0]
 8007284:	e002      	b.n	800728c <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8007286:	4bb4      	ldr	r3, [pc, #720]	; (8007558 <RadioSetRxConfig+0x30c>)
 8007288:	22ff      	movs	r2, #255	; 0xff
 800728a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800728c:	7bfb      	ldrb	r3, [r7, #15]
 800728e:	2b04      	cmp	r3, #4
 8007290:	d009      	beq.n	80072a6 <RadioSetRxConfig+0x5a>
 8007292:	2b04      	cmp	r3, #4
 8007294:	f300 81da 	bgt.w	800764c <RadioSetRxConfig+0x400>
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 80bf 	beq.w	800741c <RadioSetRxConfig+0x1d0>
 800729e:	2b01      	cmp	r3, #1
 80072a0:	f000 812c 	beq.w	80074fc <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 80072a4:	e1d2      	b.n	800764c <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80072a6:	2001      	movs	r0, #1
 80072a8:	f001 fbbc 	bl	8008a24 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80072ac:	4ba9      	ldr	r3, [pc, #676]	; (8007554 <RadioSetRxConfig+0x308>)
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80072b4:	4aa7      	ldr	r2, [pc, #668]	; (8007554 <RadioSetRxConfig+0x308>)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80072ba:	4ba6      	ldr	r3, [pc, #664]	; (8007554 <RadioSetRxConfig+0x308>)
 80072bc:	2209      	movs	r2, #9
 80072be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80072c2:	4ba4      	ldr	r3, [pc, #656]	; (8007554 <RadioSetRxConfig+0x308>)
 80072c4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80072c8:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80072ca:	68b8      	ldr	r0, [r7, #8]
 80072cc:	f7ff fe72 	bl	8006fb4 <RadioGetFskBandwidthRegValue>
 80072d0:	4603      	mov	r3, r0
 80072d2:	461a      	mov	r2, r3
 80072d4:	4b9f      	ldr	r3, [pc, #636]	; (8007554 <RadioSetRxConfig+0x308>)
 80072d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80072da:	4b9e      	ldr	r3, [pc, #632]	; (8007554 <RadioSetRxConfig+0x308>)
 80072dc:	2200      	movs	r2, #0
 80072de:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80072e0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80072e2:	00db      	lsls	r3, r3, #3
 80072e4:	b29a      	uxth	r2, r3
 80072e6:	4b9b      	ldr	r3, [pc, #620]	; (8007554 <RadioSetRxConfig+0x308>)
 80072e8:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80072ea:	4b9a      	ldr	r3, [pc, #616]	; (8007554 <RadioSetRxConfig+0x308>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80072f0:	4b98      	ldr	r3, [pc, #608]	; (8007554 <RadioSetRxConfig+0x308>)
 80072f2:	2210      	movs	r2, #16
 80072f4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80072f6:	4b97      	ldr	r3, [pc, #604]	; (8007554 <RadioSetRxConfig+0x308>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80072fc:	4b95      	ldr	r3, [pc, #596]	; (8007554 <RadioSetRxConfig+0x308>)
 80072fe:	2200      	movs	r2, #0
 8007300:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8007302:	4b95      	ldr	r3, [pc, #596]	; (8007558 <RadioSetRxConfig+0x30c>)
 8007304:	781a      	ldrb	r2, [r3, #0]
 8007306:	4b93      	ldr	r3, [pc, #588]	; (8007554 <RadioSetRxConfig+0x308>)
 8007308:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800730a:	4b92      	ldr	r3, [pc, #584]	; (8007554 <RadioSetRxConfig+0x308>)
 800730c:	2201      	movs	r2, #1
 800730e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8007310:	4b90      	ldr	r3, [pc, #576]	; (8007554 <RadioSetRxConfig+0x308>)
 8007312:	2200      	movs	r2, #0
 8007314:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8007316:	2004      	movs	r0, #4
 8007318:	f7ff fee2 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800731c:	488f      	ldr	r0, [pc, #572]	; (800755c <RadioSetRxConfig+0x310>)
 800731e:	f001 fdc7 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007322:	488f      	ldr	r0, [pc, #572]	; (8007560 <RadioSetRxConfig+0x314>)
 8007324:	f001 fe92 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007328:	4a8e      	ldr	r2, [pc, #568]	; (8007564 <RadioSetRxConfig+0x318>)
 800732a:	f107 031c 	add.w	r3, r7, #28
 800732e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007332:	e883 0003 	stmia.w	r3, {r0, r1}
 8007336:	f107 031c 	add.w	r3, r7, #28
 800733a:	4618      	mov	r0, r3
 800733c:	f001 f995 	bl	800866a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007340:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007344:	f001 f9e0 	bl	8008708 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8007348:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800734c:	f000 fddb 	bl	8007f06 <RadioRead>
 8007350:	4603      	mov	r3, r0
 8007352:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8007356:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800735a:	f023 0310 	bic.w	r3, r3, #16
 800735e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8007362:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007366:	4619      	mov	r1, r3
 8007368:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800736c:	f000 fdb9 	bl	8007ee2 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8007370:	2104      	movs	r1, #4
 8007372:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8007376:	f000 fdb4 	bl	8007ee2 <RadioWrite>
            modReg= RadioRead(0x89b);
 800737a:	f640 009b 	movw	r0, #2203	; 0x89b
 800737e:	f000 fdc2 	bl	8007f06 <RadioRead>
 8007382:	4603      	mov	r3, r0
 8007384:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8007388:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800738c:	f023 031c 	bic.w	r3, r3, #28
 8007390:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8007394:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007398:	f043 0308 	orr.w	r3, r3, #8
 800739c:	b2db      	uxtb	r3, r3
 800739e:	4619      	mov	r1, r3
 80073a0:	f640 009b 	movw	r0, #2203	; 0x89b
 80073a4:	f000 fd9d 	bl	8007ee2 <RadioWrite>
            modReg= RadioRead(0x6d1);
 80073a8:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80073ac:	f000 fdab 	bl	8007f06 <RadioRead>
 80073b0:	4603      	mov	r3, r0
 80073b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80073b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073ba:	f023 0318 	bic.w	r3, r3, #24
 80073be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 80073c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073c6:	f043 0318 	orr.w	r3, r3, #24
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	4619      	mov	r1, r3
 80073ce:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80073d2:	f000 fd86 	bl	8007ee2 <RadioWrite>
            modReg= RadioRead(0x6ac);
 80073d6:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80073da:	f000 fd94 	bl	8007f06 <RadioRead>
 80073de:	4603      	mov	r3, r0
 80073e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80073e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80073f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073f4:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	4619      	mov	r1, r3
 80073fc:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8007400:	f000 fd6f 	bl	8007ee2 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8007404:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007406:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800740a:	fb02 f303 	mul.w	r3, r2, r3
 800740e:	461a      	mov	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	fbb2 f3f3 	udiv	r3, r2, r3
 8007416:	4a4f      	ldr	r2, [pc, #316]	; (8007554 <RadioSetRxConfig+0x308>)
 8007418:	6093      	str	r3, [r2, #8]
            break;
 800741a:	e118      	b.n	800764e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800741c:	2000      	movs	r0, #0
 800741e:	f001 fb01 	bl	8008a24 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8007422:	4b4c      	ldr	r3, [pc, #304]	; (8007554 <RadioSetRxConfig+0x308>)
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800742a:	4a4a      	ldr	r2, [pc, #296]	; (8007554 <RadioSetRxConfig+0x308>)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8007430:	4b48      	ldr	r3, [pc, #288]	; (8007554 <RadioSetRxConfig+0x308>)
 8007432:	220b      	movs	r2, #11
 8007434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8007438:	68b8      	ldr	r0, [r7, #8]
 800743a:	f7ff fdbb 	bl	8006fb4 <RadioGetFskBandwidthRegValue>
 800743e:	4603      	mov	r3, r0
 8007440:	461a      	mov	r2, r3
 8007442:	4b44      	ldr	r3, [pc, #272]	; (8007554 <RadioSetRxConfig+0x308>)
 8007444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007448:	4b42      	ldr	r3, [pc, #264]	; (8007554 <RadioSetRxConfig+0x308>)
 800744a:	2200      	movs	r2, #0
 800744c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800744e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007450:	00db      	lsls	r3, r3, #3
 8007452:	b29a      	uxth	r2, r3
 8007454:	4b3f      	ldr	r3, [pc, #252]	; (8007554 <RadioSetRxConfig+0x308>)
 8007456:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8007458:	4b3e      	ldr	r3, [pc, #248]	; (8007554 <RadioSetRxConfig+0x308>)
 800745a:	2204      	movs	r2, #4
 800745c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800745e:	4b3d      	ldr	r3, [pc, #244]	; (8007554 <RadioSetRxConfig+0x308>)
 8007460:	2218      	movs	r2, #24
 8007462:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8007464:	4b3b      	ldr	r3, [pc, #236]	; (8007554 <RadioSetRxConfig+0x308>)
 8007466:	2200      	movs	r2, #0
 8007468:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800746a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800746e:	f083 0301 	eor.w	r3, r3, #1
 8007472:	b2db      	uxtb	r3, r3
 8007474:	461a      	mov	r2, r3
 8007476:	4b37      	ldr	r3, [pc, #220]	; (8007554 <RadioSetRxConfig+0x308>)
 8007478:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800747a:	4b37      	ldr	r3, [pc, #220]	; (8007558 <RadioSetRxConfig+0x30c>)
 800747c:	781a      	ldrb	r2, [r3, #0]
 800747e:	4b35      	ldr	r3, [pc, #212]	; (8007554 <RadioSetRxConfig+0x308>)
 8007480:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8007482:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8007486:	2b00      	cmp	r3, #0
 8007488:	d003      	beq.n	8007492 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800748a:	4b32      	ldr	r3, [pc, #200]	; (8007554 <RadioSetRxConfig+0x308>)
 800748c:	22f2      	movs	r2, #242	; 0xf2
 800748e:	75da      	strb	r2, [r3, #23]
 8007490:	e002      	b.n	8007498 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007492:	4b30      	ldr	r3, [pc, #192]	; (8007554 <RadioSetRxConfig+0x308>)
 8007494:	2201      	movs	r2, #1
 8007496:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007498:	4b2e      	ldr	r3, [pc, #184]	; (8007554 <RadioSetRxConfig+0x308>)
 800749a:	2201      	movs	r2, #1
 800749c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800749e:	f000 fc54 	bl	8007d4a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80074a2:	4b2c      	ldr	r3, [pc, #176]	; (8007554 <RadioSetRxConfig+0x308>)
 80074a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	bf14      	ite	ne
 80074ac:	2301      	movne	r3, #1
 80074ae:	2300      	moveq	r3, #0
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7ff fe14 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80074b8:	4828      	ldr	r0, [pc, #160]	; (800755c <RadioSetRxConfig+0x310>)
 80074ba:	f001 fcf9 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80074be:	4828      	ldr	r0, [pc, #160]	; (8007560 <RadioSetRxConfig+0x314>)
 80074c0:	f001 fdc4 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80074c4:	4a28      	ldr	r2, [pc, #160]	; (8007568 <RadioSetRxConfig+0x31c>)
 80074c6:	f107 0314 	add.w	r3, r7, #20
 80074ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80074ce:	e883 0003 	stmia.w	r3, {r0, r1}
 80074d2:	f107 0314 	add.w	r3, r7, #20
 80074d6:	4618      	mov	r0, r3
 80074d8:	f001 f8c7 	bl	800866a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80074dc:	f240 10ff 	movw	r0, #511	; 0x1ff
 80074e0:	f001 f912 	bl	8008708 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80074e4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80074e6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80074ea:	fb02 f303 	mul.w	r3, r2, r3
 80074ee:	461a      	mov	r2, r3
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f6:	4a17      	ldr	r2, [pc, #92]	; (8007554 <RadioSetRxConfig+0x308>)
 80074f8:	6093      	str	r3, [r2, #8]
            break;
 80074fa:	e0a8      	b.n	800764e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80074fc:	2000      	movs	r0, #0
 80074fe:	f001 fa91 	bl	8008a24 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8007502:	4b14      	ldr	r3, [pc, #80]	; (8007554 <RadioSetRxConfig+0x308>)
 8007504:	2201      	movs	r2, #1
 8007506:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	b2da      	uxtb	r2, r3
 800750e:	4b11      	ldr	r3, [pc, #68]	; (8007554 <RadioSetRxConfig+0x308>)
 8007510:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8007514:	4a15      	ldr	r2, [pc, #84]	; (800756c <RadioSetRxConfig+0x320>)
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	4413      	add	r3, r2
 800751a:	781a      	ldrb	r2, [r3, #0]
 800751c:	4b0d      	ldr	r3, [pc, #52]	; (8007554 <RadioSetRxConfig+0x308>)
 800751e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8007522:	4a0c      	ldr	r2, [pc, #48]	; (8007554 <RadioSetRxConfig+0x308>)
 8007524:	7bbb      	ldrb	r3, [r7, #14]
 8007526:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d105      	bne.n	800753c <RadioSetRxConfig+0x2f0>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b0b      	cmp	r3, #11
 8007534:	d008      	beq.n	8007548 <RadioSetRxConfig+0x2fc>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2b0c      	cmp	r3, #12
 800753a:	d005      	beq.n	8007548 <RadioSetRxConfig+0x2fc>
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d116      	bne.n	8007570 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b0c      	cmp	r3, #12
 8007546:	d113      	bne.n	8007570 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8007548:	4b02      	ldr	r3, [pc, #8]	; (8007554 <RadioSetRxConfig+0x308>)
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8007550:	e012      	b.n	8007578 <RadioSetRxConfig+0x32c>
 8007552:	bf00      	nop
 8007554:	20001bb8 	.word	0x20001bb8
 8007558:	20000010 	.word	0x20000010
 800755c:	20001bf0 	.word	0x20001bf0
 8007560:	20001bc6 	.word	0x20001bc6
 8007564:	08009d30 	.word	0x08009d30
 8007568:	08009d38 	.word	0x08009d38
 800756c:	08009f88 	.word	0x08009f88
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8007570:	4b39      	ldr	r3, [pc, #228]	; (8007658 <RadioSetRxConfig+0x40c>)
 8007572:	2200      	movs	r2, #0
 8007574:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8007578:	4b37      	ldr	r3, [pc, #220]	; (8007658 <RadioSetRxConfig+0x40c>)
 800757a:	2201      	movs	r2, #1
 800757c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800757e:	4b36      	ldr	r3, [pc, #216]	; (8007658 <RadioSetRxConfig+0x40c>)
 8007580:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007584:	2b05      	cmp	r3, #5
 8007586:	d004      	beq.n	8007592 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8007588:	4b33      	ldr	r3, [pc, #204]	; (8007658 <RadioSetRxConfig+0x40c>)
 800758a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800758e:	2b06      	cmp	r3, #6
 8007590:	d10a      	bne.n	80075a8 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8007592:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007594:	2b0b      	cmp	r3, #11
 8007596:	d803      	bhi.n	80075a0 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8007598:	4b2f      	ldr	r3, [pc, #188]	; (8007658 <RadioSetRxConfig+0x40c>)
 800759a:	220c      	movs	r2, #12
 800759c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800759e:	e006      	b.n	80075ae <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80075a0:	4a2d      	ldr	r2, [pc, #180]	; (8007658 <RadioSetRxConfig+0x40c>)
 80075a2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80075a4:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80075a6:	e002      	b.n	80075ae <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80075a8:	4a2b      	ldr	r2, [pc, #172]	; (8007658 <RadioSetRxConfig+0x40c>)
 80075aa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80075ac:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80075ae:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80075b2:	4b29      	ldr	r3, [pc, #164]	; (8007658 <RadioSetRxConfig+0x40c>)
 80075b4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80075b6:	4b29      	ldr	r3, [pc, #164]	; (800765c <RadioSetRxConfig+0x410>)
 80075b8:	781a      	ldrb	r2, [r3, #0]
 80075ba:	4b27      	ldr	r3, [pc, #156]	; (8007658 <RadioSetRxConfig+0x40c>)
 80075bc:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80075be:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80075c2:	4b25      	ldr	r3, [pc, #148]	; (8007658 <RadioSetRxConfig+0x40c>)
 80075c4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80075c8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80075cc:	4b22      	ldr	r3, [pc, #136]	; (8007658 <RadioSetRxConfig+0x40c>)
 80075ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80075d2:	f000 fbba 	bl	8007d4a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80075d6:	4b20      	ldr	r3, [pc, #128]	; (8007658 <RadioSetRxConfig+0x40c>)
 80075d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80075dc:	2b00      	cmp	r3, #0
 80075de:	bf14      	ite	ne
 80075e0:	2301      	movne	r3, #1
 80075e2:	2300      	moveq	r3, #0
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7ff fd7a 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80075ec:	481c      	ldr	r0, [pc, #112]	; (8007660 <RadioSetRxConfig+0x414>)
 80075ee:	f001 fc5f 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80075f2:	481c      	ldr	r0, [pc, #112]	; (8007664 <RadioSetRxConfig+0x418>)
 80075f4:	f001 fd2a 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80075f8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	4618      	mov	r0, r3
 80075fe:	f001 fa23 	bl	8008a48 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8007602:	4b15      	ldr	r3, [pc, #84]	; (8007658 <RadioSetRxConfig+0x40c>)
 8007604:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007608:	2b01      	cmp	r3, #1
 800760a:	d10d      	bne.n	8007628 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800760c:	f240 7036 	movw	r0, #1846	; 0x736
 8007610:	f001 fe84 	bl	800931c <SUBGRF_ReadRegister>
 8007614:	4603      	mov	r3, r0
 8007616:	f023 0304 	bic.w	r3, r3, #4
 800761a:	b2db      	uxtb	r3, r3
 800761c:	4619      	mov	r1, r3
 800761e:	f240 7036 	movw	r0, #1846	; 0x736
 8007622:	f001 fe67 	bl	80092f4 <SUBGRF_WriteRegister>
 8007626:	e00c      	b.n	8007642 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8007628:	f240 7036 	movw	r0, #1846	; 0x736
 800762c:	f001 fe76 	bl	800931c <SUBGRF_ReadRegister>
 8007630:	4603      	mov	r3, r0
 8007632:	f043 0304 	orr.w	r3, r3, #4
 8007636:	b2db      	uxtb	r3, r3
 8007638:	4619      	mov	r1, r3
 800763a:	f240 7036 	movw	r0, #1846	; 0x736
 800763e:	f001 fe59 	bl	80092f4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8007642:	4b05      	ldr	r3, [pc, #20]	; (8007658 <RadioSetRxConfig+0x40c>)
 8007644:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007648:	609a      	str	r2, [r3, #8]
            break;
 800764a:	e000      	b.n	800764e <RadioSetRxConfig+0x402>
            break;
 800764c:	bf00      	nop
    }
}
 800764e:	bf00      	nop
 8007650:	3728      	adds	r7, #40	; 0x28
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20001bb8 	.word	0x20001bb8
 800765c:	20000010 	.word	0x20000010
 8007660:	20001bf0 	.word	0x20001bf0
 8007664:	20001bc6 	.word	0x20001bc6

08007668 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b086      	sub	sp, #24
 800766c:	af00      	add	r7, sp, #0
 800766e:	60ba      	str	r2, [r7, #8]
 8007670:	607b      	str	r3, [r7, #4]
 8007672:	4603      	mov	r3, r0
 8007674:	73fb      	strb	r3, [r7, #15]
 8007676:	460b      	mov	r3, r1
 8007678:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800767a:	7bfb      	ldrb	r3, [r7, #15]
 800767c:	2b03      	cmp	r3, #3
 800767e:	d007      	beq.n	8007690 <RadioSetTxConfig+0x28>
 8007680:	2b03      	cmp	r3, #3
 8007682:	f300 80e5 	bgt.w	8007850 <RadioSetTxConfig+0x1e8>
 8007686:	2b00      	cmp	r3, #0
 8007688:	d014      	beq.n	80076b4 <RadioSetTxConfig+0x4c>
 800768a:	2b01      	cmp	r3, #1
 800768c:	d073      	beq.n	8007776 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 800768e:	e0df      	b.n	8007850 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8007690:	2003      	movs	r0, #3
 8007692:	f7ff fd25 	bl	80070e0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8007696:	4b89      	ldr	r3, [pc, #548]	; (80078bc <RadioSetTxConfig+0x254>)
 8007698:	2202      	movs	r2, #2
 800769a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800769e:	4a87      	ldr	r2, [pc, #540]	; (80078bc <RadioSetTxConfig+0x254>)
 80076a0:	6a3b      	ldr	r3, [r7, #32]
 80076a2:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80076a4:	4b85      	ldr	r3, [pc, #532]	; (80078bc <RadioSetTxConfig+0x254>)
 80076a6:	2216      	movs	r2, #22
 80076a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80076ac:	4884      	ldr	r0, [pc, #528]	; (80078c0 <RadioSetTxConfig+0x258>)
 80076ae:	f001 fbff 	bl	8008eb0 <SUBGRF_SetModulationParams>
            break;
 80076b2:	e0ce      	b.n	8007852 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80076b4:	4b81      	ldr	r3, [pc, #516]	; (80078bc <RadioSetTxConfig+0x254>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80076bc:	4a7f      	ldr	r2, [pc, #508]	; (80078bc <RadioSetTxConfig+0x254>)
 80076be:	6a3b      	ldr	r3, [r7, #32]
 80076c0:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80076c2:	4b7e      	ldr	r3, [pc, #504]	; (80078bc <RadioSetTxConfig+0x254>)
 80076c4:	220b      	movs	r2, #11
 80076c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7ff fc72 	bl	8006fb4 <RadioGetFskBandwidthRegValue>
 80076d0:	4603      	mov	r3, r0
 80076d2:	461a      	mov	r2, r3
 80076d4:	4b79      	ldr	r3, [pc, #484]	; (80078bc <RadioSetTxConfig+0x254>)
 80076d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80076da:	4a78      	ldr	r2, [pc, #480]	; (80078bc <RadioSetTxConfig+0x254>)
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80076e0:	4b76      	ldr	r3, [pc, #472]	; (80078bc <RadioSetTxConfig+0x254>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80076e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80076e8:	00db      	lsls	r3, r3, #3
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	4b73      	ldr	r3, [pc, #460]	; (80078bc <RadioSetTxConfig+0x254>)
 80076ee:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80076f0:	4b72      	ldr	r3, [pc, #456]	; (80078bc <RadioSetTxConfig+0x254>)
 80076f2:	2204      	movs	r2, #4
 80076f4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80076f6:	4b71      	ldr	r3, [pc, #452]	; (80078bc <RadioSetTxConfig+0x254>)
 80076f8:	2218      	movs	r2, #24
 80076fa:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80076fc:	4b6f      	ldr	r3, [pc, #444]	; (80078bc <RadioSetTxConfig+0x254>)
 80076fe:	2200      	movs	r2, #0
 8007700:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8007702:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007706:	f083 0301 	eor.w	r3, r3, #1
 800770a:	b2db      	uxtb	r3, r3
 800770c:	461a      	mov	r2, r3
 800770e:	4b6b      	ldr	r3, [pc, #428]	; (80078bc <RadioSetTxConfig+0x254>)
 8007710:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8007712:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800771a:	4b68      	ldr	r3, [pc, #416]	; (80078bc <RadioSetTxConfig+0x254>)
 800771c:	22f2      	movs	r2, #242	; 0xf2
 800771e:	75da      	strb	r2, [r3, #23]
 8007720:	e002      	b.n	8007728 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007722:	4b66      	ldr	r3, [pc, #408]	; (80078bc <RadioSetTxConfig+0x254>)
 8007724:	2201      	movs	r2, #1
 8007726:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007728:	4b64      	ldr	r3, [pc, #400]	; (80078bc <RadioSetTxConfig+0x254>)
 800772a:	2201      	movs	r2, #1
 800772c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800772e:	f000 fb0c 	bl	8007d4a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8007732:	4b62      	ldr	r3, [pc, #392]	; (80078bc <RadioSetTxConfig+0x254>)
 8007734:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007738:	2b00      	cmp	r3, #0
 800773a:	bf14      	ite	ne
 800773c:	2301      	movne	r3, #1
 800773e:	2300      	moveq	r3, #0
 8007740:	b2db      	uxtb	r3, r3
 8007742:	4618      	mov	r0, r3
 8007744:	f7ff fccc 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007748:	485d      	ldr	r0, [pc, #372]	; (80078c0 <RadioSetTxConfig+0x258>)
 800774a:	f001 fbb1 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800774e:	485d      	ldr	r0, [pc, #372]	; (80078c4 <RadioSetTxConfig+0x25c>)
 8007750:	f001 fc7c 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007754:	4a5c      	ldr	r2, [pc, #368]	; (80078c8 <RadioSetTxConfig+0x260>)
 8007756:	f107 0310 	add.w	r3, r7, #16
 800775a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800775e:	e883 0003 	stmia.w	r3, {r0, r1}
 8007762:	f107 0310 	add.w	r3, r7, #16
 8007766:	4618      	mov	r0, r3
 8007768:	f000 ff7f 	bl	800866a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800776c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007770:	f000 ffca 	bl	8008708 <SUBGRF_SetWhiteningSeed>
            break;
 8007774:	e06d      	b.n	8007852 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8007776:	4b51      	ldr	r3, [pc, #324]	; (80078bc <RadioSetTxConfig+0x254>)
 8007778:	2201      	movs	r2, #1
 800777a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800777e:	6a3b      	ldr	r3, [r7, #32]
 8007780:	b2da      	uxtb	r2, r3
 8007782:	4b4e      	ldr	r3, [pc, #312]	; (80078bc <RadioSetTxConfig+0x254>)
 8007784:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8007788:	4a50      	ldr	r2, [pc, #320]	; (80078cc <RadioSetTxConfig+0x264>)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4413      	add	r3, r2
 800778e:	781a      	ldrb	r2, [r3, #0]
 8007790:	4b4a      	ldr	r3, [pc, #296]	; (80078bc <RadioSetTxConfig+0x254>)
 8007792:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8007796:	4a49      	ldr	r2, [pc, #292]	; (80078bc <RadioSetTxConfig+0x254>)
 8007798:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800779c:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d105      	bne.n	80077b2 <RadioSetTxConfig+0x14a>
 80077a6:	6a3b      	ldr	r3, [r7, #32]
 80077a8:	2b0b      	cmp	r3, #11
 80077aa:	d008      	beq.n	80077be <RadioSetTxConfig+0x156>
 80077ac:	6a3b      	ldr	r3, [r7, #32]
 80077ae:	2b0c      	cmp	r3, #12
 80077b0:	d005      	beq.n	80077be <RadioSetTxConfig+0x156>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d107      	bne.n	80077c8 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	2b0c      	cmp	r3, #12
 80077bc:	d104      	bne.n	80077c8 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80077be:	4b3f      	ldr	r3, [pc, #252]	; (80078bc <RadioSetTxConfig+0x254>)
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80077c6:	e003      	b.n	80077d0 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80077c8:	4b3c      	ldr	r3, [pc, #240]	; (80078bc <RadioSetTxConfig+0x254>)
 80077ca:	2200      	movs	r2, #0
 80077cc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80077d0:	4b3a      	ldr	r3, [pc, #232]	; (80078bc <RadioSetTxConfig+0x254>)
 80077d2:	2201      	movs	r2, #1
 80077d4:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80077d6:	4b39      	ldr	r3, [pc, #228]	; (80078bc <RadioSetTxConfig+0x254>)
 80077d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80077dc:	2b05      	cmp	r3, #5
 80077de:	d004      	beq.n	80077ea <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80077e0:	4b36      	ldr	r3, [pc, #216]	; (80078bc <RadioSetTxConfig+0x254>)
 80077e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80077e6:	2b06      	cmp	r3, #6
 80077e8:	d10a      	bne.n	8007800 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 80077ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077ec:	2b0b      	cmp	r3, #11
 80077ee:	d803      	bhi.n	80077f8 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80077f0:	4b32      	ldr	r3, [pc, #200]	; (80078bc <RadioSetTxConfig+0x254>)
 80077f2:	220c      	movs	r2, #12
 80077f4:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80077f6:	e006      	b.n	8007806 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80077f8:	4a30      	ldr	r2, [pc, #192]	; (80078bc <RadioSetTxConfig+0x254>)
 80077fa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077fc:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80077fe:	e002      	b.n	8007806 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007800:	4a2e      	ldr	r2, [pc, #184]	; (80078bc <RadioSetTxConfig+0x254>)
 8007802:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007804:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8007806:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800780a:	4b2c      	ldr	r3, [pc, #176]	; (80078bc <RadioSetTxConfig+0x254>)
 800780c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800780e:	4b30      	ldr	r3, [pc, #192]	; (80078d0 <RadioSetTxConfig+0x268>)
 8007810:	781a      	ldrb	r2, [r3, #0]
 8007812:	4b2a      	ldr	r3, [pc, #168]	; (80078bc <RadioSetTxConfig+0x254>)
 8007814:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8007816:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800781a:	4b28      	ldr	r3, [pc, #160]	; (80078bc <RadioSetTxConfig+0x254>)
 800781c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8007820:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8007824:	4b25      	ldr	r3, [pc, #148]	; (80078bc <RadioSetTxConfig+0x254>)
 8007826:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800782a:	f000 fa8e 	bl	8007d4a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800782e:	4b23      	ldr	r3, [pc, #140]	; (80078bc <RadioSetTxConfig+0x254>)
 8007830:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007834:	2b00      	cmp	r3, #0
 8007836:	bf14      	ite	ne
 8007838:	2301      	movne	r3, #1
 800783a:	2300      	moveq	r3, #0
 800783c:	b2db      	uxtb	r3, r3
 800783e:	4618      	mov	r0, r3
 8007840:	f7ff fc4e 	bl	80070e0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007844:	481e      	ldr	r0, [pc, #120]	; (80078c0 <RadioSetTxConfig+0x258>)
 8007846:	f001 fb33 	bl	8008eb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800784a:	481e      	ldr	r0, [pc, #120]	; (80078c4 <RadioSetTxConfig+0x25c>)
 800784c:	f001 fbfe 	bl	800904c <SUBGRF_SetPacketParams>
            break;
 8007850:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8007852:	7bfb      	ldrb	r3, [r7, #15]
 8007854:	2b01      	cmp	r3, #1
 8007856:	d112      	bne.n	800787e <RadioSetTxConfig+0x216>
 8007858:	4b18      	ldr	r3, [pc, #96]	; (80078bc <RadioSetTxConfig+0x254>)
 800785a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800785e:	2b06      	cmp	r3, #6
 8007860:	d10d      	bne.n	800787e <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8007862:	f640 0089 	movw	r0, #2185	; 0x889
 8007866:	f001 fd59 	bl	800931c <SUBGRF_ReadRegister>
 800786a:	4603      	mov	r3, r0
 800786c:	f023 0304 	bic.w	r3, r3, #4
 8007870:	b2db      	uxtb	r3, r3
 8007872:	4619      	mov	r1, r3
 8007874:	f640 0089 	movw	r0, #2185	; 0x889
 8007878:	f001 fd3c 	bl	80092f4 <SUBGRF_WriteRegister>
 800787c:	e00c      	b.n	8007898 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800787e:	f640 0089 	movw	r0, #2185	; 0x889
 8007882:	f001 fd4b 	bl	800931c <SUBGRF_ReadRegister>
 8007886:	4603      	mov	r3, r0
 8007888:	f043 0304 	orr.w	r3, r3, #4
 800788c:	b2db      	uxtb	r3, r3
 800788e:	4619      	mov	r1, r3
 8007890:	f640 0089 	movw	r0, #2185	; 0x889
 8007894:	f001 fd2e 	bl	80092f4 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8007898:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800789c:	4618      	mov	r0, r3
 800789e:	f001 fdcd 	bl	800943c <SUBGRF_SetRfTxPower>
 80078a2:	4603      	mov	r3, r0
 80078a4:	461a      	mov	r2, r3
 80078a6:	4b05      	ldr	r3, [pc, #20]	; (80078bc <RadioSetTxConfig+0x254>)
 80078a8:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 80078ac:	4a03      	ldr	r2, [pc, #12]	; (80078bc <RadioSetTxConfig+0x254>)
 80078ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078b0:	6053      	str	r3, [r2, #4]
}
 80078b2:	bf00      	nop
 80078b4:	3718      	adds	r7, #24
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	20001bb8 	.word	0x20001bb8
 80078c0:	20001bf0 	.word	0x20001bf0
 80078c4:	20001bc6 	.word	0x20001bc6
 80078c8:	08009d38 	.word	0x08009d38
 80078cc:	08009f88 	.word	0x08009f88
 80078d0:	20000010 	.word	0x20000010

080078d4 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
    return true;
 80078dc:	2301      	movs	r3, #1
}
 80078de:	4618      	mov	r0, r3
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bc80      	pop	{r7}
 80078e6:	4770      	bx	lr

080078e8 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	4603      	mov	r3, r0
 80078f0:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80078f2:	2300      	movs	r3, #0
 80078f4:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80078f6:	79fb      	ldrb	r3, [r7, #7]
 80078f8:	2b0a      	cmp	r3, #10
 80078fa:	d83e      	bhi.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
 80078fc:	a201      	add	r2, pc, #4	; (adr r2, 8007904 <RadioGetLoRaBandwidthInHz+0x1c>)
 80078fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007902:	bf00      	nop
 8007904:	08007931 	.word	0x08007931
 8007908:	08007941 	.word	0x08007941
 800790c:	08007951 	.word	0x08007951
 8007910:	08007961 	.word	0x08007961
 8007914:	08007969 	.word	0x08007969
 8007918:	0800796f 	.word	0x0800796f
 800791c:	08007975 	.word	0x08007975
 8007920:	0800797b 	.word	0x0800797b
 8007924:	08007939 	.word	0x08007939
 8007928:	08007949 	.word	0x08007949
 800792c:	08007959 	.word	0x08007959
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8007930:	f641 6384 	movw	r3, #7812	; 0x1e84
 8007934:	60fb      	str	r3, [r7, #12]
        break;
 8007936:	e020      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8007938:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800793c:	60fb      	str	r3, [r7, #12]
        break;
 800793e:	e01c      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8007940:	f643 5309 	movw	r3, #15625	; 0x3d09
 8007944:	60fb      	str	r3, [r7, #12]
        break;
 8007946:	e018      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8007948:	f245 1361 	movw	r3, #20833	; 0x5161
 800794c:	60fb      	str	r3, [r7, #12]
        break;
 800794e:	e014      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8007950:	f647 2312 	movw	r3, #31250	; 0x7a12
 8007954:	60fb      	str	r3, [r7, #12]
        break;
 8007956:	e010      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8007958:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800795c:	60fb      	str	r3, [r7, #12]
        break;
 800795e:	e00c      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8007960:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007964:	60fb      	str	r3, [r7, #12]
        break;
 8007966:	e008      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8007968:	4b07      	ldr	r3, [pc, #28]	; (8007988 <RadioGetLoRaBandwidthInHz+0xa0>)
 800796a:	60fb      	str	r3, [r7, #12]
        break;
 800796c:	e005      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800796e:	4b07      	ldr	r3, [pc, #28]	; (800798c <RadioGetLoRaBandwidthInHz+0xa4>)
 8007970:	60fb      	str	r3, [r7, #12]
        break;
 8007972:	e002      	b.n	800797a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8007974:	4b06      	ldr	r3, [pc, #24]	; (8007990 <RadioGetLoRaBandwidthInHz+0xa8>)
 8007976:	60fb      	str	r3, [r7, #12]
        break;
 8007978:	bf00      	nop
    }

    return bandwidthInHz;
 800797a:	68fb      	ldr	r3, [r7, #12]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3714      	adds	r7, #20
 8007980:	46bd      	mov	sp, r7
 8007982:	bc80      	pop	{r7}
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	0001e848 	.word	0x0001e848
 800798c:	0003d090 	.word	0x0003d090
 8007990:	0007a120 	.word	0x0007a120

08007994 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	4608      	mov	r0, r1
 800799e:	4611      	mov	r1, r2
 80079a0:	461a      	mov	r2, r3
 80079a2:	4603      	mov	r3, r0
 80079a4:	70fb      	strb	r3, [r7, #3]
 80079a6:	460b      	mov	r3, r1
 80079a8:	803b      	strh	r3, [r7, #0]
 80079aa:	4613      	mov	r3, r2
 80079ac:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 80079ae:	883b      	ldrh	r3, [r7, #0]
 80079b0:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80079b2:	78ba      	ldrb	r2, [r7, #2]
 80079b4:	f082 0201 	eor.w	r2, r2, #1
 80079b8:	b2d2      	uxtb	r2, r2
 80079ba:	2a00      	cmp	r2, #0
 80079bc:	d001      	beq.n	80079c2 <RadioGetGfskTimeOnAirNumerator+0x2e>
 80079be:	2208      	movs	r2, #8
 80079c0:	e000      	b.n	80079c4 <RadioGetGfskTimeOnAirNumerator+0x30>
 80079c2:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80079c4:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80079c6:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80079ca:	7c3b      	ldrb	r3, [r7, #16]
 80079cc:	7d39      	ldrb	r1, [r7, #20]
 80079ce:	2900      	cmp	r1, #0
 80079d0:	d001      	beq.n	80079d6 <RadioGetGfskTimeOnAirNumerator+0x42>
 80079d2:	2102      	movs	r1, #2
 80079d4:	e000      	b.n	80079d8 <RadioGetGfskTimeOnAirNumerator+0x44>
 80079d6:	2100      	movs	r1, #0
 80079d8:	440b      	add	r3, r1
 80079da:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80079dc:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80079de:	4618      	mov	r0, r3
 80079e0:	370c      	adds	r7, #12
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bc80      	pop	{r7}
 80079e6:	4770      	bx	lr

080079e8 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80079e8:	b480      	push	{r7}
 80079ea:	b08b      	sub	sp, #44	; 0x2c
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	4611      	mov	r1, r2
 80079f4:	461a      	mov	r2, r3
 80079f6:	460b      	mov	r3, r1
 80079f8:	71fb      	strb	r3, [r7, #7]
 80079fa:	4613      	mov	r3, r2
 80079fc:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80079fe:	79fb      	ldrb	r3, [r7, #7]
 8007a00:	3304      	adds	r3, #4
 8007a02:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8007a04:	2300      	movs	r3, #0
 8007a06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	2b05      	cmp	r3, #5
 8007a0e:	d002      	beq.n	8007a16 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	2b06      	cmp	r3, #6
 8007a14:	d104      	bne.n	8007a20 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8007a16:	88bb      	ldrh	r3, [r7, #4]
 8007a18:	2b0b      	cmp	r3, #11
 8007a1a:	d801      	bhi.n	8007a20 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8007a1c:	230c      	movs	r3, #12
 8007a1e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d105      	bne.n	8007a32 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	2b0b      	cmp	r3, #11
 8007a2a:	d008      	beq.n	8007a3e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	2b0c      	cmp	r3, #12
 8007a30:	d005      	beq.n	8007a3e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d105      	bne.n	8007a44 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	2b0c      	cmp	r3, #12
 8007a3c:	d102      	bne.n	8007a44 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007a44:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8007a48:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8007a4a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007a4e:	2a00      	cmp	r2, #0
 8007a50:	d001      	beq.n	8007a56 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8007a52:	2210      	movs	r2, #16
 8007a54:	e000      	b.n	8007a58 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8007a56:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007a58:	4413      	add	r3, r2
 8007a5a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8007a60:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8007a62:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8007a66:	2a00      	cmp	r2, #0
 8007a68:	d001      	beq.n	8007a6e <RadioGetLoRaTimeOnAirNumerator+0x86>
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	e000      	b.n	8007a70 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8007a6e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8007a70:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007a72:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	2b06      	cmp	r3, #6
 8007a78:	d803      	bhi.n	8007a82 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	623b      	str	r3, [r7, #32]
 8007a80:	e00e      	b.n	8007aa0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	3308      	adds	r3, #8
 8007a86:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8007a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d004      	beq.n	8007a9a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	3b02      	subs	r3, #2
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	623b      	str	r3, [r7, #32]
 8007a98:	e002      	b.n	8007aa0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	da01      	bge.n	8007aaa <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8007aaa:	69fa      	ldr	r2, [r7, #28]
 8007aac:	6a3b      	ldr	r3, [r7, #32]
 8007aae:	4413      	add	r3, r2
 8007ab0:	1e5a      	subs	r2, r3, #1
 8007ab2:	6a3b      	ldr	r3, [r7, #32]
 8007ab4:	fb92 f3f3 	sdiv	r3, r2, r3
 8007ab8:	697a      	ldr	r2, [r7, #20]
 8007aba:	fb02 f203 	mul.w	r2, r2, r3
 8007abe:	88bb      	ldrh	r3, [r7, #4]
 8007ac0:	4413      	add	r3, r2
    int32_t intermediate =
 8007ac2:	330c      	adds	r3, #12
 8007ac4:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	2b06      	cmp	r3, #6
 8007aca:	d802      	bhi.n	8007ad2 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	3302      	adds	r3, #2
 8007ad0:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	1c5a      	adds	r2, r3, #1
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	3b02      	subs	r3, #2
 8007adc:	fa02 f303 	lsl.w	r3, r2, r3
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	372c      	adds	r7, #44	; 0x2c
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bc80      	pop	{r7}
 8007ae8:	4770      	bx	lr
	...

08007aec <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08a      	sub	sp, #40	; 0x28
 8007af0:	af04      	add	r7, sp, #16
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	607a      	str	r2, [r7, #4]
 8007af6:	461a      	mov	r2, r3
 8007af8:	4603      	mov	r3, r0
 8007afa:	73fb      	strb	r3, [r7, #15]
 8007afc:	4613      	mov	r3, r2
 8007afe:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8007b00:	2300      	movs	r3, #0
 8007b02:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8007b04:	2301      	movs	r3, #1
 8007b06:	613b      	str	r3, [r7, #16]

    switch( modem )
 8007b08:	7bfb      	ldrb	r3, [r7, #15]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d002      	beq.n	8007b14 <RadioTimeOnAir+0x28>
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d017      	beq.n	8007b42 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8007b12:	e035      	b.n	8007b80 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8007b14:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8007b18:	8c3a      	ldrh	r2, [r7, #32]
 8007b1a:	7bb9      	ldrb	r1, [r7, #14]
 8007b1c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007b20:	9301      	str	r3, [sp, #4]
 8007b22:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007b26:	9300      	str	r3, [sp, #0]
 8007b28:	4603      	mov	r3, r0
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f7ff ff32 	bl	8007994 <RadioGetGfskTimeOnAirNumerator>
 8007b30:	4603      	mov	r3, r0
 8007b32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b36:	fb02 f303 	mul.w	r3, r2, r3
 8007b3a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	613b      	str	r3, [r7, #16]
        break;
 8007b40:	e01e      	b.n	8007b80 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8007b42:	8c39      	ldrh	r1, [r7, #32]
 8007b44:	7bba      	ldrb	r2, [r7, #14]
 8007b46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007b4a:	9302      	str	r3, [sp, #8]
 8007b4c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007b50:	9301      	str	r3, [sp, #4]
 8007b52:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007b56:	9300      	str	r3, [sp, #0]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	6879      	ldr	r1, [r7, #4]
 8007b5c:	68b8      	ldr	r0, [r7, #8]
 8007b5e:	f7ff ff43 	bl	80079e8 <RadioGetLoRaTimeOnAirNumerator>
 8007b62:	4603      	mov	r3, r0
 8007b64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b68:	fb02 f303 	mul.w	r3, r2, r3
 8007b6c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8007b6e:	4a0a      	ldr	r2, [pc, #40]	; (8007b98 <RadioTimeOnAir+0xac>)
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	4413      	add	r3, r2
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7ff feb6 	bl	80078e8 <RadioGetLoRaBandwidthInHz>
 8007b7c:	6138      	str	r0, [r7, #16]
        break;
 8007b7e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	4413      	add	r3, r2
 8007b86:	1e5a      	subs	r2, r3, #1
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3718      	adds	r7, #24
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	08009f88 	.word	0x08009f88

08007b9c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b08c      	sub	sp, #48	; 0x30
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8007ba8:	2300      	movs	r3, #0
 8007baa:	2200      	movs	r2, #0
 8007bac:	f240 2101 	movw	r1, #513	; 0x201
 8007bb0:	f240 2001 	movw	r0, #513	; 0x201
 8007bb4:	f001 f848 	bl	8008c48 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8007bb8:	4b57      	ldr	r3, [pc, #348]	; (8007d18 <RadioSend+0x17c>)
 8007bba:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007bbe:	2101      	movs	r1, #1
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f001 fc13 	bl	80093ec <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 8007bc6:	4b54      	ldr	r3, [pc, #336]	; (8007d18 <RadioSend+0x17c>)
 8007bc8:	781b      	ldrb	r3, [r3, #0]
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	f200 8095 	bhi.w	8007cfa <RadioSend+0x15e>
 8007bd0:	a201      	add	r2, pc, #4	; (adr r2, 8007bd8 <RadioSend+0x3c>)
 8007bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd6:	bf00      	nop
 8007bd8:	08007c03 	.word	0x08007c03
 8007bdc:	08007be9 	.word	0x08007be9
 8007be0:	08007c1d 	.word	0x08007c1d
 8007be4:	08007c3d 	.word	0x08007c3d
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8007be8:	4a4b      	ldr	r2, [pc, #300]	; (8007d18 <RadioSend+0x17c>)
 8007bea:	78fb      	ldrb	r3, [r7, #3]
 8007bec:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007bee:	484b      	ldr	r0, [pc, #300]	; (8007d1c <RadioSend+0x180>)
 8007bf0:	f001 fa2c 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007bf4:	78fb      	ldrb	r3, [r7, #3]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 fd22 	bl	8008644 <SUBGRF_SendPayload>
            break;
 8007c00:	e07c      	b.n	8007cfc <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8007c02:	4a45      	ldr	r2, [pc, #276]	; (8007d18 <RadioSend+0x17c>)
 8007c04:	78fb      	ldrb	r3, [r7, #3]
 8007c06:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007c08:	4844      	ldr	r0, [pc, #272]	; (8007d1c <RadioSend+0x180>)
 8007c0a:	f001 fa1f 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007c0e:	78fb      	ldrb	r3, [r7, #3]
 8007c10:	2200      	movs	r2, #0
 8007c12:	4619      	mov	r1, r3
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f000 fd15 	bl	8008644 <SUBGRF_SendPayload>
            break;
 8007c1a:	e06f      	b.n	8007cfc <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007c1c:	4b3e      	ldr	r3, [pc, #248]	; (8007d18 <RadioSend+0x17c>)
 8007c1e:	2202      	movs	r2, #2
 8007c20:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8007c22:	4a3d      	ldr	r2, [pc, #244]	; (8007d18 <RadioSend+0x17c>)
 8007c24:	78fb      	ldrb	r3, [r7, #3]
 8007c26:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007c28:	483c      	ldr	r0, [pc, #240]	; (8007d1c <RadioSend+0x180>)
 8007c2a:	f001 fa0f 	bl	800904c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007c2e:	78fb      	ldrb	r3, [r7, #3]
 8007c30:	2200      	movs	r2, #0
 8007c32:	4619      	mov	r1, r3
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 fd05 	bl	8008644 <SUBGRF_SendPayload>
            break;
 8007c3a:	e05f      	b.n	8007cfc <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	60bb      	str	r3, [r7, #8]
 8007c40:	f107 030c 	add.w	r3, r7, #12
 8007c44:	221f      	movs	r2, #31
 8007c46:	2100      	movs	r1, #0
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f002 f82f 	bl	8009cac <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 8007c4e:	78fa      	ldrb	r2, [r7, #3]
 8007c50:	f107 0308 	add.w	r3, r7, #8
 8007c54:	6879      	ldr	r1, [r7, #4]
 8007c56:	4618      	mov	r0, r3
 8007c58:	f000 fbe1 	bl	800841e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007c5c:	4b2e      	ldr	r3, [pc, #184]	; (8007d18 <RadioSend+0x17c>)
 8007c5e:	2202      	movs	r2, #2
 8007c60:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8007c62:	78fb      	ldrb	r3, [r7, #3]
 8007c64:	3301      	adds	r3, #1
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	4b2b      	ldr	r3, [pc, #172]	; (8007d18 <RadioSend+0x17c>)
 8007c6a:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007c6c:	482b      	ldr	r0, [pc, #172]	; (8007d1c <RadioSend+0x180>)
 8007c6e:	f001 f9ed 	bl	800904c <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8007c72:	4b29      	ldr	r3, [pc, #164]	; (8007d18 <RadioSend+0x17c>)
 8007c74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c76:	2b64      	cmp	r3, #100	; 0x64
 8007c78:	d110      	bne.n	8007c9c <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8007c7a:	2100      	movs	r1, #0
 8007c7c:	20f1      	movs	r0, #241	; 0xf1
 8007c7e:	f000 f930 	bl	8007ee2 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8007c82:	2100      	movs	r1, #0
 8007c84:	20f0      	movs	r0, #240	; 0xf0
 8007c86:	f000 f92c 	bl	8007ee2 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8007c8a:	2170      	movs	r1, #112	; 0x70
 8007c8c:	20f3      	movs	r0, #243	; 0xf3
 8007c8e:	f000 f928 	bl	8007ee2 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8007c92:	211d      	movs	r1, #29
 8007c94:	20f2      	movs	r0, #242	; 0xf2
 8007c96:	f000 f924 	bl	8007ee2 <RadioWrite>
 8007c9a:	e00f      	b.n	8007cbc <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	20f1      	movs	r0, #241	; 0xf1
 8007ca0:	f000 f91f 	bl	8007ee2 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	20f0      	movs	r0, #240	; 0xf0
 8007ca8:	f000 f91b 	bl	8007ee2 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8007cac:	21e1      	movs	r1, #225	; 0xe1
 8007cae:	20f3      	movs	r0, #243	; 0xf3
 8007cb0:	f000 f917 	bl	8007ee2 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8007cb4:	2104      	movs	r1, #4
 8007cb6:	20f2      	movs	r0, #242	; 0xf2
 8007cb8:	f000 f913 	bl	8007ee2 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 8007cbc:	78fb      	ldrb	r3, [r7, #3]
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	00db      	lsls	r3, r3, #3
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	3302      	adds	r3, #2
 8007cc6:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8007cc8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007cca:	0a1b      	lsrs	r3, r3, #8
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	20f4      	movs	r0, #244	; 0xf4
 8007cd4:	f000 f905 	bl	8007ee2 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8007cd8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	4619      	mov	r1, r3
 8007cde:	20f5      	movs	r0, #245	; 0xf5
 8007ce0:	f000 f8ff 	bl	8007ee2 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 8007ce4:	78fb      	ldrb	r3, [r7, #3]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	b2d9      	uxtb	r1, r3
 8007cea:	f107 0308 	add.w	r3, r7, #8
 8007cee:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f000 fca6 	bl	8008644 <SUBGRF_SendPayload>
            break;
 8007cf8:	e000      	b.n	8007cfc <RadioSend+0x160>
        }
        default:
            break;
 8007cfa:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8007cfc:	4b06      	ldr	r3, [pc, #24]	; (8007d18 <RadioSend+0x17c>)
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	4619      	mov	r1, r3
 8007d02:	4807      	ldr	r0, [pc, #28]	; (8007d20 <RadioSend+0x184>)
 8007d04:	f001 feb4 	bl	8009a70 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8007d08:	4805      	ldr	r0, [pc, #20]	; (8007d20 <RadioSend+0x184>)
 8007d0a:	f001 fdd3 	bl	80098b4 <UTIL_TIMER_Start>
}
 8007d0e:	bf00      	nop
 8007d10:	3730      	adds	r7, #48	; 0x30
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	20001bb8 	.word	0x20001bb8
 8007d1c:	20001bc6 	.word	0x20001bc6
 8007d20:	20001c10 	.word	0x20001c10

08007d24 <RadioSleep>:

static void RadioSleep( void )
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b082      	sub	sp, #8
 8007d28:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8007d2e:	793b      	ldrb	r3, [r7, #4]
 8007d30:	f043 0304 	orr.w	r3, r3, #4
 8007d34:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8007d36:	7938      	ldrb	r0, [r7, #4]
 8007d38:	f000 fd60 	bl	80087fc <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8007d3c:	2002      	movs	r0, #2
 8007d3e:	f7f8 ff47 	bl	8000bd0 <HAL_Delay>
}
 8007d42:	bf00      	nop
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <RadioStandby>:

static void RadioStandby( void )
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8007d4e:	2000      	movs	r0, #0
 8007d50:	f000 fd88 	bl	8008864 <SUBGRF_SetStandby>
}
 8007d54:	bf00      	nop
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b082      	sub	sp, #8
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8007d60:	2300      	movs	r3, #0
 8007d62:	2200      	movs	r2, #0
 8007d64:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007d68:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007d6c:	f000 ff6c 	bl	8008c48 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d006      	beq.n	8007d84 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8007d76:	6879      	ldr	r1, [r7, #4]
 8007d78:	480f      	ldr	r0, [pc, #60]	; (8007db8 <RadioRx+0x60>)
 8007d7a:	f001 fe79 	bl	8009a70 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8007d7e:	480e      	ldr	r0, [pc, #56]	; (8007db8 <RadioRx+0x60>)
 8007d80:	f001 fd98 	bl	80098b4 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8007d84:	4b0d      	ldr	r3, [pc, #52]	; (8007dbc <RadioRx+0x64>)
 8007d86:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007d8a:	2100      	movs	r1, #0
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f001 fb2d 	bl	80093ec <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8007d92:	4b0a      	ldr	r3, [pc, #40]	; (8007dbc <RadioRx+0x64>)
 8007d94:	785b      	ldrb	r3, [r3, #1]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d004      	beq.n	8007da4 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8007d9a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8007d9e:	f000 fda1 	bl	80088e4 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8007da2:	e005      	b.n	8007db0 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8007da4:	4b05      	ldr	r3, [pc, #20]	; (8007dbc <RadioRx+0x64>)
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	019b      	lsls	r3, r3, #6
 8007daa:	4618      	mov	r0, r3
 8007dac:	f000 fd9a 	bl	80088e4 <SUBGRF_SetRx>
}
 8007db0:	bf00      	nop
 8007db2:	3708      	adds	r7, #8
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	20001c28 	.word	0x20001c28
 8007dbc:	20001bb8 	.word	0x20001bb8

08007dc0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b082      	sub	sp, #8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8007dc8:	2300      	movs	r3, #0
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007dd0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007dd4:	f000 ff38 	bl	8008c48 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d006      	beq.n	8007dec <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 8007dde:	6879      	ldr	r1, [r7, #4]
 8007de0:	480f      	ldr	r0, [pc, #60]	; (8007e20 <RadioRxBoosted+0x60>)
 8007de2:	f001 fe45 	bl	8009a70 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8007de6:	480e      	ldr	r0, [pc, #56]	; (8007e20 <RadioRxBoosted+0x60>)
 8007de8:	f001 fd64 	bl	80098b4 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8007dec:	4b0d      	ldr	r3, [pc, #52]	; (8007e24 <RadioRxBoosted+0x64>)
 8007dee:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007df2:	2100      	movs	r1, #0
 8007df4:	4618      	mov	r0, r3
 8007df6:	f001 faf9 	bl	80093ec <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8007dfa:	4b0a      	ldr	r3, [pc, #40]	; (8007e24 <RadioRxBoosted+0x64>)
 8007dfc:	785b      	ldrb	r3, [r3, #1]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d004      	beq.n	8007e0c <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8007e02:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8007e06:	f000 fd8f 	bl	8008928 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8007e0a:	e005      	b.n	8007e18 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8007e0c:	4b05      	ldr	r3, [pc, #20]	; (8007e24 <RadioRxBoosted+0x64>)
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	019b      	lsls	r3, r3, #6
 8007e12:	4618      	mov	r0, r3
 8007e14:	f000 fd88 	bl	8008928 <SUBGRF_SetRxBoosted>
}
 8007e18:	bf00      	nop
 8007e1a:	3708      	adds	r7, #8
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	20001c28 	.word	0x20001c28
 8007e24:	20001bb8 	.word	0x20001bb8

08007e28 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8007e32:	4b07      	ldr	r3, [pc, #28]	; (8007e50 <RadioSetRxDutyCycle+0x28>)
 8007e34:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007e38:	2100      	movs	r1, #0
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f001 fad6 	bl	80093ec <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8007e40:	6839      	ldr	r1, [r7, #0]
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f000 fd96 	bl	8008974 <SUBGRF_SetRxDutyCycle>
}
 8007e48:	bf00      	nop
 8007e4a:	3708      	adds	r7, #8
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	20001bb8 	.word	0x20001bb8

08007e54 <RadioStartCad>:

static void RadioStartCad( void )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8007e58:	2300      	movs	r3, #0
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8007e60:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8007e64:	f000 fef0 	bl	8008c48 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8007e68:	f000 fdb2 	bl	80089d0 <SUBGRF_SetCad>
}
 8007e6c:	bf00      	nop
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	70fb      	strb	r3, [r7, #3]
 8007e7c:	4613      	mov	r3, r2
 8007e7e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8007e80:	883b      	ldrh	r3, [r7, #0]
 8007e82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007e86:	fb02 f303 	mul.w	r3, r2, r3
 8007e8a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 ff3b 	bl	8008d08 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8007e92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e96:	4618      	mov	r0, r3
 8007e98:	f001 fad0 	bl	800943c <SUBGRF_SetRfTxPower>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8007ea0:	7afb      	ldrb	r3, [r7, #11]
 8007ea2:	2101      	movs	r1, #1
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f001 faa1 	bl	80093ec <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8007eaa:	f000 fda3 	bl	80089f4 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8007eae:	68f9      	ldr	r1, [r7, #12]
 8007eb0:	4804      	ldr	r0, [pc, #16]	; (8007ec4 <RadioSetTxContinuousWave+0x54>)
 8007eb2:	f001 fddd 	bl	8009a70 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8007eb6:	4803      	ldr	r0, [pc, #12]	; (8007ec4 <RadioSetTxContinuousWave+0x54>)
 8007eb8:	f001 fcfc 	bl	80098b4 <UTIL_TIMER_Start>
}
 8007ebc:	bf00      	nop
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	20001c10 	.word	0x20001c10

08007ec8 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b082      	sub	sp, #8
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	4603      	mov	r3, r0
 8007ed0:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8007ed2:	f001 f975 	bl	80091c0 <SUBGRF_GetRssiInst>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	b21b      	sxth	r3, r3
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b082      	sub	sp, #8
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	4603      	mov	r3, r0
 8007eea:	460a      	mov	r2, r1
 8007eec:	80fb      	strh	r3, [r7, #6]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8007ef2:	797a      	ldrb	r2, [r7, #5]
 8007ef4:	88fb      	ldrh	r3, [r7, #6]
 8007ef6:	4611      	mov	r1, r2
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f001 f9fb 	bl	80092f4 <SUBGRF_WriteRegister>
}
 8007efe:	bf00      	nop
 8007f00:	3708      	adds	r7, #8
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}

08007f06 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8007f06:	b580      	push	{r7, lr}
 8007f08:	b082      	sub	sp, #8
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8007f10:	88fb      	ldrh	r3, [r7, #6]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f001 fa02 	bl	800931c <SUBGRF_ReadRegister>
 8007f18:	4603      	mov	r3, r0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8007f22:	b580      	push	{r7, lr}
 8007f24:	b082      	sub	sp, #8
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	4603      	mov	r3, r0
 8007f2a:	6039      	str	r1, [r7, #0]
 8007f2c:	80fb      	strh	r3, [r7, #6]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8007f32:	797b      	ldrb	r3, [r7, #5]
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	88fb      	ldrh	r3, [r7, #6]
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f001 fa02 	bl	8009344 <SUBGRF_WriteRegisters>
}
 8007f40:	bf00      	nop
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	4603      	mov	r3, r0
 8007f50:	6039      	str	r1, [r7, #0]
 8007f52:	80fb      	strh	r3, [r7, #6]
 8007f54:	4613      	mov	r3, r2
 8007f56:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8007f58:	797b      	ldrb	r3, [r7, #5]
 8007f5a:	b29a      	uxth	r2, r3
 8007f5c:	88fb      	ldrh	r3, [r7, #6]
 8007f5e:	6839      	ldr	r1, [r7, #0]
 8007f60:	4618      	mov	r0, r3
 8007f62:	f001 fa03 	bl	800936c <SUBGRF_ReadRegisters>
}
 8007f66:	bf00      	nop
 8007f68:	3708      	adds	r7, #8
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
	...

08007f70 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b082      	sub	sp, #8
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	4603      	mov	r3, r0
 8007f78:	460a      	mov	r2, r1
 8007f7a:	71fb      	strb	r3, [r7, #7]
 8007f7c:	4613      	mov	r3, r2
 8007f7e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8007f80:	79fb      	ldrb	r3, [r7, #7]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d10a      	bne.n	8007f9c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8007f86:	4a0e      	ldr	r2, [pc, #56]	; (8007fc0 <RadioSetMaxPayloadLength+0x50>)
 8007f88:	79bb      	ldrb	r3, [r7, #6]
 8007f8a:	7013      	strb	r3, [r2, #0]
 8007f8c:	4b0c      	ldr	r3, [pc, #48]	; (8007fc0 <RadioSetMaxPayloadLength+0x50>)
 8007f8e:	781a      	ldrb	r2, [r3, #0]
 8007f90:	4b0c      	ldr	r3, [pc, #48]	; (8007fc4 <RadioSetMaxPayloadLength+0x54>)
 8007f92:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007f94:	480c      	ldr	r0, [pc, #48]	; (8007fc8 <RadioSetMaxPayloadLength+0x58>)
 8007f96:	f001 f859 	bl	800904c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8007f9a:	e00d      	b.n	8007fb8 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8007f9c:	4b09      	ldr	r3, [pc, #36]	; (8007fc4 <RadioSetMaxPayloadLength+0x54>)
 8007f9e:	7d5b      	ldrb	r3, [r3, #21]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d109      	bne.n	8007fb8 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8007fa4:	4a06      	ldr	r2, [pc, #24]	; (8007fc0 <RadioSetMaxPayloadLength+0x50>)
 8007fa6:	79bb      	ldrb	r3, [r7, #6]
 8007fa8:	7013      	strb	r3, [r2, #0]
 8007faa:	4b05      	ldr	r3, [pc, #20]	; (8007fc0 <RadioSetMaxPayloadLength+0x50>)
 8007fac:	781a      	ldrb	r2, [r3, #0]
 8007fae:	4b05      	ldr	r3, [pc, #20]	; (8007fc4 <RadioSetMaxPayloadLength+0x54>)
 8007fb0:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007fb2:	4805      	ldr	r0, [pc, #20]	; (8007fc8 <RadioSetMaxPayloadLength+0x58>)
 8007fb4:	f001 f84a 	bl	800904c <SUBGRF_SetPacketParams>
}
 8007fb8:	bf00      	nop
 8007fba:	3708      	adds	r7, #8
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	20000010 	.word	0x20000010
 8007fc4:	20001bb8 	.word	0x20001bb8
 8007fc8:	20001bc6 	.word	0x20001bc6

08007fcc <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b082      	sub	sp, #8
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8007fd6:	4a13      	ldr	r2, [pc, #76]	; (8008024 <RadioSetPublicNetwork+0x58>)
 8007fd8:	79fb      	ldrb	r3, [r7, #7]
 8007fda:	7313      	strb	r3, [r2, #12]
 8007fdc:	4b11      	ldr	r3, [pc, #68]	; (8008024 <RadioSetPublicNetwork+0x58>)
 8007fde:	7b1a      	ldrb	r2, [r3, #12]
 8007fe0:	4b10      	ldr	r3, [pc, #64]	; (8008024 <RadioSetPublicNetwork+0x58>)
 8007fe2:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8007fe4:	2001      	movs	r0, #1
 8007fe6:	f7ff f87b 	bl	80070e0 <RadioSetModem>
    if( enable == true )
 8007fea:	79fb      	ldrb	r3, [r7, #7]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00a      	beq.n	8008006 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8007ff0:	2134      	movs	r1, #52	; 0x34
 8007ff2:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8007ff6:	f001 f97d 	bl	80092f4 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8007ffa:	2144      	movs	r1, #68	; 0x44
 8007ffc:	f240 7041 	movw	r0, #1857	; 0x741
 8008000:	f001 f978 	bl	80092f4 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8008004:	e009      	b.n	800801a <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8008006:	2114      	movs	r1, #20
 8008008:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800800c:	f001 f972 	bl	80092f4 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8008010:	2124      	movs	r1, #36	; 0x24
 8008012:	f240 7041 	movw	r0, #1857	; 0x741
 8008016:	f001 f96d 	bl	80092f4 <SUBGRF_WriteRegister>
}
 800801a:	bf00      	nop
 800801c:	3708      	adds	r7, #8
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	20001bb8 	.word	0x20001bb8

08008028 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8008028:	b580      	push	{r7, lr}
 800802a:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800802c:	f001 fa3a 	bl	80094a4 <SUBGRF_GetRadioWakeUpTime>
 8008030:	4603      	mov	r3, r0
 8008032:	3303      	adds	r3, #3
}
 8008034:	4618      	mov	r0, r3
 8008036:	bd80      	pop	{r7, pc}

08008038 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8008040:	4b08      	ldr	r3, [pc, #32]	; (8008064 <RadioOnTxTimeoutIrq+0x2c>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d008      	beq.n	800805a <RadioOnTxTimeoutIrq+0x22>
 8008048:	4b06      	ldr	r3, [pc, #24]	; (8008064 <RadioOnTxTimeoutIrq+0x2c>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d003      	beq.n	800805a <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 8008052:	4b04      	ldr	r3, [pc, #16]	; (8008064 <RadioOnTxTimeoutIrq+0x2c>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	4798      	blx	r3
    }
}
 800805a:	bf00      	nop
 800805c:	3708      	adds	r7, #8
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	20001a50 	.word	0x20001a50

08008068 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008070:	4b08      	ldr	r3, [pc, #32]	; (8008094 <RadioOnRxTimeoutIrq+0x2c>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d008      	beq.n	800808a <RadioOnRxTimeoutIrq+0x22>
 8008078:	4b06      	ldr	r3, [pc, #24]	; (8008094 <RadioOnRxTimeoutIrq+0x2c>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d003      	beq.n	800808a <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 8008082:	4b04      	ldr	r3, [pc, #16]	; (8008094 <RadioOnRxTimeoutIrq+0x2c>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	4798      	blx	r3
    }
}
 800808a:	bf00      	nop
 800808c:	3708      	adds	r7, #8
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	20001a50 	.word	0x20001a50

08008098 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	4603      	mov	r3, r0
 80080a0:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 80080a2:	4a05      	ldr	r2, [pc, #20]	; (80080b8 <RadioOnDioIrq+0x20>)
 80080a4:	88fb      	ldrh	r3, [r7, #6]
 80080a6:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 80080aa:	f000 f807 	bl	80080bc <RadioIrqProcess>
}
 80080ae:	bf00      	nop
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	20001bb8 	.word	0x20001bb8

080080bc <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 80080bc:	b590      	push	{r4, r7, lr}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 80080c2:	4bb2      	ldr	r3, [pc, #712]	; (800838c <RadioIrqProcess+0x2d0>)
 80080c4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80080c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080cc:	f000 8109 	beq.w	80082e2 <RadioIrqProcess+0x226>
 80080d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080d4:	f300 8152 	bgt.w	800837c <RadioIrqProcess+0x2c0>
 80080d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080dc:	f000 80ef 	beq.w	80082be <RadioIrqProcess+0x202>
 80080e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080e4:	f300 814a 	bgt.w	800837c <RadioIrqProcess+0x2c0>
 80080e8:	2b80      	cmp	r3, #128	; 0x80
 80080ea:	f000 80d6 	beq.w	800829a <RadioIrqProcess+0x1de>
 80080ee:	2b80      	cmp	r3, #128	; 0x80
 80080f0:	f300 8144 	bgt.w	800837c <RadioIrqProcess+0x2c0>
 80080f4:	2b20      	cmp	r3, #32
 80080f6:	dc49      	bgt.n	800818c <RadioIrqProcess+0xd0>
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f340 813f 	ble.w	800837c <RadioIrqProcess+0x2c0>
 80080fe:	3b01      	subs	r3, #1
 8008100:	2b1f      	cmp	r3, #31
 8008102:	f200 813b 	bhi.w	800837c <RadioIrqProcess+0x2c0>
 8008106:	a201      	add	r2, pc, #4	; (adr r2, 800810c <RadioIrqProcess+0x50>)
 8008108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800810c:	08008193 	.word	0x08008193
 8008110:	080081bf 	.word	0x080081bf
 8008114:	0800837d 	.word	0x0800837d
 8008118:	0800837d 	.word	0x0800837d
 800811c:	0800837d 	.word	0x0800837d
 8008120:	0800837d 	.word	0x0800837d
 8008124:	0800837d 	.word	0x0800837d
 8008128:	0800837d 	.word	0x0800837d
 800812c:	0800837d 	.word	0x0800837d
 8008130:	0800837d 	.word	0x0800837d
 8008134:	0800837d 	.word	0x0800837d
 8008138:	0800837d 	.word	0x0800837d
 800813c:	0800837d 	.word	0x0800837d
 8008140:	0800837d 	.word	0x0800837d
 8008144:	0800837d 	.word	0x0800837d
 8008148:	0800837d 	.word	0x0800837d
 800814c:	0800837d 	.word	0x0800837d
 8008150:	0800837d 	.word	0x0800837d
 8008154:	0800837d 	.word	0x0800837d
 8008158:	0800837d 	.word	0x0800837d
 800815c:	0800837d 	.word	0x0800837d
 8008160:	0800837d 	.word	0x0800837d
 8008164:	0800837d 	.word	0x0800837d
 8008168:	0800837d 	.word	0x0800837d
 800816c:	0800837d 	.word	0x0800837d
 8008170:	0800837d 	.word	0x0800837d
 8008174:	0800837d 	.word	0x0800837d
 8008178:	0800837d 	.word	0x0800837d
 800817c:	0800837d 	.word	0x0800837d
 8008180:	0800837d 	.word	0x0800837d
 8008184:	0800837d 	.word	0x0800837d
 8008188:	08008347 	.word	0x08008347
 800818c:	2b40      	cmp	r3, #64	; 0x40
 800818e:	d06c      	beq.n	800826a <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8008190:	e0f4      	b.n	800837c <RadioIrqProcess+0x2c0>
    TimerStop( &TxTimeoutTimer );
 8008192:	487f      	ldr	r0, [pc, #508]	; (8008390 <RadioIrqProcess+0x2d4>)
 8008194:	f001 fbfc 	bl	8009990 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 8008198:	2000      	movs	r0, #0
 800819a:	f000 fb63 	bl	8008864 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800819e:	4b7d      	ldr	r3, [pc, #500]	; (8008394 <RadioIrqProcess+0x2d8>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f000 80ec 	beq.w	8008380 <RadioIrqProcess+0x2c4>
 80081a8:	4b7a      	ldr	r3, [pc, #488]	; (8008394 <RadioIrqProcess+0x2d8>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 80e6 	beq.w	8008380 <RadioIrqProcess+0x2c4>
      RadioEvents->TxDone( );
 80081b4:	4b77      	ldr	r3, [pc, #476]	; (8008394 <RadioIrqProcess+0x2d8>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4798      	blx	r3
    break;
 80081bc:	e0e0      	b.n	8008380 <RadioIrqProcess+0x2c4>
    TimerStop( &RxTimeoutTimer );
 80081be:	4876      	ldr	r0, [pc, #472]	; (8008398 <RadioIrqProcess+0x2dc>)
 80081c0:	f001 fbe6 	bl	8009990 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80081c4:	4b71      	ldr	r3, [pc, #452]	; (800838c <RadioIrqProcess+0x2d0>)
 80081c6:	785b      	ldrb	r3, [r3, #1]
 80081c8:	f083 0301 	eor.w	r3, r3, #1
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d014      	beq.n	80081fc <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 80081d2:	2000      	movs	r0, #0
 80081d4:	f000 fb46 	bl	8008864 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 80081d8:	2100      	movs	r1, #0
 80081da:	f640 1002 	movw	r0, #2306	; 0x902
 80081de:	f001 f889 	bl	80092f4 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 80081e2:	f640 1044 	movw	r0, #2372	; 0x944
 80081e6:	f001 f899 	bl	800931c <SUBGRF_ReadRegister>
 80081ea:	4603      	mov	r3, r0
 80081ec:	f043 0302 	orr.w	r3, r3, #2
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	4619      	mov	r1, r3
 80081f4:	f640 1044 	movw	r0, #2372	; 0x944
 80081f8:	f001 f87c 	bl	80092f4 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 80081fc:	1dfb      	adds	r3, r7, #7
 80081fe:	22ff      	movs	r2, #255	; 0xff
 8008200:	4619      	mov	r1, r3
 8008202:	4866      	ldr	r0, [pc, #408]	; (800839c <RadioIrqProcess+0x2e0>)
 8008204:	f000 f9fc 	bl	8008600 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8008208:	4865      	ldr	r0, [pc, #404]	; (80083a0 <RadioIrqProcess+0x2e4>)
 800820a:	f001 f81f 	bl	800924c <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800820e:	4b61      	ldr	r3, [pc, #388]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d027      	beq.n	8008266 <RadioIrqProcess+0x1aa>
 8008216:	4b5f      	ldr	r3, [pc, #380]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d022      	beq.n	8008266 <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 8008220:	4b5a      	ldr	r3, [pc, #360]	; (800838c <RadioIrqProcess+0x2d0>)
 8008222:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008226:	2b01      	cmp	r3, #1
 8008228:	d10e      	bne.n	8008248 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800822a:	4b5a      	ldr	r3, [pc, #360]	; (8008394 <RadioIrqProcess+0x2d8>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	689c      	ldr	r4, [r3, #8]
 8008230:	79fb      	ldrb	r3, [r7, #7]
 8008232:	b299      	uxth	r1, r3
 8008234:	4b55      	ldr	r3, [pc, #340]	; (800838c <RadioIrqProcess+0x2d0>)
 8008236:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800823a:	b21a      	sxth	r2, r3
 800823c:	4b53      	ldr	r3, [pc, #332]	; (800838c <RadioIrqProcess+0x2d0>)
 800823e:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8008242:	4856      	ldr	r0, [pc, #344]	; (800839c <RadioIrqProcess+0x2e0>)
 8008244:	47a0      	blx	r4
        break;
 8008246:	e00f      	b.n	8008268 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8008248:	4b52      	ldr	r3, [pc, #328]	; (8008394 <RadioIrqProcess+0x2d8>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	689c      	ldr	r4, [r3, #8]
 800824e:	79fb      	ldrb	r3, [r7, #7]
 8008250:	b299      	uxth	r1, r3
 8008252:	4b4e      	ldr	r3, [pc, #312]	; (800838c <RadioIrqProcess+0x2d0>)
 8008254:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8008258:	b21a      	sxth	r2, r3
 800825a:	4b4c      	ldr	r3, [pc, #304]	; (800838c <RadioIrqProcess+0x2d0>)
 800825c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800825e:	b25b      	sxtb	r3, r3
 8008260:	484e      	ldr	r0, [pc, #312]	; (800839c <RadioIrqProcess+0x2e0>)
 8008262:	47a0      	blx	r4
        break;
 8008264:	e000      	b.n	8008268 <RadioIrqProcess+0x1ac>
    }
 8008266:	bf00      	nop
    break;
 8008268:	e0a1      	b.n	80083ae <RadioIrqProcess+0x2f2>
    if( SubgRf.RxContinuous == false )
 800826a:	4b48      	ldr	r3, [pc, #288]	; (800838c <RadioIrqProcess+0x2d0>)
 800826c:	785b      	ldrb	r3, [r3, #1]
 800826e:	f083 0301 	eor.w	r3, r3, #1
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b00      	cmp	r3, #0
 8008276:	d002      	beq.n	800827e <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 8008278:	2000      	movs	r0, #0
 800827a:	f000 faf3 	bl	8008864 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800827e:	4b45      	ldr	r3, [pc, #276]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d07e      	beq.n	8008384 <RadioIrqProcess+0x2c8>
 8008286:	4b43      	ldr	r3, [pc, #268]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	691b      	ldr	r3, [r3, #16]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d079      	beq.n	8008384 <RadioIrqProcess+0x2c8>
      RadioEvents->RxError( );
 8008290:	4b40      	ldr	r3, [pc, #256]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	4798      	blx	r3
    break;
 8008298:	e074      	b.n	8008384 <RadioIrqProcess+0x2c8>
    SUBGRF_SetStandby( STDBY_RC );
 800829a:	2000      	movs	r0, #0
 800829c:	f000 fae2 	bl	8008864 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80082a0:	4b3c      	ldr	r3, [pc, #240]	; (8008394 <RadioIrqProcess+0x2d8>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d06f      	beq.n	8008388 <RadioIrqProcess+0x2cc>
 80082a8:	4b3a      	ldr	r3, [pc, #232]	; (8008394 <RadioIrqProcess+0x2d8>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	699b      	ldr	r3, [r3, #24]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d06a      	beq.n	8008388 <RadioIrqProcess+0x2cc>
      RadioEvents->CadDone( false );
 80082b2:	4b38      	ldr	r3, [pc, #224]	; (8008394 <RadioIrqProcess+0x2d8>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	699b      	ldr	r3, [r3, #24]
 80082b8:	2000      	movs	r0, #0
 80082ba:	4798      	blx	r3
    break;
 80082bc:	e064      	b.n	8008388 <RadioIrqProcess+0x2cc>
    SUBGRF_SetStandby( STDBY_RC );
 80082be:	2000      	movs	r0, #0
 80082c0:	f000 fad0 	bl	8008864 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80082c4:	4b33      	ldr	r3, [pc, #204]	; (8008394 <RadioIrqProcess+0x2d8>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d06b      	beq.n	80083a4 <RadioIrqProcess+0x2e8>
 80082cc:	4b31      	ldr	r3, [pc, #196]	; (8008394 <RadioIrqProcess+0x2d8>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d066      	beq.n	80083a4 <RadioIrqProcess+0x2e8>
      RadioEvents->CadDone( true );
 80082d6:	4b2f      	ldr	r3, [pc, #188]	; (8008394 <RadioIrqProcess+0x2d8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	699b      	ldr	r3, [r3, #24]
 80082dc:	2001      	movs	r0, #1
 80082de:	4798      	blx	r3
    break;
 80082e0:	e060      	b.n	80083a4 <RadioIrqProcess+0x2e8>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80082e2:	f000 f973 	bl	80085cc <SUBGRF_GetOperatingMode>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b04      	cmp	r3, #4
 80082ea:	d113      	bne.n	8008314 <RadioIrqProcess+0x258>
      TimerStop( &TxTimeoutTimer );
 80082ec:	4828      	ldr	r0, [pc, #160]	; (8008390 <RadioIrqProcess+0x2d4>)
 80082ee:	f001 fb4f 	bl	8009990 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 80082f2:	2000      	movs	r0, #0
 80082f4:	f000 fab6 	bl	8008864 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80082f8:	4b26      	ldr	r3, [pc, #152]	; (8008394 <RadioIrqProcess+0x2d8>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d053      	beq.n	80083a8 <RadioIrqProcess+0x2ec>
 8008300:	4b24      	ldr	r3, [pc, #144]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d04e      	beq.n	80083a8 <RadioIrqProcess+0x2ec>
        RadioEvents->TxTimeout( );
 800830a:	4b22      	ldr	r3, [pc, #136]	; (8008394 <RadioIrqProcess+0x2d8>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	4798      	blx	r3
    break;
 8008312:	e049      	b.n	80083a8 <RadioIrqProcess+0x2ec>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8008314:	f000 f95a 	bl	80085cc <SUBGRF_GetOperatingMode>
 8008318:	4603      	mov	r3, r0
 800831a:	2b05      	cmp	r3, #5
 800831c:	d144      	bne.n	80083a8 <RadioIrqProcess+0x2ec>
      TimerStop( &RxTimeoutTimer );
 800831e:	481e      	ldr	r0, [pc, #120]	; (8008398 <RadioIrqProcess+0x2dc>)
 8008320:	f001 fb36 	bl	8009990 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8008324:	2000      	movs	r0, #0
 8008326:	f000 fa9d 	bl	8008864 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800832a:	4b1a      	ldr	r3, [pc, #104]	; (8008394 <RadioIrqProcess+0x2d8>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d03a      	beq.n	80083a8 <RadioIrqProcess+0x2ec>
 8008332:	4b18      	ldr	r3, [pc, #96]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d035      	beq.n	80083a8 <RadioIrqProcess+0x2ec>
        RadioEvents->RxTimeout( );
 800833c:	4b15      	ldr	r3, [pc, #84]	; (8008394 <RadioIrqProcess+0x2d8>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	4798      	blx	r3
    break;
 8008344:	e030      	b.n	80083a8 <RadioIrqProcess+0x2ec>
    TimerStop( &RxTimeoutTimer );
 8008346:	4814      	ldr	r0, [pc, #80]	; (8008398 <RadioIrqProcess+0x2dc>)
 8008348:	f001 fb22 	bl	8009990 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800834c:	4b0f      	ldr	r3, [pc, #60]	; (800838c <RadioIrqProcess+0x2d0>)
 800834e:	785b      	ldrb	r3, [r3, #1]
 8008350:	f083 0301 	eor.w	r3, r3, #1
 8008354:	b2db      	uxtb	r3, r3
 8008356:	2b00      	cmp	r3, #0
 8008358:	d002      	beq.n	8008360 <RadioIrqProcess+0x2a4>
      SUBGRF_SetStandby( STDBY_RC );
 800835a:	2000      	movs	r0, #0
 800835c:	f000 fa82 	bl	8008864 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008360:	4b0c      	ldr	r3, [pc, #48]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d021      	beq.n	80083ac <RadioIrqProcess+0x2f0>
 8008368:	4b0a      	ldr	r3, [pc, #40]	; (8008394 <RadioIrqProcess+0x2d8>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d01c      	beq.n	80083ac <RadioIrqProcess+0x2f0>
      RadioEvents->RxTimeout( );
 8008372:	4b08      	ldr	r3, [pc, #32]	; (8008394 <RadioIrqProcess+0x2d8>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	4798      	blx	r3
    break;
 800837a:	e017      	b.n	80083ac <RadioIrqProcess+0x2f0>
    break;
 800837c:	bf00      	nop
 800837e:	e016      	b.n	80083ae <RadioIrqProcess+0x2f2>
    break;
 8008380:	bf00      	nop
 8008382:	e014      	b.n	80083ae <RadioIrqProcess+0x2f2>
    break;
 8008384:	bf00      	nop
 8008386:	e012      	b.n	80083ae <RadioIrqProcess+0x2f2>
    break;
 8008388:	bf00      	nop
 800838a:	e010      	b.n	80083ae <RadioIrqProcess+0x2f2>
 800838c:	20001bb8 	.word	0x20001bb8
 8008390:	20001c10 	.word	0x20001c10
 8008394:	20001a50 	.word	0x20001a50
 8008398:	20001c28 	.word	0x20001c28
 800839c:	20001950 	.word	0x20001950
 80083a0:	20001bdc 	.word	0x20001bdc
    break;
 80083a4:	bf00      	nop
 80083a6:	e002      	b.n	80083ae <RadioIrqProcess+0x2f2>
    break;
 80083a8:	bf00      	nop
 80083aa:	e000      	b.n	80083ae <RadioIrqProcess+0x2f2>
    break;
 80083ac:	bf00      	nop

  }
}
 80083ae:	bf00      	nop
 80083b0:	370c      	adds	r7, #12
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd90      	pop	{r4, r7, pc}
 80083b6:	bf00      	nop

080083b8 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 80083bc:	4b09      	ldr	r3, [pc, #36]	; (80083e4 <RadioTxPrbs+0x2c>)
 80083be:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80083c2:	2101      	movs	r1, #1
 80083c4:	4618      	mov	r0, r3
 80083c6:	f001 f811 	bl	80093ec <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 80083ca:	4b07      	ldr	r3, [pc, #28]	; (80083e8 <RadioTxPrbs+0x30>)
 80083cc:	212d      	movs	r1, #45	; 0x2d
 80083ce:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80083d2:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 80083d4:	f000 fb1a 	bl	8008a0c <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 80083d8:	4804      	ldr	r0, [pc, #16]	; (80083ec <RadioTxPrbs+0x34>)
 80083da:	f000 fa61 	bl	80088a0 <SUBGRF_SetTx>
}
 80083de:	bf00      	nop
 80083e0:	bd80      	pop	{r7, pc}
 80083e2:	bf00      	nop
 80083e4:	20001bb8 	.word	0x20001bb8
 80083e8:	08007ee3 	.word	0x08007ee3
 80083ec:	000fffff 	.word	0x000fffff

080083f0 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	4603      	mov	r3, r0
 80083f8:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80083fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083fe:	4618      	mov	r0, r3
 8008400:	f001 f81c 	bl	800943c <SUBGRF_SetRfTxPower>
 8008404:	4603      	mov	r3, r0
 8008406:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 8008408:	7bfb      	ldrb	r3, [r7, #15]
 800840a:	2101      	movs	r1, #1
 800840c:	4618      	mov	r0, r3
 800840e:	f000 ffed 	bl	80093ec <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 8008412:	f000 faef 	bl	80089f4 <SUBGRF_SetTxContinuousWave>
}
 8008416:	bf00      	nop
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}

0800841e <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 800841e:	b480      	push	{r7}
 8008420:	b089      	sub	sp, #36	; 0x24
 8008422:	af00      	add	r7, sp, #0
 8008424:	60f8      	str	r0, [r7, #12]
 8008426:	60b9      	str	r1, [r7, #8]
 8008428:	4613      	mov	r3, r2
 800842a:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 800842c:	2300      	movs	r3, #0
 800842e:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8008430:	2300      	movs	r3, #0
 8008432:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8008434:	2300      	movs	r3, #0
 8008436:	61bb      	str	r3, [r7, #24]
 8008438:	e011      	b.n	800845e <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	68ba      	ldr	r2, [r7, #8]
 800843e:	4413      	add	r3, r2
 8008440:	781a      	ldrb	r2, [r3, #0]
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	68b9      	ldr	r1, [r7, #8]
 8008446:	440b      	add	r3, r1
 8008448:	43d2      	mvns	r2, r2
 800844a:	b2d2      	uxtb	r2, r2
 800844c:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	4413      	add	r3, r2
 8008454:	2200      	movs	r2, #0
 8008456:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	3301      	adds	r3, #1
 800845c:	61bb      	str	r3, [r7, #24]
 800845e:	79fb      	ldrb	r3, [r7, #7]
 8008460:	69ba      	ldr	r2, [r7, #24]
 8008462:	429a      	cmp	r2, r3
 8008464:	dbe9      	blt.n	800843a <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 8008466:	2300      	movs	r3, #0
 8008468:	61bb      	str	r3, [r7, #24]
 800846a:	e049      	b.n	8008500 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	425a      	negs	r2, r3
 8008470:	f003 0307 	and.w	r3, r3, #7
 8008474:	f002 0207 	and.w	r2, r2, #7
 8008478:	bf58      	it	pl
 800847a:	4253      	negpl	r3, r2
 800847c:	b2db      	uxtb	r3, r3
 800847e:	f1c3 0307 	rsb	r3, r3, #7
 8008482:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8008484:	69bb      	ldr	r3, [r7, #24]
 8008486:	2b00      	cmp	r3, #0
 8008488:	da00      	bge.n	800848c <payload_integration+0x6e>
 800848a:	3307      	adds	r3, #7
 800848c:	10db      	asrs	r3, r3, #3
 800848e:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	3301      	adds	r3, #1
 8008494:	425a      	negs	r2, r3
 8008496:	f003 0307 	and.w	r3, r3, #7
 800849a:	f002 0207 	and.w	r2, r2, #7
 800849e:	bf58      	it	pl
 80084a0:	4253      	negpl	r3, r2
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	f1c3 0307 	rsb	r3, r3, #7
 80084a8:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	3301      	adds	r3, #1
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	da00      	bge.n	80084b4 <payload_integration+0x96>
 80084b2:	3307      	adds	r3, #7
 80084b4:	10db      	asrs	r3, r3, #3
 80084b6:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 80084b8:	7dbb      	ldrb	r3, [r7, #22]
 80084ba:	68ba      	ldr	r2, [r7, #8]
 80084bc:	4413      	add	r3, r2
 80084be:	781b      	ldrb	r3, [r3, #0]
 80084c0:	461a      	mov	r2, r3
 80084c2:	7dfb      	ldrb	r3, [r7, #23]
 80084c4:	fa42 f303 	asr.w	r3, r2, r3
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	f003 0301 	and.w	r3, r3, #1
 80084ce:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 80084d0:	7ffa      	ldrb	r2, [r7, #31]
 80084d2:	7cfb      	ldrb	r3, [r7, #19]
 80084d4:	4053      	eors	r3, r2
 80084d6:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 80084d8:	7d3b      	ldrb	r3, [r7, #20]
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	4413      	add	r3, r2
 80084de:	781b      	ldrb	r3, [r3, #0]
 80084e0:	b25a      	sxtb	r2, r3
 80084e2:	7ff9      	ldrb	r1, [r7, #31]
 80084e4:	7d7b      	ldrb	r3, [r7, #21]
 80084e6:	fa01 f303 	lsl.w	r3, r1, r3
 80084ea:	b25b      	sxtb	r3, r3
 80084ec:	4313      	orrs	r3, r2
 80084ee:	b259      	sxtb	r1, r3
 80084f0:	7d3b      	ldrb	r3, [r7, #20]
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	4413      	add	r3, r2
 80084f6:	b2ca      	uxtb	r2, r1
 80084f8:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 80084fa:	69bb      	ldr	r3, [r7, #24]
 80084fc:	3301      	adds	r3, #1
 80084fe:	61bb      	str	r3, [r7, #24]
 8008500:	79fb      	ldrb	r3, [r7, #7]
 8008502:	00db      	lsls	r3, r3, #3
 8008504:	69ba      	ldr	r2, [r7, #24]
 8008506:	429a      	cmp	r2, r3
 8008508:	dbb0      	blt.n	800846c <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 800850a:	7ffb      	ldrb	r3, [r7, #31]
 800850c:	01db      	lsls	r3, r3, #7
 800850e:	b25a      	sxtb	r2, r3
 8008510:	7ffb      	ldrb	r3, [r7, #31]
 8008512:	019b      	lsls	r3, r3, #6
 8008514:	b25b      	sxtb	r3, r3
 8008516:	4313      	orrs	r3, r2
 8008518:	b25b      	sxtb	r3, r3
 800851a:	7ffa      	ldrb	r2, [r7, #31]
 800851c:	2a00      	cmp	r2, #0
 800851e:	d101      	bne.n	8008524 <payload_integration+0x106>
 8008520:	2220      	movs	r2, #32
 8008522:	e000      	b.n	8008526 <payload_integration+0x108>
 8008524:	2200      	movs	r2, #0
 8008526:	4313      	orrs	r3, r2
 8008528:	b259      	sxtb	r1, r3
 800852a:	79fb      	ldrb	r3, [r7, #7]
 800852c:	68fa      	ldr	r2, [r7, #12]
 800852e:	4413      	add	r3, r2
 8008530:	b2ca      	uxtb	r2, r1
 8008532:	701a      	strb	r2, [r3, #0]
}
 8008534:	bf00      	nop
 8008536:	3724      	adds	r7, #36	; 0x24
 8008538:	46bd      	mov	sp, r7
 800853a:	bc80      	pop	{r7}
 800853c:	4770      	bx	lr
	...

08008540 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d002      	beq.n	8008554 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800854e:	4a1c      	ldr	r2, [pc, #112]	; (80085c0 <SUBGRF_Init+0x80>)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8008554:	2002      	movs	r0, #2
 8008556:	f000 ffac 	bl	80094b2 <Radio_SMPS_Set>

    RADIO_INIT();
 800855a:	f7f8 f977 	bl	800084c <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 800855e:	4b19      	ldr	r3, [pc, #100]	; (80085c4 <SUBGRF_Init+0x84>)
 8008560:	2200      	movs	r2, #0
 8008562:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8008564:	2000      	movs	r0, #0
 8008566:	f000 f97d 	bl	8008864 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800856a:	f001 f943 	bl	80097f4 <RBI_IsTCXO>
 800856e:	4603      	mov	r3, r0
 8008570:	2b01      	cmp	r3, #1
 8008572:	d112      	bne.n	800859a <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8008574:	f001 f937 	bl	80097e6 <RBI_GetWakeUpTime>
 8008578:	4603      	mov	r3, r0
 800857a:	019b      	lsls	r3, r3, #6
 800857c:	4619      	mov	r1, r3
 800857e:	2001      	movs	r0, #1
 8008580:	f000 fb9e 	bl	8008cc0 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8008584:	2100      	movs	r1, #0
 8008586:	f640 1011 	movw	r0, #2321	; 0x911
 800858a:	f000 feb3 	bl	80092f4 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800858e:	237f      	movs	r3, #127	; 0x7f
 8008590:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8008592:	7b38      	ldrb	r0, [r7, #12]
 8008594:	f000 faa4 	bl	8008ae0 <SUBGRF_Calibrate>
 8008598:	e009      	b.n	80085ae <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800859a:	2120      	movs	r1, #32
 800859c:	f640 1011 	movw	r0, #2321	; 0x911
 80085a0:	f000 fea8 	bl	80092f4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80085a4:	2120      	movs	r1, #32
 80085a6:	f640 1012 	movw	r0, #2322	; 0x912
 80085aa:	f000 fea3 	bl	80092f4 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 80085ae:	f001 f879 	bl	80096a4 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 80085b2:	4b05      	ldr	r3, [pc, #20]	; (80085c8 <SUBGRF_Init+0x88>)
 80085b4:	2201      	movs	r2, #1
 80085b6:	701a      	strb	r2, [r3, #0]
}
 80085b8:	bf00      	nop
 80085ba:	3710      	adds	r7, #16
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	20001a60 	.word	0x20001a60
 80085c4:	20001a5c 	.word	0x20001a5c
 80085c8:	20001a54 	.word	0x20001a54

080085cc <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 80085cc:	b480      	push	{r7}
 80085ce:	af00      	add	r7, sp, #0
    return OperatingMode;
 80085d0:	4b02      	ldr	r3, [pc, #8]	; (80085dc <SUBGRF_GetOperatingMode+0x10>)
 80085d2:	781b      	ldrb	r3, [r3, #0]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bc80      	pop	{r7}
 80085da:	4770      	bx	lr
 80085dc:	20001a54 	.word	0x20001a54

080085e0 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b082      	sub	sp, #8
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	460b      	mov	r3, r1
 80085ea:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80085ec:	78fb      	ldrb	r3, [r7, #3]
 80085ee:	461a      	mov	r2, r3
 80085f0:	6879      	ldr	r1, [r7, #4]
 80085f2:	2000      	movs	r0, #0
 80085f4:	f000 fece 	bl	8009394 <SUBGRF_WriteBuffer>
}
 80085f8:	bf00      	nop
 80085fa:	3708      	adds	r7, #8
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	4613      	mov	r3, r2
 800860c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800860e:	2300      	movs	r3, #0
 8008610:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8008612:	f107 0317 	add.w	r3, r7, #23
 8008616:	4619      	mov	r1, r3
 8008618:	68b8      	ldr	r0, [r7, #8]
 800861a:	f000 fde9 	bl	80091f0 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	79fa      	ldrb	r2, [r7, #7]
 8008624:	429a      	cmp	r2, r3
 8008626:	d201      	bcs.n	800862c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8008628:	2301      	movs	r3, #1
 800862a:	e007      	b.n	800863c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800862c:	7df8      	ldrb	r0, [r7, #23]
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	461a      	mov	r2, r3
 8008634:	68f9      	ldr	r1, [r7, #12]
 8008636:	f000 fec3 	bl	80093c0 <SUBGRF_ReadBuffer>
    return 0;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	460b      	mov	r3, r1
 800864e:	607a      	str	r2, [r7, #4]
 8008650:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8008652:	7afb      	ldrb	r3, [r7, #11]
 8008654:	4619      	mov	r1, r3
 8008656:	68f8      	ldr	r0, [r7, #12]
 8008658:	f7ff ffc2 	bl	80085e0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 f91f 	bl	80088a0 <SUBGRF_SetTx>
}
 8008662:	bf00      	nop
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800866a:	b580      	push	{r7, lr}
 800866c:	b082      	sub	sp, #8
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8008672:	2208      	movs	r2, #8
 8008674:	6879      	ldr	r1, [r7, #4]
 8008676:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800867a:	f000 fe63 	bl	8009344 <SUBGRF_WriteRegisters>
    return 0;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3708      	adds	r7, #8
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	4603      	mov	r3, r0
 8008690:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8008692:	88fb      	ldrh	r3, [r7, #6]
 8008694:	0a1b      	lsrs	r3, r3, #8
 8008696:	b29b      	uxth	r3, r3
 8008698:	b2db      	uxtb	r3, r3
 800869a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800869c:	88fb      	ldrh	r3, [r7, #6]
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80086a2:	f000 fb93 	bl	8008dcc <SUBGRF_GetPacketType>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d108      	bne.n	80086be <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80086ac:	f107 030c 	add.w	r3, r7, #12
 80086b0:	2202      	movs	r2, #2
 80086b2:	4619      	mov	r1, r3
 80086b4:	f240 60bc 	movw	r0, #1724	; 0x6bc
 80086b8:	f000 fe44 	bl	8009344 <SUBGRF_WriteRegisters>
            break;
 80086bc:	e000      	b.n	80086c0 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80086be:	bf00      	nop
    }
}
 80086c0:	bf00      	nop
 80086c2:	3710      	adds	r7, #16
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b084      	sub	sp, #16
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	4603      	mov	r3, r0
 80086d0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80086d2:	88fb      	ldrh	r3, [r7, #6]
 80086d4:	0a1b      	lsrs	r3, r3, #8
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80086dc:	88fb      	ldrh	r3, [r7, #6]
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80086e2:	f000 fb73 	bl	8008dcc <SUBGRF_GetPacketType>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d108      	bne.n	80086fe <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80086ec:	f107 030c 	add.w	r3, r7, #12
 80086f0:	2202      	movs	r2, #2
 80086f2:	4619      	mov	r1, r3
 80086f4:	f240 60be 	movw	r0, #1726	; 0x6be
 80086f8:	f000 fe24 	bl	8009344 <SUBGRF_WriteRegisters>
            break;
 80086fc:	e000      	b.n	8008700 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 80086fe:	bf00      	nop
    }
}
 8008700:	bf00      	nop
 8008702:	3710      	adds	r7, #16
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	4603      	mov	r3, r0
 8008710:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8008712:	2300      	movs	r3, #0
 8008714:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8008716:	f000 fb59 	bl	8008dcc <SUBGRF_GetPacketType>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d121      	bne.n	8008764 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8008720:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8008724:	f000 fdfa 	bl	800931c <SUBGRF_ReadRegister>
 8008728:	4603      	mov	r3, r0
 800872a:	f023 0301 	bic.w	r3, r3, #1
 800872e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8008730:	88fb      	ldrh	r3, [r7, #6]
 8008732:	0a1b      	lsrs	r3, r3, #8
 8008734:	b29b      	uxth	r3, r3
 8008736:	b25b      	sxtb	r3, r3
 8008738:	f003 0301 	and.w	r3, r3, #1
 800873c:	b25a      	sxtb	r2, r3
 800873e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008742:	4313      	orrs	r3, r2
 8008744:	b25b      	sxtb	r3, r3
 8008746:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8008748:	7bfb      	ldrb	r3, [r7, #15]
 800874a:	4619      	mov	r1, r3
 800874c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8008750:	f000 fdd0 	bl	80092f4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8008754:	88fb      	ldrh	r3, [r7, #6]
 8008756:	b2db      	uxtb	r3, r3
 8008758:	4619      	mov	r1, r3
 800875a:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800875e:	f000 fdc9 	bl	80092f4 <SUBGRF_WriteRegister>
            break;
 8008762:	e000      	b.n	8008766 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8008764:	bf00      	nop
    }
}
 8008766:	bf00      	nop
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b082      	sub	sp, #8
 8008772:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8008774:	2300      	movs	r3, #0
 8008776:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8008778:	2300      	movs	r3, #0
 800877a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800877c:	2300      	movs	r3, #0
 800877e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8008780:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8008784:	f000 fdca 	bl	800931c <SUBGRF_ReadRegister>
 8008788:	4603      	mov	r3, r0
 800878a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800878c:	79fb      	ldrb	r3, [r7, #7]
 800878e:	f023 0301 	bic.w	r3, r3, #1
 8008792:	b2db      	uxtb	r3, r3
 8008794:	4619      	mov	r1, r3
 8008796:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800879a:	f000 fdab 	bl	80092f4 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800879e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80087a2:	f000 fdbb 	bl	800931c <SUBGRF_ReadRegister>
 80087a6:	4603      	mov	r3, r0
 80087a8:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 80087aa:	79bb      	ldrb	r3, [r7, #6]
 80087ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	4619      	mov	r1, r3
 80087b4:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80087b8:	f000 fd9c 	bl	80092f4 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80087bc:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80087c0:	f000 f890 	bl	80088e4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 80087c4:	463b      	mov	r3, r7
 80087c6:	2204      	movs	r2, #4
 80087c8:	4619      	mov	r1, r3
 80087ca:	f640 0019 	movw	r0, #2073	; 0x819
 80087ce:	f000 fdcd 	bl	800936c <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 80087d2:	2000      	movs	r0, #0
 80087d4:	f000 f846 	bl	8008864 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80087d8:	79fb      	ldrb	r3, [r7, #7]
 80087da:	4619      	mov	r1, r3
 80087dc:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80087e0:	f000 fd88 	bl	80092f4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80087e4:	79bb      	ldrb	r3, [r7, #6]
 80087e6:	4619      	mov	r1, r3
 80087e8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80087ec:	f000 fd82 	bl	80092f4 <SUBGRF_WriteRegister>

    return number;
 80087f0:	683b      	ldr	r3, [r7, #0]
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3708      	adds	r7, #8
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
	...

080087fc <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8008804:	2000      	movs	r0, #0
 8008806:	f000 ff8b 	bl	8009720 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800880a:	2002      	movs	r0, #2
 800880c:	f000 fe51 	bl	80094b2 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8008810:	793b      	ldrb	r3, [r7, #4]
 8008812:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008816:	b2db      	uxtb	r3, r3
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800881c:	793b      	ldrb	r3, [r7, #4]
 800881e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008822:	b2db      	uxtb	r3, r3
 8008824:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8008826:	b25b      	sxtb	r3, r3
 8008828:	4313      	orrs	r3, r2
 800882a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800882c:	793b      	ldrb	r3, [r7, #4]
 800882e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008832:	b2db      	uxtb	r3, r3
 8008834:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8008836:	4313      	orrs	r3, r2
 8008838:	b25b      	sxtb	r3, r3
 800883a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800883c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800883e:	f107 020f 	add.w	r2, r7, #15
 8008842:	2301      	movs	r3, #1
 8008844:	2184      	movs	r1, #132	; 0x84
 8008846:	4805      	ldr	r0, [pc, #20]	; (800885c <SUBGRF_SetSleep+0x60>)
 8008848:	f7fa f988 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 800884c:	4b04      	ldr	r3, [pc, #16]	; (8008860 <SUBGRF_SetSleep+0x64>)
 800884e:	2200      	movs	r2, #0
 8008850:	701a      	strb	r2, [r3, #0]
}
 8008852:	bf00      	nop
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	20001ad8 	.word	0x20001ad8
 8008860:	20001a54 	.word	0x20001a54

08008864 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	4603      	mov	r3, r0
 800886c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800886e:	1dfa      	adds	r2, r7, #7
 8008870:	2301      	movs	r3, #1
 8008872:	2180      	movs	r1, #128	; 0x80
 8008874:	4808      	ldr	r0, [pc, #32]	; (8008898 <SUBGRF_SetStandby+0x34>)
 8008876:	f7fa f971 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 800887a:	79fb      	ldrb	r3, [r7, #7]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d103      	bne.n	8008888 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8008880:	4b06      	ldr	r3, [pc, #24]	; (800889c <SUBGRF_SetStandby+0x38>)
 8008882:	2201      	movs	r2, #1
 8008884:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8008886:	e002      	b.n	800888e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8008888:	4b04      	ldr	r3, [pc, #16]	; (800889c <SUBGRF_SetStandby+0x38>)
 800888a:	2202      	movs	r2, #2
 800888c:	701a      	strb	r2, [r3, #0]
}
 800888e:	bf00      	nop
 8008890:	3708      	adds	r7, #8
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	20001ad8 	.word	0x20001ad8
 800889c:	20001a54 	.word	0x20001a54

080088a0 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80088a8:	4b0c      	ldr	r3, [pc, #48]	; (80088dc <SUBGRF_SetTx+0x3c>)
 80088aa:	2204      	movs	r2, #4
 80088ac:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	0c1b      	lsrs	r3, r3, #16
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	0a1b      	lsrs	r3, r3, #8
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80088c4:	f107 020c 	add.w	r2, r7, #12
 80088c8:	2303      	movs	r3, #3
 80088ca:	2183      	movs	r1, #131	; 0x83
 80088cc:	4804      	ldr	r0, [pc, #16]	; (80088e0 <SUBGRF_SetTx+0x40>)
 80088ce:	f7fa f945 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 80088d2:	bf00      	nop
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	20001a54 	.word	0x20001a54
 80088e0:	20001ad8 	.word	0x20001ad8

080088e4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80088ec:	4b0c      	ldr	r3, [pc, #48]	; (8008920 <SUBGRF_SetRx+0x3c>)
 80088ee:	2205      	movs	r2, #5
 80088f0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	0c1b      	lsrs	r3, r3, #16
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	0a1b      	lsrs	r3, r3, #8
 80088fe:	b2db      	uxtb	r3, r3
 8008900:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	b2db      	uxtb	r3, r3
 8008906:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8008908:	f107 020c 	add.w	r2, r7, #12
 800890c:	2303      	movs	r3, #3
 800890e:	2182      	movs	r1, #130	; 0x82
 8008910:	4804      	ldr	r0, [pc, #16]	; (8008924 <SUBGRF_SetRx+0x40>)
 8008912:	f7fa f923 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008916:	bf00      	nop
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	20001a54 	.word	0x20001a54
 8008924:	20001ad8 	.word	0x20001ad8

08008928 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8008930:	4b0e      	ldr	r3, [pc, #56]	; (800896c <SUBGRF_SetRxBoosted+0x44>)
 8008932:	2205      	movs	r2, #5
 8008934:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8008936:	2197      	movs	r1, #151	; 0x97
 8008938:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800893c:	f000 fcda 	bl	80092f4 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	0c1b      	lsrs	r3, r3, #16
 8008944:	b2db      	uxtb	r3, r3
 8008946:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	0a1b      	lsrs	r3, r3, #8
 800894c:	b2db      	uxtb	r3, r3
 800894e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	b2db      	uxtb	r3, r3
 8008954:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8008956:	f107 020c 	add.w	r2, r7, #12
 800895a:	2303      	movs	r3, #3
 800895c:	2182      	movs	r1, #130	; 0x82
 800895e:	4804      	ldr	r0, [pc, #16]	; (8008970 <SUBGRF_SetRxBoosted+0x48>)
 8008960:	f7fa f8fc 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008964:	bf00      	nop
 8008966:	3710      	adds	r7, #16
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}
 800896c:	20001a54 	.word	0x20001a54
 8008970:	20001ad8 	.word	0x20001ad8

08008974 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	0c1b      	lsrs	r3, r3, #16
 8008982:	b2db      	uxtb	r3, r3
 8008984:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	0a1b      	lsrs	r3, r3, #8
 800898a:	b2db      	uxtb	r3, r3
 800898c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	b2db      	uxtb	r3, r3
 8008992:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	0c1b      	lsrs	r3, r3, #16
 8008998:	b2db      	uxtb	r3, r3
 800899a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	0a1b      	lsrs	r3, r3, #8
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 80089aa:	f107 0208 	add.w	r2, r7, #8
 80089ae:	2306      	movs	r3, #6
 80089b0:	2194      	movs	r1, #148	; 0x94
 80089b2:	4805      	ldr	r0, [pc, #20]	; (80089c8 <SUBGRF_SetRxDutyCycle+0x54>)
 80089b4:	f7fa f8d2 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 80089b8:	4b04      	ldr	r3, [pc, #16]	; (80089cc <SUBGRF_SetRxDutyCycle+0x58>)
 80089ba:	2206      	movs	r2, #6
 80089bc:	701a      	strb	r2, [r3, #0]
}
 80089be:	bf00      	nop
 80089c0:	3710      	adds	r7, #16
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	20001ad8 	.word	0x20001ad8
 80089cc:	20001a54 	.word	0x20001a54

080089d0 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80089d4:	2300      	movs	r3, #0
 80089d6:	2200      	movs	r2, #0
 80089d8:	21c5      	movs	r1, #197	; 0xc5
 80089da:	4804      	ldr	r0, [pc, #16]	; (80089ec <SUBGRF_SetCad+0x1c>)
 80089dc:	f7fa f8be 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 80089e0:	4b03      	ldr	r3, [pc, #12]	; (80089f0 <SUBGRF_SetCad+0x20>)
 80089e2:	2207      	movs	r2, #7
 80089e4:	701a      	strb	r2, [r3, #0]
}
 80089e6:	bf00      	nop
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop
 80089ec:	20001ad8 	.word	0x20001ad8
 80089f0:	20001a54 	.word	0x20001a54

080089f4 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 80089f8:	2300      	movs	r3, #0
 80089fa:	2200      	movs	r2, #0
 80089fc:	21d1      	movs	r1, #209	; 0xd1
 80089fe:	4802      	ldr	r0, [pc, #8]	; (8008a08 <SUBGRF_SetTxContinuousWave+0x14>)
 8008a00:	f7fa f8ac 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008a04:	bf00      	nop
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	20001ad8 	.word	0x20001ad8

08008a0c <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8008a10:	2300      	movs	r3, #0
 8008a12:	2200      	movs	r2, #0
 8008a14:	21d2      	movs	r1, #210	; 0xd2
 8008a16:	4802      	ldr	r0, [pc, #8]	; (8008a20 <SUBGRF_SetTxInfinitePreamble+0x14>)
 8008a18:	f7fa f8a0 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008a1c:	bf00      	nop
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	20001ad8 	.word	0x20001ad8

08008a24 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8008a2e:	1dfa      	adds	r2, r7, #7
 8008a30:	2301      	movs	r3, #1
 8008a32:	219f      	movs	r1, #159	; 0x9f
 8008a34:	4803      	ldr	r0, [pc, #12]	; (8008a44 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 8008a36:	f7fa f891 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008a3a:	bf00      	nop
 8008a3c:	3708      	adds	r7, #8
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	bf00      	nop
 8008a44:	20001ad8 	.word	0x20001ad8

08008a48 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	4603      	mov	r3, r0
 8008a50:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8008a52:	1dfa      	adds	r2, r7, #7
 8008a54:	2301      	movs	r3, #1
 8008a56:	21a0      	movs	r1, #160	; 0xa0
 8008a58:	4813      	ldr	r0, [pc, #76]	; (8008aa8 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 8008a5a:	f7fa f87f 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 8008a5e:	79fb      	ldrb	r3, [r7, #7]
 8008a60:	2b3f      	cmp	r3, #63	; 0x3f
 8008a62:	d91c      	bls.n	8008a9e <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8008a64:	79fb      	ldrb	r3, [r7, #7]
 8008a66:	085b      	lsrs	r3, r3, #1
 8008a68:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8008a72:	e005      	b.n	8008a80 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8008a74:	7bfb      	ldrb	r3, [r7, #15]
 8008a76:	089b      	lsrs	r3, r3, #2
 8008a78:	73fb      	strb	r3, [r7, #15]
            exp++;
 8008a7a:	7bbb      	ldrb	r3, [r7, #14]
 8008a7c:	3301      	adds	r3, #1
 8008a7e:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8008a80:	7bfb      	ldrb	r3, [r7, #15]
 8008a82:	2b1f      	cmp	r3, #31
 8008a84:	d8f6      	bhi.n	8008a74 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8008a86:	7bfb      	ldrb	r3, [r7, #15]
 8008a88:	00db      	lsls	r3, r3, #3
 8008a8a:	b2da      	uxtb	r2, r3
 8008a8c:	7bbb      	ldrb	r3, [r7, #14]
 8008a8e:	4413      	add	r3, r2
 8008a90:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8008a92:	7b7b      	ldrb	r3, [r7, #13]
 8008a94:	4619      	mov	r1, r3
 8008a96:	f240 7006 	movw	r0, #1798	; 0x706
 8008a9a:	f000 fc2b 	bl	80092f4 <SUBGRF_WriteRegister>
    }
}
 8008a9e:	bf00      	nop
 8008aa0:	3710      	adds	r7, #16
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	20001ad8 	.word	0x20001ad8

08008aac <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b082      	sub	sp, #8
 8008ab0:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 8008ab2:	f000 fea6 	bl	8009802 <RBI_IsDCDC>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d102      	bne.n	8008ac2 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8008abc:	2301      	movs	r3, #1
 8008abe:	71fb      	strb	r3, [r7, #7]
 8008ac0:	e001      	b.n	8008ac6 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8008ac6:	1dfa      	adds	r2, r7, #7
 8008ac8:	2301      	movs	r3, #1
 8008aca:	2196      	movs	r1, #150	; 0x96
 8008acc:	4803      	ldr	r0, [pc, #12]	; (8008adc <SUBGRF_SetRegulatorMode+0x30>)
 8008ace:	f7fa f845 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008ad2:	bf00      	nop
 8008ad4:	3708      	adds	r7, #8
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	20001ad8 	.word	0x20001ad8

08008ae0 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b084      	sub	sp, #16
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008ae8:	793b      	ldrb	r3, [r7, #4]
 8008aea:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	019b      	lsls	r3, r3, #6
 8008af2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8008af4:	793b      	ldrb	r3, [r7, #4]
 8008af6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008afe:	b25b      	sxtb	r3, r3
 8008b00:	4313      	orrs	r3, r2
 8008b02:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8008b04:	793b      	ldrb	r3, [r7, #4]
 8008b06:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8008b0e:	b25b      	sxtb	r3, r3
 8008b10:	4313      	orrs	r3, r2
 8008b12:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8008b14:	793b      	ldrb	r3, [r7, #4]
 8008b16:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8008b1e:	b25b      	sxtb	r3, r3
 8008b20:	4313      	orrs	r3, r2
 8008b22:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8008b24:	793b      	ldrb	r3, [r7, #4]
 8008b26:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8008b2e:	b25b      	sxtb	r3, r3
 8008b30:	4313      	orrs	r3, r2
 8008b32:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8008b34:	793b      	ldrb	r3, [r7, #4]
 8008b36:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8008b3e:	b25b      	sxtb	r3, r3
 8008b40:	4313      	orrs	r3, r2
 8008b42:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8008b44:	793b      	ldrb	r3, [r7, #4]
 8008b46:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	b25b      	sxtb	r3, r3
 8008b52:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008b54:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8008b56:	f107 020f 	add.w	r2, r7, #15
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	2189      	movs	r1, #137	; 0x89
 8008b5e:	4803      	ldr	r0, [pc, #12]	; (8008b6c <SUBGRF_Calibrate+0x8c>)
 8008b60:	f7f9 fffc 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008b64:	bf00      	nop
 8008b66:	3710      	adds	r7, #16
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	20001ad8 	.word	0x20001ad8

08008b70 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a1b      	ldr	r2, [pc, #108]	; (8008be8 <SUBGRF_CalibrateImage+0x78>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d904      	bls.n	8008b8a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8008b80:	23e1      	movs	r3, #225	; 0xe1
 8008b82:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8008b84:	23e9      	movs	r3, #233	; 0xe9
 8008b86:	737b      	strb	r3, [r7, #13]
 8008b88:	e022      	b.n	8008bd0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4a17      	ldr	r2, [pc, #92]	; (8008bec <SUBGRF_CalibrateImage+0x7c>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d904      	bls.n	8008b9c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8008b92:	23d7      	movs	r3, #215	; 0xd7
 8008b94:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8008b96:	23db      	movs	r3, #219	; 0xdb
 8008b98:	737b      	strb	r3, [r7, #13]
 8008b9a:	e019      	b.n	8008bd0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a14      	ldr	r2, [pc, #80]	; (8008bf0 <SUBGRF_CalibrateImage+0x80>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d904      	bls.n	8008bae <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8008ba4:	23c1      	movs	r3, #193	; 0xc1
 8008ba6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8008ba8:	23c5      	movs	r3, #197	; 0xc5
 8008baa:	737b      	strb	r3, [r7, #13]
 8008bac:	e010      	b.n	8008bd0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a10      	ldr	r2, [pc, #64]	; (8008bf4 <SUBGRF_CalibrateImage+0x84>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d904      	bls.n	8008bc0 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8008bb6:	2375      	movs	r3, #117	; 0x75
 8008bb8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8008bba:	2381      	movs	r3, #129	; 0x81
 8008bbc:	737b      	strb	r3, [r7, #13]
 8008bbe:	e007      	b.n	8008bd0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a0d      	ldr	r2, [pc, #52]	; (8008bf8 <SUBGRF_CalibrateImage+0x88>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d903      	bls.n	8008bd0 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8008bc8:	236b      	movs	r3, #107	; 0x6b
 8008bca:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8008bcc:	236f      	movs	r3, #111	; 0x6f
 8008bce:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8008bd0:	f107 020c 	add.w	r2, r7, #12
 8008bd4:	2302      	movs	r3, #2
 8008bd6:	2198      	movs	r1, #152	; 0x98
 8008bd8:	4808      	ldr	r0, [pc, #32]	; (8008bfc <SUBGRF_CalibrateImage+0x8c>)
 8008bda:	f7f9 ffbf 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008bde:	bf00      	nop
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	35a4e900 	.word	0x35a4e900
 8008bec:	32a9f880 	.word	0x32a9f880
 8008bf0:	2de54480 	.word	0x2de54480
 8008bf4:	1b6b0b00 	.word	0x1b6b0b00
 8008bf8:	1954fc40 	.word	0x1954fc40
 8008bfc:	20001ad8 	.word	0x20001ad8

08008c00 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8008c00:	b590      	push	{r4, r7, lr}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	4604      	mov	r4, r0
 8008c08:	4608      	mov	r0, r1
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	4623      	mov	r3, r4
 8008c10:	71fb      	strb	r3, [r7, #7]
 8008c12:	4603      	mov	r3, r0
 8008c14:	71bb      	strb	r3, [r7, #6]
 8008c16:	460b      	mov	r3, r1
 8008c18:	717b      	strb	r3, [r7, #5]
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8008c1e:	79fb      	ldrb	r3, [r7, #7]
 8008c20:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8008c22:	79bb      	ldrb	r3, [r7, #6]
 8008c24:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8008c26:	797b      	ldrb	r3, [r7, #5]
 8008c28:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8008c2a:	793b      	ldrb	r3, [r7, #4]
 8008c2c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8008c2e:	f107 020c 	add.w	r2, r7, #12
 8008c32:	2304      	movs	r3, #4
 8008c34:	2195      	movs	r1, #149	; 0x95
 8008c36:	4803      	ldr	r0, [pc, #12]	; (8008c44 <SUBGRF_SetPaConfig+0x44>)
 8008c38:	f7f9 ff90 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008c3c:	bf00      	nop
 8008c3e:	3714      	adds	r7, #20
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd90      	pop	{r4, r7, pc}
 8008c44:	20001ad8 	.word	0x20001ad8

08008c48 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8008c48:	b590      	push	{r4, r7, lr}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	461a      	mov	r2, r3
 8008c56:	4623      	mov	r3, r4
 8008c58:	80fb      	strh	r3, [r7, #6]
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	80bb      	strh	r3, [r7, #4]
 8008c5e:	460b      	mov	r3, r1
 8008c60:	807b      	strh	r3, [r7, #2]
 8008c62:	4613      	mov	r3, r2
 8008c64:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8008c66:	88fb      	ldrh	r3, [r7, #6]
 8008c68:	0a1b      	lsrs	r3, r3, #8
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8008c70:	88fb      	ldrh	r3, [r7, #6]
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8008c76:	88bb      	ldrh	r3, [r7, #4]
 8008c78:	0a1b      	lsrs	r3, r3, #8
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8008c80:	88bb      	ldrh	r3, [r7, #4]
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8008c86:	887b      	ldrh	r3, [r7, #2]
 8008c88:	0a1b      	lsrs	r3, r3, #8
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8008c90:	887b      	ldrh	r3, [r7, #2]
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8008c96:	883b      	ldrh	r3, [r7, #0]
 8008c98:	0a1b      	lsrs	r3, r3, #8
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8008ca0:	883b      	ldrh	r3, [r7, #0]
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8008ca6:	f107 0208 	add.w	r2, r7, #8
 8008caa:	2308      	movs	r3, #8
 8008cac:	2108      	movs	r1, #8
 8008cae:	4803      	ldr	r0, [pc, #12]	; (8008cbc <SUBGRF_SetDioIrqParams+0x74>)
 8008cb0:	f7f9 ff54 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008cb4:	bf00      	nop
 8008cb6:	3714      	adds	r7, #20
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd90      	pop	{r4, r7, pc}
 8008cbc:	20001ad8 	.word	0x20001ad8

08008cc0 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	6039      	str	r1, [r7, #0]
 8008cca:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8008ccc:	79fb      	ldrb	r3, [r7, #7]
 8008cce:	f003 0307 	and.w	r3, r3, #7
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	0c1b      	lsrs	r3, r3, #16
 8008cda:	b2db      	uxtb	r3, r3
 8008cdc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	0a1b      	lsrs	r3, r3, #8
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	b2db      	uxtb	r3, r3
 8008cea:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8008cec:	f107 020c 	add.w	r2, r7, #12
 8008cf0:	2304      	movs	r3, #4
 8008cf2:	2197      	movs	r1, #151	; 0x97
 8008cf4:	4803      	ldr	r0, [pc, #12]	; (8008d04 <SUBGRF_SetTcxoMode+0x44>)
 8008cf6:	f7f9 ff31 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008cfa:	bf00      	nop
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	20001ad8 	.word	0x20001ad8

08008d08 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8008d08:	b5b0      	push	{r4, r5, r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8008d10:	2300      	movs	r3, #0
 8008d12:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8008d14:	4b1b      	ldr	r3, [pc, #108]	; (8008d84 <SUBGRF_SetRfFrequency+0x7c>)
 8008d16:	781b      	ldrb	r3, [r3, #0]
 8008d18:	f083 0301 	eor.w	r3, r3, #1
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d005      	beq.n	8008d2e <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f7ff ff24 	bl	8008b70 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8008d28:	4b16      	ldr	r3, [pc, #88]	; (8008d84 <SUBGRF_SetRfFrequency+0x7c>)
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	461a      	mov	r2, r3
 8008d32:	f04f 0300 	mov.w	r3, #0
 8008d36:	09d5      	lsrs	r5, r2, #7
 8008d38:	0654      	lsls	r4, r2, #25
 8008d3a:	4a13      	ldr	r2, [pc, #76]	; (8008d88 <SUBGRF_SetRfFrequency+0x80>)
 8008d3c:	f04f 0300 	mov.w	r3, #0
 8008d40:	4620      	mov	r0, r4
 8008d42:	4629      	mov	r1, r5
 8008d44:	f7f7 fa1c 	bl	8000180 <__aeabi_uldivmod>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	4613      	mov	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	0e1b      	lsrs	r3, r3, #24
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	0c1b      	lsrs	r3, r3, #16
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	0a1b      	lsrs	r3, r3, #8
 8008d64:	b2db      	uxtb	r3, r3
 8008d66:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8008d6e:	f107 0208 	add.w	r2, r7, #8
 8008d72:	2304      	movs	r3, #4
 8008d74:	2186      	movs	r1, #134	; 0x86
 8008d76:	4805      	ldr	r0, [pc, #20]	; (8008d8c <SUBGRF_SetRfFrequency+0x84>)
 8008d78:	f7f9 fef0 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008d7c:	bf00      	nop
 8008d7e:	3710      	adds	r7, #16
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bdb0      	pop	{r4, r5, r7, pc}
 8008d84:	20001a5c 	.word	0x20001a5c
 8008d88:	01e84800 	.word	0x01e84800
 8008d8c:	20001ad8 	.word	0x20001ad8

08008d90 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	4603      	mov	r3, r0
 8008d98:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8008d9a:	79fa      	ldrb	r2, [r7, #7]
 8008d9c:	4b09      	ldr	r3, [pc, #36]	; (8008dc4 <SUBGRF_SetPacketType+0x34>)
 8008d9e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8008da0:	79fb      	ldrb	r3, [r7, #7]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d104      	bne.n	8008db0 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8008da6:	2100      	movs	r1, #0
 8008da8:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8008dac:	f000 faa2 	bl	80092f4 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8008db0:	1dfa      	adds	r2, r7, #7
 8008db2:	2301      	movs	r3, #1
 8008db4:	218a      	movs	r1, #138	; 0x8a
 8008db6:	4804      	ldr	r0, [pc, #16]	; (8008dc8 <SUBGRF_SetPacketType+0x38>)
 8008db8:	f7f9 fed0 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008dbc:	bf00      	nop
 8008dbe:	3708      	adds	r7, #8
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	20001a55 	.word	0x20001a55
 8008dc8:	20001ad8 	.word	0x20001ad8

08008dcc <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8008dcc:	b480      	push	{r7}
 8008dce:	af00      	add	r7, sp, #0
    return PacketType;
 8008dd0:	4b02      	ldr	r3, [pc, #8]	; (8008ddc <SUBGRF_GetPacketType+0x10>)
 8008dd2:	781b      	ldrb	r3, [r3, #0]
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bc80      	pop	{r7}
 8008dda:	4770      	bx	lr
 8008ddc:	20001a55 	.word	0x20001a55

08008de0 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	4603      	mov	r3, r0
 8008de8:	71fb      	strb	r3, [r7, #7]
 8008dea:	460b      	mov	r3, r1
 8008dec:	71bb      	strb	r3, [r7, #6]
 8008dee:	4613      	mov	r3, r2
 8008df0:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8008df2:	79fb      	ldrb	r3, [r7, #7]
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d124      	bne.n	8008e42 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8008df8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008dfc:	2b0f      	cmp	r3, #15
 8008dfe:	d106      	bne.n	8008e0e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8008e00:	2301      	movs	r3, #1
 8008e02:	2201      	movs	r2, #1
 8008e04:	2100      	movs	r1, #0
 8008e06:	2006      	movs	r0, #6
 8008e08:	f7ff fefa 	bl	8008c00 <SUBGRF_SetPaConfig>
 8008e0c:	e005      	b.n	8008e1a <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8008e0e:	2301      	movs	r3, #1
 8008e10:	2201      	movs	r2, #1
 8008e12:	2100      	movs	r1, #0
 8008e14:	2004      	movs	r0, #4
 8008e16:	f7ff fef3 	bl	8008c00 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8008e1a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e1e:	2b0d      	cmp	r3, #13
 8008e20:	dd02      	ble.n	8008e28 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8008e22:	230e      	movs	r3, #14
 8008e24:	71bb      	strb	r3, [r7, #6]
 8008e26:	e006      	b.n	8008e36 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8008e28:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e2c:	f113 0f11 	cmn.w	r3, #17
 8008e30:	da01      	bge.n	8008e36 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8008e32:	23ef      	movs	r3, #239	; 0xef
 8008e34:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8008e36:	2118      	movs	r1, #24
 8008e38:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8008e3c:	f000 fa5a 	bl	80092f4 <SUBGRF_WriteRegister>
 8008e40:	e025      	b.n	8008e8e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8008e42:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8008e46:	f000 fa69 	bl	800931c <SUBGRF_ReadRegister>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	f043 031e 	orr.w	r3, r3, #30
 8008e50:	b2db      	uxtb	r3, r3
 8008e52:	4619      	mov	r1, r3
 8008e54:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8008e58:	f000 fa4c 	bl	80092f4 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	2200      	movs	r2, #0
 8008e60:	2107      	movs	r1, #7
 8008e62:	2004      	movs	r0, #4
 8008e64:	f7ff fecc 	bl	8008c00 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8008e68:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e6c:	2b16      	cmp	r3, #22
 8008e6e:	dd02      	ble.n	8008e76 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8008e70:	2316      	movs	r3, #22
 8008e72:	71bb      	strb	r3, [r7, #6]
 8008e74:	e006      	b.n	8008e84 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8008e76:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e7a:	f113 0f09 	cmn.w	r3, #9
 8008e7e:	da01      	bge.n	8008e84 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8008e80:	23f7      	movs	r3, #247	; 0xf7
 8008e82:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8008e84:	2138      	movs	r1, #56	; 0x38
 8008e86:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8008e8a:	f000 fa33 	bl	80092f4 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8008e8e:	79bb      	ldrb	r3, [r7, #6]
 8008e90:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8008e92:	797b      	ldrb	r3, [r7, #5]
 8008e94:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8008e96:	f107 020c 	add.w	r2, r7, #12
 8008e9a:	2302      	movs	r3, #2
 8008e9c:	218e      	movs	r1, #142	; 0x8e
 8008e9e:	4803      	ldr	r0, [pc, #12]	; (8008eac <SUBGRF_SetTxParams+0xcc>)
 8008ea0:	f7f9 fe5c 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 8008ea4:	bf00      	nop
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}
 8008eac:	20001ad8 	.word	0x20001ad8

08008eb0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8008eb0:	b5b0      	push	{r4, r5, r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8008ebc:	4a5e      	ldr	r2, [pc, #376]	; (8009038 <SUBGRF_SetModulationParams+0x188>)
 8008ebe:	f107 0308 	add.w	r3, r7, #8
 8008ec2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008ec6:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	781a      	ldrb	r2, [r3, #0]
 8008ece:	4b5b      	ldr	r3, [pc, #364]	; (800903c <SUBGRF_SetModulationParams+0x18c>)
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d004      	beq.n	8008ee0 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	4618      	mov	r0, r3
 8008edc:	f7ff ff58 	bl	8008d90 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	f200 80a2 	bhi.w	800902e <SUBGRF_SetModulationParams+0x17e>
 8008eea:	a201      	add	r2, pc, #4	; (adr r2, 8008ef0 <SUBGRF_SetModulationParams+0x40>)
 8008eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef0:	08008f01 	.word	0x08008f01
 8008ef4:	08008fbd 	.word	0x08008fbd
 8008ef8:	08008f7f 	.word	0x08008f7f
 8008efc:	08008feb 	.word	0x08008feb
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8008f00:	2308      	movs	r3, #8
 8008f02:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	4a4d      	ldr	r2, [pc, #308]	; (8009040 <SUBGRF_SetModulationParams+0x190>)
 8008f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f0e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	0c1b      	lsrs	r3, r3, #16
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	0a1b      	lsrs	r3, r3, #8
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	7b1b      	ldrb	r3, [r3, #12]
 8008f2a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	7b5b      	ldrb	r3, [r3, #13]
 8008f30:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	461a      	mov	r2, r3
 8008f38:	f04f 0300 	mov.w	r3, #0
 8008f3c:	09d5      	lsrs	r5, r2, #7
 8008f3e:	0654      	lsls	r4, r2, #25
 8008f40:	4a40      	ldr	r2, [pc, #256]	; (8009044 <SUBGRF_SetModulationParams+0x194>)
 8008f42:	f04f 0300 	mov.w	r3, #0
 8008f46:	4620      	mov	r0, r4
 8008f48:	4629      	mov	r1, r5
 8008f4a:	f7f7 f919 	bl	8000180 <__aeabi_uldivmod>
 8008f4e:	4602      	mov	r2, r0
 8008f50:	460b      	mov	r3, r1
 8008f52:	4613      	mov	r3, r2
 8008f54:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	0c1b      	lsrs	r3, r3, #16
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	0a1b      	lsrs	r3, r3, #8
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8008f6c:	7cfb      	ldrb	r3, [r7, #19]
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	f107 0208 	add.w	r2, r7, #8
 8008f74:	218b      	movs	r1, #139	; 0x8b
 8008f76:	4834      	ldr	r0, [pc, #208]	; (8009048 <SUBGRF_SetModulationParams+0x198>)
 8008f78:	f7f9 fdf0 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
        break;
 8008f7c:	e058      	b.n	8009030 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 8008f7e:	2304      	movs	r3, #4
 8008f80:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	691b      	ldr	r3, [r3, #16]
 8008f86:	4a2e      	ldr	r2, [pc, #184]	; (8009040 <SUBGRF_SetModulationParams+0x190>)
 8008f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f8c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	0c1b      	lsrs	r3, r3, #16
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	0a1b      	lsrs	r3, r3, #8
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	7d1b      	ldrb	r3, [r3, #20]
 8008fa8:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8008faa:	7cfb      	ldrb	r3, [r7, #19]
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	f107 0208 	add.w	r2, r7, #8
 8008fb2:	218b      	movs	r1, #139	; 0x8b
 8008fb4:	4824      	ldr	r0, [pc, #144]	; (8009048 <SUBGRF_SetModulationParams+0x198>)
 8008fb6:	f7f9 fdd1 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
        break;
 8008fba:	e039      	b.n	8009030 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 8008fbc:	2304      	movs	r3, #4
 8008fbe:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	7e1b      	ldrb	r3, [r3, #24]
 8008fc4:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	7e5b      	ldrb	r3, [r3, #25]
 8008fca:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	7e9b      	ldrb	r3, [r3, #26]
 8008fd0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	7edb      	ldrb	r3, [r3, #27]
 8008fd6:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8008fd8:	7cfb      	ldrb	r3, [r7, #19]
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	f107 0208 	add.w	r2, r7, #8
 8008fe0:	218b      	movs	r1, #139	; 0x8b
 8008fe2:	4819      	ldr	r0, [pc, #100]	; (8009048 <SUBGRF_SetModulationParams+0x198>)
 8008fe4:	f7f9 fdba 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>

        break;
 8008fe8:	e022      	b.n	8009030 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 8008fea:	2305      	movs	r3, #5
 8008fec:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	4a13      	ldr	r2, [pc, #76]	; (8009040 <SUBGRF_SetModulationParams+0x190>)
 8008ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff8:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	0c1b      	lsrs	r3, r3, #16
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	0a1b      	lsrs	r3, r3, #8
 8009006:	b2db      	uxtb	r3, r3
 8009008:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	b2db      	uxtb	r3, r3
 800900e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	7b1b      	ldrb	r3, [r3, #12]
 8009014:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	7b5b      	ldrb	r3, [r3, #13]
 800901a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800901c:	7cfb      	ldrb	r3, [r7, #19]
 800901e:	b29b      	uxth	r3, r3
 8009020:	f107 0208 	add.w	r2, r7, #8
 8009024:	218b      	movs	r1, #139	; 0x8b
 8009026:	4808      	ldr	r0, [pc, #32]	; (8009048 <SUBGRF_SetModulationParams+0x198>)
 8009028:	f7f9 fd98 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800902c:	e000      	b.n	8009030 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 800902e:	bf00      	nop
    }
}
 8009030:	bf00      	nop
 8009032:	3718      	adds	r7, #24
 8009034:	46bd      	mov	sp, r7
 8009036:	bdb0      	pop	{r4, r5, r7, pc}
 8009038:	08009d40 	.word	0x08009d40
 800903c:	20001a55 	.word	0x20001a55
 8009040:	3d090000 	.word	0x3d090000
 8009044:	01e84800 	.word	0x01e84800
 8009048:	20001ad8 	.word	0x20001ad8

0800904c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8009054:	2300      	movs	r3, #0
 8009056:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009058:	4a48      	ldr	r2, [pc, #288]	; (800917c <SUBGRF_SetPacketParams+0x130>)
 800905a:	f107 030c 	add.w	r3, r7, #12
 800905e:	ca07      	ldmia	r2, {r0, r1, r2}
 8009060:	c303      	stmia	r3!, {r0, r1}
 8009062:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	781a      	ldrb	r2, [r3, #0]
 8009068:	4b45      	ldr	r3, [pc, #276]	; (8009180 <SUBGRF_SetPacketParams+0x134>)
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	429a      	cmp	r2, r3
 800906e:	d004      	beq.n	800907a <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	4618      	mov	r0, r3
 8009076:	f7ff fe8b 	bl	8008d90 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	781b      	ldrb	r3, [r3, #0]
 800907e:	2b03      	cmp	r3, #3
 8009080:	d878      	bhi.n	8009174 <SUBGRF_SetPacketParams+0x128>
 8009082:	a201      	add	r2, pc, #4	; (adr r2, 8009088 <SUBGRF_SetPacketParams+0x3c>)
 8009084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009088:	08009099 	.word	0x08009099
 800908c:	08009129 	.word	0x08009129
 8009090:	0800911d 	.word	0x0800911d
 8009094:	08009099 	.word	0x08009099
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	7a5b      	ldrb	r3, [r3, #9]
 800909c:	2bf1      	cmp	r3, #241	; 0xf1
 800909e:	d10a      	bne.n	80090b6 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80090a0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80090a4:	f7ff faf0 	bl	8008688 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80090a8:	f248 0005 	movw	r0, #32773	; 0x8005
 80090ac:	f7ff fb0c 	bl	80086c8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80090b0:	2302      	movs	r3, #2
 80090b2:	75bb      	strb	r3, [r7, #22]
 80090b4:	e011      	b.n	80090da <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	7a5b      	ldrb	r3, [r3, #9]
 80090ba:	2bf2      	cmp	r3, #242	; 0xf2
 80090bc:	d10a      	bne.n	80090d4 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80090be:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80090c2:	f7ff fae1 	bl	8008688 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80090c6:	f241 0021 	movw	r0, #4129	; 0x1021
 80090ca:	f7ff fafd 	bl	80086c8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80090ce:	2306      	movs	r3, #6
 80090d0:	75bb      	strb	r3, [r7, #22]
 80090d2:	e002      	b.n	80090da <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	7a5b      	ldrb	r3, [r3, #9]
 80090d8:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 80090da:	2309      	movs	r3, #9
 80090dc:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	885b      	ldrh	r3, [r3, #2]
 80090e2:	0a1b      	lsrs	r3, r3, #8
 80090e4:	b29b      	uxth	r3, r3
 80090e6:	b2db      	uxtb	r3, r3
 80090e8:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	885b      	ldrh	r3, [r3, #2]
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	791b      	ldrb	r3, [r3, #4]
 80090f6:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	795b      	ldrb	r3, [r3, #5]
 80090fc:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	799b      	ldrb	r3, [r3, #6]
 8009102:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	79db      	ldrb	r3, [r3, #7]
 8009108:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	7a1b      	ldrb	r3, [r3, #8]
 800910e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8009110:	7dbb      	ldrb	r3, [r7, #22]
 8009112:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	7a9b      	ldrb	r3, [r3, #10]
 8009118:	753b      	strb	r3, [r7, #20]
        break;
 800911a:	e022      	b.n	8009162 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800911c:	2301      	movs	r3, #1
 800911e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	7b1b      	ldrb	r3, [r3, #12]
 8009124:	733b      	strb	r3, [r7, #12]
        break;
 8009126:	e01c      	b.n	8009162 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8009128:	2306      	movs	r3, #6
 800912a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	89db      	ldrh	r3, [r3, #14]
 8009130:	0a1b      	lsrs	r3, r3, #8
 8009132:	b29b      	uxth	r3, r3
 8009134:	b2db      	uxtb	r3, r3
 8009136:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	89db      	ldrh	r3, [r3, #14]
 800913c:	b2db      	uxtb	r3, r3
 800913e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	7c1a      	ldrb	r2, [r3, #16]
 8009144:	4b0f      	ldr	r3, [pc, #60]	; (8009184 <SUBGRF_SetPacketParams+0x138>)
 8009146:	4611      	mov	r1, r2
 8009148:	7019      	strb	r1, [r3, #0]
 800914a:	4613      	mov	r3, r2
 800914c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	7c5b      	ldrb	r3, [r3, #17]
 8009152:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	7c9b      	ldrb	r3, [r3, #18]
 8009158:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	7cdb      	ldrb	r3, [r3, #19]
 800915e:	747b      	strb	r3, [r7, #17]
        break;
 8009160:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8009162:	7dfb      	ldrb	r3, [r7, #23]
 8009164:	b29b      	uxth	r3, r3
 8009166:	f107 020c 	add.w	r2, r7, #12
 800916a:	218c      	movs	r1, #140	; 0x8c
 800916c:	4806      	ldr	r0, [pc, #24]	; (8009188 <SUBGRF_SetPacketParams+0x13c>)
 800916e:	f7f9 fcf5 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
 8009172:	e000      	b.n	8009176 <SUBGRF_SetPacketParams+0x12a>
        return;
 8009174:	bf00      	nop
}
 8009176:	3718      	adds	r7, #24
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}
 800917c:	08009d48 	.word	0x08009d48
 8009180:	20001a55 	.word	0x20001a55
 8009184:	20001a56 	.word	0x20001a56
 8009188:	20001ad8 	.word	0x20001ad8

0800918c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	4603      	mov	r3, r0
 8009194:	460a      	mov	r2, r1
 8009196:	71fb      	strb	r3, [r7, #7]
 8009198:	4613      	mov	r3, r2
 800919a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800919c:	79fb      	ldrb	r3, [r7, #7]
 800919e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 80091a0:	79bb      	ldrb	r3, [r7, #6]
 80091a2:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 80091a4:	f107 020c 	add.w	r2, r7, #12
 80091a8:	2302      	movs	r3, #2
 80091aa:	218f      	movs	r1, #143	; 0x8f
 80091ac:	4803      	ldr	r0, [pc, #12]	; (80091bc <SUBGRF_SetBufferBaseAddress+0x30>)
 80091ae:	f7f9 fcd5 	bl	8002b5c <HAL_SUBGHZ_ExecSetCmd>
}
 80091b2:	bf00      	nop
 80091b4:	3710      	adds	r7, #16
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}
 80091ba:	bf00      	nop
 80091bc:	20001ad8 	.word	0x20001ad8

080091c0 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 80091c6:	2300      	movs	r3, #0
 80091c8:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80091ca:	1d3a      	adds	r2, r7, #4
 80091cc:	2301      	movs	r3, #1
 80091ce:	2115      	movs	r1, #21
 80091d0:	4806      	ldr	r0, [pc, #24]	; (80091ec <SUBGRF_GetRssiInst+0x2c>)
 80091d2:	f7f9 fd22 	bl	8002c1a <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 80091d6:	793b      	ldrb	r3, [r7, #4]
 80091d8:	425b      	negs	r3, r3
 80091da:	105b      	asrs	r3, r3, #1
 80091dc:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80091de:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3708      	adds	r7, #8
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	20001ad8 	.word	0x20001ad8

080091f0 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80091fa:	f107 020c 	add.w	r2, r7, #12
 80091fe:	2302      	movs	r3, #2
 8009200:	2113      	movs	r1, #19
 8009202:	4810      	ldr	r0, [pc, #64]	; (8009244 <SUBGRF_GetRxBufferStatus+0x54>)
 8009204:	f7f9 fd09 	bl	8002c1a <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8009208:	f7ff fde0 	bl	8008dcc <SUBGRF_GetPacketType>
 800920c:	4603      	mov	r3, r0
 800920e:	2b01      	cmp	r3, #1
 8009210:	d10d      	bne.n	800922e <SUBGRF_GetRxBufferStatus+0x3e>
 8009212:	4b0d      	ldr	r3, [pc, #52]	; (8009248 <SUBGRF_GetRxBufferStatus+0x58>)
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	b2db      	uxtb	r3, r3
 8009218:	2b01      	cmp	r3, #1
 800921a:	d108      	bne.n	800922e <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800921c:	f240 7002 	movw	r0, #1794	; 0x702
 8009220:	f000 f87c 	bl	800931c <SUBGRF_ReadRegister>
 8009224:	4603      	mov	r3, r0
 8009226:	461a      	mov	r2, r3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	701a      	strb	r2, [r3, #0]
 800922c:	e002      	b.n	8009234 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800922e:	7b3a      	ldrb	r2, [r7, #12]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8009234:	7b7a      	ldrb	r2, [r7, #13]
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	701a      	strb	r2, [r3, #0]
}
 800923a:	bf00      	nop
 800923c:	3710      	adds	r7, #16
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	20001ad8 	.word	0x20001ad8
 8009248:	20001a56 	.word	0x20001a56

0800924c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8009254:	f107 020c 	add.w	r2, r7, #12
 8009258:	2303      	movs	r3, #3
 800925a:	2114      	movs	r1, #20
 800925c:	4823      	ldr	r0, [pc, #140]	; (80092ec <SUBGRF_GetPacketStatus+0xa0>)
 800925e:	f7f9 fcdc 	bl	8002c1a <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8009262:	f7ff fdb3 	bl	8008dcc <SUBGRF_GetPacketType>
 8009266:	4603      	mov	r3, r0
 8009268:	461a      	mov	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d002      	beq.n	800927c <SUBGRF_GetPacketStatus+0x30>
 8009276:	2b01      	cmp	r3, #1
 8009278:	d013      	beq.n	80092a2 <SUBGRF_GetPacketStatus+0x56>
 800927a:	e02a      	b.n	80092d2 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800927c:	7b3a      	ldrb	r2, [r7, #12]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8009282:	7b7b      	ldrb	r3, [r7, #13]
 8009284:	425b      	negs	r3, r3
 8009286:	105b      	asrs	r3, r3, #1
 8009288:	b25a      	sxtb	r2, r3
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800928e:	7bbb      	ldrb	r3, [r7, #14]
 8009290:	425b      	negs	r3, r3
 8009292:	105b      	asrs	r3, r3, #1
 8009294:	b25a      	sxtb	r2, r3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	609a      	str	r2, [r3, #8]
            break;
 80092a0:	e020      	b.n	80092e4 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 80092a2:	7b3b      	ldrb	r3, [r7, #12]
 80092a4:	425b      	negs	r3, r3
 80092a6:	105b      	asrs	r3, r3, #1
 80092a8:	b25a      	sxtb	r2, r3
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 80092ae:	7b7b      	ldrb	r3, [r7, #13]
 80092b0:	b25b      	sxtb	r3, r3
 80092b2:	3302      	adds	r3, #2
 80092b4:	109b      	asrs	r3, r3, #2
 80092b6:	b25a      	sxtb	r2, r3
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80092bc:	7bbb      	ldrb	r3, [r7, #14]
 80092be:	425b      	negs	r3, r3
 80092c0:	105b      	asrs	r3, r3, #1
 80092c2:	b25a      	sxtb	r2, r3
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80092c8:	4b09      	ldr	r3, [pc, #36]	; (80092f0 <SUBGRF_GetPacketStatus+0xa4>)
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	611a      	str	r2, [r3, #16]
            break;
 80092d0:	e008      	b.n	80092e4 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80092d2:	2214      	movs	r2, #20
 80092d4:	2100      	movs	r1, #0
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 fa9a 	bl	8009810 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	220f      	movs	r2, #15
 80092e0:	701a      	strb	r2, [r3, #0]
            break;
 80092e2:	bf00      	nop
    }
}
 80092e4:	bf00      	nop
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}
 80092ec:	20001ad8 	.word	0x20001ad8
 80092f0:	20001a58 	.word	0x20001a58

080092f4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b082      	sub	sp, #8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	4603      	mov	r3, r0
 80092fc:	460a      	mov	r2, r1
 80092fe:	80fb      	strh	r3, [r7, #6]
 8009300:	4613      	mov	r3, r2
 8009302:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8009304:	1d7a      	adds	r2, r7, #5
 8009306:	88f9      	ldrh	r1, [r7, #6]
 8009308:	2301      	movs	r3, #1
 800930a:	4803      	ldr	r0, [pc, #12]	; (8009318 <SUBGRF_WriteRegister+0x24>)
 800930c:	f7f9 fb66 	bl	80029dc <HAL_SUBGHZ_WriteRegisters>
}
 8009310:	bf00      	nop
 8009312:	3708      	adds	r7, #8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	20001ad8 	.word	0x20001ad8

0800931c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	4603      	mov	r3, r0
 8009324:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8009326:	f107 020f 	add.w	r2, r7, #15
 800932a:	88f9      	ldrh	r1, [r7, #6]
 800932c:	2301      	movs	r3, #1
 800932e:	4804      	ldr	r0, [pc, #16]	; (8009340 <SUBGRF_ReadRegister+0x24>)
 8009330:	f7f9 fbb3 	bl	8002a9a <HAL_SUBGHZ_ReadRegisters>
    return data;
 8009334:	7bfb      	ldrb	r3, [r7, #15]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20001ad8 	.word	0x20001ad8

08009344 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	4603      	mov	r3, r0
 800934c:	6039      	str	r1, [r7, #0]
 800934e:	80fb      	strh	r3, [r7, #6]
 8009350:	4613      	mov	r3, r2
 8009352:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8009354:	88bb      	ldrh	r3, [r7, #4]
 8009356:	88f9      	ldrh	r1, [r7, #6]
 8009358:	683a      	ldr	r2, [r7, #0]
 800935a:	4803      	ldr	r0, [pc, #12]	; (8009368 <SUBGRF_WriteRegisters+0x24>)
 800935c:	f7f9 fb3e 	bl	80029dc <HAL_SUBGHZ_WriteRegisters>
}
 8009360:	bf00      	nop
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}
 8009368:	20001ad8 	.word	0x20001ad8

0800936c <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b082      	sub	sp, #8
 8009370:	af00      	add	r7, sp, #0
 8009372:	4603      	mov	r3, r0
 8009374:	6039      	str	r1, [r7, #0]
 8009376:	80fb      	strh	r3, [r7, #6]
 8009378:	4613      	mov	r3, r2
 800937a:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800937c:	88bb      	ldrh	r3, [r7, #4]
 800937e:	88f9      	ldrh	r1, [r7, #6]
 8009380:	683a      	ldr	r2, [r7, #0]
 8009382:	4803      	ldr	r0, [pc, #12]	; (8009390 <SUBGRF_ReadRegisters+0x24>)
 8009384:	f7f9 fb89 	bl	8002a9a <HAL_SUBGHZ_ReadRegisters>
}
 8009388:	bf00      	nop
 800938a:	3708      	adds	r7, #8
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	20001ad8 	.word	0x20001ad8

08009394 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	4603      	mov	r3, r0
 800939c:	6039      	str	r1, [r7, #0]
 800939e:	71fb      	strb	r3, [r7, #7]
 80093a0:	4613      	mov	r3, r2
 80093a2:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 80093a4:	79bb      	ldrb	r3, [r7, #6]
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	79f9      	ldrb	r1, [r7, #7]
 80093aa:	683a      	ldr	r2, [r7, #0]
 80093ac:	4803      	ldr	r0, [pc, #12]	; (80093bc <SUBGRF_WriteBuffer+0x28>)
 80093ae:	f7f9 fc88 	bl	8002cc2 <HAL_SUBGHZ_WriteBuffer>
}
 80093b2:	bf00      	nop
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	20001ad8 	.word	0x20001ad8

080093c0 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	4603      	mov	r3, r0
 80093c8:	6039      	str	r1, [r7, #0]
 80093ca:	71fb      	strb	r3, [r7, #7]
 80093cc:	4613      	mov	r3, r2
 80093ce:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 80093d0:	79bb      	ldrb	r3, [r7, #6]
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	79f9      	ldrb	r1, [r7, #7]
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	4803      	ldr	r0, [pc, #12]	; (80093e8 <SUBGRF_ReadBuffer+0x28>)
 80093da:	f7f9 fcc5 	bl	8002d68 <HAL_SUBGHZ_ReadBuffer>
}
 80093de:	bf00      	nop
 80093e0:	3708      	adds	r7, #8
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	20001ad8 	.word	0x20001ad8

080093ec <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	4603      	mov	r3, r0
 80093f4:	460a      	mov	r2, r1
 80093f6:	71fb      	strb	r3, [r7, #7]
 80093f8:	4613      	mov	r3, r2
 80093fa:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80093fc:	2301      	movs	r3, #1
 80093fe:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8009400:	79bb      	ldrb	r3, [r7, #6]
 8009402:	2b01      	cmp	r3, #1
 8009404:	d10d      	bne.n	8009422 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8009406:	79fb      	ldrb	r3, [r7, #7]
 8009408:	2b01      	cmp	r3, #1
 800940a:	d104      	bne.n	8009416 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800940c:	2302      	movs	r3, #2
 800940e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8009410:	2004      	movs	r0, #4
 8009412:	f000 f84e 	bl	80094b2 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8009416:	79fb      	ldrb	r3, [r7, #7]
 8009418:	2b02      	cmp	r3, #2
 800941a:	d107      	bne.n	800942c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800941c:	2303      	movs	r3, #3
 800941e:	73fb      	strb	r3, [r7, #15]
 8009420:	e004      	b.n	800942c <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8009422:	79bb      	ldrb	r3, [r7, #6]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8009428:	2301      	movs	r3, #1
 800942a:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800942c:	7bfb      	ldrb	r3, [r7, #15]
 800942e:	4618      	mov	r0, r3
 8009430:	f000 f976 	bl	8009720 <RBI_ConfigRFSwitch>
}
 8009434:	bf00      	nop
 8009436:	3710      	adds	r7, #16
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	4603      	mov	r3, r0
 8009444:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8009446:	2301      	movs	r3, #1
 8009448:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800944a:	f000 f9c5 	bl	80097d8 <RBI_GetTxConfig>
 800944e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	2b02      	cmp	r3, #2
 8009454:	d016      	beq.n	8009484 <SUBGRF_SetRfTxPower+0x48>
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	2b02      	cmp	r3, #2
 800945a:	dc16      	bgt.n	800948a <SUBGRF_SetRfTxPower+0x4e>
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d003      	beq.n	800946a <SUBGRF_SetRfTxPower+0x2e>
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	2b01      	cmp	r3, #1
 8009466:	d00a      	beq.n	800947e <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8009468:	e00f      	b.n	800948a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800946a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800946e:	2b0f      	cmp	r3, #15
 8009470:	dd02      	ble.n	8009478 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8009472:	2302      	movs	r3, #2
 8009474:	73fb      	strb	r3, [r7, #15]
            break;
 8009476:	e009      	b.n	800948c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8009478:	2301      	movs	r3, #1
 800947a:	73fb      	strb	r3, [r7, #15]
            break;
 800947c:	e006      	b.n	800948c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800947e:	2301      	movs	r3, #1
 8009480:	73fb      	strb	r3, [r7, #15]
            break;
 8009482:	e003      	b.n	800948c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8009484:	2302      	movs	r3, #2
 8009486:	73fb      	strb	r3, [r7, #15]
            break;
 8009488:	e000      	b.n	800948c <SUBGRF_SetRfTxPower+0x50>
            break;
 800948a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800948c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8009490:	7bfb      	ldrb	r3, [r7, #15]
 8009492:	2202      	movs	r2, #2
 8009494:	4618      	mov	r0, r3
 8009496:	f7ff fca3 	bl	8008de0 <SUBGRF_SetTxParams>

    return paSelect;
 800949a:	7bfb      	ldrb	r3, [r7, #15]
}
 800949c:	4618      	mov	r0, r3
 800949e:	3710      	adds	r7, #16
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 80094a8:	f000 f99d 	bl	80097e6 <RBI_GetWakeUpTime>
 80094ac:	4603      	mov	r3, r0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	bd80      	pop	{r7, pc}

080094b2 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
}

static void Radio_SMPS_Set(uint8_t level)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b084      	sub	sp, #16
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	4603      	mov	r3, r0
 80094ba:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 80094bc:	f000 f9a1 	bl	8009802 <RBI_IsDCDC>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d112      	bne.n	80094ec <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80094c6:	f640 1023 	movw	r0, #2339	; 0x923
 80094ca:	f7ff ff27 	bl	800931c <SUBGRF_ReadRegister>
 80094ce:	4603      	mov	r3, r0
 80094d0:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 80094d2:	7bfb      	ldrb	r3, [r7, #15]
 80094d4:	f023 0306 	bic.w	r3, r3, #6
 80094d8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 80094da:	7bfa      	ldrb	r2, [r7, #15]
 80094dc:	79fb      	ldrb	r3, [r7, #7]
 80094de:	4313      	orrs	r3, r2
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	4619      	mov	r1, r3
 80094e4:	f640 1023 	movw	r0, #2339	; 0x923
 80094e8:	f7ff ff04 	bl	80092f4 <SUBGRF_WriteRegister>
  }
}
 80094ec:	bf00      	nop
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 80094f8:	f7f7 f9c5 	bl	8000886 <SystemApp_Init>
  SubghzApp_Init();
 80094fc:	f000 f802 	bl	8009504 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 8009500:	bf00      	nop
 8009502:	bd80      	pop	{r7, pc}

08009504 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 8009504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009506:	b08d      	sub	sp, #52	; 0x34
 8009508:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800950a:	4b2b      	ldr	r3, [pc, #172]	; (80095b8 <SubghzApp_Init+0xb4>)
 800950c:	4a2b      	ldr	r2, [pc, #172]	; (80095bc <SubghzApp_Init+0xb8>)
 800950e:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 8009510:	4b29      	ldr	r3, [pc, #164]	; (80095b8 <SubghzApp_Init+0xb4>)
 8009512:	4a2b      	ldr	r2, [pc, #172]	; (80095c0 <SubghzApp_Init+0xbc>)
 8009514:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 8009516:	4b28      	ldr	r3, [pc, #160]	; (80095b8 <SubghzApp_Init+0xb4>)
 8009518:	4a2a      	ldr	r2, [pc, #168]	; (80095c4 <SubghzApp_Init+0xc0>)
 800951a:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800951c:	4b26      	ldr	r3, [pc, #152]	; (80095b8 <SubghzApp_Init+0xb4>)
 800951e:	4a2a      	ldr	r2, [pc, #168]	; (80095c8 <SubghzApp_Init+0xc4>)
 8009520:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 8009522:	4b25      	ldr	r3, [pc, #148]	; (80095b8 <SubghzApp_Init+0xb4>)
 8009524:	4a29      	ldr	r2, [pc, #164]	; (80095cc <SubghzApp_Init+0xc8>)
 8009526:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 8009528:	4b29      	ldr	r3, [pc, #164]	; (80095d0 <SubghzApp_Init+0xcc>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4822      	ldr	r0, [pc, #136]	; (80095b8 <SubghzApp_Init+0xb4>)
 800952e:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */

  Radio.SetChannel(TXfreq);
 8009530:	4b27      	ldr	r3, [pc, #156]	; (80095d0 <SubghzApp_Init+0xcc>)
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	4a27      	ldr	r2, [pc, #156]	; (80095d4 <SubghzApp_Init+0xd0>)
 8009536:	6812      	ldr	r2, [r2, #0]
 8009538:	4610      	mov	r0, r2
 800953a:	4798      	blx	r3
  /*     void    ( *SetTxConfig )( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout ); */
  Radio.SetTxConfig(
 800953c:	4b24      	ldr	r3, [pc, #144]	; (80095d0 <SubghzApp_Init+0xcc>)
 800953e:	69dc      	ldr	r4, [r3, #28]
 8009540:	4b25      	ldr	r3, [pc, #148]	; (80095d8 <SubghzApp_Init+0xd4>)
 8009542:	f893 c000 	ldrb.w	ip, [r3]
 8009546:	4b25      	ldr	r3, [pc, #148]	; (80095dc <SubghzApp_Init+0xd8>)
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	fa4f fe83 	sxtb.w	lr, r3
 800954e:	4b24      	ldr	r3, [pc, #144]	; (80095e0 <SubghzApp_Init+0xdc>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	607b      	str	r3, [r7, #4]
 8009554:	4b23      	ldr	r3, [pc, #140]	; (80095e4 <SubghzApp_Init+0xe0>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a23      	ldr	r2, [pc, #140]	; (80095e8 <SubghzApp_Init+0xe4>)
 800955a:	8812      	ldrh	r2, [r2, #0]
 800955c:	4923      	ldr	r1, [pc, #140]	; (80095ec <SubghzApp_Init+0xe8>)
 800955e:	7809      	ldrb	r1, [r1, #0]
 8009560:	2900      	cmp	r1, #0
 8009562:	bf14      	ite	ne
 8009564:	2101      	movne	r1, #1
 8009566:	2100      	moveq	r1, #0
 8009568:	b2c9      	uxtb	r1, r1
 800956a:	4821      	ldr	r0, [pc, #132]	; (80095f0 <SubghzApp_Init+0xec>)
 800956c:	7800      	ldrb	r0, [r0, #0]
 800956e:	2800      	cmp	r0, #0
 8009570:	bf14      	ite	ne
 8009572:	2001      	movne	r0, #1
 8009574:	2000      	moveq	r0, #0
 8009576:	b2c0      	uxtb	r0, r0
 8009578:	4d1e      	ldr	r5, [pc, #120]	; (80095f4 <SubghzApp_Init+0xf0>)
 800957a:	782d      	ldrb	r5, [r5, #0]
 800957c:	4e1e      	ldr	r6, [pc, #120]	; (80095f8 <SubghzApp_Init+0xf4>)
 800957e:	6836      	ldr	r6, [r6, #0]
 8009580:	9608      	str	r6, [sp, #32]
 8009582:	2600      	movs	r6, #0
 8009584:	9607      	str	r6, [sp, #28]
 8009586:	9506      	str	r5, [sp, #24]
 8009588:	9005      	str	r0, [sp, #20]
 800958a:	9104      	str	r1, [sp, #16]
 800958c:	2100      	movs	r1, #0
 800958e:	9103      	str	r1, [sp, #12]
 8009590:	9202      	str	r2, [sp, #8]
 8009592:	2200      	movs	r2, #0
 8009594:	9201      	str	r2, [sp, #4]
 8009596:	9300      	str	r3, [sp, #0]
 8009598:	2300      	movs	r3, #0
 800959a:	687a      	ldr	r2, [r7, #4]
 800959c:	4671      	mov	r1, lr
 800959e:	4660      	mov	r0, ip
 80095a0:	47a0      	blx	r4
		  radioModem, TXpower, TXfdev, 0, TXdatarate,
		  0, TXpreambleLen, false, TXcrcOn, TXfreqHop,
		  TXhopPeriod, 0, TXtimeout
  );

  Radio.SetMaxPayloadLength(radioModem, MAX_TX_BUF);
 80095a2:	4b0b      	ldr	r3, [pc, #44]	; (80095d0 <SubghzApp_Init+0xcc>)
 80095a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095a6:	4a0c      	ldr	r2, [pc, #48]	; (80095d8 <SubghzApp_Init+0xd4>)
 80095a8:	7812      	ldrb	r2, [r2, #0]
 80095aa:	2140      	movs	r1, #64	; 0x40
 80095ac:	4610      	mov	r0, r2
 80095ae:	4798      	blx	r3
  /* USER CODE END SubghzApp_Init_2 */
}
 80095b0:	bf00      	nop
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095b8:	20001a64 	.word	0x20001a64
 80095bc:	08009621 	.word	0x08009621
 80095c0:	0800962d 	.word	0x0800962d
 80095c4:	08009651 	.word	0x08009651
 80095c8:	0800965d 	.word	0x0800965d
 80095cc:	08009669 	.word	0x08009669
 80095d0:	08009e5c 	.word	0x08009e5c
 80095d4:	20000014 	.word	0x20000014
 80095d8:	20001a80 	.word	0x20001a80
 80095dc:	20000018 	.word	0x20000018
 80095e0:	2000001c 	.word	0x2000001c
 80095e4:	20000020 	.word	0x20000020
 80095e8:	20000026 	.word	0x20000026
 80095ec:	20000024 	.word	0x20000024
 80095f0:	20001a81 	.word	0x20001a81
 80095f4:	20001a82 	.word	0x20001a82
 80095f8:	20000028 	.word	0x20000028

080095fc <SubghzApp_Sent>:

/* USER CODE BEGIN EF */
void SubghzApp_Sent(char *msg, uint8_t size) {
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	460b      	mov	r3, r1
 8009606:	70fb      	strb	r3, [r7, #3]
	Radio.Send(msg, size);
 8009608:	4b04      	ldr	r3, [pc, #16]	; (800961c <SubghzApp_Sent+0x20>)
 800960a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800960c:	78fa      	ldrb	r2, [r7, #3]
 800960e:	4611      	mov	r1, r2
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	4798      	blx	r3
}
 8009614:	bf00      	nop
 8009616:	3708      	adds	r7, #8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	08009e5c 	.word	0x08009e5c

08009620 <OnTxDone>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 8009620:	b480      	push	{r7}
 8009622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone_1 */

  /* USER CODE END OnTxDone_1 */
}
 8009624:	bf00      	nop
 8009626:	46bd      	mov	sp, r7
 8009628:	bc80      	pop	{r7}
 800962a:	4770      	bx	lr

0800962c <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 800962c:	b480      	push	{r7}
 800962e:	b085      	sub	sp, #20
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	4608      	mov	r0, r1
 8009636:	4611      	mov	r1, r2
 8009638:	461a      	mov	r2, r3
 800963a:	4603      	mov	r3, r0
 800963c:	817b      	strh	r3, [r7, #10]
 800963e:	460b      	mov	r3, r1
 8009640:	813b      	strh	r3, [r7, #8]
 8009642:	4613      	mov	r3, r2
 8009644:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone_1 */

  /* USER CODE END OnRxDone_1 */
}
 8009646:	bf00      	nop
 8009648:	3714      	adds	r7, #20
 800964a:	46bd      	mov	sp, r7
 800964c:	bc80      	pop	{r7}
 800964e:	4770      	bx	lr

08009650 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 8009650:	b480      	push	{r7}
 8009652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout_1 */

  /* USER CODE END OnTxTimeout_1 */
}
 8009654:	bf00      	nop
 8009656:	46bd      	mov	sp, r7
 8009658:	bc80      	pop	{r7}
 800965a:	4770      	bx	lr

0800965c <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800965c:	b480      	push	{r7}
 800965e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout_1 */

  /* USER CODE END OnRxTimeout_1 */
}
 8009660:	bf00      	nop
 8009662:	46bd      	mov	sp, r7
 8009664:	bc80      	pop	{r7}
 8009666:	4770      	bx	lr

08009668 <OnRxError>:

static void OnRxError(void)
{
 8009668:	b480      	push	{r7}
 800966a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError_1 */

  /* USER CODE END OnRxError_1 */
}
 800966c:	bf00      	nop
 800966e:	46bd      	mov	sp, r7
 8009670:	bc80      	pop	{r7}
 8009672:	4770      	bx	lr

08009674 <LL_AHB2_GRP1_EnableClock>:
{
 8009674:	b480      	push	{r7}
 8009676:	b085      	sub	sp, #20
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800967c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009680:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009682:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	4313      	orrs	r3, r2
 800968a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800968c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009690:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	4013      	ands	r3, r2
 8009696:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009698:	68fb      	ldr	r3, [r7, #12]
}
 800969a:	bf00      	nop
 800969c:	3714      	adds	r7, #20
 800969e:	46bd      	mov	sp, r7
 80096a0:	bc80      	pop	{r7}
 80096a2:	4770      	bx	lr

080096a4 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 80096aa:	1d3b      	adds	r3, r7, #4
 80096ac:	2200      	movs	r2, #0
 80096ae:	601a      	str	r2, [r3, #0]
 80096b0:	605a      	str	r2, [r3, #4]
 80096b2:	609a      	str	r2, [r3, #8]
 80096b4:	60da      	str	r2, [r3, #12]
 80096b6:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 80096b8:	2004      	movs	r0, #4
 80096ba:	f7ff ffdb 	bl	8009674 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 80096be:	2310      	movs	r3, #16
 80096c0:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80096c2:	2301      	movs	r3, #1
 80096c4:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80096c6:	2300      	movs	r3, #0
 80096c8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80096ca:	2303      	movs	r3, #3
 80096cc:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80096ce:	1d3b      	adds	r3, r7, #4
 80096d0:	4619      	mov	r1, r3
 80096d2:	4812      	ldr	r0, [pc, #72]	; (800971c <RBI_Init+0x78>)
 80096d4:	f7f7 fb7e 	bl	8000dd4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80096d8:	2320      	movs	r3, #32
 80096da:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 80096dc:	1d3b      	adds	r3, r7, #4
 80096de:	4619      	mov	r1, r3
 80096e0:	480e      	ldr	r0, [pc, #56]	; (800971c <RBI_Init+0x78>)
 80096e2:	f7f7 fb77 	bl	8000dd4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 80096e6:	2308      	movs	r3, #8
 80096e8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 80096ea:	1d3b      	adds	r3, r7, #4
 80096ec:	4619      	mov	r1, r3
 80096ee:	480b      	ldr	r0, [pc, #44]	; (800971c <RBI_Init+0x78>)
 80096f0:	f7f7 fb70 	bl	8000dd4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80096f4:	2200      	movs	r2, #0
 80096f6:	2120      	movs	r1, #32
 80096f8:	4808      	ldr	r0, [pc, #32]	; (800971c <RBI_Init+0x78>)
 80096fa:	f7f7 fccb 	bl	8001094 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80096fe:	2200      	movs	r2, #0
 8009700:	2110      	movs	r1, #16
 8009702:	4806      	ldr	r0, [pc, #24]	; (800971c <RBI_Init+0x78>)
 8009704:	f7f7 fcc6 	bl	8001094 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8009708:	2200      	movs	r2, #0
 800970a:	2108      	movs	r1, #8
 800970c:	4803      	ldr	r0, [pc, #12]	; (800971c <RBI_Init+0x78>)
 800970e:	f7f7 fcc1 	bl	8001094 <HAL_GPIO_WritePin>

  return 0;
 8009712:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8009714:	4618      	mov	r0, r3
 8009716:	3718      	adds	r7, #24
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}
 800971c:	48000800 	.word	0x48000800

08009720 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	4603      	mov	r3, r0
 8009728:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 800972a:	79fb      	ldrb	r3, [r7, #7]
 800972c:	2b03      	cmp	r3, #3
 800972e:	d84b      	bhi.n	80097c8 <RBI_ConfigRFSwitch+0xa8>
 8009730:	a201      	add	r2, pc, #4	; (adr r2, 8009738 <RBI_ConfigRFSwitch+0x18>)
 8009732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009736:	bf00      	nop
 8009738:	08009749 	.word	0x08009749
 800973c:	08009769 	.word	0x08009769
 8009740:	08009789 	.word	0x08009789
 8009744:	080097a9 	.word	0x080097a9
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8009748:	2200      	movs	r2, #0
 800974a:	2108      	movs	r1, #8
 800974c:	4821      	ldr	r0, [pc, #132]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 800974e:	f7f7 fca1 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8009752:	2200      	movs	r2, #0
 8009754:	2110      	movs	r1, #16
 8009756:	481f      	ldr	r0, [pc, #124]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 8009758:	f7f7 fc9c 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800975c:	2200      	movs	r2, #0
 800975e:	2120      	movs	r1, #32
 8009760:	481c      	ldr	r0, [pc, #112]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 8009762:	f7f7 fc97 	bl	8001094 <HAL_GPIO_WritePin>
      break;
 8009766:	e030      	b.n	80097ca <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009768:	2201      	movs	r2, #1
 800976a:	2108      	movs	r1, #8
 800976c:	4819      	ldr	r0, [pc, #100]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 800976e:	f7f7 fc91 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8009772:	2201      	movs	r2, #1
 8009774:	2110      	movs	r1, #16
 8009776:	4817      	ldr	r0, [pc, #92]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 8009778:	f7f7 fc8c 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800977c:	2200      	movs	r2, #0
 800977e:	2120      	movs	r1, #32
 8009780:	4814      	ldr	r0, [pc, #80]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 8009782:	f7f7 fc87 	bl	8001094 <HAL_GPIO_WritePin>
      break;
 8009786:	e020      	b.n	80097ca <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009788:	2201      	movs	r2, #1
 800978a:	2108      	movs	r1, #8
 800978c:	4811      	ldr	r0, [pc, #68]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 800978e:	f7f7 fc81 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8009792:	2201      	movs	r2, #1
 8009794:	2110      	movs	r1, #16
 8009796:	480f      	ldr	r0, [pc, #60]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 8009798:	f7f7 fc7c 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800979c:	2201      	movs	r2, #1
 800979e:	2120      	movs	r1, #32
 80097a0:	480c      	ldr	r0, [pc, #48]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 80097a2:	f7f7 fc77 	bl	8001094 <HAL_GPIO_WritePin>
      break;
 80097a6:	e010      	b.n	80097ca <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80097a8:	2201      	movs	r2, #1
 80097aa:	2108      	movs	r1, #8
 80097ac:	4809      	ldr	r0, [pc, #36]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 80097ae:	f7f7 fc71 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80097b2:	2200      	movs	r2, #0
 80097b4:	2110      	movs	r1, #16
 80097b6:	4807      	ldr	r0, [pc, #28]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 80097b8:	f7f7 fc6c 	bl	8001094 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80097bc:	2201      	movs	r2, #1
 80097be:	2120      	movs	r1, #32
 80097c0:	4804      	ldr	r0, [pc, #16]	; (80097d4 <RBI_ConfigRFSwitch+0xb4>)
 80097c2:	f7f7 fc67 	bl	8001094 <HAL_GPIO_WritePin>
      break;
 80097c6:	e000      	b.n	80097ca <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 80097c8:	bf00      	nop
  }

  return 0;
 80097ca:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3708      	adds	r7, #8
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	48000800 	.word	0x48000800

080097d8 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 80097d8:	b480      	push	{r7}
 80097da:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 80097dc:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 80097de:	4618      	mov	r0, r3
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bc80      	pop	{r7}
 80097e4:	4770      	bx	lr

080097e6 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 80097e6:	b480      	push	{r7}
 80097e8:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 80097ea:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bc80      	pop	{r7}
 80097f2:	4770      	bx	lr

080097f4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 80097f4:	b480      	push	{r7}
 80097f6:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 80097f8:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bc80      	pop	{r7}
 8009800:	4770      	bx	lr

08009802 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8009802:	b480      	push	{r7}
 8009804:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 8009806:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 8009808:	4618      	mov	r0, r3
 800980a:	46bd      	mov	sp, r7
 800980c:	bc80      	pop	{r7}
 800980e:	4770      	bx	lr

08009810 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	460b      	mov	r3, r1
 800981a:	70fb      	strb	r3, [r7, #3]
 800981c:	4613      	mov	r3, r2
 800981e:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8009824:	e004      	b.n	8009830 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	1c5a      	adds	r2, r3, #1
 800982a:	60fa      	str	r2, [r7, #12]
 800982c:	78fa      	ldrb	r2, [r7, #3]
 800982e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8009830:	883b      	ldrh	r3, [r7, #0]
 8009832:	1e5a      	subs	r2, r3, #1
 8009834:	803a      	strh	r2, [r7, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d1f5      	bne.n	8009826 <UTIL_MEM_set_8+0x16>
  }
}
 800983a:	bf00      	nop
 800983c:	bf00      	nop
 800983e:	3714      	adds	r7, #20
 8009840:	46bd      	mov	sp, r7
 8009842:	bc80      	pop	{r7}
 8009844:	4770      	bx	lr
	...

08009848 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	603b      	str	r3, [r7, #0]
 8009854:	4613      	mov	r3, r2
 8009856:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d023      	beq.n	80098a6 <UTIL_TIMER_Create+0x5e>
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d020      	beq.n	80098a6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2200      	movs	r2, #0
 8009868:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800986a:	4b11      	ldr	r3, [pc, #68]	; (80098b0 <UTIL_TIMER_Create+0x68>)
 800986c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800986e:	68b8      	ldr	r0, [r7, #8]
 8009870:	4798      	blx	r3
 8009872:	4602      	mov	r2, r0
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2200      	movs	r2, #0
 8009882:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	683a      	ldr	r2, [r7, #0]
 800988e:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	69ba      	ldr	r2, [r7, #24]
 8009894:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	79fa      	ldrb	r2, [r7, #7]
 800989a:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2200      	movs	r2, #0
 80098a0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 80098a2:	2300      	movs	r3, #0
 80098a4:	e000      	b.n	80098a8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 80098a6:	2301      	movs	r3, #1
  }
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3710      	adds	r7, #16
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}
 80098b0:	08009e18 	.word	0x08009e18

080098b4 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b08a      	sub	sp, #40	; 0x28
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80098bc:	2300      	movs	r3, #0
 80098be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d056      	beq.n	8009976 <UTIL_TIMER_Start+0xc2>
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 f929 	bl	8009b20 <TimerExists>
 80098ce:	4603      	mov	r3, r0
 80098d0:	f083 0301 	eor.w	r3, r3, #1
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d04d      	beq.n	8009976 <UTIL_TIMER_Start+0xc2>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	7a5b      	ldrb	r3, [r3, #9]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d149      	bne.n	8009976 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098e2:	f3ef 8310 	mrs	r3, PRIMASK
 80098e6:	613b      	str	r3, [r7, #16]
  return(result);
 80098e8:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80098ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80098ec:	b672      	cpsid	i
}
 80098ee:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 80098f6:	4b24      	ldr	r3, [pc, #144]	; (8009988 <UTIL_TIMER_Start+0xd4>)
 80098f8:	6a1b      	ldr	r3, [r3, #32]
 80098fa:	4798      	blx	r3
 80098fc:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 80098fe:	6a3a      	ldr	r2, [r7, #32]
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	429a      	cmp	r2, r3
 8009904:	d201      	bcs.n	800990a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6a3a      	ldr	r2, [r7, #32]
 800990e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2201      	movs	r2, #1
 800991a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8009922:	4b1a      	ldr	r3, [pc, #104]	; (800998c <UTIL_TIMER_Start+0xd8>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d106      	bne.n	8009938 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800992a:	4b17      	ldr	r3, [pc, #92]	; (8009988 <UTIL_TIMER_Start+0xd4>)
 800992c:	691b      	ldr	r3, [r3, #16]
 800992e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 f96b 	bl	8009c0c <TimerInsertNewHeadTimer>
 8009936:	e017      	b.n	8009968 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8009938:	4b13      	ldr	r3, [pc, #76]	; (8009988 <UTIL_TIMER_Start+0xd4>)
 800993a:	699b      	ldr	r3, [r3, #24]
 800993c:	4798      	blx	r3
 800993e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	441a      	add	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	4b0e      	ldr	r3, [pc, #56]	; (800998c <UTIL_TIMER_Start+0xd8>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	429a      	cmp	r2, r3
 8009958:	d203      	bcs.n	8009962 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f000 f956 	bl	8009c0c <TimerInsertNewHeadTimer>
 8009960:	e002      	b.n	8009968 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f922 	bl	8009bac <TimerInsertTimer>
 8009968:	69fb      	ldr	r3, [r7, #28]
 800996a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f383 8810 	msr	PRIMASK, r3
}
 8009972:	bf00      	nop
  {
 8009974:	e002      	b.n	800997c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8009976:	2301      	movs	r3, #1
 8009978:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800997c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009980:	4618      	mov	r0, r3
 8009982:	3728      	adds	r7, #40	; 0x28
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}
 8009988:	08009e18 	.word	0x08009e18
 800998c:	20001a84 	.word	0x20001a84

08009990 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b088      	sub	sp, #32
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8009998:	2300      	movs	r3, #0
 800999a:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d05b      	beq.n	8009a5a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099a2:	f3ef 8310 	mrs	r3, PRIMASK
 80099a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80099a8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80099aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80099ac:	b672      	cpsid	i
}
 80099ae:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 80099b0:	4b2d      	ldr	r3, [pc, #180]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80099b6:	4b2c      	ldr	r3, [pc, #176]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 80099c2:	4b29      	ldr	r3, [pc, #164]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d041      	beq.n	8009a4e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 80099d0:	4b25      	ldr	r3, [pc, #148]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d134      	bne.n	8009a44 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 80099da:	4b23      	ldr	r3, [pc, #140]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	2200      	movs	r2, #0
 80099e0:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 80099e2:	4b21      	ldr	r3, [pc, #132]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	695b      	ldr	r3, [r3, #20]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00a      	beq.n	8009a02 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 80099ec:	4b1e      	ldr	r3, [pc, #120]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	695b      	ldr	r3, [r3, #20]
 80099f2:	4a1d      	ldr	r2, [pc, #116]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099f4:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 80099f6:	4b1c      	ldr	r3, [pc, #112]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f000 f8ac 	bl	8009b58 <TimerSetTimeout>
 8009a00:	e023      	b.n	8009a4a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8009a02:	4b1a      	ldr	r3, [pc, #104]	; (8009a6c <UTIL_TIMER_Stop+0xdc>)
 8009a04:	68db      	ldr	r3, [r3, #12]
 8009a06:	4798      	blx	r3
            TimerListHead = NULL;
 8009a08:	4b17      	ldr	r3, [pc, #92]	; (8009a68 <UTIL_TIMER_Stop+0xd8>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	601a      	str	r2, [r3, #0]
 8009a0e:	e01c      	b.n	8009a4a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8009a10:	697a      	ldr	r2, [r7, #20]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d110      	bne.n	8009a3a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	695b      	ldr	r3, [r3, #20]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d006      	beq.n	8009a2e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	695b      	ldr	r3, [r3, #20]
 8009a24:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 8009a2c:	e00d      	b.n	8009a4a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8009a32:	69bb      	ldr	r3, [r7, #24]
 8009a34:	697a      	ldr	r2, [r7, #20]
 8009a36:	615a      	str	r2, [r3, #20]
            break;
 8009a38:	e007      	b.n	8009a4a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	695b      	ldr	r3, [r3, #20]
 8009a42:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d1e2      	bne.n	8009a10 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	77fb      	strb	r3, [r7, #31]
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	f383 8810 	msr	PRIMASK, r3
}
 8009a58:	e001      	b.n	8009a5e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 8009a5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3720      	adds	r7, #32
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}
 8009a68:	20001a84 	.word	0x20001a84
 8009a6c:	08009e18 	.word	0x08009e18

08009a70 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d102      	bne.n	8009a8a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8009a84:	2301      	movs	r3, #1
 8009a86:	73fb      	strb	r3, [r7, #15]
 8009a88:	e014      	b.n	8009ab4 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8009a8a:	4b0d      	ldr	r3, [pc, #52]	; (8009ac0 <UTIL_TIMER_SetPeriod+0x50>)
 8009a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8e:	6838      	ldr	r0, [r7, #0]
 8009a90:	4798      	blx	r3
 8009a92:	4602      	mov	r2, r0
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 f841 	bl	8009b20 <TimerExists>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d007      	beq.n	8009ab4 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f7ff ff73 	bl	8009990 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f7ff ff02 	bl	80098b4 <UTIL_TIMER_Start>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8009ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3710      	adds	r7, #16
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
 8009abe:	bf00      	nop
 8009ac0:	08009e18 	.word	0x08009e18

08009ac4 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b082      	sub	sp, #8
 8009ac8:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8009aca:	4b06      	ldr	r3, [pc, #24]	; (8009ae4 <UTIL_TIMER_GetCurrentTime+0x20>)
 8009acc:	69db      	ldr	r3, [r3, #28]
 8009ace:	4798      	blx	r3
 8009ad0:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8009ad2:	4b04      	ldr	r3, [pc, #16]	; (8009ae4 <UTIL_TIMER_GetCurrentTime+0x20>)
 8009ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	4798      	blx	r3
 8009ada:	4603      	mov	r3, r0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3708      	adds	r7, #8
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}
 8009ae4:	08009e18 	.word	0x08009e18

08009ae8 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8009af0:	4b0a      	ldr	r3, [pc, #40]	; (8009b1c <UTIL_TIMER_GetElapsedTime+0x34>)
 8009af2:	69db      	ldr	r3, [r3, #28]
 8009af4:	4798      	blx	r3
 8009af6:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8009af8:	4b08      	ldr	r3, [pc, #32]	; (8009b1c <UTIL_TIMER_GetElapsedTime+0x34>)
 8009afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	4798      	blx	r3
 8009b00:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8009b02:	4b06      	ldr	r3, [pc, #24]	; (8009b1c <UTIL_TIMER_GetElapsedTime+0x34>)
 8009b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b06:	68f9      	ldr	r1, [r7, #12]
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	1a8a      	subs	r2, r1, r2
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	4798      	blx	r3
 8009b10:	4603      	mov	r3, r0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3710      	adds	r7, #16
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	08009e18 	.word	0x08009e18

08009b20 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8009b20:	b480      	push	{r7}
 8009b22:	b085      	sub	sp, #20
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8009b28:	4b0a      	ldr	r3, [pc, #40]	; (8009b54 <TimerExists+0x34>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8009b2e:	e008      	b.n	8009b42 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8009b30:	68fa      	ldr	r2, [r7, #12]
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d101      	bne.n	8009b3c <TimerExists+0x1c>
    {
      return true;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e006      	b.n	8009b4a <TimerExists+0x2a>
    }
    cur = cur->Next;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	695b      	ldr	r3, [r3, #20]
 8009b40:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1f3      	bne.n	8009b30 <TimerExists+0x10>
  }
  return false;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3714      	adds	r7, #20
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bc80      	pop	{r7}
 8009b52:	4770      	bx	lr
 8009b54:	20001a84 	.word	0x20001a84

08009b58 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8009b58:	b590      	push	{r4, r7, lr}
 8009b5a:	b085      	sub	sp, #20
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8009b60:	4b11      	ldr	r3, [pc, #68]	; (8009ba8 <TimerSetTimeout+0x50>)
 8009b62:	6a1b      	ldr	r3, [r3, #32]
 8009b64:	4798      	blx	r3
 8009b66:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681c      	ldr	r4, [r3, #0]
 8009b72:	4b0d      	ldr	r3, [pc, #52]	; (8009ba8 <TimerSetTimeout+0x50>)
 8009b74:	699b      	ldr	r3, [r3, #24]
 8009b76:	4798      	blx	r3
 8009b78:	4602      	mov	r2, r0
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	429c      	cmp	r4, r3
 8009b80:	d207      	bcs.n	8009b92 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8009b82:	4b09      	ldr	r3, [pc, #36]	; (8009ba8 <TimerSetTimeout+0x50>)
 8009b84:	699b      	ldr	r3, [r3, #24]
 8009b86:	4798      	blx	r3
 8009b88:	4602      	mov	r2, r0
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	441a      	add	r2, r3
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8009b92:	4b05      	ldr	r3, [pc, #20]	; (8009ba8 <TimerSetTimeout+0x50>)
 8009b94:	689b      	ldr	r3, [r3, #8]
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	6812      	ldr	r2, [r2, #0]
 8009b9a:	4610      	mov	r0, r2
 8009b9c:	4798      	blx	r3
}
 8009b9e:	bf00      	nop
 8009ba0:	3714      	adds	r7, #20
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd90      	pop	{r4, r7, pc}
 8009ba6:	bf00      	nop
 8009ba8:	08009e18 	.word	0x08009e18

08009bac <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8009bb4:	4b14      	ldr	r3, [pc, #80]	; (8009c08 <TimerInsertTimer+0x5c>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8009bba:	4b13      	ldr	r3, [pc, #76]	; (8009c08 <TimerInsertTimer+0x5c>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	695b      	ldr	r3, [r3, #20]
 8009bc0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8009bc2:	e012      	b.n	8009bea <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d905      	bls.n	8009bdc <TimerInsertTimer+0x30>
    {
        cur = next;
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	695b      	ldr	r3, [r3, #20]
 8009bd8:	60bb      	str	r3, [r7, #8]
 8009bda:	e006      	b.n	8009bea <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	68ba      	ldr	r2, [r7, #8]
 8009be6:	615a      	str	r2, [r3, #20]
        return;
 8009be8:	e009      	b.n	8009bfe <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	695b      	ldr	r3, [r3, #20]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d1e8      	bne.n	8009bc4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	615a      	str	r2, [r3, #20]
}
 8009bfe:	3714      	adds	r7, #20
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bc80      	pop	{r7}
 8009c04:	4770      	bx	lr
 8009c06:	bf00      	nop
 8009c08:	20001a84 	.word	0x20001a84

08009c0c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8009c14:	4b0b      	ldr	r3, [pc, #44]	; (8009c44 <TimerInsertNewHeadTimer+0x38>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d002      	beq.n	8009c26 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2200      	movs	r2, #0
 8009c24:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 8009c2c:	4a05      	ldr	r2, [pc, #20]	; (8009c44 <TimerInsertNewHeadTimer+0x38>)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8009c32:	4b04      	ldr	r3, [pc, #16]	; (8009c44 <TimerInsertNewHeadTimer+0x38>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7ff ff8e 	bl	8009b58 <TimerSetTimeout>
}
 8009c3c:	bf00      	nop
 8009c3e:	3710      	adds	r7, #16
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}
 8009c44:	20001a84 	.word	0x20001a84

08009c48 <__libc_init_array>:
 8009c48:	b570      	push	{r4, r5, r6, lr}
 8009c4a:	4d0d      	ldr	r5, [pc, #52]	; (8009c80 <__libc_init_array+0x38>)
 8009c4c:	4c0d      	ldr	r4, [pc, #52]	; (8009c84 <__libc_init_array+0x3c>)
 8009c4e:	1b64      	subs	r4, r4, r5
 8009c50:	10a4      	asrs	r4, r4, #2
 8009c52:	2600      	movs	r6, #0
 8009c54:	42a6      	cmp	r6, r4
 8009c56:	d109      	bne.n	8009c6c <__libc_init_array+0x24>
 8009c58:	4d0b      	ldr	r5, [pc, #44]	; (8009c88 <__libc_init_array+0x40>)
 8009c5a:	4c0c      	ldr	r4, [pc, #48]	; (8009c8c <__libc_init_array+0x44>)
 8009c5c:	f000 f82e 	bl	8009cbc <_init>
 8009c60:	1b64      	subs	r4, r4, r5
 8009c62:	10a4      	asrs	r4, r4, #2
 8009c64:	2600      	movs	r6, #0
 8009c66:	42a6      	cmp	r6, r4
 8009c68:	d105      	bne.n	8009c76 <__libc_init_array+0x2e>
 8009c6a:	bd70      	pop	{r4, r5, r6, pc}
 8009c6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c70:	4798      	blx	r3
 8009c72:	3601      	adds	r6, #1
 8009c74:	e7ee      	b.n	8009c54 <__libc_init_array+0xc>
 8009c76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c7a:	4798      	blx	r3
 8009c7c:	3601      	adds	r6, #1
 8009c7e:	e7f2      	b.n	8009c66 <__libc_init_array+0x1e>
 8009c80:	08009f94 	.word	0x08009f94
 8009c84:	08009f94 	.word	0x08009f94
 8009c88:	08009f94 	.word	0x08009f94
 8009c8c:	08009f98 	.word	0x08009f98

08009c90 <memcpy>:
 8009c90:	440a      	add	r2, r1
 8009c92:	4291      	cmp	r1, r2
 8009c94:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c98:	d100      	bne.n	8009c9c <memcpy+0xc>
 8009c9a:	4770      	bx	lr
 8009c9c:	b510      	push	{r4, lr}
 8009c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ca6:	4291      	cmp	r1, r2
 8009ca8:	d1f9      	bne.n	8009c9e <memcpy+0xe>
 8009caa:	bd10      	pop	{r4, pc}

08009cac <memset>:
 8009cac:	4402      	add	r2, r0
 8009cae:	4603      	mov	r3, r0
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d100      	bne.n	8009cb6 <memset+0xa>
 8009cb4:	4770      	bx	lr
 8009cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8009cba:	e7f9      	b.n	8009cb0 <memset+0x4>

08009cbc <_init>:
 8009cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cbe:	bf00      	nop
 8009cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cc2:	bc08      	pop	{r3}
 8009cc4:	469e      	mov	lr, r3
 8009cc6:	4770      	bx	lr

08009cc8 <_fini>:
 8009cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cca:	bf00      	nop
 8009ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cce:	bc08      	pop	{r3}
 8009cd0:	469e      	mov	lr, r3
 8009cd2:	4770      	bx	lr
