Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d39ba446af024b1592027871dbfdf444 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'in0' [C:/Users/Jiang/gep-fw/Projects/APU/APU.srcs/sources_1/new/simpleAPU.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.Mux2_1(DATA_WIDTH=8)
Compiling module xil_defaultlib.register_para(WIDTH=8)
Compiling module xil_defaultlib.rdDoneTest
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.register_para
Compiling module xil_defaultlib.calculation
Compiling module xil_defaultlib.Mux2_1(DATA_WIDTH=10)
Compiling module xil_defaultlib.register_para(WIDTH=10)
Compiling module xil_defaultlib.D_ffs_default
Compiling module xil_defaultlib.simpleAPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
