$date
	Sat Oct 22 20:27:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#273381
b11110 !
1"
#273382
b11110 &
b11110 %
1$
#273383
0"
#273386
b1111 &
b1111 %
#273390
b101110 &
b101110 %
#273394
b10111 &
b10111 %
#273398
b1000110 &
b1000110 %
#273402
b100011 &
b100011 %
#273406
b1101010 &
b1101010 %
#273410
b110101 &
b110101 %
#273414
b10100000 &
b10100000 %
#273418
b1010000 &
b1010000 %
#273422
b101000 &
b101000 %
#273426
b10100 &
b10100 %
#273430
b1010 &
b1010 %
#273434
b101 &
b101 %
#273438
b10000 &
b10000 %
#273442
b1000 &
b1000 %
#273446
b100 &
b100 %
#273450
b10 &
b10 %
#273454
b1 &
1#
b1 %
#273458
b0 &
b0 %
0#
0$
#1282205
b10101 !
1"
#1282206
b10101 &
b10101 %
1$
#1282207
0"
#1282210
b1000000 &
b1000000 %
#1282214
b100000 &
b100000 %
#1282218
b10000 &
b10000 %
#1282222
b1000 &
b1000 %
#1282226
b100 &
b100 %
#1282230
b10 &
b10 %
#1282234
b1 &
b1 %
1#
#1282238
b0 &
0#
b0 %
0$
#2330580
b11000 !
1"
#2330582
b11000 &
b11000 %
1$
#2330583
0"
#2330586
b1100 &
b1100 %
#2330590
b110 &
b110 %
#2330594
b11 &
b11 %
#2330598
b1010 &
b1010 %
#2330602
b101 &
b101 %
#2330606
b10000 &
b10000 %
#2330610
b1000 &
b1000 %
#2330614
b100 &
b100 %
#2330618
b10 &
b10 %
#2330622
b1 &
1#
b1 %
#2330626
b0 &
b0 %
0#
0$
#4500012
