ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"DMA_Init.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.vClear_DMA,"ax",%progbits
  18              		.align	1
  19              		.global	vClear_DMA
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	vClear_DMA:
  27              	.LFB123:
  28              		.file 1 "Code/src/DMA_Init.c"
   1:Code/src/DMA_Init.c **** #include "DMA_Init.h"
   2:Code/src/DMA_Init.c **** 
   3:Code/src/DMA_Init.c **** #define WS2812B_TIMER_AAR 89
   4:Code/src/DMA_Init.c **** #define WS2812B_NUM_LEDS (5)
   5:Code/src/DMA_Init.c **** #define DATA_LEN ((WS2812B_NUM_LEDS * 24))
   6:Code/src/DMA_Init.c **** #define WS2812B_0_VAL (WS2812B_TIMER_AAR / 3)
   7:Code/src/DMA_Init.c **** int flag_stop = 0;
   8:Code/src/DMA_Init.c **** //Передача лог. единицы 0.85мкс
   9:Code/src/DMA_Init.c **** #define WS2812B_1_VAL           (61)
  10:Code/src/DMA_Init.c **** 
  11:Code/src/DMA_Init.c **** static uint16_t led_array[DATA_LEN];
  12:Code/src/DMA_Init.c **** 
  13:Code/src/DMA_Init.c **** static int flag_rdy = 0;
  14:Code/src/DMA_Init.c **** 
  15:Code/src/DMA_Init.c **** void vClear_DMA()
  16:Code/src/DMA_Init.c **** {
  29              		.loc 1 16 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  17:Code/src/DMA_Init.c ****   DMA1->IFCR = 0x0FFFFFFF;  // Очитить флаги во всех каналах DMA
  34              		.loc 1 17 3 view .LVU1
  35              		.loc 1 17 14 is_stmt 0 view .LVU2
  36 0000 024B     		ldr	r3, .L2
  37 0002 6FF07042 		mvn	r2, #-268435456
  38 0006 5A60     		str	r2, [r3, #4]
  18:Code/src/DMA_Init.c **** }
  39              		.loc 1 18 1 view .LVU3
  40 0008 7047     		bx	lr
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 2


  41              	.L3:
  42 000a 00BF     		.align	2
  43              	.L2:
  44 000c 00000240 		.word	1073872896
  45              		.cfi_endproc
  46              	.LFE123:
  48              		.section	.text.vDMA1_Channel2_Mem_To_TIM3_Init,"ax",%progbits
  49              		.align	1
  50              		.global	vDMA1_Channel2_Mem_To_TIM3_Init
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	vDMA1_Channel2_Mem_To_TIM3_Init:
  57              	.LFB124:
  19:Code/src/DMA_Init.c **** 
  20:Code/src/DMA_Init.c **** void vDMA1_Channel2_Mem_To_TIM3_Init(){
  58              		.loc 1 20 39 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  21:Code/src/DMA_Init.c ****   for(int i = 0; i < DATA_LEN; i++){
  63              		.loc 1 21 3 view .LVU5
  64              	.LBB5:
  65              		.loc 1 21 7 view .LVU6
  66              	.LVL0:
  67              		.loc 1 21 11 is_stmt 0 view .LVU7
  68 0000 0023     		movs	r3, #0
  69              	.LVL1:
  70              	.L5:
  71              		.loc 1 21 3 discriminator 1 view .LVU8
  72 0002 772B     		cmp	r3, #119
  73 0004 05DC     		bgt	.L8
  22:Code/src/DMA_Init.c ****       led_array[i] = WS2812B_1_VAL;
  74              		.loc 1 22 7 is_stmt 1 discriminator 3 view .LVU9
  75              		.loc 1 22 20 is_stmt 0 discriminator 3 view .LVU10
  76 0006 104A     		ldr	r2, .L9
  77 0008 3D21     		movs	r1, #61
  78 000a 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
  21:Code/src/DMA_Init.c ****   for(int i = 0; i < DATA_LEN; i++){
  79              		.loc 1 21 33 discriminator 3 view .LVU11
  80 000e 0133     		adds	r3, r3, #1
  81              	.LVL2:
  21:Code/src/DMA_Init.c ****   for(int i = 0; i < DATA_LEN; i++){
  82              		.loc 1 21 33 discriminator 3 view .LVU12
  83 0010 F7E7     		b	.L5
  84              	.L8:
  21:Code/src/DMA_Init.c ****   for(int i = 0; i < DATA_LEN; i++){
  85              		.loc 1 21 33 discriminator 3 view .LVU13
  86              	.LBE5:
  23:Code/src/DMA_Init.c ****   }
  24:Code/src/DMA_Init.c ****   // разрешаем тактирование ДМА1
  25:Code/src/DMA_Init.c ****   if((RCC->AHBENR & RCC_AHBENR_DMA1EN) != RCC_AHBENR_DMA1EN)
  87              		.loc 1 25 3 is_stmt 1 view .LVU14
  88              		.loc 1 25 10 is_stmt 0 view .LVU15
  89 0012 0E4B     		ldr	r3, .L9+4
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 3


  90              	.LVL3:
  91              		.loc 1 25 10 view .LVU16
  92 0014 5B69     		ldr	r3, [r3, #20]
  93              		.loc 1 25 5 view .LVU17
  94 0016 13F0010F 		tst	r3, #1
  95 001a 04D1     		bne	.L7
  26:Code/src/DMA_Init.c ****   {
  27:Code/src/DMA_Init.c ****     RCC->AHBENR |= RCC_AHBENR_DMA1EN;
  96              		.loc 1 27 5 is_stmt 1 view .LVU18
  97              		.loc 1 27 17 is_stmt 0 view .LVU19
  98 001c 0B4A     		ldr	r2, .L9+4
  99 001e 5369     		ldr	r3, [r2, #20]
 100 0020 43F00103 		orr	r3, r3, #1
 101 0024 5361     		str	r3, [r2, #20]
 102              	.L7:
  28:Code/src/DMA_Init.c ****   }
  29:Code/src/DMA_Init.c **** 
  30:Code/src/DMA_Init.c ****   DMA1_Channel2->CCR = 0;
 103              		.loc 1 30 3 is_stmt 1 view .LVU20
 104              		.loc 1 30 22 is_stmt 0 view .LVU21
 105 0026 0A4B     		ldr	r3, .L9+8
 106 0028 0022     		movs	r2, #0
 107 002a 1A60     		str	r2, [r3]
  31:Code/src/DMA_Init.c ****   DMA1_Channel2->CPAR = (uint32_t)&TIM3->CCR3;
 108              		.loc 1 31 3 is_stmt 1 view .LVU22
 109              		.loc 1 31 23 is_stmt 0 view .LVU23
 110 002c 094A     		ldr	r2, .L9+12
 111 002e 9A60     		str	r2, [r3, #8]
  32:Code/src/DMA_Init.c ****   DMA1_Channel2->CMAR = (uint32_t)&led_array;
 112              		.loc 1 32 3 is_stmt 1 view .LVU24
 113              		.loc 1 32 25 is_stmt 0 view .LVU25
 114 0030 054A     		ldr	r2, .L9
 115              		.loc 1 32 23 view .LVU26
 116 0032 DA60     		str	r2, [r3, #12]
  33:Code/src/DMA_Init.c ****   DMA1_Channel2->CNDTR = DATA_LEN;
 117              		.loc 1 33 3 is_stmt 1 view .LVU27
 118              		.loc 1 33 24 is_stmt 0 view .LVU28
 119 0034 7822     		movs	r2, #120
 120 0036 5A60     		str	r2, [r3, #4]
  34:Code/src/DMA_Init.c **** 
  35:Code/src/DMA_Init.c ****   DMA1_Channel2->CCR = 
 121              		.loc 1 35 3 is_stmt 1 view .LVU29
 122              		.loc 1 35 22 is_stmt 0 view .LVU30
 123 0038 43F2B252 		movw	r2, #13746
 124 003c 1A60     		str	r2, [r3]
  36:Code/src/DMA_Init.c ****                       DMA_CCR_MINC | DMA_CCR_CIRC 
  37:Code/src/DMA_Init.c ****                     | DMA_CCR_DIR | DMA_CCR_MSIZE_0 
  38:Code/src/DMA_Init.c ****                     | DMA_CCR_PSIZE_0 | DMA_CCR_PL | DMA_CCR_TCIE;
  39:Code/src/DMA_Init.c **** 
  40:Code/src/DMA_Init.c ****   NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 125              		.loc 1 40 3 is_stmt 1 view .LVU31
 126              	.LVL4:
 127              	.LBB6:
 128              	.LBI6:
 129              		.file 2 "CMSIS/inc/core_cm4.h"
   1:CMSIS/inc/core_cm4.h **** /**************************************************************************//**
   2:CMSIS/inc/core_cm4.h ****  * @file     core_cm4.h
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 4


   3:CMSIS/inc/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:CMSIS/inc/core_cm4.h ****  * @version  V5.0.8
   5:CMSIS/inc/core_cm4.h ****  * @date     04. June 2018
   6:CMSIS/inc/core_cm4.h ****  ******************************************************************************/
   7:CMSIS/inc/core_cm4.h **** /*
   8:CMSIS/inc/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:CMSIS/inc/core_cm4.h ****  *
  10:CMSIS/inc/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CMSIS/inc/core_cm4.h ****  *
  12:CMSIS/inc/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CMSIS/inc/core_cm4.h ****  * not use this file except in compliance with the License.
  14:CMSIS/inc/core_cm4.h ****  * You may obtain a copy of the License at
  15:CMSIS/inc/core_cm4.h ****  *
  16:CMSIS/inc/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:CMSIS/inc/core_cm4.h ****  *
  18:CMSIS/inc/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CMSIS/inc/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CMSIS/inc/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CMSIS/inc/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:CMSIS/inc/core_cm4.h ****  * limitations under the License.
  23:CMSIS/inc/core_cm4.h ****  */
  24:CMSIS/inc/core_cm4.h **** 
  25:CMSIS/inc/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:CMSIS/inc/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:CMSIS/inc/core_cm4.h **** #elif defined (__clang__)
  28:CMSIS/inc/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:CMSIS/inc/core_cm4.h **** #endif
  30:CMSIS/inc/core_cm4.h **** 
  31:CMSIS/inc/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:CMSIS/inc/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:CMSIS/inc/core_cm4.h **** 
  34:CMSIS/inc/core_cm4.h **** #include <stdint.h>
  35:CMSIS/inc/core_cm4.h **** 
  36:CMSIS/inc/core_cm4.h **** #ifdef __cplusplus
  37:CMSIS/inc/core_cm4.h ****  extern "C" {
  38:CMSIS/inc/core_cm4.h **** #endif
  39:CMSIS/inc/core_cm4.h **** 
  40:CMSIS/inc/core_cm4.h **** /**
  41:CMSIS/inc/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:CMSIS/inc/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:CMSIS/inc/core_cm4.h **** 
  44:CMSIS/inc/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:CMSIS/inc/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:CMSIS/inc/core_cm4.h **** 
  47:CMSIS/inc/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:CMSIS/inc/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:CMSIS/inc/core_cm4.h **** 
  50:CMSIS/inc/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:CMSIS/inc/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:CMSIS/inc/core_cm4.h ****  */
  53:CMSIS/inc/core_cm4.h **** 
  54:CMSIS/inc/core_cm4.h **** 
  55:CMSIS/inc/core_cm4.h **** /*******************************************************************************
  56:CMSIS/inc/core_cm4.h ****  *                 CMSIS definitions
  57:CMSIS/inc/core_cm4.h ****  ******************************************************************************/
  58:CMSIS/inc/core_cm4.h **** /**
  59:CMSIS/inc/core_cm4.h ****   \ingroup Cortex_M4
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 5


  60:CMSIS/inc/core_cm4.h ****   @{
  61:CMSIS/inc/core_cm4.h ****  */
  62:CMSIS/inc/core_cm4.h **** 
  63:CMSIS/inc/core_cm4.h **** #include "cmsis_version.h"
  64:CMSIS/inc/core_cm4.h **** 
  65:CMSIS/inc/core_cm4.h **** /* CMSIS CM4 definitions */
  66:CMSIS/inc/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:CMSIS/inc/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:CMSIS/inc/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:CMSIS/inc/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:CMSIS/inc/core_cm4.h **** 
  71:CMSIS/inc/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:CMSIS/inc/core_cm4.h **** 
  73:CMSIS/inc/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:CMSIS/inc/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:CMSIS/inc/core_cm4.h **** */
  76:CMSIS/inc/core_cm4.h **** #if defined ( __CC_ARM )
  77:CMSIS/inc/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:CMSIS/inc/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       1U
  80:CMSIS/inc/core_cm4.h ****     #else
  81:CMSIS/inc/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       0U
  83:CMSIS/inc/core_cm4.h ****     #endif
  84:CMSIS/inc/core_cm4.h ****   #else
  85:CMSIS/inc/core_cm4.h ****     #define __FPU_USED         0U
  86:CMSIS/inc/core_cm4.h ****   #endif
  87:CMSIS/inc/core_cm4.h **** 
  88:CMSIS/inc/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:CMSIS/inc/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:CMSIS/inc/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       1U
  92:CMSIS/inc/core_cm4.h ****     #else
  93:CMSIS/inc/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       0U
  95:CMSIS/inc/core_cm4.h ****     #endif
  96:CMSIS/inc/core_cm4.h ****   #else
  97:CMSIS/inc/core_cm4.h ****     #define __FPU_USED         0U
  98:CMSIS/inc/core_cm4.h ****   #endif
  99:CMSIS/inc/core_cm4.h **** 
 100:CMSIS/inc/core_cm4.h **** #elif defined ( __GNUC__ )
 101:CMSIS/inc/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:CMSIS/inc/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       1U
 104:CMSIS/inc/core_cm4.h ****     #else
 105:CMSIS/inc/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       0U
 107:CMSIS/inc/core_cm4.h ****     #endif
 108:CMSIS/inc/core_cm4.h ****   #else
 109:CMSIS/inc/core_cm4.h ****     #define __FPU_USED         0U
 110:CMSIS/inc/core_cm4.h ****   #endif
 111:CMSIS/inc/core_cm4.h **** 
 112:CMSIS/inc/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:CMSIS/inc/core_cm4.h ****   #if defined __ARMVFP__
 114:CMSIS/inc/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       1U
 116:CMSIS/inc/core_cm4.h ****     #else
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 6


 117:CMSIS/inc/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       0U
 119:CMSIS/inc/core_cm4.h ****     #endif
 120:CMSIS/inc/core_cm4.h ****   #else
 121:CMSIS/inc/core_cm4.h ****     #define __FPU_USED         0U
 122:CMSIS/inc/core_cm4.h ****   #endif
 123:CMSIS/inc/core_cm4.h **** 
 124:CMSIS/inc/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:CMSIS/inc/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:CMSIS/inc/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       1U
 128:CMSIS/inc/core_cm4.h ****     #else
 129:CMSIS/inc/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       0U
 131:CMSIS/inc/core_cm4.h ****     #endif
 132:CMSIS/inc/core_cm4.h ****   #else
 133:CMSIS/inc/core_cm4.h ****     #define __FPU_USED         0U
 134:CMSIS/inc/core_cm4.h ****   #endif
 135:CMSIS/inc/core_cm4.h **** 
 136:CMSIS/inc/core_cm4.h **** #elif defined ( __TASKING__ )
 137:CMSIS/inc/core_cm4.h ****   #if defined __FPU_VFP__
 138:CMSIS/inc/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       1U
 140:CMSIS/inc/core_cm4.h ****     #else
 141:CMSIS/inc/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       0U
 143:CMSIS/inc/core_cm4.h ****     #endif
 144:CMSIS/inc/core_cm4.h ****   #else
 145:CMSIS/inc/core_cm4.h ****     #define __FPU_USED         0U
 146:CMSIS/inc/core_cm4.h ****   #endif
 147:CMSIS/inc/core_cm4.h **** 
 148:CMSIS/inc/core_cm4.h **** #elif defined ( __CSMC__ )
 149:CMSIS/inc/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:CMSIS/inc/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       1U
 152:CMSIS/inc/core_cm4.h ****     #else
 153:CMSIS/inc/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:CMSIS/inc/core_cm4.h ****       #define __FPU_USED       0U
 155:CMSIS/inc/core_cm4.h ****     #endif
 156:CMSIS/inc/core_cm4.h ****   #else
 157:CMSIS/inc/core_cm4.h ****     #define __FPU_USED         0U
 158:CMSIS/inc/core_cm4.h ****   #endif
 159:CMSIS/inc/core_cm4.h **** 
 160:CMSIS/inc/core_cm4.h **** #endif
 161:CMSIS/inc/core_cm4.h **** 
 162:CMSIS/inc/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:CMSIS/inc/core_cm4.h **** 
 164:CMSIS/inc/core_cm4.h **** 
 165:CMSIS/inc/core_cm4.h **** #ifdef __cplusplus
 166:CMSIS/inc/core_cm4.h **** }
 167:CMSIS/inc/core_cm4.h **** #endif
 168:CMSIS/inc/core_cm4.h **** 
 169:CMSIS/inc/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:CMSIS/inc/core_cm4.h **** 
 171:CMSIS/inc/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:CMSIS/inc/core_cm4.h **** 
 173:CMSIS/inc/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 7


 174:CMSIS/inc/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:CMSIS/inc/core_cm4.h **** 
 176:CMSIS/inc/core_cm4.h **** #ifdef __cplusplus
 177:CMSIS/inc/core_cm4.h ****  extern "C" {
 178:CMSIS/inc/core_cm4.h **** #endif
 179:CMSIS/inc/core_cm4.h **** 
 180:CMSIS/inc/core_cm4.h **** /* check device defines and use defaults */
 181:CMSIS/inc/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:CMSIS/inc/core_cm4.h ****   #ifndef __CM4_REV
 183:CMSIS/inc/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:CMSIS/inc/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:CMSIS/inc/core_cm4.h ****   #endif
 186:CMSIS/inc/core_cm4.h **** 
 187:CMSIS/inc/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:CMSIS/inc/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:CMSIS/inc/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:CMSIS/inc/core_cm4.h ****   #endif
 191:CMSIS/inc/core_cm4.h **** 
 192:CMSIS/inc/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:CMSIS/inc/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:CMSIS/inc/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:CMSIS/inc/core_cm4.h ****   #endif
 196:CMSIS/inc/core_cm4.h **** 
 197:CMSIS/inc/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:CMSIS/inc/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:CMSIS/inc/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:CMSIS/inc/core_cm4.h ****   #endif
 201:CMSIS/inc/core_cm4.h **** 
 202:CMSIS/inc/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:CMSIS/inc/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:CMSIS/inc/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:CMSIS/inc/core_cm4.h ****   #endif
 206:CMSIS/inc/core_cm4.h **** #endif
 207:CMSIS/inc/core_cm4.h **** 
 208:CMSIS/inc/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:CMSIS/inc/core_cm4.h **** /**
 210:CMSIS/inc/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:CMSIS/inc/core_cm4.h **** 
 212:CMSIS/inc/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:CMSIS/inc/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:CMSIS/inc/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:CMSIS/inc/core_cm4.h **** */
 216:CMSIS/inc/core_cm4.h **** #ifdef __cplusplus
 217:CMSIS/inc/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:CMSIS/inc/core_cm4.h **** #else
 219:CMSIS/inc/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:CMSIS/inc/core_cm4.h **** #endif
 221:CMSIS/inc/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:CMSIS/inc/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:CMSIS/inc/core_cm4.h **** 
 224:CMSIS/inc/core_cm4.h **** /* following defines should be used for structure members */
 225:CMSIS/inc/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:CMSIS/inc/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:CMSIS/inc/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:CMSIS/inc/core_cm4.h **** 
 229:CMSIS/inc/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 8


 231:CMSIS/inc/core_cm4.h **** 
 232:CMSIS/inc/core_cm4.h **** 
 233:CMSIS/inc/core_cm4.h **** /*******************************************************************************
 234:CMSIS/inc/core_cm4.h ****  *                 Register Abstraction
 235:CMSIS/inc/core_cm4.h ****   Core Register contain:
 236:CMSIS/inc/core_cm4.h ****   - Core Register
 237:CMSIS/inc/core_cm4.h ****   - Core NVIC Register
 238:CMSIS/inc/core_cm4.h ****   - Core SCB Register
 239:CMSIS/inc/core_cm4.h ****   - Core SysTick Register
 240:CMSIS/inc/core_cm4.h ****   - Core Debug Register
 241:CMSIS/inc/core_cm4.h ****   - Core MPU Register
 242:CMSIS/inc/core_cm4.h ****   - Core FPU Register
 243:CMSIS/inc/core_cm4.h ****  ******************************************************************************/
 244:CMSIS/inc/core_cm4.h **** /**
 245:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:CMSIS/inc/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:CMSIS/inc/core_cm4.h **** */
 248:CMSIS/inc/core_cm4.h **** 
 249:CMSIS/inc/core_cm4.h **** /**
 250:CMSIS/inc/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:CMSIS/inc/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:CMSIS/inc/core_cm4.h ****   \brief      Core Register type definitions.
 253:CMSIS/inc/core_cm4.h ****   @{
 254:CMSIS/inc/core_cm4.h ****  */
 255:CMSIS/inc/core_cm4.h **** 
 256:CMSIS/inc/core_cm4.h **** /**
 257:CMSIS/inc/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:CMSIS/inc/core_cm4.h ****  */
 259:CMSIS/inc/core_cm4.h **** typedef union
 260:CMSIS/inc/core_cm4.h **** {
 261:CMSIS/inc/core_cm4.h ****   struct
 262:CMSIS/inc/core_cm4.h ****   {
 263:CMSIS/inc/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:CMSIS/inc/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:CMSIS/inc/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:CMSIS/inc/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:CMSIS/inc/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:CMSIS/inc/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:CMSIS/inc/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:CMSIS/inc/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:CMSIS/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:CMSIS/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:CMSIS/inc/core_cm4.h **** } APSR_Type;
 274:CMSIS/inc/core_cm4.h **** 
 275:CMSIS/inc/core_cm4.h **** /* APSR Register Definitions */
 276:CMSIS/inc/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:CMSIS/inc/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:CMSIS/inc/core_cm4.h **** 
 279:CMSIS/inc/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:CMSIS/inc/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:CMSIS/inc/core_cm4.h **** 
 282:CMSIS/inc/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:CMSIS/inc/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:CMSIS/inc/core_cm4.h **** 
 285:CMSIS/inc/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:CMSIS/inc/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 9


 288:CMSIS/inc/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:CMSIS/inc/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:CMSIS/inc/core_cm4.h **** 
 291:CMSIS/inc/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:CMSIS/inc/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:CMSIS/inc/core_cm4.h **** 
 294:CMSIS/inc/core_cm4.h **** 
 295:CMSIS/inc/core_cm4.h **** /**
 296:CMSIS/inc/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:CMSIS/inc/core_cm4.h ****  */
 298:CMSIS/inc/core_cm4.h **** typedef union
 299:CMSIS/inc/core_cm4.h **** {
 300:CMSIS/inc/core_cm4.h ****   struct
 301:CMSIS/inc/core_cm4.h ****   {
 302:CMSIS/inc/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:CMSIS/inc/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:CMSIS/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:CMSIS/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:CMSIS/inc/core_cm4.h **** } IPSR_Type;
 307:CMSIS/inc/core_cm4.h **** 
 308:CMSIS/inc/core_cm4.h **** /* IPSR Register Definitions */
 309:CMSIS/inc/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:CMSIS/inc/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:CMSIS/inc/core_cm4.h **** 
 312:CMSIS/inc/core_cm4.h **** 
 313:CMSIS/inc/core_cm4.h **** /**
 314:CMSIS/inc/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:CMSIS/inc/core_cm4.h ****  */
 316:CMSIS/inc/core_cm4.h **** typedef union
 317:CMSIS/inc/core_cm4.h **** {
 318:CMSIS/inc/core_cm4.h ****   struct
 319:CMSIS/inc/core_cm4.h ****   {
 320:CMSIS/inc/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:CMSIS/inc/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:CMSIS/inc/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:CMSIS/inc/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:CMSIS/inc/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:CMSIS/inc/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:CMSIS/inc/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:CMSIS/inc/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:CMSIS/inc/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:CMSIS/inc/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:CMSIS/inc/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:CMSIS/inc/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:CMSIS/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:CMSIS/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:CMSIS/inc/core_cm4.h **** } xPSR_Type;
 335:CMSIS/inc/core_cm4.h **** 
 336:CMSIS/inc/core_cm4.h **** /* xPSR Register Definitions */
 337:CMSIS/inc/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:CMSIS/inc/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:CMSIS/inc/core_cm4.h **** 
 340:CMSIS/inc/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:CMSIS/inc/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:CMSIS/inc/core_cm4.h **** 
 343:CMSIS/inc/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:CMSIS/inc/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 10


 345:CMSIS/inc/core_cm4.h **** 
 346:CMSIS/inc/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:CMSIS/inc/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:CMSIS/inc/core_cm4.h **** 
 349:CMSIS/inc/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:CMSIS/inc/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:CMSIS/inc/core_cm4.h **** 
 352:CMSIS/inc/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:CMSIS/inc/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:CMSIS/inc/core_cm4.h **** 
 355:CMSIS/inc/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:CMSIS/inc/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:CMSIS/inc/core_cm4.h **** 
 358:CMSIS/inc/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:CMSIS/inc/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:CMSIS/inc/core_cm4.h **** 
 361:CMSIS/inc/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:CMSIS/inc/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:CMSIS/inc/core_cm4.h **** 
 364:CMSIS/inc/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:CMSIS/inc/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:CMSIS/inc/core_cm4.h **** 
 367:CMSIS/inc/core_cm4.h **** 
 368:CMSIS/inc/core_cm4.h **** /**
 369:CMSIS/inc/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:CMSIS/inc/core_cm4.h ****  */
 371:CMSIS/inc/core_cm4.h **** typedef union
 372:CMSIS/inc/core_cm4.h **** {
 373:CMSIS/inc/core_cm4.h ****   struct
 374:CMSIS/inc/core_cm4.h ****   {
 375:CMSIS/inc/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:CMSIS/inc/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:CMSIS/inc/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:CMSIS/inc/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:CMSIS/inc/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:CMSIS/inc/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:CMSIS/inc/core_cm4.h **** } CONTROL_Type;
 382:CMSIS/inc/core_cm4.h **** 
 383:CMSIS/inc/core_cm4.h **** /* CONTROL Register Definitions */
 384:CMSIS/inc/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:CMSIS/inc/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:CMSIS/inc/core_cm4.h **** 
 387:CMSIS/inc/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:CMSIS/inc/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:CMSIS/inc/core_cm4.h **** 
 390:CMSIS/inc/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:CMSIS/inc/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:CMSIS/inc/core_cm4.h **** 
 393:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:CMSIS/inc/core_cm4.h **** 
 395:CMSIS/inc/core_cm4.h **** 
 396:CMSIS/inc/core_cm4.h **** /**
 397:CMSIS/inc/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:CMSIS/inc/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:CMSIS/inc/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:CMSIS/inc/core_cm4.h ****   @{
 401:CMSIS/inc/core_cm4.h ****  */
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 11


 402:CMSIS/inc/core_cm4.h **** 
 403:CMSIS/inc/core_cm4.h **** /**
 404:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:CMSIS/inc/core_cm4.h ****  */
 406:CMSIS/inc/core_cm4.h **** typedef struct
 407:CMSIS/inc/core_cm4.h **** {
 408:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:CMSIS/inc/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:CMSIS/inc/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:CMSIS/inc/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:CMSIS/inc/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:CMSIS/inc/core_cm4.h **** }  NVIC_Type;
 422:CMSIS/inc/core_cm4.h **** 
 423:CMSIS/inc/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:CMSIS/inc/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:CMSIS/inc/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:CMSIS/inc/core_cm4.h **** 
 427:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:CMSIS/inc/core_cm4.h **** 
 429:CMSIS/inc/core_cm4.h **** 
 430:CMSIS/inc/core_cm4.h **** /**
 431:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:CMSIS/inc/core_cm4.h ****   @{
 435:CMSIS/inc/core_cm4.h ****  */
 436:CMSIS/inc/core_cm4.h **** 
 437:CMSIS/inc/core_cm4.h **** /**
 438:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:CMSIS/inc/core_cm4.h ****  */
 440:CMSIS/inc/core_cm4.h **** typedef struct
 441:CMSIS/inc/core_cm4.h **** {
 442:CMSIS/inc/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:CMSIS/inc/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:CMSIS/inc/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:CMSIS/inc/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:CMSIS/inc/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:CMSIS/inc/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:CMSIS/inc/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:CMSIS/inc/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:CMSIS/inc/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:CMSIS/inc/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:CMSIS/inc/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:CMSIS/inc/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:CMSIS/inc/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 12


 459:CMSIS/inc/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:CMSIS/inc/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:CMSIS/inc/core_cm4.h **** } SCB_Type;
 464:CMSIS/inc/core_cm4.h **** 
 465:CMSIS/inc/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:CMSIS/inc/core_cm4.h **** 
 469:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:CMSIS/inc/core_cm4.h **** 
 472:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:CMSIS/inc/core_cm4.h **** 
 475:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:CMSIS/inc/core_cm4.h **** 
 478:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:CMSIS/inc/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:CMSIS/inc/core_cm4.h **** 
 481:CMSIS/inc/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:CMSIS/inc/core_cm4.h **** 
 485:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:CMSIS/inc/core_cm4.h **** 
 488:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:CMSIS/inc/core_cm4.h **** 
 491:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:CMSIS/inc/core_cm4.h **** 
 494:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:CMSIS/inc/core_cm4.h **** 
 497:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:CMSIS/inc/core_cm4.h **** 
 500:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:CMSIS/inc/core_cm4.h **** 
 503:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:CMSIS/inc/core_cm4.h **** 
 506:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:CMSIS/inc/core_cm4.h **** 
 509:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:CMSIS/inc/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:CMSIS/inc/core_cm4.h **** 
 512:CMSIS/inc/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:CMSIS/inc/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:CMSIS/inc/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 13


 516:CMSIS/inc/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:CMSIS/inc/core_cm4.h **** 
 520:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:CMSIS/inc/core_cm4.h **** 
 523:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:CMSIS/inc/core_cm4.h **** 
 526:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:CMSIS/inc/core_cm4.h **** 
 529:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:CMSIS/inc/core_cm4.h **** 
 532:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:CMSIS/inc/core_cm4.h **** 
 535:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:CMSIS/inc/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:CMSIS/inc/core_cm4.h **** 
 538:CMSIS/inc/core_cm4.h **** /* SCB System Control Register Definitions */
 539:CMSIS/inc/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:CMSIS/inc/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:CMSIS/inc/core_cm4.h **** 
 542:CMSIS/inc/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:CMSIS/inc/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:CMSIS/inc/core_cm4.h **** 
 545:CMSIS/inc/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:CMSIS/inc/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:CMSIS/inc/core_cm4.h **** 
 548:CMSIS/inc/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:CMSIS/inc/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:CMSIS/inc/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:CMSIS/inc/core_cm4.h **** 
 552:CMSIS/inc/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:CMSIS/inc/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:CMSIS/inc/core_cm4.h **** 
 555:CMSIS/inc/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:CMSIS/inc/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:CMSIS/inc/core_cm4.h **** 
 558:CMSIS/inc/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:CMSIS/inc/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:CMSIS/inc/core_cm4.h **** 
 561:CMSIS/inc/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:CMSIS/inc/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:CMSIS/inc/core_cm4.h **** 
 564:CMSIS/inc/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:CMSIS/inc/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:CMSIS/inc/core_cm4.h **** 
 567:CMSIS/inc/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:CMSIS/inc/core_cm4.h **** 
 571:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 14


 573:CMSIS/inc/core_cm4.h **** 
 574:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:CMSIS/inc/core_cm4.h **** 
 577:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:CMSIS/inc/core_cm4.h **** 
 580:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:CMSIS/inc/core_cm4.h **** 
 583:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:CMSIS/inc/core_cm4.h **** 
 586:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:CMSIS/inc/core_cm4.h **** 
 589:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:CMSIS/inc/core_cm4.h **** 
 592:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:CMSIS/inc/core_cm4.h **** 
 595:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:CMSIS/inc/core_cm4.h **** 
 598:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:CMSIS/inc/core_cm4.h **** 
 601:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:CMSIS/inc/core_cm4.h **** 
 604:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:CMSIS/inc/core_cm4.h **** 
 607:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:CMSIS/inc/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:CMSIS/inc/core_cm4.h **** 
 610:CMSIS/inc/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:CMSIS/inc/core_cm4.h **** 
 614:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:CMSIS/inc/core_cm4.h **** 
 617:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:CMSIS/inc/core_cm4.h **** 
 620:CMSIS/inc/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:CMSIS/inc/core_cm4.h **** 
 624:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:CMSIS/inc/core_cm4.h **** 
 627:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 15


 630:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:CMSIS/inc/core_cm4.h **** 
 633:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:CMSIS/inc/core_cm4.h **** 
 636:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:CMSIS/inc/core_cm4.h **** 
 639:CMSIS/inc/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:CMSIS/inc/core_cm4.h **** 
 643:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:CMSIS/inc/core_cm4.h **** 
 646:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:CMSIS/inc/core_cm4.h **** 
 649:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:CMSIS/inc/core_cm4.h **** 
 652:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:CMSIS/inc/core_cm4.h **** 
 655:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:CMSIS/inc/core_cm4.h **** 
 658:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:CMSIS/inc/core_cm4.h **** 
 661:CMSIS/inc/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:CMSIS/inc/core_cm4.h **** 
 665:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:CMSIS/inc/core_cm4.h **** 
 668:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:CMSIS/inc/core_cm4.h **** 
 671:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:CMSIS/inc/core_cm4.h **** 
 674:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:CMSIS/inc/core_cm4.h **** 
 677:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:CMSIS/inc/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:CMSIS/inc/core_cm4.h **** 
 680:CMSIS/inc/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:CMSIS/inc/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:CMSIS/inc/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:CMSIS/inc/core_cm4.h **** 
 684:CMSIS/inc/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:CMSIS/inc/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 16


 687:CMSIS/inc/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:CMSIS/inc/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:CMSIS/inc/core_cm4.h **** 
 690:CMSIS/inc/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:CMSIS/inc/core_cm4.h **** 
 694:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:CMSIS/inc/core_cm4.h **** 
 697:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:CMSIS/inc/core_cm4.h **** 
 700:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:CMSIS/inc/core_cm4.h **** 
 703:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:CMSIS/inc/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:CMSIS/inc/core_cm4.h **** 
 706:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:CMSIS/inc/core_cm4.h **** 
 708:CMSIS/inc/core_cm4.h **** 
 709:CMSIS/inc/core_cm4.h **** /**
 710:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:CMSIS/inc/core_cm4.h ****   @{
 714:CMSIS/inc/core_cm4.h ****  */
 715:CMSIS/inc/core_cm4.h **** 
 716:CMSIS/inc/core_cm4.h **** /**
 717:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:CMSIS/inc/core_cm4.h ****  */
 719:CMSIS/inc/core_cm4.h **** typedef struct
 720:CMSIS/inc/core_cm4.h **** {
 721:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:CMSIS/inc/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:CMSIS/inc/core_cm4.h **** } SCnSCB_Type;
 725:CMSIS/inc/core_cm4.h **** 
 726:CMSIS/inc/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:CMSIS/inc/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:CMSIS/inc/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:CMSIS/inc/core_cm4.h **** 
 730:CMSIS/inc/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:CMSIS/inc/core_cm4.h **** 
 734:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:CMSIS/inc/core_cm4.h **** 
 737:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:CMSIS/inc/core_cm4.h **** 
 740:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:CMSIS/inc/core_cm4.h **** 
 743:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 17


 744:CMSIS/inc/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:CMSIS/inc/core_cm4.h **** 
 746:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:CMSIS/inc/core_cm4.h **** 
 748:CMSIS/inc/core_cm4.h **** 
 749:CMSIS/inc/core_cm4.h **** /**
 750:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:CMSIS/inc/core_cm4.h ****   @{
 754:CMSIS/inc/core_cm4.h ****  */
 755:CMSIS/inc/core_cm4.h **** 
 756:CMSIS/inc/core_cm4.h **** /**
 757:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:CMSIS/inc/core_cm4.h ****  */
 759:CMSIS/inc/core_cm4.h **** typedef struct
 760:CMSIS/inc/core_cm4.h **** {
 761:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:CMSIS/inc/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:CMSIS/inc/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:CMSIS/inc/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:CMSIS/inc/core_cm4.h **** } SysTick_Type;
 766:CMSIS/inc/core_cm4.h **** 
 767:CMSIS/inc/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:CMSIS/inc/core_cm4.h **** 
 771:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:CMSIS/inc/core_cm4.h **** 
 774:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:CMSIS/inc/core_cm4.h **** 
 777:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:CMSIS/inc/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:CMSIS/inc/core_cm4.h **** 
 780:CMSIS/inc/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:CMSIS/inc/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:CMSIS/inc/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:CMSIS/inc/core_cm4.h **** 
 784:CMSIS/inc/core_cm4.h **** /* SysTick Current Register Definitions */
 785:CMSIS/inc/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:CMSIS/inc/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:CMSIS/inc/core_cm4.h **** 
 788:CMSIS/inc/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:CMSIS/inc/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:CMSIS/inc/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:CMSIS/inc/core_cm4.h **** 
 792:CMSIS/inc/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:CMSIS/inc/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:CMSIS/inc/core_cm4.h **** 
 795:CMSIS/inc/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:CMSIS/inc/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:CMSIS/inc/core_cm4.h **** 
 798:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:CMSIS/inc/core_cm4.h **** 
 800:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 18


 801:CMSIS/inc/core_cm4.h **** /**
 802:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:CMSIS/inc/core_cm4.h ****   @{
 806:CMSIS/inc/core_cm4.h ****  */
 807:CMSIS/inc/core_cm4.h **** 
 808:CMSIS/inc/core_cm4.h **** /**
 809:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:CMSIS/inc/core_cm4.h ****  */
 811:CMSIS/inc/core_cm4.h **** typedef struct
 812:CMSIS/inc/core_cm4.h **** {
 813:CMSIS/inc/core_cm4.h ****   __OM  union
 814:CMSIS/inc/core_cm4.h ****   {
 815:CMSIS/inc/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:CMSIS/inc/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:CMSIS/inc/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:CMSIS/inc/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:CMSIS/inc/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:CMSIS/inc/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:CMSIS/inc/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:CMSIS/inc/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:CMSIS/inc/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:CMSIS/inc/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:CMSIS/inc/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:CMSIS/inc/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:CMSIS/inc/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:CMSIS/inc/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:CMSIS/inc/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:CMSIS/inc/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:CMSIS/inc/core_cm4.h **** } ITM_Type;
 846:CMSIS/inc/core_cm4.h **** 
 847:CMSIS/inc/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:CMSIS/inc/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:CMSIS/inc/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:CMSIS/inc/core_cm4.h **** 
 851:CMSIS/inc/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:CMSIS/inc/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:CMSIS/inc/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:CMSIS/inc/core_cm4.h **** 
 855:CMSIS/inc/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:CMSIS/inc/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 19


 858:CMSIS/inc/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:CMSIS/inc/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:CMSIS/inc/core_cm4.h **** 
 861:CMSIS/inc/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:CMSIS/inc/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:CMSIS/inc/core_cm4.h **** 
 864:CMSIS/inc/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:CMSIS/inc/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:CMSIS/inc/core_cm4.h **** 
 867:CMSIS/inc/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:CMSIS/inc/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:CMSIS/inc/core_cm4.h **** 
 870:CMSIS/inc/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:CMSIS/inc/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:CMSIS/inc/core_cm4.h **** 
 873:CMSIS/inc/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:CMSIS/inc/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:CMSIS/inc/core_cm4.h **** 
 876:CMSIS/inc/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:CMSIS/inc/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:CMSIS/inc/core_cm4.h **** 
 879:CMSIS/inc/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:CMSIS/inc/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:CMSIS/inc/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:CMSIS/inc/core_cm4.h **** 
 883:CMSIS/inc/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:CMSIS/inc/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:CMSIS/inc/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:CMSIS/inc/core_cm4.h **** 
 887:CMSIS/inc/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:CMSIS/inc/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:CMSIS/inc/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:CMSIS/inc/core_cm4.h **** 
 891:CMSIS/inc/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:CMSIS/inc/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:CMSIS/inc/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:CMSIS/inc/core_cm4.h **** 
 895:CMSIS/inc/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:CMSIS/inc/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:CMSIS/inc/core_cm4.h **** 
 898:CMSIS/inc/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:CMSIS/inc/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:CMSIS/inc/core_cm4.h **** 
 901:CMSIS/inc/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:CMSIS/inc/core_cm4.h **** 
 903:CMSIS/inc/core_cm4.h **** 
 904:CMSIS/inc/core_cm4.h **** /**
 905:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:CMSIS/inc/core_cm4.h ****   @{
 909:CMSIS/inc/core_cm4.h ****  */
 910:CMSIS/inc/core_cm4.h **** 
 911:CMSIS/inc/core_cm4.h **** /**
 912:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:CMSIS/inc/core_cm4.h ****  */
 914:CMSIS/inc/core_cm4.h **** typedef struct
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 20


 915:CMSIS/inc/core_cm4.h **** {
 916:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:CMSIS/inc/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:CMSIS/inc/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:CMSIS/inc/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:CMSIS/inc/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:CMSIS/inc/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:CMSIS/inc/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:CMSIS/inc/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:CMSIS/inc/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:CMSIS/inc/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:CMSIS/inc/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:CMSIS/inc/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:CMSIS/inc/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:CMSIS/inc/core_cm4.h **** } DWT_Type;
 940:CMSIS/inc/core_cm4.h **** 
 941:CMSIS/inc/core_cm4.h **** /* DWT Control Register Definitions */
 942:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:CMSIS/inc/core_cm4.h **** 
 945:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:CMSIS/inc/core_cm4.h **** 
 948:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:CMSIS/inc/core_cm4.h **** 
 951:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:CMSIS/inc/core_cm4.h **** 
 954:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:CMSIS/inc/core_cm4.h **** 
 957:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:CMSIS/inc/core_cm4.h **** 
 960:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:CMSIS/inc/core_cm4.h **** 
 963:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:CMSIS/inc/core_cm4.h **** 
 966:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:CMSIS/inc/core_cm4.h **** 
 969:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 21


 972:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:CMSIS/inc/core_cm4.h **** 
 975:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:CMSIS/inc/core_cm4.h **** 
 978:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:CMSIS/inc/core_cm4.h **** 
 981:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:CMSIS/inc/core_cm4.h **** 
 984:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:CMSIS/inc/core_cm4.h **** 
 987:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:CMSIS/inc/core_cm4.h **** 
 990:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:CMSIS/inc/core_cm4.h **** 
 993:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:CMSIS/inc/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:CMSIS/inc/core_cm4.h **** 
 996:CMSIS/inc/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:CMSIS/inc/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:CMSIS/inc/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:CMSIS/inc/core_cm4.h **** 
1000:CMSIS/inc/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:CMSIS/inc/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:CMSIS/inc/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:CMSIS/inc/core_cm4.h **** 
1004:CMSIS/inc/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:CMSIS/inc/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:CMSIS/inc/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:CMSIS/inc/core_cm4.h **** 
1008:CMSIS/inc/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:CMSIS/inc/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:CMSIS/inc/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:CMSIS/inc/core_cm4.h **** 
1012:CMSIS/inc/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:CMSIS/inc/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:CMSIS/inc/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:CMSIS/inc/core_cm4.h **** 
1016:CMSIS/inc/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:CMSIS/inc/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:CMSIS/inc/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:CMSIS/inc/core_cm4.h **** 
1020:CMSIS/inc/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:CMSIS/inc/core_cm4.h **** 
1024:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:CMSIS/inc/core_cm4.h **** 
1027:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 22


1029:CMSIS/inc/core_cm4.h **** 
1030:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:CMSIS/inc/core_cm4.h **** 
1033:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:CMSIS/inc/core_cm4.h **** 
1036:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:CMSIS/inc/core_cm4.h **** 
1039:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:CMSIS/inc/core_cm4.h **** 
1042:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:CMSIS/inc/core_cm4.h **** 
1045:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:CMSIS/inc/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:CMSIS/inc/core_cm4.h **** 
1048:CMSIS/inc/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:CMSIS/inc/core_cm4.h **** 
1050:CMSIS/inc/core_cm4.h **** 
1051:CMSIS/inc/core_cm4.h **** /**
1052:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:CMSIS/inc/core_cm4.h ****   @{
1056:CMSIS/inc/core_cm4.h ****  */
1057:CMSIS/inc/core_cm4.h **** 
1058:CMSIS/inc/core_cm4.h **** /**
1059:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:CMSIS/inc/core_cm4.h ****  */
1061:CMSIS/inc/core_cm4.h **** typedef struct
1062:CMSIS/inc/core_cm4.h **** {
1063:CMSIS/inc/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:CMSIS/inc/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:CMSIS/inc/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:CMSIS/inc/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:CMSIS/inc/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:CMSIS/inc/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:CMSIS/inc/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:CMSIS/inc/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:CMSIS/inc/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:CMSIS/inc/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:CMSIS/inc/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 23


1086:CMSIS/inc/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:CMSIS/inc/core_cm4.h **** } TPI_Type;
1088:CMSIS/inc/core_cm4.h **** 
1089:CMSIS/inc/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:CMSIS/inc/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:CMSIS/inc/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:CMSIS/inc/core_cm4.h **** 
1093:CMSIS/inc/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:CMSIS/inc/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:CMSIS/inc/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:CMSIS/inc/core_cm4.h **** 
1097:CMSIS/inc/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:CMSIS/inc/core_cm4.h **** 
1101:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:CMSIS/inc/core_cm4.h **** 
1104:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:CMSIS/inc/core_cm4.h **** 
1107:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:CMSIS/inc/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:CMSIS/inc/core_cm4.h **** 
1110:CMSIS/inc/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:CMSIS/inc/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:CMSIS/inc/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:CMSIS/inc/core_cm4.h **** 
1114:CMSIS/inc/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:CMSIS/inc/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:CMSIS/inc/core_cm4.h **** 
1117:CMSIS/inc/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:CMSIS/inc/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:CMSIS/inc/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:CMSIS/inc/core_cm4.h **** 
1121:CMSIS/inc/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:CMSIS/inc/core_cm4.h **** 
1125:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:CMSIS/inc/core_cm4.h **** 
1128:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:CMSIS/inc/core_cm4.h **** 
1131:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:CMSIS/inc/core_cm4.h **** 
1134:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:CMSIS/inc/core_cm4.h **** 
1137:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:CMSIS/inc/core_cm4.h **** 
1140:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:CMSIS/inc/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 24


1143:CMSIS/inc/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:CMSIS/inc/core_cm4.h **** 
1147:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:CMSIS/inc/core_cm4.h **** 
1150:CMSIS/inc/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:CMSIS/inc/core_cm4.h **** 
1154:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:CMSIS/inc/core_cm4.h **** 
1157:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:CMSIS/inc/core_cm4.h **** 
1160:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:CMSIS/inc/core_cm4.h **** 
1163:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:CMSIS/inc/core_cm4.h **** 
1166:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:CMSIS/inc/core_cm4.h **** 
1169:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:CMSIS/inc/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:CMSIS/inc/core_cm4.h **** 
1172:CMSIS/inc/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:CMSIS/inc/core_cm4.h **** 
1176:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:CMSIS/inc/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:CMSIS/inc/core_cm4.h **** 
1179:CMSIS/inc/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:CMSIS/inc/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:CMSIS/inc/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:CMSIS/inc/core_cm4.h **** 
1183:CMSIS/inc/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:CMSIS/inc/core_cm4.h **** 
1187:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:CMSIS/inc/core_cm4.h **** 
1190:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:CMSIS/inc/core_cm4.h **** 
1193:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:CMSIS/inc/core_cm4.h **** 
1196:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:CMSIS/inc/core_cm4.h **** 
1199:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 25


1200:CMSIS/inc/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:CMSIS/inc/core_cm4.h **** 
1202:CMSIS/inc/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:CMSIS/inc/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:CMSIS/inc/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:CMSIS/inc/core_cm4.h **** 
1206:CMSIS/inc/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:CMSIS/inc/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:CMSIS/inc/core_cm4.h **** 
1209:CMSIS/inc/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:CMSIS/inc/core_cm4.h **** 
1211:CMSIS/inc/core_cm4.h **** 
1212:CMSIS/inc/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:CMSIS/inc/core_cm4.h **** /**
1214:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:CMSIS/inc/core_cm4.h ****   @{
1218:CMSIS/inc/core_cm4.h ****  */
1219:CMSIS/inc/core_cm4.h **** 
1220:CMSIS/inc/core_cm4.h **** /**
1221:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:CMSIS/inc/core_cm4.h ****  */
1223:CMSIS/inc/core_cm4.h **** typedef struct
1224:CMSIS/inc/core_cm4.h **** {
1225:CMSIS/inc/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:CMSIS/inc/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:CMSIS/inc/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:CMSIS/inc/core_cm4.h **** } MPU_Type;
1237:CMSIS/inc/core_cm4.h **** 
1238:CMSIS/inc/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:CMSIS/inc/core_cm4.h **** 
1240:CMSIS/inc/core_cm4.h **** /* MPU Type Register Definitions */
1241:CMSIS/inc/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:CMSIS/inc/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:CMSIS/inc/core_cm4.h **** 
1244:CMSIS/inc/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:CMSIS/inc/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:CMSIS/inc/core_cm4.h **** 
1247:CMSIS/inc/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:CMSIS/inc/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:CMSIS/inc/core_cm4.h **** 
1250:CMSIS/inc/core_cm4.h **** /* MPU Control Register Definitions */
1251:CMSIS/inc/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:CMSIS/inc/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:CMSIS/inc/core_cm4.h **** 
1254:CMSIS/inc/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:CMSIS/inc/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 26


1257:CMSIS/inc/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:CMSIS/inc/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:CMSIS/inc/core_cm4.h **** 
1260:CMSIS/inc/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:CMSIS/inc/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:CMSIS/inc/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:CMSIS/inc/core_cm4.h **** 
1264:CMSIS/inc/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:CMSIS/inc/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:CMSIS/inc/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:CMSIS/inc/core_cm4.h **** 
1268:CMSIS/inc/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:CMSIS/inc/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:CMSIS/inc/core_cm4.h **** 
1271:CMSIS/inc/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:CMSIS/inc/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:CMSIS/inc/core_cm4.h **** 
1274:CMSIS/inc/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:CMSIS/inc/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:CMSIS/inc/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:CMSIS/inc/core_cm4.h **** 
1278:CMSIS/inc/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:CMSIS/inc/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:CMSIS/inc/core_cm4.h **** 
1281:CMSIS/inc/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:CMSIS/inc/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:CMSIS/inc/core_cm4.h **** 
1284:CMSIS/inc/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:CMSIS/inc/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:CMSIS/inc/core_cm4.h **** 
1287:CMSIS/inc/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:CMSIS/inc/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:CMSIS/inc/core_cm4.h **** 
1290:CMSIS/inc/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:CMSIS/inc/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:CMSIS/inc/core_cm4.h **** 
1293:CMSIS/inc/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:CMSIS/inc/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:CMSIS/inc/core_cm4.h **** 
1296:CMSIS/inc/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:CMSIS/inc/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:CMSIS/inc/core_cm4.h **** 
1299:CMSIS/inc/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:CMSIS/inc/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:CMSIS/inc/core_cm4.h **** 
1302:CMSIS/inc/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:CMSIS/inc/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:CMSIS/inc/core_cm4.h **** 
1305:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:CMSIS/inc/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:CMSIS/inc/core_cm4.h **** 
1308:CMSIS/inc/core_cm4.h **** 
1309:CMSIS/inc/core_cm4.h **** /**
1310:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:CMSIS/inc/core_cm4.h ****   @{
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 27


1314:CMSIS/inc/core_cm4.h ****  */
1315:CMSIS/inc/core_cm4.h **** 
1316:CMSIS/inc/core_cm4.h **** /**
1317:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:CMSIS/inc/core_cm4.h ****  */
1319:CMSIS/inc/core_cm4.h **** typedef struct
1320:CMSIS/inc/core_cm4.h **** {
1321:CMSIS/inc/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:CMSIS/inc/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:CMSIS/inc/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:CMSIS/inc/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:CMSIS/inc/core_cm4.h **** } FPU_Type;
1328:CMSIS/inc/core_cm4.h **** 
1329:CMSIS/inc/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:CMSIS/inc/core_cm4.h **** 
1333:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:CMSIS/inc/core_cm4.h **** 
1336:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:CMSIS/inc/core_cm4.h **** 
1339:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:CMSIS/inc/core_cm4.h **** 
1342:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:CMSIS/inc/core_cm4.h **** 
1345:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:CMSIS/inc/core_cm4.h **** 
1348:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:CMSIS/inc/core_cm4.h **** 
1351:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:CMSIS/inc/core_cm4.h **** 
1354:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:CMSIS/inc/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:CMSIS/inc/core_cm4.h **** 
1357:CMSIS/inc/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:CMSIS/inc/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:CMSIS/inc/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:CMSIS/inc/core_cm4.h **** 
1361:CMSIS/inc/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:CMSIS/inc/core_cm4.h **** 
1365:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:CMSIS/inc/core_cm4.h **** 
1368:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:CMSIS/inc/core_cm4.h **** 
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 28


1371:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:CMSIS/inc/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:CMSIS/inc/core_cm4.h **** 
1374:CMSIS/inc/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:CMSIS/inc/core_cm4.h **** 
1378:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:CMSIS/inc/core_cm4.h **** 
1381:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:CMSIS/inc/core_cm4.h **** 
1384:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:CMSIS/inc/core_cm4.h **** 
1387:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:CMSIS/inc/core_cm4.h **** 
1390:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:CMSIS/inc/core_cm4.h **** 
1393:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:CMSIS/inc/core_cm4.h **** 
1396:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:CMSIS/inc/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:CMSIS/inc/core_cm4.h **** 
1399:CMSIS/inc/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:CMSIS/inc/core_cm4.h **** 
1403:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:CMSIS/inc/core_cm4.h **** 
1406:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:CMSIS/inc/core_cm4.h **** 
1409:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:CMSIS/inc/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:CMSIS/inc/core_cm4.h **** 
1412:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:CMSIS/inc/core_cm4.h **** 
1414:CMSIS/inc/core_cm4.h **** 
1415:CMSIS/inc/core_cm4.h **** /**
1416:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:CMSIS/inc/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:CMSIS/inc/core_cm4.h ****   @{
1420:CMSIS/inc/core_cm4.h ****  */
1421:CMSIS/inc/core_cm4.h **** 
1422:CMSIS/inc/core_cm4.h **** /**
1423:CMSIS/inc/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:CMSIS/inc/core_cm4.h ****  */
1425:CMSIS/inc/core_cm4.h **** typedef struct
1426:CMSIS/inc/core_cm4.h **** {
1427:CMSIS/inc/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 29


1428:CMSIS/inc/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:CMSIS/inc/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:CMSIS/inc/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:CMSIS/inc/core_cm4.h **** } CoreDebug_Type;
1432:CMSIS/inc/core_cm4.h **** 
1433:CMSIS/inc/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:CMSIS/inc/core_cm4.h **** 
1437:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:CMSIS/inc/core_cm4.h **** 
1440:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:CMSIS/inc/core_cm4.h **** 
1443:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:CMSIS/inc/core_cm4.h **** 
1446:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:CMSIS/inc/core_cm4.h **** 
1449:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:CMSIS/inc/core_cm4.h **** 
1452:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:CMSIS/inc/core_cm4.h **** 
1455:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:CMSIS/inc/core_cm4.h **** 
1458:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:CMSIS/inc/core_cm4.h **** 
1461:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:CMSIS/inc/core_cm4.h **** 
1464:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:CMSIS/inc/core_cm4.h **** 
1467:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:CMSIS/inc/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:CMSIS/inc/core_cm4.h **** 
1470:CMSIS/inc/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:CMSIS/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:CMSIS/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:CMSIS/inc/core_cm4.h **** 
1474:CMSIS/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:CMSIS/inc/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:CMSIS/inc/core_cm4.h **** 
1477:CMSIS/inc/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:CMSIS/inc/core_cm4.h **** 
1481:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:CMSIS/inc/core_cm4.h **** 
1484:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 30


1485:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:CMSIS/inc/core_cm4.h **** 
1487:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:CMSIS/inc/core_cm4.h **** 
1490:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:CMSIS/inc/core_cm4.h **** 
1493:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:CMSIS/inc/core_cm4.h **** 
1496:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:CMSIS/inc/core_cm4.h **** 
1499:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:CMSIS/inc/core_cm4.h **** 
1502:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:CMSIS/inc/core_cm4.h **** 
1505:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:CMSIS/inc/core_cm4.h **** 
1508:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:CMSIS/inc/core_cm4.h **** 
1511:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:CMSIS/inc/core_cm4.h **** 
1514:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:CMSIS/inc/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:CMSIS/inc/core_cm4.h **** 
1517:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:CMSIS/inc/core_cm4.h **** 
1519:CMSIS/inc/core_cm4.h **** 
1520:CMSIS/inc/core_cm4.h **** /**
1521:CMSIS/inc/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:CMSIS/inc/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:CMSIS/inc/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:CMSIS/inc/core_cm4.h ****   @{
1525:CMSIS/inc/core_cm4.h ****  */
1526:CMSIS/inc/core_cm4.h **** 
1527:CMSIS/inc/core_cm4.h **** /**
1528:CMSIS/inc/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:CMSIS/inc/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:CMSIS/inc/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:CMSIS/inc/core_cm4.h ****   \return           Masked and shifted value.
1532:CMSIS/inc/core_cm4.h **** */
1533:CMSIS/inc/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:CMSIS/inc/core_cm4.h **** 
1535:CMSIS/inc/core_cm4.h **** /**
1536:CMSIS/inc/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:CMSIS/inc/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:CMSIS/inc/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:CMSIS/inc/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:CMSIS/inc/core_cm4.h **** */
1541:CMSIS/inc/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 31


1542:CMSIS/inc/core_cm4.h **** 
1543:CMSIS/inc/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:CMSIS/inc/core_cm4.h **** 
1545:CMSIS/inc/core_cm4.h **** 
1546:CMSIS/inc/core_cm4.h **** /**
1547:CMSIS/inc/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:CMSIS/inc/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:CMSIS/inc/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:CMSIS/inc/core_cm4.h ****   @{
1551:CMSIS/inc/core_cm4.h ****  */
1552:CMSIS/inc/core_cm4.h **** 
1553:CMSIS/inc/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:CMSIS/inc/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:CMSIS/inc/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:CMSIS/inc/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:CMSIS/inc/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:CMSIS/inc/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:CMSIS/inc/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:CMSIS/inc/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:CMSIS/inc/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:CMSIS/inc/core_cm4.h **** 
1563:CMSIS/inc/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:CMSIS/inc/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:CMSIS/inc/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:CMSIS/inc/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:CMSIS/inc/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:CMSIS/inc/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:CMSIS/inc/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:CMSIS/inc/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:CMSIS/inc/core_cm4.h **** 
1572:CMSIS/inc/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:CMSIS/inc/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:CMSIS/inc/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:CMSIS/inc/core_cm4.h **** #endif
1576:CMSIS/inc/core_cm4.h **** 
1577:CMSIS/inc/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:CMSIS/inc/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:CMSIS/inc/core_cm4.h **** 
1580:CMSIS/inc/core_cm4.h **** /*@} */
1581:CMSIS/inc/core_cm4.h **** 
1582:CMSIS/inc/core_cm4.h **** 
1583:CMSIS/inc/core_cm4.h **** 
1584:CMSIS/inc/core_cm4.h **** /*******************************************************************************
1585:CMSIS/inc/core_cm4.h ****  *                Hardware Abstraction Layer
1586:CMSIS/inc/core_cm4.h ****   Core Function Interface contains:
1587:CMSIS/inc/core_cm4.h ****   - Core NVIC Functions
1588:CMSIS/inc/core_cm4.h ****   - Core SysTick Functions
1589:CMSIS/inc/core_cm4.h ****   - Core Debug Functions
1590:CMSIS/inc/core_cm4.h ****   - Core Register Access Functions
1591:CMSIS/inc/core_cm4.h ****  ******************************************************************************/
1592:CMSIS/inc/core_cm4.h **** /**
1593:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:CMSIS/inc/core_cm4.h **** */
1595:CMSIS/inc/core_cm4.h **** 
1596:CMSIS/inc/core_cm4.h **** 
1597:CMSIS/inc/core_cm4.h **** 
1598:CMSIS/inc/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 32


1599:CMSIS/inc/core_cm4.h **** /**
1600:CMSIS/inc/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:CMSIS/inc/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:CMSIS/inc/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:CMSIS/inc/core_cm4.h ****   @{
1604:CMSIS/inc/core_cm4.h ****  */
1605:CMSIS/inc/core_cm4.h **** 
1606:CMSIS/inc/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:CMSIS/inc/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:CMSIS/inc/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:CMSIS/inc/core_cm4.h ****   #endif
1610:CMSIS/inc/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:CMSIS/inc/core_cm4.h **** #else
1612:CMSIS/inc/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:CMSIS/inc/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:CMSIS/inc/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:CMSIS/inc/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:CMSIS/inc/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:CMSIS/inc/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:CMSIS/inc/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:CMSIS/inc/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:CMSIS/inc/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:CMSIS/inc/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:CMSIS/inc/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:CMSIS/inc/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:CMSIS/inc/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:CMSIS/inc/core_cm4.h **** 
1626:CMSIS/inc/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:CMSIS/inc/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:CMSIS/inc/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:CMSIS/inc/core_cm4.h ****   #endif
1630:CMSIS/inc/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:CMSIS/inc/core_cm4.h **** #else
1632:CMSIS/inc/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:CMSIS/inc/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:CMSIS/inc/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:CMSIS/inc/core_cm4.h **** 
1636:CMSIS/inc/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:CMSIS/inc/core_cm4.h **** 
1638:CMSIS/inc/core_cm4.h **** 
1639:CMSIS/inc/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:CMSIS/inc/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:CMSIS/inc/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:CMSIS/inc/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:CMSIS/inc/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:CMSIS/inc/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:CMSIS/inc/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:CMSIS/inc/core_cm4.h **** 
1647:CMSIS/inc/core_cm4.h **** 
1648:CMSIS/inc/core_cm4.h **** /**
1649:CMSIS/inc/core_cm4.h ****   \brief   Set Priority Grouping
1650:CMSIS/inc/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:CMSIS/inc/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:CMSIS/inc/core_cm4.h ****            Only values from 0..7 are used.
1653:CMSIS/inc/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:CMSIS/inc/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:CMSIS/inc/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 33


1656:CMSIS/inc/core_cm4.h ****  */
1657:CMSIS/inc/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:CMSIS/inc/core_cm4.h **** {
1659:CMSIS/inc/core_cm4.h ****   uint32_t reg_value;
1660:CMSIS/inc/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:CMSIS/inc/core_cm4.h **** 
1662:CMSIS/inc/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:CMSIS/inc/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:CMSIS/inc/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:CMSIS/inc/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:CMSIS/inc/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:CMSIS/inc/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:CMSIS/inc/core_cm4.h **** }
1669:CMSIS/inc/core_cm4.h **** 
1670:CMSIS/inc/core_cm4.h **** 
1671:CMSIS/inc/core_cm4.h **** /**
1672:CMSIS/inc/core_cm4.h ****   \brief   Get Priority Grouping
1673:CMSIS/inc/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:CMSIS/inc/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:CMSIS/inc/core_cm4.h ****  */
1676:CMSIS/inc/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:CMSIS/inc/core_cm4.h **** {
1678:CMSIS/inc/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:CMSIS/inc/core_cm4.h **** }
1680:CMSIS/inc/core_cm4.h **** 
1681:CMSIS/inc/core_cm4.h **** 
1682:CMSIS/inc/core_cm4.h **** /**
1683:CMSIS/inc/core_cm4.h ****   \brief   Enable Interrupt
1684:CMSIS/inc/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:CMSIS/inc/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:CMSIS/inc/core_cm4.h ****   \note    IRQn must not be negative.
1687:CMSIS/inc/core_cm4.h ****  */
1688:CMSIS/inc/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 130              		.loc 2 1688 22 view .LVU32
 131              	.LBB7:
1689:CMSIS/inc/core_cm4.h **** {
1690:CMSIS/inc/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 132              		.loc 2 1690 3 view .LVU33
1691:CMSIS/inc/core_cm4.h ****   {
1692:CMSIS/inc/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 133              		.loc 2 1692 5 view .LVU34
 134              		.loc 2 1692 43 is_stmt 0 view .LVU35
 135 003e 064B     		ldr	r3, .L9+16
 136 0040 4FF48052 		mov	r2, #4096
 137 0044 1A60     		str	r2, [r3]
 138              	.LVL5:
 139              		.loc 2 1692 43 view .LVU36
 140              	.LBE7:
 141              	.LBE6:
  41:Code/src/DMA_Init.c **** }
 142              		.loc 1 41 1 view .LVU37
 143 0046 7047     		bx	lr
 144              	.L10:
 145              		.align	2
 146              	.L9:
 147 0048 00000000 		.word	.LANCHOR0
 148 004c 00100240 		.word	1073876992
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 34


 149 0050 1C000240 		.word	1073872924
 150 0054 3C040040 		.word	1073742908
 151 0058 00E100E0 		.word	-536813312
 152              		.cfi_endproc
 153              	.LFE124:
 155              		.section	.text.DMA1_Channel2_IRQHandler,"ax",%progbits
 156              		.align	1
 157              		.global	DMA1_Channel2_IRQHandler
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	DMA1_Channel2_IRQHandler:
 164              	.LFB125:
  42:Code/src/DMA_Init.c **** 
  43:Code/src/DMA_Init.c **** void DMA1_Channel2_IRQHandler(){
 165              		.loc 1 43 32 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
  44:Code/src/DMA_Init.c ****   //RCC->AHBENR &= ~RCC_AHBENR_DMA1EN;
  45:Code/src/DMA_Init.c ****   DMA1->IFCR = DMA_IFCR_CTCIF2;
 170              		.loc 1 45 3 view .LVU39
 171              		.loc 1 45 14 is_stmt 0 view .LVU40
 172 0000 034B     		ldr	r3, .L12
 173 0002 2022     		movs	r2, #32
 174 0004 5A60     		str	r2, [r3, #4]
  46:Code/src/DMA_Init.c ****   
  47:Code/src/DMA_Init.c ****   flag_stop = 1;
 175              		.loc 1 47 3 is_stmt 1 view .LVU41
 176              		.loc 1 47 13 is_stmt 0 view .LVU42
 177 0006 034B     		ldr	r3, .L12+4
 178 0008 0122     		movs	r2, #1
 179 000a 1A60     		str	r2, [r3]
  48:Code/src/DMA_Init.c **** }
 180              		.loc 1 48 1 view .LVU43
 181 000c 7047     		bx	lr
 182              	.L13:
 183 000e 00BF     		.align	2
 184              	.L12:
 185 0010 00000240 		.word	1073872896
 186 0014 00000000 		.word	.LANCHOR1
 187              		.cfi_endproc
 188              	.LFE125:
 190              		.section	.text.ws2812b_send,"ax",%progbits
 191              		.align	1
 192              		.global	ws2812b_send
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 196              		.fpu fpv4-sp-d16
 198              	ws2812b_send:
 199              	.LFB126:
  49:Code/src/DMA_Init.c **** 
  50:Code/src/DMA_Init.c **** void ws2812b_send(void)
  51:Code/src/DMA_Init.c **** {
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 35


 200              		.loc 1 51 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
  52:Code/src/DMA_Init.c ****   if(flag_rdy) //Если сейчас ни чего не передается
 205              		.loc 1 52 3 view .LVU45
 206              		.loc 1 52 6 is_stmt 0 view .LVU46
 207 0000 114B     		ldr	r3, .L16
 208 0002 1B68     		ldr	r3, [r3]
 209              		.loc 1 52 5 view .LVU47
 210 0004 FBB1     		cbz	r3, .L14
  53:Code/src/DMA_Init.c ****   {
  54:Code/src/DMA_Init.c ****     //Устанавливаем флаг занятости интерфейса
  55:Code/src/DMA_Init.c ****     flag_rdy = 0;
 211              		.loc 1 55 5 is_stmt 1 view .LVU48
 212              		.loc 1 55 14 is_stmt 0 view .LVU49
 213 0006 0021     		movs	r1, #0
 214 0008 0F4B     		ldr	r3, .L16
 215 000a 1960     		str	r1, [r3]
  56:Code/src/DMA_Init.c ****     
  57:Code/src/DMA_Init.c ****     //Настраиваем передачу данных
  58:Code/src/DMA_Init.c ****     DMA1_Channel2->CCR &= ~DMA_CCR_EN; //Отключаем канал DMA
 216              		.loc 1 58 5 is_stmt 1 view .LVU50
 217              		.loc 1 58 24 is_stmt 0 view .LVU51
 218 000c 0F4B     		ldr	r3, .L16+4
 219 000e 1A68     		ldr	r2, [r3]
 220 0010 22F00102 		bic	r2, r2, #1
 221 0014 1A60     		str	r2, [r3]
  59:Code/src/DMA_Init.c ****     DMA1_Channel2->CNDTR = sizeof(led_array); //Устанавливаем количество д
 222              		.loc 1 59 5 is_stmt 1 view .LVU52
 223              		.loc 1 59 26 is_stmt 0 view .LVU53
 224 0016 F022     		movs	r2, #240
 225 0018 5A60     		str	r2, [r3, #4]
  60:Code/src/DMA_Init.c ****     
  61:Code/src/DMA_Init.c ****     //Таймер считает до WS2812B_TIMER_AAR, таким образом
  62:Code/src/DMA_Init.c ****     //при данной частоте тактирования таймера
  63:Code/src/DMA_Init.c ****     //получаем период ШИМ-сигнала, равный 1.25мкс
  64:Code/src/DMA_Init.c ****     TIM3->ARR = WS2812B_TIMER_AAR;
 226              		.loc 1 64 5 is_stmt 1 view .LVU54
 227              		.loc 1 64 15 is_stmt 0 view .LVU55
 228 001a 0D4A     		ldr	r2, .L16+8
 229 001c 5920     		movs	r0, #89
 230 001e D062     		str	r0, [r2, #44]
  65:Code/src/DMA_Init.c ****     TIM3->CCR3 = 0x0000; //Устанавливаем ШИМ-регистр таймера в но
 231              		.loc 1 65 5 is_stmt 1 view .LVU56
 232              		.loc 1 65 16 is_stmt 0 view .LVU57
 233 0020 D163     		str	r1, [r2, #60]
  66:Code/src/DMA_Init.c ****     TIM3->CNT = 0; //Очищаем счетный регистр
 234              		.loc 1 66 5 is_stmt 1 view .LVU58
 235              		.loc 1 66 15 is_stmt 0 view .LVU59
 236 0022 5162     		str	r1, [r2, #36]
  67:Code/src/DMA_Init.c ****     TIM3->CR1 |= TIM_CR1_CEN; //Запускаем таймер
 237              		.loc 1 67 5 is_stmt 1 view .LVU60
 238              		.loc 1 67 15 is_stmt 0 view .LVU61
 239 0024 1168     		ldr	r1, [r2]
 240 0026 41F00101 		orr	r1, r1, #1
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 36


 241 002a 1160     		str	r1, [r2]
  68:Code/src/DMA_Init.c ****     //Так как значение ШИМ установили в ноль, 
  69:Code/src/DMA_Init.c ****     //то на шине будет установлен неактивный уровень
  70:Code/src/DMA_Init.c ****     //до момента запуска DMA  
  71:Code/src/DMA_Init.c ****     
  72:Code/src/DMA_Init.c ****     DMA1->IFCR |= DMA_IFCR_CTEIF2 | DMA_IFCR_CHTIF2 
 242              		.loc 1 72 5 is_stmt 1 view .LVU62
 243              		.loc 1 72 16 is_stmt 0 view .LVU63
 244 002c 0949     		ldr	r1, .L16+12
 245 002e 4A68     		ldr	r2, [r1, #4]
 246 0030 42F0F002 		orr	r2, r2, #240
 247 0034 4A60     		str	r2, [r1, #4]
  73:Code/src/DMA_Init.c ****       | DMA_IFCR_CTCIF2 | DMA_IFCR_CGIF2; //Очищаем все флаги прерываний D
  74:Code/src/DMA_Init.c ****     
  75:Code/src/DMA_Init.c ****     DMA1_Channel2->CCR |= DMA_CCR_TCIE; //прерывание завершения передач
 248              		.loc 1 75 5 is_stmt 1 view .LVU64
 249              		.loc 1 75 24 is_stmt 0 view .LVU65
 250 0036 1A68     		ldr	r2, [r3]
 251 0038 42F00202 		orr	r2, r2, #2
 252 003c 1A60     		str	r2, [r3]
  76:Code/src/DMA_Init.c ****     
  77:Code/src/DMA_Init.c ****     //Включаем канал DMA, тем самым начинаем передачу данн
  78:Code/src/DMA_Init.c ****     DMA1_Channel2->CCR |= DMA_CCR_EN; 
 253              		.loc 1 78 5 is_stmt 1 view .LVU66
 254              		.loc 1 78 24 is_stmt 0 view .LVU67
 255 003e 1A68     		ldr	r2, [r3]
 256 0040 42F00102 		orr	r2, r2, #1
 257 0044 1A60     		str	r2, [r3]
 258              	.L14:
  79:Code/src/DMA_Init.c ****   }
  80:Code/src/DMA_Init.c **** }
 259              		.loc 1 80 1 view .LVU68
 260 0046 7047     		bx	lr
 261              	.L17:
 262              		.align	2
 263              	.L16:
 264 0048 00000000 		.word	.LANCHOR2
 265 004c 1C000240 		.word	1073872924
 266 0050 00040040 		.word	1073742848
 267 0054 00000240 		.word	1073872896
 268              		.cfi_endproc
 269              	.LFE126:
 271              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 272              		.align	1
 273              		.global	TIM3_IRQHandler
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu fpv4-sp-d16
 279              	TIM3_IRQHandler:
 280              	.LFB127:
  81:Code/src/DMA_Init.c **** int tdelay = 0;//1.25мкс
  82:Code/src/DMA_Init.c **** void TIM3_IRQHandler(void)
  83:Code/src/DMA_Init.c **** {
 281              		.loc 1 83 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 37


 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              		@ link register save eliminated.
  84:Code/src/DMA_Init.c ****   if(tdelay == 20){tdelay = 0; DMA1_Channel2->CCR |= DMA_CCR_EN;}
 286              		.loc 1 84 3 view .LVU70
 287              		.loc 1 84 13 is_stmt 0 view .LVU71
 288 0000 134B     		ldr	r3, .L23
 289 0002 1B68     		ldr	r3, [r3]
 290              		.loc 1 84 5 view .LVU72
 291 0004 142B     		cmp	r3, #20
 292 0006 1AD0     		beq	.L22
 293              	.L19:
  85:Code/src/DMA_Init.c ****   
  86:Code/src/DMA_Init.c ****   if(TIM3->SR & TIM_SR_UIF) // if UIF flag is set
 294              		.loc 1 86 3 is_stmt 1 view .LVU73
 295              		.loc 1 86 10 is_stmt 0 view .LVU74
 296 0008 124B     		ldr	r3, .L23+4
 297 000a 1B69     		ldr	r3, [r3, #16]
 298              		.loc 1 86 5 view .LVU75
 299 000c 13F0010F 		tst	r3, #1
 300 0010 10D0     		beq	.L20
  87:Code/src/DMA_Init.c ****   { 
  88:Code/src/DMA_Init.c ****     if(flag_stop)
 301              		.loc 1 88 5 is_stmt 1 view .LVU76
 302              		.loc 1 88 8 is_stmt 0 view .LVU77
 303 0012 114B     		ldr	r3, .L23+8
 304 0014 1B68     		ldr	r3, [r3]
 305              		.loc 1 88 7 view .LVU78
 306 0016 43B1     		cbz	r3, .L21
  89:Code/src/DMA_Init.c ****     {
  90:Code/src/DMA_Init.c ****       TIM3->CR1 &= ~TIM_CR1_CEN; //останавливаем таймер
 307              		.loc 1 90 7 is_stmt 1 view .LVU79
 308              		.loc 1 90 17 is_stmt 0 view .LVU80
 309 0018 0E4B     		ldr	r3, .L23+4
 310 001a 1A68     		ldr	r2, [r3]
 311 001c 22F00102 		bic	r2, r2, #1
 312 0020 1A60     		str	r2, [r3]
  91:Code/src/DMA_Init.c ****       TIM3->DIER &= ~TIM_DIER_UIE; //запрещаем прерывание таймера
 313              		.loc 1 91 7 is_stmt 1 view .LVU81
 314              		.loc 1 91 18 is_stmt 0 view .LVU82
 315 0022 DA68     		ldr	r2, [r3, #12]
 316 0024 22F00102 		bic	r2, r2, #1
 317 0028 DA60     		str	r2, [r3, #12]
 318              	.L21:
  92:Code/src/DMA_Init.c ****     }
  93:Code/src/DMA_Init.c ****     TIM3->SR &= ~TIM_SR_UIF; // clear UIF flag
 319              		.loc 1 93 5 is_stmt 1 view .LVU83
 320              		.loc 1 93 14 is_stmt 0 view .LVU84
 321 002a 0A4A     		ldr	r2, .L23+4
 322 002c 1369     		ldr	r3, [r2, #16]
 323 002e 23F00103 		bic	r3, r3, #1
 324 0032 1361     		str	r3, [r2, #16]
 325              	.L20:
  94:Code/src/DMA_Init.c ****     
  95:Code/src/DMA_Init.c ****   }tdelay++;//52.75us
 326              		.loc 1 95 4 is_stmt 1 view .LVU85
 327              		.loc 1 95 10 is_stmt 0 view .LVU86
 328 0034 064A     		ldr	r2, .L23
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 38


 329 0036 1368     		ldr	r3, [r2]
 330 0038 0133     		adds	r3, r3, #1
 331 003a 1360     		str	r3, [r2]
  96:Code/src/DMA_Init.c **** }...
 332              		.loc 1 96 1 view .LVU87
 333 003c 7047     		bx	lr
 334              	.L22:
  84:Code/src/DMA_Init.c ****   if(tdelay == 20){tdelay = 0; DMA1_Channel2->CCR |= DMA_CCR_EN;}
 335              		.loc 1 84 20 is_stmt 1 discriminator 1 view .LVU88
  84:Code/src/DMA_Init.c ****   if(tdelay == 20){tdelay = 0; DMA1_Channel2->CCR |= DMA_CCR_EN;}
 336              		.loc 1 84 27 is_stmt 0 discriminator 1 view .LVU89
 337 003e 044B     		ldr	r3, .L23
 338 0040 0022     		movs	r2, #0
 339 0042 1A60     		str	r2, [r3]
  84:Code/src/DMA_Init.c ****   if(tdelay == 20){tdelay = 0; DMA1_Channel2->CCR |= DMA_CCR_EN;}
 340              		.loc 1 84 32 is_stmt 1 discriminator 1 view .LVU90
  84:Code/src/DMA_Init.c ****   if(tdelay == 20){tdelay = 0; DMA1_Channel2->CCR |= DMA_CCR_EN;}
 341              		.loc 1 84 51 is_stmt 0 discriminator 1 view .LVU91
 342 0044 054A     		ldr	r2, .L23+12
 343 0046 1368     		ldr	r3, [r2]
 344 0048 43F00103 		orr	r3, r3, #1
 345 004c 1360     		str	r3, [r2]
 346 004e DBE7     		b	.L19
 347              	.L24:
 348              		.align	2
 349              	.L23:
 350 0050 00000000 		.word	.LANCHOR3
 351 0054 00040040 		.word	1073742848
 352 0058 00000000 		.word	.LANCHOR1
 353 005c 1C000240 		.word	1073872924
 354              		.cfi_endproc
 355              	.LFE127:
 357              		.global	tdelay
 358              		.global	flag_stop
 359              		.section	.bss.flag_rdy,"aw",%nobits
 360              		.align	2
 361              		.set	.LANCHOR2,. + 0
 364              	flag_rdy:
 365 0000 00000000 		.space	4
 366              		.section	.bss.flag_stop,"aw",%nobits
 367              		.align	2
 368              		.set	.LANCHOR1,. + 0
 371              	flag_stop:
 372 0000 00000000 		.space	4
 373              		.section	.bss.led_array,"aw",%nobits
 374              		.align	2
 375              		.set	.LANCHOR0,. + 0
 378              	led_array:
 379 0000 00000000 		.space	240
 379      00000000 
 379      00000000 
 379      00000000 
 379      00000000 
 380              		.section	.bss.tdelay,"aw",%nobits
 381              		.align	2
 382              		.set	.LANCHOR3,. + 0
 385              	tdelay:
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 39


 386 0000 00000000 		.space	4
 387              		.text
 388              	.Letext0:
 389              		.file 3 "CMSIS/inc/stm32f334x8.h"
 390              		.file 4 "z:\\stm32\\stlink_in_jlink\\armembeddedgcc\\arm-none-eabi\\include\\machine\\_default_typ
 391              		.file 5 "z:\\stm32\\stlink_in_jlink\\armembeddedgcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 392              		.file 6 "CMSIS/inc/system_stm32f3xx.h"
ARM GAS  C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s 			page 40


DEFINED SYMBOLS
                            *ABS*:0000000000000000 DMA_Init.c
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:18     .text.vClear_DMA:0000000000000000 $t
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:26     .text.vClear_DMA:0000000000000000 vClear_DMA
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:44     .text.vClear_DMA:000000000000000c $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:49     .text.vDMA1_Channel2_Mem_To_TIM3_Init:0000000000000000 $t
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:56     .text.vDMA1_Channel2_Mem_To_TIM3_Init:0000000000000000 vDMA1_Channel2_Mem_To_TIM3_Init
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:147    .text.vDMA1_Channel2_Mem_To_TIM3_Init:0000000000000048 $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:156    .text.DMA1_Channel2_IRQHandler:0000000000000000 $t
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:163    .text.DMA1_Channel2_IRQHandler:0000000000000000 DMA1_Channel2_IRQHandler
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:185    .text.DMA1_Channel2_IRQHandler:0000000000000010 $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:191    .text.ws2812b_send:0000000000000000 $t
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:198    .text.ws2812b_send:0000000000000000 ws2812b_send
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:264    .text.ws2812b_send:0000000000000048 $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:272    .text.TIM3_IRQHandler:0000000000000000 $t
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:279    .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:350    .text.TIM3_IRQHandler:0000000000000050 $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:385    .bss.tdelay:0000000000000000 tdelay
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:371    .bss.flag_stop:0000000000000000 flag_stop
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:360    .bss.flag_rdy:0000000000000000 $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:364    .bss.flag_rdy:0000000000000000 flag_rdy
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:367    .bss.flag_stop:0000000000000000 $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:374    .bss.led_array:0000000000000000 $d
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:378    .bss.led_array:0000000000000000 led_array
C:\Users\SwEeTxD\AppData\Local\Temp\cc2J0QVE.s:381    .bss.tdelay:0000000000000000 $d

NO UNDEFINED SYMBOLS
