# 1 "<stdin>"
# 1 "<built-in>"
# 1 "<命令行>"
# 1 "/home/cx/work/project/CV183X/CV183X_SDK/t2.2.0.1/t2.2.0.1_sourceV2/t2.2.0.1_source/u-boot/include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "/home/cx/work/project/CV183X/CV183X_SDK/t2.2.0.1/t2.2.0.1_sourceV2/t2.2.0.1_source/u-boot/include/linux/kconfig.h" 2
# 1 "<命令行>" 2
# 1 "<stdin>"
/dts-v1/;

# 1 "/home/cx/work/project/CV183X/CV183X_SDK/t2.2.0.1/t2.2.0.1_sourceV2/t2.2.0.1_source/u-boot/arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/cx/work/project/CV183X/CV183X_SDK/t2.2.0.1/t2.2.0.1_sourceV2/t2.2.0.1_source/u-boot/arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/cx/work/project/CV183X/CV183X_SDK/t2.2.0.1/t2.2.0.1_sourceV2/t2.2.0.1_source/u-boot/arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 4 "<stdin>" 2
# 1 "/home/cx/work/project/CV183X/CV183X_SDK/t2.2.0.1/t2.2.0.1_sourceV2/t2.2.0.1_source/u-boot/arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 5 "<stdin>" 2

/memreserve/ 0x0000000100000000 0x0000000000020000;

/ {
 compatible = "linux,dummy-virt";
 #size-cells = <0x2>;
 #address-cells = <0x2>;
 interrupt-parent = <&gic>;

 gic: interrupt-controller {
  compatible = "arm,cortex-a15-gic";
  ranges;
  #size-cells = <0x2>;
  #address-cells = <0x2>;
  interrupt-controller;
  #interrupt-cells = <0x3>;
  reg = <0x0 0x01F01000 0x0 0x1000>,
        <0x0 0x01F02000 0x0 0x2000>;
 };

 psci {
  migrate = <0xc4000005>;
  cpu_on = <0xc4000003>;
  cpu_off = <0x84000002>;
  cpu_suspend = <0xc4000001>;
  sys_poweroff = <0x84000008>;
  sys_reset = <0x84000009>;
  method = "smc";
  compatible = "arm,psci-0.2", "arm,psci";
 };

 cpus {
  #size-cells = <0x0>;
  #address-cells = <0x1>;

  cpu@0 {
   reg = <0x0>;
   enable-method = "psci";
   compatible = "arm,cortex-a53";
   device_type = "cpu";
  };

  cpu@1 {
   reg = <0x1>;
   enable-method = "psci";
   compatible = "arm,cortex-a53";
   device_type = "cpu";
  };
 };

 timer {
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 8)>,
   <1 14 ((((1 << (2)) - 1) << 8) | 8)>,
   <1 11 ((((1 << (2)) - 1) << 8) | 8)>,
   <1 10 ((((1 << (2)) - 1) << 8) | 8)>;
  always-on;
  clock-frequency = <25000000>;
  compatible = "arm,armv8-timer";
 };

 rst: reset-controller {
  compatible = "cvitek,bm-reset";
  reg = <0x0 0x50010c00 0x0 0x1>;
  #reset-cells = <1>;
  };

 i2c_srcclk: clk25mhz {
  clock-output-names = "clk25mhz";
  clock-frequency = <25000000>;
  #clock-cells = <0x0>;
  compatible = "fixed-clock";
 };

 gpio0: gpio@03020000 {
  compatible = "snps,dw-apb-gpio";
  reg = <0x0 0x03020000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;

  porta: gpio-controller@0 {
   compatible = "snps,dw-apb-gpio-port";
   bank-name = "porta";
   gpio-controller;
   #gpio-cells = <2>;
   snps,nr-gpios = <32>;
   reg = <0>;
   interrupt-controller;
   interrupts = <0 68 4>;
  };
 };
 gpio1: gpio@03021000 {
  compatible = "snps,dw-apb-gpio";
  reg = <0x0 0x03030000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;

  portb: gpio-controller@1 {
   compatible = "snps,dw-apb-gpio-port";
   bank-name = "portb";
   gpio-controller;
   #gpio-cells = <2>;
   snps,nr-gpios = <32>;
   reg = <0>;
   interrupt-controller;
   interrupts = <0 67 4>;
  };
 };
 gpio2: gpio@03022000 {
  compatible = "snps,dw-apb-gpio";
  reg = <0x0 0x03022000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;

  portc: gpio-controller@2 {
   compatible = "snps,dw-apb-gpio-port";
   bank-name = "portc";
   gpio-controller;
   #gpio-cells = <2>;
   snps,nr-gpios = <32>;
   reg = <0>;
   interrupt-controller;
   interrupts = <0 66 4>;
  };
 };

 gpio3: gpio@03023000 {
  compatible = "snps,dw-apb-gpio";
  reg = <0x0 0x03023000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;

  portd: gpio-controller@2 {
   compatible = "snps,dw-apb-gpio-port";
   bank-name = "portd";
   gpio-controller;
   #gpio-cells = <2>;
   snps,nr-gpios = <10>;
   reg = <0>;
   interrupt-controller;
   interrupts = <0 62 4>;
  };
 };

 uart0: serial@04140000 {
  compatible = "snps,dw-apb-uart";
  reg = <0x0 0x04140000 0x0 0x1000>;
  clock-frequency = <25000000>;
  interrupts = <0 9 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
 };
# 226 "<stdin>"
 ethernet0: ethernet@04510000 {
  compatible = "nvidia,tegra186-eqos", "snps,dwc-qos-ethernet-4.10";
  reg = <0x0 0x04510000 0x0 0x10000>;
  reg-names = "mac";
  phy-mode = "rgmii";
  phy-reset-gpios = <&porta 26 0>;
 };
# 244 "<stdin>"
 emmc: sdhc@4300000 {
  compatible = "cvitek,synopsys-sdhc";
  bus-width = <4>;
  reg = <0x0 0x4300000 0x0 0x1000>;
  max-frequency = <25000000>;
  mmc_init_freq = <200000>;
  mmc_trans_freq= <6000000>;
  64_addressing;
  reset_tx_rx_phy;
  index = <0x0>;
  has_phy;
  status = "okay";
 };

 sd: sdhc@4310000 {
  compatible = "cvitek,synopsys-sdhc";
  bus-width = <4>;
  reg = <0x0 0x4310000 0x0 0x1000>;
  max-frequency = <25000000>;
  mmc_init_freq = <200000>;
  mmc_trans_freq = <6000000>;
  64_addressing;
  reset_tx_rx_phy;
  index = <0x1>;
  resets = <&rst 14>;
  reset-names = "sdhci";
  has_phy;
  status = "okay";
 };
# 304 "<stdin>"
 memory {
  reg = <0x1 0x00000000 0x0 0x40000000>;
  device_type = "memory";
 };

 reserved-memory {
  #address-cells = <0x2>;
  #size-cells = <0x2>;
  ranges;

  cma_reserved: linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0x0 0x1000000>;
   alignment = <0x0 0x2000>;
   linux,cma-default;
  };

  ion_reserved: ion@120000000 {
   compatible = "ion-region";
   reg = <0x1 0x20000000 0x0 0x10000000>;
  };
 };
# 345 "<stdin>"
 aliases {
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0";
 };
};
