INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Craft/Vivado/alu/alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Craft/Vivado/alu/alu.srcs/sim_1/new/alu_cascade_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_cascade_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Craft/Vivado/alu/alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
