$date
	Sat May 11 16:20:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instdec_tb $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 5 # rd [4:0] $end
$var wire 7 $ opcode [6:0] $end
$var wire 7 % func7 [6:0] $end
$var wire 3 & func3 [2:0] $end
$var parameter 32 ' WIDTH $end
$var reg 32 ( inst [31:0] $end
$scope module dut $end
$var wire 32 ) inst [31:0] $end
$var reg 3 * func3 [2:0] $end
$var reg 7 + func7 [6:0] $end
$var reg 7 , opcode [6:0] $end
$var reg 5 - rd [4:0] $end
$var reg 5 . rs1 [4:0] $end
$var reg 5 / rs2 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 '
$end
#0
$dumpvars
b10110 /
b110 .
b101 -
b10011 ,
b100000 +
b101 *
b1000001011000110101001010010011 )
b1000001011000110101001010010011 (
b101 &
b100000 %
b10011 $
b101 #
b110 "
b10110 !
$end
#10000
b11001 !
b11001 /
b1 "
b1 .
b111 #
b111 -
b1000001100100001101001110010011 (
b1000001100100001101001110010011 )
#20000
b11111 !
b11111 /
b10 "
b10 .
b101 #
b101 -
b1000001111100010101001010010011 (
b1000001111100010101001010010011 )
#30000
b11 !
b11 /
b1001 "
b1001 .
b1000 #
b1000 -
b1000000001101001101010000010011 (
b1000000001101001101010000010011 )
#40000
