
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ucas/prj0-XinyiYuan/hardware/scripts/mk.tcl -notrace
Command: synth_design -rtl -rtl_skip_constraints -rtl_skip_ip -top counter
Starting synth_design
Using part: xczu2eg-sfva625-1-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1365.184 ; gain = 59.996 ; free physical = 4748 ; free virtual = 7783
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ucas/prj0-XinyiYuan/hardware/sources/ip_catalog/counter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/ucas/prj0-XinyiYuan/hardware/sources/ip_catalog/counter.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.934 ; gain = 105.746 ; free physical = 4746 ; free virtual = 7784
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.934 ; gain = 105.746 ; free physical = 4756 ; free virtual = 7794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.934 ; gain = 105.746 ; free physical = 4756 ; free virtual = 7794
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.684 ; gain = 0.000 ; free physical = 4063 ; free virtual = 7234
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2250.684 ; gain = 945.496 ; free physical = 4063 ; free virtual = 7234
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2250.684 ; gain = 945.496 ; free physical = 4063 ; free virtual = 7234
INFO: [Common 17-206] Exiting Vivado at Sun Mar  1 21:33:47 2020...
