// Seed: 1849442323
module module_0;
  assign id_1 = (id_1);
  wire id_2;
  assign module_3.type_10 = 0;
  assign module_2.id_3 = 0;
endmodule
macromodule module_1;
  tri id_1, id_2, id_3 = 1, id_4, id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    input wor id_0
);
  module_0 modCall_1 ();
  wire id_2;
  wire id_4;
  id_5 :
  assert property (@(negedge id_3, id_4 or posedge id_5 or posedge ~id_4) 1)
  else;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_3 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    input wire id_7,
    output wor id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    input wor id_12,
    input wand id_13,
    output uwire id_14,
    input wire id_15,
    input uwire id_16,
    input tri1 id_17,
    input wor id_18,
    output supply1 id_19
);
  assign id_14 = 1'h0 ** id_4;
  module_0 modCall_1 ();
endmodule
