INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/MULTU_32bit_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTU_signed_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/testbench_MULTU_signed_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_MULTU_signed_32bit
