$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Mon Oct 02 05:15:56 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! button_confirmation $end
$var reg 1 " button_count $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 2 % hh2 [1:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out_7seg [7] $end
$var wire 1 3 out_7seg [6] $end
$var wire 1 4 out_7seg [5] $end
$var wire 1 5 out_7seg [4] $end
$var wire 1 6 out_7seg [3] $end
$var wire 1 7 out_7seg [2] $end
$var wire 1 8 out_7seg [1] $end
$var wire 1 9 out_7seg [0] $end
$var wire 1 : out_7seg_ac [3] $end
$var wire 1 ; out_7seg_ac [2] $end
$var wire 1 < out_7seg_ac [1] $end
$var wire 1 = out_7seg_ac [0] $end
$var wire 1 > rgb_output [1] $end
$var wire 1 ? rgb_output [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F clk~combout $end
$var wire 1 G div_1|ff_1|q~regout $end
$var wire 1 H count_2_bits_1|ff_1|q~regout $end
$var wire 1 I count_2_bits_1|ff_2|q~regout $end
$var wire 1 J button_count~combout $end
$var wire 1 K count_6_bits_1|ff_1|q~regout $end
$var wire 1 L count_6_bits_1|ff_2|q~regout $end
$var wire 1 M count_6_bits_1|ff_3|q~regout $end
$var wire 1 N gate_0_reset|WideAnd0~0_combout $end
$var wire 1 O button_confirmation~combout $end
$var wire 1 P demux_button_confirmation|gate_3|WideAnd0~combout $end
$var wire 1 Q count_6_bits_1|ff_6|q~0_combout $end
$var wire 1 R count_6_bits_1|ff_6|q~regout $end
$var wire 1 S count_6_bits_1|ff_4|q~regout $end
$var wire 1 T count_6_bits_1|ff_5|q~regout $end
$var wire 1 U mod_sel_demux_1_16_1|gate_2|S~combout $end
$var wire 1 V mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 W mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 X mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 Y mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 Z mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 [ mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 \ mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 ] mod_coord_col_1|gate_7|S~combout $end
$var wire 1 ^ mux_4|gate_5|WideOr0~2_combout $end
$var wire 1 _ mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 ` mux_1|gate_5|WideOr0~1_combout $end
$var wire 1 a decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 b decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 c decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 d decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 e decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 f decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 g decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 h decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 i demux_button_confirmation|gate_3|WideAnd0~0_combout $end
$var wire 1 j count_3_bits_1|ff_2|q~regout $end
$var wire 1 k count_3_bits_1|ff_3|q~regout $end
$var wire 1 l count_3_bits_1|ff_1|q~regout $end
$var wire 1 m mux_9|gate_1|WideAnd0~0_combout $end
$var wire 1 n mux_9|gate_1|WideAnd0~1_combout $end
$var wire 1 o mux_9|gate_1|WideAnd0~2_combout $end
$var wire 1 p mux_9|gate_1|WideAnd0~3_combout $end
$var wire 1 q mux_9|gate_1|WideAnd0~4_combout $end
$var wire 1 r demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 s demux_button_confirmation|gate_4|WideAnd0~combout $end
$var wire 1 t reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 u mux_35|gate_5|WideOr0~4_combout $end
$var wire 1 v mod_sel_demux_1_16_1|gate_24|S~2_combout $end
$var wire 1 w mod_sel_demux_1_16_1|gate_24|S~3_combout $end
$var wire 1 x mod_sel_demux_1_16_1|gate_24|S~4_combout $end
$var wire 1 y mod_sel_demux_1_16_1|gate_39|WideOr0~0_combout $end
$var wire 1 z mod_sel_demux_1_4_1|gate_15|S~0_combout $end
$var wire 1 { mod_sel_demux_1_16_1|gate_39|WideOr0~3_combout $end
$var wire 1 | mod_sel_demux_1_16_1|gate_39|WideOr0~1_combout $end
$var wire 1 } mod_sel_demux_1_16_1|gate_39|WideOr0~2_combout $end
$var wire 1 ~ mod_sel_demux_1_16_1|gate_39|WideOr0~4_combout $end
$var wire 1 !! demux_11|gate_4|WideAnd0~0_combout $end
$var wire 1 "! mod_sel_demux_1_4_1|gate_19|WideOr0~0_combout $end
$var wire 1 #! mod_sel_demux_1_4_1|gate_13|WideOr0~3_combout $end
$var wire 1 $! mod_sel_demux_1_4_1|gate_13|WideOr0~2_combout $end
$var wire 1 %! mod_sel_demux_1_4_1|gate_13|WideOr0~4_combout $end
$var wire 1 &! mod_sel_demux_1_4_1|gate_13|WideOr0~5_combout $end
$var wire 1 '! mod_sel_demux_1_4_1|gate_13|WideOr0~1_combout $end
$var wire 1 (! mod_sel_demux_1_4_1|gate_13|WideOr0~0_combout $end
$var wire 1 )! demux_13|gate_3|WideAnd0~0_combout $end
$var wire 1 *! mod_sel_demux_1_16_1|gate_9|S~0_combout $end
$var wire 1 +! mod_sel_demux_1_16_1|gate_13|S~0_combout $end
$var wire 1 ,! mod_sel_demux_1_16_1|gate_13|S~1_combout $end
$var wire 1 -! demux_19|gate_3|WideAnd0~combout $end
$var wire 1 .! reg_matriz_at_1|ff_31|q~regout $end
$var wire 1 /! demux_13|gate_4|WideAnd0~0_combout $end
$var wire 1 0! demux_19|gate_4|WideAnd0~combout $end
$var wire 1 1! reg_matriz_at_1|ff_32|q~regout $end
$var wire 1 2! mux_35|gate_5|WideOr0~0_combout $end
$var wire 1 3! mux_35|gate_5|WideOr0~1_combout $end
$var wire 1 4! mux_35|gate_5|WideOr0~3_combout $end
$var wire 1 5! reg_matriz_po_1|ff_11|q~0_combout $end
$var wire 1 6! reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 7! reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 8! mux_35|gate_5|WideOr0~2_combout $end
$var wire 1 9! mux_35|gate_5|WideOr0~5_combout $end
$var wire 1 :! demux_11|gate_5|WideAnd0~0_combout $end
$var wire 1 ;! demux_18|gate_3|WideAnd0~combout $end
$var wire 1 <! reg_matriz_at_1|ff_27|q~regout $end
$var wire 1 =! demux_13|gate_1|WideAnd0~0_combout $end
$var wire 1 >! demux_19|gate_1|WideAnd0~combout $end
$var wire 1 ?! reg_matriz_at_1|ff_29|q~regout $end
$var wire 1 @! mux_34|gate_5|WideOr0~0_combout $end
$var wire 1 A! mux_34|gate_5|WideOr0~1_combout $end
$var wire 1 B! mux_31|gate_5|WideOr0~0_combout $end
$var wire 1 C! demux_13|gate_2|WideAnd0~0_combout $end
$var wire 1 D! demux_19|gate_2|WideAnd0~combout $end
$var wire 1 E! reg_matriz_at_1|ff_30|q~regout $end
$var wire 1 F! reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 G! mux_34|gate_5|WideOr0~2_combout $end
$var wire 1 H! reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 I! reg_matriz_po_1|ff_1|q~0_combout $end
$var wire 1 J! reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 K! mux_34|gate_5|WideOr0~3_combout $end
$var wire 1 L! mux_34|gate_5|WideOr0~4_combout $end
$var wire 1 M! demux_18|gate_1|WideAnd0~combout $end
$var wire 1 N! reg_matriz_at_1|ff_25|q~regout $end
$var wire 1 O! mux_33|gate_5|WideOr0~0 $end
$var wire 1 P! reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 Q! mux_33|gate_5|WideOr0~4_combout $end
$var wire 1 R! reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 S! mux_33|gate_5|WideOr0~5_combout $end
$var wire 1 T! demux_17|gate_4|WideAnd0~combout $end
$var wire 1 U! reg_matriz_at_1|ff_24|q~regout $end
$var wire 1 V! demux_17|gate_3|WideAnd0~combout $end
$var wire 1 W! reg_matriz_at_1|ff_23|q~regout $end
$var wire 1 X! demux_17|gate_2|WideAnd0~combout $end
$var wire 1 Y! reg_matriz_at_1|ff_22|q~regout $end
$var wire 1 Z! demux_17|gate_1|WideAnd0~combout $end
$var wire 1 [! reg_matriz_at_1|ff_21|q~regout $end
$var wire 1 \! mux_33|gate_5|WideOr0~1_combout $end
$var wire 1 ]! mux_33|gate_5|WideOr0~2_combout $end
$var wire 1 ^! mux_33|gate_5|WideOr0~3_combout $end
$var wire 1 _! mux_33|gate_5|WideOr0~6_combout $end
$var wire 1 `! demux_11|gate_2|WideAnd0~2_combout $end
$var wire 1 a! demux_16|gate_4|WideAnd0~combout $end
$var wire 1 b! reg_matriz_at_1|ff_20|q~regout $end
$var wire 1 c! mux_32|gate_5|WideOr0~2_combout $end
$var wire 1 d! demux_16|gate_2|WideAnd0~combout $end
$var wire 1 e! reg_matriz_at_1|ff_18|q~regout $end
$var wire 1 f! demux_16|gate_1|WideAnd0~combout $end
$var wire 1 g! reg_matriz_at_1|ff_17|q~regout $end
$var wire 1 h! demux_15|gate_4|WideAnd0~combout $end
$var wire 1 i! reg_matriz_at_1|ff_16|q~regout $end
$var wire 1 j! mux_32|gate_5|WideOr0~3_combout $end
$var wire 1 k! demux_16|gate_3|WideAnd0~combout $end
$var wire 1 l! reg_matriz_at_1|ff_19|q~regout $end
$var wire 1 m! mux_32|gate_5|WideOr0~4_combout $end
$var wire 1 n! mux_32|gate_5|WideOr0~5_combout $end
$var wire 1 o! mux_9|gate_1|WideAnd0~5_combout $end
$var wire 1 p! mux_32|gate_5|WideOr0~0 $end
$var wire 1 q! mux_32|gate_5|WideOr0~1_combout $end
$var wire 1 r! mux_32|gate_5|WideOr0~6_combout $end
$var wire 1 s! reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 t! mux_31|gate_5|WideOr0~2_combout $end
$var wire 1 u! reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 v! mux_31|gate_5|WideOr0~1_combout $end
$var wire 1 w! mux_31|gate_5|WideOr0~3_combout $end
$var wire 1 x! demux_14|gate_3|WideAnd0~combout $end
$var wire 1 y! reg_matriz_at_1|ff_11|q~regout $end
$var wire 1 z! demux_15|gate_1|WideAnd0~combout $end
$var wire 1 {! reg_matriz_at_1|ff_13|q~regout $end
$var wire 1 |! mux_31|gate_5|WideOr0~4_combout $end
$var wire 1 }! demux_15|gate_2|WideAnd0~combout $end
$var wire 1 ~! reg_matriz_at_1|ff_14|q~regout $end
$var wire 1 !" demux_14|gate_4|WideAnd0~combout $end
$var wire 1 "" reg_matriz_at_1|ff_12|q~regout $end
$var wire 1 #" mux_31|gate_5|WideOr0~5_combout $end
$var wire 1 $" mux_31|gate_5|WideOr0~6_combout $end
$var wire 1 %" demux_15|gate_3|WideAnd0~combout $end
$var wire 1 &" reg_matriz_at_1|ff_15|q~regout $end
$var wire 1 '" mux_31|gate_5|WideOr0~7_combout $end
$var wire 1 (" mux_31|gate_5|WideOr0~8_combout $end
$var wire 1 )" demux_14|gate_2|WideAnd0~combout $end
$var wire 1 *" reg_matriz_at_1|ff_10|q~regout $end
$var wire 1 +" mux_30|gate_5|WideOr0~2_combout $end
$var wire 1 ," demux_13|gate_4|WideAnd0~combout $end
$var wire 1 -" reg_matriz_at_1|ff_8|q~regout $end
$var wire 1 ." demux_14|gate_1|WideAnd0~combout $end
$var wire 1 /" reg_matriz_at_1|ff_9|q~regout $end
$var wire 1 0" demux_13|gate_2|WideAnd0~combout $end
$var wire 1 1" reg_matriz_at_1|ff_6|q~regout $end
$var wire 1 2" demux_13|gate_3|WideAnd0~combout $end
$var wire 1 3" reg_matriz_at_1|ff_7|q~regout $end
$var wire 1 4" mux_30|gate_5|WideOr0~3_combout $end
$var wire 1 5" mux_30|gate_5|WideOr0~4_combout $end
$var wire 1 6" mux_30|gate_5|WideOr0~5_combout $end
$var wire 1 7" mux_30|gate_5|WideOr0~0_combout $end
$var wire 1 8" mux_30|gate_5|WideOr0~1_combout $end
$var wire 1 9" mux_30|gate_5|WideOr0~6_combout $end
$var wire 1 :" mux_29|gate_5|WideOr0~0_combout $end
$var wire 1 ;" mux_29|gate_5|WideOr0~1_combout $end
$var wire 1 <" demux_13|gate_1|WideAnd0~combout $end
$var wire 1 =" reg_matriz_at_1|ff_5|q~regout $end
$var wire 1 >" mux_29|gate_5|WideOr0~5_combout $end
$var wire 1 ?" demux_12|gate_1|WideAnd0~combout $end
$var wire 1 @" reg_matriz_at_1|ff_1|q~regout $end
$var wire 1 A" demux_12|gate_2|WideAnd0~combout $end
$var wire 1 B" reg_matriz_at_1|ff_2|q~regout $end
$var wire 1 C" mux_29|gate_5|WideOr0~2_combout $end
$var wire 1 D" demux_12|gate_3|WideAnd0~combout $end
$var wire 1 E" reg_matriz_at_1|ff_3|q~regout $end
$var wire 1 F" demux_12|gate_4|WideAnd0~combout $end
$var wire 1 G" reg_matriz_at_1|ff_4|q~regout $end
$var wire 1 H" mux_29|gate_5|WideOr0~3_combout $end
$var wire 1 I" mux_29|gate_5|WideOr0~4_combout $end
$var wire 1 J" mux_29|gate_5|WideOr0~6_combout $end
$var wire 1 K" hh1~combout [1] $end
$var wire 1 L" hh1~combout [0] $end
$var wire 1 M" hh2~combout [1] $end
$var wire 1 N" hh2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
b10 $
b0 %
0*
0)
0(
0'
1&
11
10
1/
1.
1-
1,
1+
19
08
07
06
15
04
03
02
1=
0<
0;
0:
0?
0>
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
1P
1Q
0R
0S
0T
0U
0V
1W
1X
1Y
0Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
0d
1e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
1q
0r
0s
0t
0u
0v
0w
0x
1y
0z
0{
1|
0}
0~
0!!
0"!
1#!
1$!
1%!
1&!
1'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
10!
01!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
1;!
0<!
1=!
1>!
0?!
1@!
1A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
1I!
0J!
1K!
1L!
1M!
0N!
0O!
0P!
1Q!
0R!
1S!
1T!
0U!
1V!
0W!
1X!
0Y!
1Z!
0[!
1\!
1]!
1^!
1_!
0`!
1a!
0b!
0c!
1d!
0e!
1f!
0g!
1h!
0i!
1j!
1k!
0l!
1m!
1n!
1o!
1p!
1q!
1r!
0s!
1t!
0u!
1v!
0w!
1x!
0y!
1z!
0{!
1|!
1}!
0~!
1!"
0""
1#"
1$"
1%"
0&"
1'"
1("
1)"
0*"
0+"
1,"
0-"
1."
0/"
10"
01"
12"
03"
14"
15"
16"
17"
18"
19"
1:"
0;"
1<"
0="
1>"
1?"
0@"
1A"
0B"
1C"
1D"
0E"
1F"
0G"
1H"
1I"
1J"
0L"
1K"
0N"
0M"
$end
#10000
0!
1#
0O
1F
1`!
0P
0?"
0."
#20000
0#
0F
1G
#30000
1!
1#
1O
1F
0`!
1P
1?"
1."
1@"
1/"
0C"
0H"
0I"
0J"
0+
#40000
0#
0F
0G
1l
1H
1C"
0|!
0o!
18!
0q
1p
0`
1Z
0Y
0W
1H"
1g
0e
0Z
0X
0&
1'
1I"
0g
1a
13
05
1J"
03
18
1+
#50000
1#
1F
#60000
0#
0F
1G
#70000
1#
1F
#80000
0#
0F
0G
0l
1j
1I
0H
0C"
04"
0#"
1|!
0j!
0\!
08!
0p
1o
05"
14!
0\
1Y
15"
0$"
1#"
06"
0'
1(
16"
0("
1$"
09"
19"
1("
0-
0,
1,
1-
#90000
1#
1F
#100000
0#
0F
1G
#110000
1#
1F
#120000
0#
0F
0G
1l
0I
1C"
14"
1j!
1\!
0Q!
0o
1n
1`
1\
1W
05"
0a
1X
0(
1)
06"
1e
08
09"
15
0,
#130000
1#
1F
#140000
0#
0F
1G
#150000
1#
1F
#160000
0#
0F
0G
0l
1k
0j
1H
0C"
1+"
1o!
1c!
0S!
1Q!
02!
0n
1m
0I"
08"
0$"
0q!
0n!
0^!
0A!
04!
15"
0`
1Z
0Y
0W
0H"
19"
18"
1q!
0_!
1S!
1O!
1G!
0L!
1g
0e
0Z
0X
0)
1*
1_!
1L!
0g
1a
1,
0/
00
13
05
1/
10
03
18
#170000
1#
1F
#180000
0#
0F
1G
#190000
1#
1F
#200000
0#
0F
0G
0k
1I
0H
16"
0+"
1$"
1n!
0c!
1^!
1A!
12!
1q
0m
0\
1Y
0J"
0O!
0G!
1&
0*
0+
#210000
1#
1F
#220000
0#
0F
1G
#230000
1#
1F
#240000
0#
0F
0G
1l
0I
1C"
0|!
0o!
18!
0q
1p
1`
1\
1W
1H"
0a
1X
0&
1'
1I"
1e
08
1J"
15
1+
#250000
1#
1F
#260000
0#
0F
1G
#270000
1#
1F
#280000
0#
0F
0G
0l
1j
1H
0C"
04"
0#"
1|!
0j!
0\!
08!
0p
1o
05"
14!
0`
1Z
0Y
0W
15"
0$"
1#"
06"
1g
0e
0Z
0X
0'
1(
16"
0("
1$"
09"
0g
1a
13
05
19"
1("
0-
0,
03
18
1,
1-
#290000
1#
1F
#300000
0#
0F
1G
#310000
1#
1F
#320000
0#
0F
0G
1l
1I
0H
1C"
14"
1j!
1\!
0Q!
0o
1n
0\
1Y
05"
0(
1)
06"
09"
0,
#330000
1#
1F
#340000
0#
0F
1G
#350000
1#
1F
#360000
0#
0F
0G
0l
1k
0j
0I
0C"
1+"
1o!
1c!
0S!
1Q!
02!
0n
1m
0I"
08"
0$"
0q!
0n!
0^!
0A!
04!
15"
1`
1\
1W
0H"
19"
18"
1q!
0_!
1S!
1O!
1G!
0L!
0a
1X
0)
1*
1_!
1L!
1e
1,
0/
00
08
1/
10
15
#370000
1#
1F
#380000
0#
0F
1G
#390000
1#
1F
#400000
0#
0F
0G
0k
1H
16"
0+"
1$"
1n!
0c!
1^!
1A!
12!
1q
0m
0`
1Z
0Y
0W
0J"
0O!
0G!
1g
0e
0Z
0X
1&
0*
0g
1a
0+
13
05
03
18
#410000
1#
1F
#420000
0#
0F
1G
#430000
1#
1F
#440000
0#
0F
0G
1l
1I
0H
1C"
0|!
0o!
18!
0q
1p
0\
1Y
1H"
0&
1'
1I"
1J"
1+
#450000
1#
1F
#460000
0#
0F
1G
#470000
1#
1F
#480000
0#
0F
0G
0l
1j
0I
0C"
04"
0#"
1|!
0j!
0\!
08!
0p
1o
05"
14!
1`
1\
1W
15"
0$"
1#"
06"
0a
1X
0'
1(
16"
0("
1$"
09"
1e
08
19"
1("
0-
0,
15
1,
1-
#490000
1#
1F
#500000
0#
0F
1G
#510000
1#
1F
#520000
0#
0F
0G
1l
1H
1C"
14"
1j!
1\!
0Q!
0o
1n
0`
1Z
0Y
0W
05"
1g
0e
0Z
0X
0(
1)
06"
0g
1a
13
05
09"
03
18
0,
#530000
1#
1F
#540000
0#
0F
1G
#550000
1#
1F
#560000
0#
0F
0G
0l
1k
0j
1I
0H
0C"
1+"
1o!
1c!
0S!
1Q!
02!
0n
1m
0I"
08"
0$"
0q!
0n!
0^!
0A!
04!
15"
0\
1Y
0H"
19"
18"
1q!
0_!
1S!
1O!
1G!
0L!
0)
1*
1_!
1L!
1,
0/
00
1/
10
#570000
1#
1F
#580000
0#
0F
1G
#590000
1#
1F
#600000
0#
0F
0G
0k
0I
16"
0+"
1$"
1n!
0c!
1^!
1A!
12!
1q
0m
1`
1\
1W
0J"
0O!
0G!
0a
1X
1&
0*
1e
0+
08
15
#610000
1#
1F
#620000
0#
0F
1G
#630000
1#
1F
#640000
0#
0F
0G
1l
1H
1C"
0|!
0o!
18!
0q
1p
0`
1Z
0Y
0W
1H"
1g
0e
0Z
0X
0&
1'
1I"
0g
1a
13
05
1J"
03
18
1+
#650000
1#
1F
#660000
0#
0F
1G
#670000
1#
1F
#680000
0#
0F
0G
0l
1j
1I
0H
0C"
04"
0#"
1|!
0j!
0\!
08!
0p
1o
05"
14!
0\
1Y
15"
0$"
1#"
06"
0'
1(
16"
0("
1$"
09"
19"
1("
0-
0,
1,
1-
#690000
1#
1F
#700000
0#
0F
1G
#710000
1#
1F
#720000
0#
0F
0G
1l
0I
1C"
14"
1j!
1\!
0Q!
0o
1n
1`
1\
1W
05"
0a
1X
0(
1)
06"
1e
08
09"
15
0,
#730000
1#
1F
#740000
0#
0F
1G
#750000
b0 $
1#
0K"
1F
16"
1`!
0i
0Y
0W
0P
19"
0?"
0."
1Z
0X
1;
1<
1h
0e
1b
1,
12
05
17
#760000
0#
0F
0G
0l
1k
0j
0C"
1+"
1o!
1c!
0S!
1Q!
02!
0n
1m
08"
0q!
04!
15"
0H"
18"
1q!
1S!
1O!
1G!
0)
1*
#770000
1#
1F
#780000
0#
0F
1G
#790000
1#
1F
#800000
0#
0F
0G
0k
0+"
0c!
12!
1q
0m
0O!
0G!
1&
0*
#810000
1#
1F
#820000
0#
0F
1G
#830000
1#
1F
#840000
0#
0F
0G
1l
1C"
0|!
0o!
18!
0q
1p
1H"
0&
1'
#850000
1#
1F
#860000
0#
0F
1G
#870000
1#
1F
#880000
0#
0F
0G
0l
1j
0C"
04"
0#"
1|!
0j!
0\!
08!
0p
1o
05"
14!
15"
1#"
0'
1(
#890000
1#
1F
#900000
0#
0F
1G
#910000
1#
1F
#920000
0#
0F
0G
1l
1C"
14"
1j!
1\!
0Q!
0o
1n
05"
0(
1)
#930000
1#
1F
#940000
0#
0F
1G
#950000
1#
1F
#960000
0#
0F
0G
0l
1k
0j
0C"
1+"
1o!
1c!
0S!
1Q!
02!
0n
1m
08"
0q!
04!
15"
0H"
18"
1q!
1S!
1O!
1G!
0)
1*
#970000
1#
1F
#980000
0#
0F
1G
#990000
1#
1F
#1000000
