{"vcs1":{"timestamp_begin":1768865071.558436382, "rt":1.07, "ut":0.97, "st":0.21}}
{"vcselab":{"timestamp_begin":1768865072.718388581, "rt":0.34, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1768865073.131023747, "rt":0.19, "ut":0.12, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768865071.070050356}
{"VCS_COMP_START_TIME": 1768865071.070050356}
{"VCS_COMP_END_TIME": 1768865073.499242549}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb +lint=PCWM -LDFLAGS -Wl,--no-as-needed +incdir+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB -f /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_random_sched_cas_cnt.f"}
{"vcs1": {"peak_mem": 453196}}
{"vcselab": {"peak_mem": 167060}}
