Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 30 11:40:18 2022
| Host         : PC-629 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.579        0.000                      0                   69        0.261        0.000                      0                   69        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.579        0.000                      0                   69        0.261        0.000                      0                   69        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.828ns (20.926%)  route 3.129ns (79.074%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.006     8.595    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.507    14.279    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.360    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.174    driver_seg_4/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.828ns (20.926%)  route 3.129ns (79.074%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.006     8.595    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.507    14.279    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.360    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.174    driver_seg_4/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.828ns (20.926%)  route 3.129ns (79.074%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.006     8.595    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.507    14.279    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.360    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.174    driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.828ns (20.926%)  route 3.129ns (79.074%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.006     8.595    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.507    14.279    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.360    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.174    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.865     8.454    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.277    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.337    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    14.149    driver_seg_4/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.865     8.454    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.277    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.337    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    14.149    driver_seg_4/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.865     8.454    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.277    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.337    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    14.149    driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.699%)  route 2.988ns (78.301%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.865     8.454    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.277    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism              0.337    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    14.149    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.828ns (22.089%)  route 2.920ns (77.911%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.798     8.387    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.277    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.323    14.599    
                         clock uncertainty           -0.035    14.564    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.135    driver_seg_4/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.828ns (22.089%)  route 2.920ns (77.911%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.014 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.624     4.638    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.094 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.833     5.928    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.052 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     6.469    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.872     7.465    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.589 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.798     8.387    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.818    10.818 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.680    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.771 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.277    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.323    14.599    
                         clock uncertainty           -0.035    14.564    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429    14.135    driver_seg_4/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.135    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  5.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.422    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.680    driver_seg_4/clk_en0/s_cnt_local_reg[27]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.936    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.105     1.527    driver_seg_4/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.422    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.117     1.680    driver_seg_4/clk_en0/s_cnt_local_reg[7]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.936    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.527    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.420    driver_seg_4/clk_en0/CLK
    SLICE_X3Y23          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.119     1.681    driver_seg_4/clk_en0/s_cnt_local_reg[11]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.934    driver_seg_4/clk_en0/CLK
    SLICE_X3Y23          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.525    driver_seg_4/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.419    driver_seg_4/clk_en0/CLK
    SLICE_X3Y24          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.680    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X3Y24          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.933    driver_seg_4/clk_en0/CLK
    SLICE_X3Y24          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.513     1.419    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.524    driver_seg_4/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.419    driver_seg_4/clk_en0/CLK
    SLICE_X3Y25          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.119     1.680    driver_seg_4/clk_en0/s_cnt_local_reg[19]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X3Y25          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.933    driver_seg_4/clk_en0/CLK
    SLICE_X3Y25          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.513     1.419    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.524    driver_seg_4/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.420    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.119     1.681    driver_seg_4/clk_en0/s_cnt_local_reg[23]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.934    driver_seg_4/clk_en0/CLK
    SLICE_X3Y26          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.525    driver_seg_4/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.422    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.120     1.684    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.792    driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.937    driver_seg_4/clk_en0/CLK
    SLICE_X3Y21          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.514     1.422    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.527    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.420    driver_seg_4/clk_en0/CLK
    SLICE_X3Y23          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/Q
                         net (fo=2, routed)           0.114     1.675    driver_seg_4/clk_en0/s_cnt_local_reg[8]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.790 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.790    driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1_n_7
    SLICE_X3Y23          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.934    driver_seg_4/clk_en0/CLK
    SLICE_X3Y23          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.525    driver_seg_4/clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.422    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.116     1.680    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1_n_7
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.936    driver_seg_4/clk_en0/CLK
    SLICE_X3Y27          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.105     1.527    driver_seg_4/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.422    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/Q
                         net (fo=2, routed)           0.116     1.680    driver_seg_4/clk_en0/s_cnt_local_reg[4]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_7
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.936    driver_seg_4/clk_en0/CLK
    SLICE_X3Y22          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.527    driver_seg_4/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    driver_seg_4/clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    driver_seg_4/clk_en0/ce_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    driver_seg_4/clk_en0/s_cnt_local_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    driver_seg_4/clk_en0/s_cnt_local_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    driver_seg_4/clk_en0/ce_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    driver_seg_4/clk_en0/s_cnt_local_reg[13]/C



