/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [22:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[184] ? in_data[122] : in_data[113];
  assign celloutsig_0_8z = celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_1_7z = !(celloutsig_1_1z[19] ? celloutsig_1_4z : celloutsig_1_0z[2]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[20] | celloutsig_1_0z[0]) & celloutsig_1_2z);
  assign celloutsig_1_8z = celloutsig_1_2z ^ celloutsig_1_4z;
  assign celloutsig_0_34z = celloutsig_0_14z[0] ^ celloutsig_0_27z[2];
  assign celloutsig_1_12z = ~(celloutsig_1_8z ^ celloutsig_1_4z);
  assign celloutsig_0_15z = ~(celloutsig_0_9z ^ celloutsig_0_4z);
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 18'h00000;
    else _00_ <= { celloutsig_0_12z[17], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z[10:7], celloutsig_0_13z[7], celloutsig_0_13z[7], celloutsig_0_13z[4:3], celloutsig_0_13z[8], celloutsig_0_13z[1], celloutsig_0_13z[7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_15z = { in_data[157:140], celloutsig_1_7z } / { 1'h1, celloutsig_1_5z[2:1], celloutsig_1_10z, 1'h1 };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } === { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_13z[10:7], celloutsig_0_13z[7], celloutsig_0_13z[7], celloutsig_0_13z[10:7], celloutsig_0_13z[7], celloutsig_0_13z[7], celloutsig_0_13z[4:3], celloutsig_0_13z[8], celloutsig_0_13z[1], celloutsig_0_13z[7], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_14z } === in_data[32:10];
  assign celloutsig_0_2z = in_data[41:34] === in_data[49:42];
  assign celloutsig_0_40z = celloutsig_0_33z[2] & ~(celloutsig_0_34z);
  assign celloutsig_0_5z = celloutsig_0_4z & ~(celloutsig_0_1z);
  assign celloutsig_1_19z = { celloutsig_1_17z[11:8], celloutsig_1_2z, celloutsig_1_16z } % { 1'h1, celloutsig_1_1z[14:4], celloutsig_1_1z[7:4], celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_1_5z[6:1] = celloutsig_1_1z[8] ? in_data[102:97] : { celloutsig_1_1z[6:4], celloutsig_1_1z[7:5] };
  assign celloutsig_0_44z = { _00_[7], celloutsig_0_6z, celloutsig_0_17z } != { celloutsig_0_13z[4:3], celloutsig_0_40z };
  assign celloutsig_0_1z = in_data[94:89] != { in_data[65:61], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z } != { in_data[10], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_14z } != { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_37z = - { celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_34z };
  assign celloutsig_1_17z = - { in_data[189:180], celloutsig_1_5z[6:1], celloutsig_1_4z };
  assign celloutsig_0_14z = ~ { celloutsig_0_13z[7], celloutsig_0_13z[4], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_24z = ~ { celloutsig_0_18z[7:5], celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_4z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[34], celloutsig_0_0z };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = & in_data[11:1];
  assign celloutsig_0_26z = & { celloutsig_0_17z, celloutsig_0_3z[4:1] };
  assign celloutsig_0_45z = | { celloutsig_0_24z[4:3], celloutsig_0_37z };
  assign celloutsig_1_9z = celloutsig_1_0z[3] & celloutsig_1_2z;
  assign celloutsig_1_11z = ~^ { celloutsig_1_10z[7:3], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_6z = ~^ in_data[32:27];
  assign celloutsig_0_0z = ^ in_data[5:3];
  assign celloutsig_0_27z = { celloutsig_0_13z[9:7], celloutsig_0_13z[7], celloutsig_0_13z[7], celloutsig_0_13z[4] } >> { celloutsig_0_3z[3:0], celloutsig_0_26z, celloutsig_0_6z };
  assign celloutsig_0_33z = celloutsig_0_27z[3:0] >> { celloutsig_0_27z[3:1], celloutsig_0_20z };
  assign celloutsig_1_16z = { celloutsig_1_1z[14:6], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_2z } <<< { in_data[140:130], celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_15z[16:3] <<< { celloutsig_1_17z[13:1], celloutsig_1_8z };
  assign celloutsig_0_3z = { in_data[90:89], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } <<< { in_data[37:34], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[38:27], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z } >>> { in_data[25:6], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_12z[10:3] >>> { celloutsig_0_13z[9:7], celloutsig_0_13z[7], celloutsig_0_13z[7], celloutsig_0_13z[4:3], celloutsig_0_13z[8] };
  assign celloutsig_1_0z = in_data[133:130] - in_data[143:140];
  assign celloutsig_1_10z = in_data[160:146] - { celloutsig_1_1z[14:4], celloutsig_1_1z[7:4] };
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_6z) | celloutsig_0_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_11z & 1'h1) | (celloutsig_1_4z & celloutsig_1_12z));
  assign { celloutsig_0_13z[10], celloutsig_0_13z[7], celloutsig_0_13z[1], celloutsig_0_13z[4], celloutsig_0_13z[9:8], celloutsig_0_13z[3] } = ~ { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_1_1z[7:4], celloutsig_1_1z[20:8] } = ~ { celloutsig_1_0z, in_data[156:144] };
  assign { celloutsig_0_13z[6:5], celloutsig_0_13z[2], celloutsig_0_13z[0] } = { celloutsig_0_13z[7], celloutsig_0_13z[7], celloutsig_0_13z[8:7] };
  assign celloutsig_1_1z[3:0] = celloutsig_1_1z[7:4];
  assign celloutsig_1_5z[0] = celloutsig_1_4z;
  assign { out_data[141:128], out_data[113:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
