#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 17 10:40:53 2015
# Process ID: 7156
# Log file: F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/impl_1/vga_test.vdi
# Journal file: F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source vga_test.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/rom_pic_synth_1/rom_pic.dcp' for cell 'rom_pic_inst'
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [f:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [f:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [f:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 976.047 ; gain = 469.004
Finished Parsing XDC File [f:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/constrs_1/new/vga.xdc]
Finished Parsing XDC File [F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/constrs_1/new/vga.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/rom_pic_synth_1/rom_pic.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 976.129 ; gain = 730.961
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 976.129 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 227cca7df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1011.352 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 227cca7df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1011.352 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 19 unconnected nets.
INFO: [Opt 31-11] Eliminated 2 unconnected cells.
Phase 3 Sweep | Checksum: 237bb0fed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.352 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1011.352 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 237bb0fed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.352 ; gain = 0.000
Implement Debug Cores | Checksum: 180f6edfa
Logic Optimization | Checksum: 180f6edfa

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 105 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 93 Total Ports: 210
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1e0555f68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1198.664 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e0555f68

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.664 ; gain = 187.313
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1198.664 ; gain = 222.535
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1198.664 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/impl_1/vga_test_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 113a2577d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1198.664 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: d7d38876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1198.664 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: d7d38876

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: d7d38876

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 6a9535c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16501e95d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 2241838d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 1d934d9c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 2.2 Build Placer Netlist Model | Checksum: 1d934d9c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1d934d9c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 2.3 Constrain Clocks/Macros | Checksum: 1d934d9c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1d934d9c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1e17a83a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1e17a83a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1dc884dd3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 23a0121d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 23a0121d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1c0bfd80c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 22a0d0614

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1ef3c076b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1ef3c076b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ef3c076b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ef3c076b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 1ef3c076b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1ef3c076b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1ef3c076b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1b7b6be16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1b7b6be16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.910. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1e9480543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 1e9480543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 1e9480543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1e9480543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1e9480543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1e9480543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 1e9480543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1941023f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1941023f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000
Ending Placer Task | Checksum: 1512bcd81

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.664 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.761 . Memory (MB): peak = 1198.664 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1198.664 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1198.664 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1198.664 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f17597a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f17597a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f17597a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1198.664 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ff636fb9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1198.664 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=28.078 | TNS=0.000  | WHS=-0.079 | THS=-1.362 |

Phase 2 Router Initialization | Checksum: 1adf3db00

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 1198.664 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 176afa883

Time (s): cpu = 00:01:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1317023ed

Time (s): cpu = 00:01:04 ; elapsed = 00:00:54 . Memory (MB): peak = 1204.125 ; gain = 5.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.501 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: de36cc6c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:54 . Memory (MB): peak = 1204.125 ; gain = 5.461
Phase 4 Rip-up And Reroute | Checksum: de36cc6c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19274d37e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1204.125 ; gain = 5.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.501 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19274d37e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19274d37e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1204.125 ; gain = 5.461
Phase 5 Delay and Skew Optimization | Checksum: 19274d37e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: eaed0f2b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:55 . Memory (MB): peak = 1204.125 ; gain = 5.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.501 | TNS=0.000  | WHS=0.203  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: eaed0f2b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:55 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.776587 %
  Global Horizontal Routing Utilization  = 0.770284 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10625df78

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10625df78

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 90391fc3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1204.125 ; gain = 5.461

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.501 | TNS=0.000  | WHS=0.203  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 90391fc3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1204.125 ; gain = 5.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1204.125 ; gain = 5.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1204.125 ; gain = 5.461
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.864 . Memory (MB): peak = 1204.125 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Miz702/Miz702_code/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.runs/impl_1/vga_test_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 10:43:37 2015...
