

Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Fri Jun 23 11:46:55 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:          572
LUT:           1601
FF:            2025
DSP:              4
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    4.354
CP achieved post-implementation:    3.753
Timing met
