$date
	Mon Nov 20 11:16:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module input_router_tb $end
$var wire 3 ! vc_select [2:0] $end
$var reg 1 " clk $end
$var reg 64 # flit [63:0] $end
$var reg 3 $ port [2:0] $end
$var reg 1 % reset $end
$var reg 16 & router_x [15:0] $end
$var reg 16 ' router_y [15:0] $end
$scope module router $end
$var wire 1 " clk $end
$var wire 64 ( flit [63:0] $end
$var wire 3 ) port [2:0] $end
$var wire 1 % reset $end
$var wire 16 * router_x [15:0] $end
$var wire 16 + router_y [15:0] $end
$var wire 16 , dest_y [15:0] $end
$var wire 16 - dest_x [15:0] $end
$var reg 3 . vc_select [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
1%
b0 $
b0 #
1"
b100 !
$end
#5000
0"
#10000
1"
#15000
0"
#20000
b1 !
b1 .
b1 -
b1 ,
1"
b1 &
b1 *
b11 $
b11 )
b1000000000000000110101010101010101010101010101010 #
b1000000000000000110101010101010101010101010101010 (
0%
#25000
0"
#30000
1"
#35000
0"
#40000
b10 !
b10 .
1"
b1 '
b1 +
b0 &
b0 *
b0 $
b0 )
b1000000000000000111001100110011001100110011001100 #
b1000000000000000111001100110011001100110011001100 (
#45000
0"
#50000
1"
#55000
0"
#60000
1"
b0 '
b0 +
b1000000000000000110111011101110111011101110111011 #
b1000000000000000110111011101110111011101110111011 (
#65000
0"
#70000
1"
#75000
0"
#80000
b111 !
b111 .
b0 -
b0 ,
1"
b1 '
b1 +
b10111011101110111011101110111011 #
b10111011101110111011101110111011 (
#85000
0"
#90000
1"
#95000
0"
#100000
1"
#105000
0"
#110000
1"
#115000
0"
#120000
1"
