{
  "module_name": "dsi_phy_14nm.xml.h",
  "hash_id": "d7b0d5de57ac365ab711278c3e4d0ab61c0af5df04d0c01d7bc125c1c1c53861",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/dsi/dsi_phy_14nm.xml.h",
  "human_readable_source": "#ifndef DSI_PHY_14NM_XML\n#define DSI_PHY_14NM_XML\n\n \n\n\n#define REG_DSI_14nm_PHY_CMN_REVISION_ID0\t\t\t0x00000000\n\n#define REG_DSI_14nm_PHY_CMN_REVISION_ID1\t\t\t0x00000004\n\n#define REG_DSI_14nm_PHY_CMN_REVISION_ID2\t\t\t0x00000008\n\n#define REG_DSI_14nm_PHY_CMN_REVISION_ID3\t\t\t0x0000000c\n\n#define REG_DSI_14nm_PHY_CMN_CLK_CFG0\t\t\t\t0x00000010\n#define DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_3_0__MASK\t\t0x000000f0\n#define DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_3_0__SHIFT\t\t4\nstatic inline uint32_t DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_3_0(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_3_0__SHIFT) & DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_3_0__MASK;\n}\n#define DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_7_4__MASK\t\t0x000000f0\n#define DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_7_4__SHIFT\t\t4\nstatic inline uint32_t DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_7_4(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_7_4__SHIFT) & DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_7_4__MASK;\n}\n\n#define REG_DSI_14nm_PHY_CMN_CLK_CFG1\t\t\t\t0x00000014\n#define DSI_14nm_PHY_CMN_CLK_CFG1_DSICLK_SEL\t\t\t0x00000001\n\n#define REG_DSI_14nm_PHY_CMN_GLBL_TEST_CTRL\t\t\t0x00000018\n#define DSI_14nm_PHY_CMN_GLBL_TEST_CTRL_BITCLK_HS_SEL\t\t0x00000004\n\n#define REG_DSI_14nm_PHY_CMN_CTRL_0\t\t\t\t0x0000001c\n\n#define REG_DSI_14nm_PHY_CMN_CTRL_1\t\t\t\t0x00000020\n\n#define REG_DSI_14nm_PHY_CMN_HW_TRIGGER\t\t\t\t0x00000024\n\n#define REG_DSI_14nm_PHY_CMN_SW_CFG0\t\t\t\t0x00000028\n\n#define REG_DSI_14nm_PHY_CMN_SW_CFG1\t\t\t\t0x0000002c\n\n#define REG_DSI_14nm_PHY_CMN_SW_CFG2\t\t\t\t0x00000030\n\n#define REG_DSI_14nm_PHY_CMN_HW_CFG0\t\t\t\t0x00000034\n\n#define REG_DSI_14nm_PHY_CMN_HW_CFG1\t\t\t\t0x00000038\n\n#define REG_DSI_14nm_PHY_CMN_HW_CFG2\t\t\t\t0x0000003c\n\n#define REG_DSI_14nm_PHY_CMN_HW_CFG3\t\t\t\t0x00000040\n\n#define REG_DSI_14nm_PHY_CMN_HW_CFG4\t\t\t\t0x00000044\n\n#define REG_DSI_14nm_PHY_CMN_PLL_CNTRL\t\t\t\t0x00000048\n#define DSI_14nm_PHY_CMN_PLL_CNTRL_PLL_START\t\t\t0x00000001\n\n#define REG_DSI_14nm_PHY_CMN_LDO_CNTRL\t\t\t\t0x0000004c\n#define DSI_14nm_PHY_CMN_LDO_CNTRL_VREG_CTRL__MASK\t\t0x0000003f\n#define DSI_14nm_PHY_CMN_LDO_CNTRL_VREG_CTRL__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_CMN_LDO_CNTRL_VREG_CTRL(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_CMN_LDO_CNTRL_VREG_CTRL__SHIFT) & DSI_14nm_PHY_CMN_LDO_CNTRL_VREG_CTRL__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN(uint32_t i0) { return 0x00000000 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_CFG0(uint32_t i0) { return 0x00000000 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_CFG0_PREPARE_DLY__MASK\t\t\t0x000000c0\n#define DSI_14nm_PHY_LN_CFG0_PREPARE_DLY__SHIFT\t\t\t6\nstatic inline uint32_t DSI_14nm_PHY_LN_CFG0_PREPARE_DLY(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_CFG0_PREPARE_DLY__SHIFT) & DSI_14nm_PHY_LN_CFG0_PREPARE_DLY__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_CFG1(uint32_t i0) { return 0x00000004 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_CFG1_HALFBYTECLK_EN\t\t\t0x00000001\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_CFG2(uint32_t i0) { return 0x00000008 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_CFG3(uint32_t i0) { return 0x0000000c + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TEST_DATAPATH(uint32_t i0) { return 0x00000010 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TEST_STR(uint32_t i0) { return 0x00000014 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_4(uint32_t i0) { return 0x00000018 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_4_HS_EXIT__MASK\t\t0x000000ff\n#define DSI_14nm_PHY_LN_TIMING_CTRL_4_HS_EXIT__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_4_HS_EXIT(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_4_HS_EXIT__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_4_HS_EXIT__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_5(uint32_t i0) { return 0x0000001c + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_5_HS_ZERO__MASK\t\t0x000000ff\n#define DSI_14nm_PHY_LN_TIMING_CTRL_5_HS_ZERO__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_5_HS_ZERO(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_5_HS_ZERO__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_5_HS_ZERO__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_6(uint32_t i0) { return 0x00000020 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_6_HS_PREPARE__MASK\t\t0x000000ff\n#define DSI_14nm_PHY_LN_TIMING_CTRL_6_HS_PREPARE__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_6_HS_PREPARE(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_6_HS_PREPARE__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_6_HS_PREPARE__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_7(uint32_t i0) { return 0x00000024 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_7_HS_TRAIL__MASK\t\t0x000000ff\n#define DSI_14nm_PHY_LN_TIMING_CTRL_7_HS_TRAIL__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_7_HS_TRAIL(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_7_HS_TRAIL__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_7_HS_TRAIL__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_8(uint32_t i0) { return 0x00000028 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_8_HS_RQST__MASK\t\t0x000000ff\n#define DSI_14nm_PHY_LN_TIMING_CTRL_8_HS_RQST__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_8_HS_RQST(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_8_HS_RQST__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_8_HS_RQST__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_9(uint32_t i0) { return 0x0000002c + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_GO__MASK\t\t0x00000007\n#define DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_GO__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_GO(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_GO__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_GO__MASK;\n}\n#define DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_SURE__MASK\t\t0x00000070\n#define DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_SURE__SHIFT\t\t4\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_SURE(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_SURE__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_9_TA_SURE__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_10(uint32_t i0) { return 0x00000030 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_10_TA_GET__MASK\t\t0x00000007\n#define DSI_14nm_PHY_LN_TIMING_CTRL_10_TA_GET__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_10_TA_GET(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_10_TA_GET__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_10_TA_GET__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_TIMING_CTRL_11(uint32_t i0) { return 0x00000034 + 0x80*i0; }\n#define DSI_14nm_PHY_LN_TIMING_CTRL_11_TRIG3_CMD__MASK\t\t0x000000ff\n#define DSI_14nm_PHY_LN_TIMING_CTRL_11_TRIG3_CMD__SHIFT\t\t0\nstatic inline uint32_t DSI_14nm_PHY_LN_TIMING_CTRL_11_TRIG3_CMD(uint32_t val)\n{\n\treturn ((val) << DSI_14nm_PHY_LN_TIMING_CTRL_11_TRIG3_CMD__SHIFT) & DSI_14nm_PHY_LN_TIMING_CTRL_11_TRIG3_CMD__MASK;\n}\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_STRENGTH_CTRL_0(uint32_t i0) { return 0x00000038 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_STRENGTH_CTRL_1(uint32_t i0) { return 0x0000003c + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_14nm_PHY_LN_VREG_CNTRL(uint32_t i0) { return 0x00000064 + 0x80*i0; }\n\n#define REG_DSI_14nm_PHY_PLL_IE_TRIM\t\t\t\t0x00000000\n\n#define REG_DSI_14nm_PHY_PLL_IP_TRIM\t\t\t\t0x00000004\n\n#define REG_DSI_14nm_PHY_PLL_IPTAT_TRIM\t\t\t\t0x00000010\n\n#define REG_DSI_14nm_PHY_PLL_CLKBUFLR_EN\t\t\t0x0000001c\n\n#define REG_DSI_14nm_PHY_PLL_SYSCLK_EN_RESET\t\t\t0x00000028\n\n#define REG_DSI_14nm_PHY_PLL_RESETSM_CNTRL\t\t\t0x0000002c\n\n#define REG_DSI_14nm_PHY_PLL_RESETSM_CNTRL2\t\t\t0x00000030\n\n#define REG_DSI_14nm_PHY_PLL_RESETSM_CNTRL3\t\t\t0x00000034\n\n#define REG_DSI_14nm_PHY_PLL_RESETSM_CNTRL4\t\t\t0x00000038\n\n#define REG_DSI_14nm_PHY_PLL_RESETSM_CNTRL5\t\t\t0x0000003c\n\n#define REG_DSI_14nm_PHY_PLL_KVCO_DIV_REF1\t\t\t0x00000040\n\n#define REG_DSI_14nm_PHY_PLL_KVCO_DIV_REF2\t\t\t0x00000044\n\n#define REG_DSI_14nm_PHY_PLL_KVCO_COUNT1\t\t\t0x00000048\n\n#define REG_DSI_14nm_PHY_PLL_KVCO_COUNT2\t\t\t0x0000004c\n\n#define REG_DSI_14nm_PHY_PLL_VREF_CFG1\t\t\t\t0x0000005c\n\n#define REG_DSI_14nm_PHY_PLL_KVCO_CODE\t\t\t\t0x00000058\n\n#define REG_DSI_14nm_PHY_PLL_VCO_DIV_REF1\t\t\t0x0000006c\n\n#define REG_DSI_14nm_PHY_PLL_VCO_DIV_REF2\t\t\t0x00000070\n\n#define REG_DSI_14nm_PHY_PLL_VCO_COUNT1\t\t\t\t0x00000074\n\n#define REG_DSI_14nm_PHY_PLL_VCO_COUNT2\t\t\t\t0x00000078\n\n#define REG_DSI_14nm_PHY_PLL_PLLLOCK_CMP1\t\t\t0x0000007c\n\n#define REG_DSI_14nm_PHY_PLL_PLLLOCK_CMP2\t\t\t0x00000080\n\n#define REG_DSI_14nm_PHY_PLL_PLLLOCK_CMP3\t\t\t0x00000084\n\n#define REG_DSI_14nm_PHY_PLL_PLLLOCK_CMP_EN\t\t\t0x00000088\n\n#define REG_DSI_14nm_PHY_PLL_PLL_VCO_TUNE\t\t\t0x0000008c\n\n#define REG_DSI_14nm_PHY_PLL_DEC_START\t\t\t\t0x00000090\n\n#define REG_DSI_14nm_PHY_PLL_SSC_EN_CENTER\t\t\t0x00000094\n\n#define REG_DSI_14nm_PHY_PLL_SSC_ADJ_PER1\t\t\t0x00000098\n\n#define REG_DSI_14nm_PHY_PLL_SSC_ADJ_PER2\t\t\t0x0000009c\n\n#define REG_DSI_14nm_PHY_PLL_SSC_PER1\t\t\t\t0x000000a0\n\n#define REG_DSI_14nm_PHY_PLL_SSC_PER2\t\t\t\t0x000000a4\n\n#define REG_DSI_14nm_PHY_PLL_SSC_STEP_SIZE1\t\t\t0x000000a8\n\n#define REG_DSI_14nm_PHY_PLL_SSC_STEP_SIZE2\t\t\t0x000000ac\n\n#define REG_DSI_14nm_PHY_PLL_DIV_FRAC_START1\t\t\t0x000000b4\n\n#define REG_DSI_14nm_PHY_PLL_DIV_FRAC_START2\t\t\t0x000000b8\n\n#define REG_DSI_14nm_PHY_PLL_DIV_FRAC_START3\t\t\t0x000000bc\n\n#define REG_DSI_14nm_PHY_PLL_TXCLK_EN\t\t\t\t0x000000c0\n\n#define REG_DSI_14nm_PHY_PLL_PLL_CRCTRL\t\t\t\t0x000000c4\n\n#define REG_DSI_14nm_PHY_PLL_RESET_SM_READY_STATUS\t\t0x000000cc\n\n#define REG_DSI_14nm_PHY_PLL_PLL_MISC1\t\t\t\t0x000000e8\n\n#define REG_DSI_14nm_PHY_PLL_CP_SET_CUR\t\t\t\t0x000000f0\n\n#define REG_DSI_14nm_PHY_PLL_PLL_ICPMSET\t\t\t0x000000f4\n\n#define REG_DSI_14nm_PHY_PLL_PLL_ICPCSET\t\t\t0x000000f8\n\n#define REG_DSI_14nm_PHY_PLL_PLL_ICP_SET\t\t\t0x000000fc\n\n#define REG_DSI_14nm_PHY_PLL_PLL_LPF1\t\t\t\t0x00000100\n\n#define REG_DSI_14nm_PHY_PLL_PLL_LPF2_POSTDIV\t\t\t0x00000104\n\n#define REG_DSI_14nm_PHY_PLL_PLL_BANDGAP\t\t\t0x00000108\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}