{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76124,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79634,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0387587,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.046171,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00464179,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.046171,
	"finish__design__instance__count__class:antenna_cell": 161,
	"finish__design__instance__area__class:antenna_cell": 402.886,
	"finish__design__instance__count__class:clock_buffer": 441,
	"finish__design__instance__area__class:clock_buffer": 9404.02,
	"finish__design__instance__count__class:timing_repair_buffer": 1774,
	"finish__design__instance__area__class:timing_repair_buffer": 20668.6,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2690.08,
	"finish__design__instance__count__class:clock_inverter": 209,
	"finish__design__instance__area__class:clock_inverter": 1924.35,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79294.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11826,
	"finish__design__instance__area__class:multi_input_combinational_cell": 162912,
	"finish__design__instance__count": 17856,
	"finish__design__instance__area": 277297,
	"finish__timing__setup__tns": -427.125,
	"finish__timing__setup__ws": -3.88949,
	"finish__clock__skew__setup": 0.0866971,
	"finish__clock__skew__hold": 0.0866971,
	"finish__timing__drv__max_slew_limit": 0.130585,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.803,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1112,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.440525,
	"finish__power__switching__total": 0.541385,
	"finish__power__leakage__total": 1.09788e-07,
	"finish__power__total": 0.98191,
	"finish__design__io": 771,
	"finish__design__die__area": 719367,
	"finish__design__core__area": 712909,
	"finish__design__instance__count": 27372,
	"finish__design__instance__area": 289204,
	"finish__design__instance__count__stdcell": 27372,
	"finish__design__instance__area__stdcell": 289204,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.405667,
	"finish__design__instance__utilization__stdcell": 0.405667,
	"finish__design__rows": 310,
	"finish__design__rows:unithd": 310,
	"finish__design__sites": 569780,
	"finish__design__sites:unithd": 569780,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}