/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  reg [5:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [19:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [25:0] celloutsig_0_60z;
  wire [6:0] celloutsig_0_61z;
  wire [27:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [17:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_22z[18] ? celloutsig_0_23z : celloutsig_0_16z;
  assign celloutsig_0_32z = _00_ ? celloutsig_0_5z : celloutsig_0_11z[2];
  assign celloutsig_0_33z = celloutsig_0_14z[1] ? celloutsig_0_17z : celloutsig_0_22z[13];
  assign celloutsig_0_35z = celloutsig_0_13z ? in_data[86] : celloutsig_0_29z[1];
  assign celloutsig_0_39z = celloutsig_0_25z ? celloutsig_0_33z : celloutsig_0_38z[5];
  assign celloutsig_0_5z = in_data[19] ? in_data[56] : celloutsig_0_1z[0];
  assign celloutsig_0_47z = celloutsig_0_11z[2] ? celloutsig_0_21z : celloutsig_0_45z[0];
  assign celloutsig_0_50z = celloutsig_0_27z[2] ? celloutsig_0_25z : celloutsig_0_38z[0];
  assign celloutsig_0_53z = celloutsig_0_47z ? celloutsig_0_5z : celloutsig_0_4z[3];
  assign celloutsig_0_54z = celloutsig_0_53z ? celloutsig_0_8z[2] : celloutsig_0_5z;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_3z[6] : celloutsig_0_2z[0];
  assign celloutsig_0_70z = celloutsig_0_28z[4] ? celloutsig_0_63z[18] : celloutsig_0_48z[15];
  assign celloutsig_0_81z = celloutsig_0_70z ? celloutsig_0_52z[7] : celloutsig_0_20z;
  assign celloutsig_1_1z = in_data[177] ? in_data[121] : celloutsig_1_0z[0];
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z[10] : in_data[98];
  assign celloutsig_1_5z = celloutsig_1_4z[7] ? celloutsig_1_1z : celloutsig_1_4z[5];
  assign celloutsig_1_9z = celloutsig_1_5z ? celloutsig_1_6z[12] : celloutsig_1_3z[5];
  assign celloutsig_1_10z = celloutsig_1_6z[13] ? celloutsig_1_2z : celloutsig_1_6z[0];
  assign celloutsig_1_11z = celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_5z;
  assign celloutsig_1_14z = celloutsig_1_9z ? celloutsig_1_7z[1] : celloutsig_1_2z;
  assign celloutsig_1_15z = celloutsig_1_10z ? celloutsig_1_1z : celloutsig_1_14z;
  assign celloutsig_1_16z = celloutsig_1_0z[4] ? celloutsig_1_13z[1] : celloutsig_1_15z;
  assign celloutsig_1_18z = celloutsig_1_0z[9] ? in_data[112] : celloutsig_1_7z[3];
  assign celloutsig_0_12z = in_data[80] ? celloutsig_0_0z[0] : celloutsig_0_7z[6];
  assign celloutsig_0_13z = celloutsig_0_3z[1] ? celloutsig_0_4z[4] : celloutsig_0_6z;
  assign celloutsig_0_16z = celloutsig_0_1z[10] ? celloutsig_0_9z[1] : celloutsig_0_1z[6];
  assign celloutsig_0_17z = celloutsig_0_8z[0] ? celloutsig_0_16z : celloutsig_0_9z[5];
  assign celloutsig_0_18z = celloutsig_0_12z ? celloutsig_0_2z[6] : celloutsig_0_14z[4];
  assign celloutsig_0_20z = celloutsig_0_19z[2] ? celloutsig_0_9z[3] : celloutsig_0_11z[0];
  assign celloutsig_0_21z = celloutsig_0_20z ? celloutsig_0_12z : celloutsig_0_4z[2];
  assign celloutsig_0_23z = in_data[34] ? celloutsig_0_4z[1] : celloutsig_0_9z[6];
  assign celloutsig_0_24z = celloutsig_0_1z[10] ? celloutsig_0_7z[6] : celloutsig_0_17z;
  assign celloutsig_0_25z = celloutsig_0_15z[6] ? celloutsig_0_9z[3] : celloutsig_0_7z[4];
  assign celloutsig_0_26z = celloutsig_0_17z ? celloutsig_0_25z : celloutsig_0_23z;
  reg [5:0] _37_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _37_ <= 6'h00;
    else _37_ <= celloutsig_0_7z[15:10];
  assign { _02_[5:4], _00_, _01_, _02_[1:0] } = _37_;
  assign celloutsig_0_0z = in_data[71:69] >>> in_data[7:5];
  assign celloutsig_0_3z = celloutsig_0_2z[8:1] >>> in_data[49:42];
  assign celloutsig_0_28z = { celloutsig_0_4z[4:3], celloutsig_0_17z, celloutsig_0_0z } >>> { celloutsig_0_2z[10:8], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_0_29z = { celloutsig_0_3z[6:4], celloutsig_0_23z, celloutsig_0_18z } >>> { celloutsig_0_27z, celloutsig_0_21z };
  assign celloutsig_0_31z = { celloutsig_0_4z[2], _02_[5:4], _00_, _01_, _02_[1:0], celloutsig_0_6z } >>> { celloutsig_0_9z[7:2], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_4z = celloutsig_0_1z[9:5] >>> celloutsig_0_1z[9:5];
  assign celloutsig_0_38z = { celloutsig_0_2z[8:3], celloutsig_0_33z } >>> { celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_0_41z = celloutsig_0_0z >>> { celloutsig_0_1z[2:1], celloutsig_0_32z };
  assign celloutsig_0_45z = celloutsig_0_9z[2:0] >>> in_data[93:91];
  assign celloutsig_0_48z = { celloutsig_0_1z[10:2], celloutsig_0_2z } >>> { in_data[38:36], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_39z, celloutsig_0_19z, celloutsig_0_35z };
  assign celloutsig_0_52z = { celloutsig_0_16z, celloutsig_0_38z } >>> { celloutsig_0_7z[11:5], celloutsig_0_18z };
  assign celloutsig_0_57z = celloutsig_0_48z[15:12] >>> celloutsig_0_8z[3:0];
  assign celloutsig_0_60z = { in_data[17:5], celloutsig_0_31z, celloutsig_0_8z } >>> { celloutsig_0_3z[7:3], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_30z };
  assign celloutsig_0_61z = { celloutsig_0_12z, celloutsig_0_41z, celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_24z } >>> celloutsig_0_7z[8:2];
  assign celloutsig_0_63z = { celloutsig_0_22z[2:1], celloutsig_0_60z } >>> { celloutsig_0_7z[12:2], _02_[5:4], _00_, _01_, _02_[1:0], celloutsig_0_57z, celloutsig_0_54z, celloutsig_0_47z, celloutsig_0_19z, celloutsig_0_50z };
  assign celloutsig_0_7z = { in_data[24:15], celloutsig_0_3z } >>> { celloutsig_0_3z[6:1], celloutsig_0_1z };
  assign celloutsig_0_8z = in_data[60:56] >>> celloutsig_0_1z[9:5];
  assign celloutsig_0_80z = { celloutsig_0_61z[4:2], celloutsig_0_50z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_39z, celloutsig_0_53z } >>> { celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[127:116] >>> in_data[174:163];
  assign celloutsig_0_9z = { celloutsig_0_7z[16:10], celloutsig_0_5z } >>> celloutsig_0_1z[11:4];
  assign celloutsig_1_3z = { in_data[189:186], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } >>> { in_data[125:120], celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[108:101] >>> { in_data[163], celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[182:178], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } >>> in_data[171:158];
  assign celloutsig_1_7z = in_data[105:99] >>> celloutsig_1_4z[6:0];
  assign celloutsig_1_13z = celloutsig_1_6z[7:1] >>> celloutsig_1_3z;
  assign celloutsig_1_17z = { celloutsig_1_13z[5:2], celloutsig_1_16z } >>> { in_data[173:171], celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_1_19z = { celloutsig_1_3z[3], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_2z } >>> { in_data[177], celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_11z = celloutsig_0_4z[3:1] >>> celloutsig_0_4z[4:2];
  assign celloutsig_0_1z = in_data[53:42] >>> in_data[58:47];
  assign celloutsig_0_14z = celloutsig_0_1z[5:1] >>> { celloutsig_0_3z[5:3], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_7z[17:3], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z } >>> { celloutsig_0_2z[10:1], celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_8z[3:0] >>> { celloutsig_0_8z[2], celloutsig_0_11z };
  assign celloutsig_0_2z = { in_data[27:23], celloutsig_0_0z, celloutsig_0_0z } >>> in_data[24:14];
  assign celloutsig_0_22z = { celloutsig_0_7z[14:1], celloutsig_0_19z, celloutsig_0_12z } >>> { celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_27z = celloutsig_0_4z[4:1] >>> { celloutsig_0_9z[7:5], celloutsig_0_17z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_37z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_37z = { celloutsig_0_8z[2:1], celloutsig_0_19z };
  assign _02_[3:2] = { _00_, _01_ };
  assign { out_data[128], out_data[102:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
