// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx93.dtsi"

&ele_fw2 {
	memory-region = <&ele_reserved>;
};

/ {
	model = "NXP i.MX93 11X11 EVK board";
	compatible = "fsl,imx93-11x11-evk", "fsl,imx93";

	chosen {
		stdout-path = &lpuart1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x40000000>;
			size = <0 0x10000000>;
			linux,cma-default;
		};

		ethosu_mem: ethosu_region@C0000000 {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x0 0xC0000000 0x0 0x10000000>;
		};

		vdev0vring0: vdev0vring0@a4000000 {
			reg = <0 0xa4000000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@a4008000 {
			reg = <0 0xa4008000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@a4010000 {
			reg = <0 0xa4010000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@a4018000 {
			reg = <0 0xa4018000 0 0x8000>;
			no-map;
		};

		rsc_table: rsc-table@2021e000 {
			reg = <0 0x2021e000 0 0x1000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@a4020000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4020000 0 0x100000>;
			no-map;
		};

		ele_reserved: ele-reserved@a4120000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4120000 0 0x100000>;
			no-map;
		};
	};

	ethosu {
		compatible = "arm,ethosu";
		fsl,cm33-proc = <&cm33>;
		memory-region = <&ethosu_mem>;
		power-domains = <&mlmix>;
	};
#if 0
	reg_can2_stby: regulator-can2-stby {
		compatible = "regulator-fixed";
		regulator-name = "can2-stby";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&adp5585 6 GPIO_ACTIVE_LOW>;
		enable-active-low;
	};

	reg_vdd_12v: regulator-vdd-12v {
		compatible = "regulator-fixed";
		regulator-name = "VDD_12V";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		gpio = <&pcal6524 14 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};
#endif
	reg_vref_1v8: regulator-adc-vref {
		compatible = "regulator-fixed";
		regulator-name = "vref_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <12000>;
		enable-active-high;
	};
#if 0
	backlight_lvds: backlight-lvds {
		compatible = "pwm-backlight";
		pwms = <&adp5585 0 100000 0>;
		brightness-levels = <0 100>;
		num-interpolated-steps = <100>;
		default-brightness-level = <100>;
		power-supply = <&reg_vdd_12v>;
		enable-gpios = <&adp5585 9 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};

	reg_m2_pwr: regulator-m2-pwr {
		compatible = "regulator-fixed";
		regulator-name = "M.2-power";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&pcal6524 13 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_usdhc3_vmmc: regulator-usdhc3 {
		compatible = "regulator-fixed";
		regulator-name = "WLAN_EN";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&reg_m2_pwr>;
		gpio = <&pcal6524 20 GPIO_ACTIVE_HIGH>;
		/*
		 * IW612 wifi chip needs more delay than other wifi chips to complete
		 * the host interface initialization after power up, otherwise the
		 * internal state of IW612 may be unstable, resulting in the failure of
		 * the SDIO3.0 switch voltage.
		 */
		startup-delay-us = <20000>;
		enable-active-high;
	};
#endif
//Add wifi reg_on pin
	usdhc3_pwrseq: usdhc3_pwrseq {
		compatible = "mmc-pwrseq-simple";
		pinctrl-names = "default";
    	//	pinctrl-0 = <&pinctrl_wlan_reg_on>;
		//post-power-on-delay-ms = <500>;
		reset-gpios = <&pca9535 0 GPIO_ACTIVE_LOW>;
	};

//Add BT 
	bt_rfkill {
		compatible = "fsl,mxc_bt_rfkill";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_bt_ctrl>;
		bt-power-gpios = <&pca9535 1 GPIO_ACTIVE_LOW>;
		wake-bt-gpios =  <&pca9535 2 GPIO_ACTIVE_LOW>;
		wake-host-gpios = <&gpio2 7 GPIO_ACTIVE_LOW>;
		status ="okay";
	};
#if 0
	reg_audio_pwr: regulator-audio-pwr {
		compatible = "regulator-fixed";
		regulator-name = "audio-pwr";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&adp5585 1 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		regulator-always-on;
	};

	reg_dvdd_1v2: regulator-dvdd {
		compatible = "regulator-fixed";
		regulator-name = "DVDD_1V2";
		gpio = <&adp5585_isp 7 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
		enable-active-high;
	};


	reg_vddio_1v8: regulator-vddo {
		compatible = "regulator-fixed";
		regulator-name = "VDDIO_1V8";
		gpio = <&adp5585_isp 6 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		enable-active-high;
	};

	reg_avdd_2v8: regulator-avdd {
		compatible = "regulator-fixed";
		regulator-name = "AVDD_2V8";
		gpio = <&adp5585_isp 8 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		enable-active-high;
	};
#endif
#if 0
	reg_hmisc_vddio: regulator-hmisc-vddio {
		compatible = "regulator-fixed";
		regulator-name = "HMISC_VDDIO_1V8";
		gpio = <&adp5585_isp 10 GPIO_ACTIVE_HIGH>;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		enable-active-high;
	};
#endif
#if 0
	sound-micfil {
		compatible = "fsl,imx-audio-card";
		model = "micfil-audio";

		pri-dai-link {
			link-name = "micfil hifi";
			format = "i2s";

			cpu {
				sound-dai = <&micfil>;
			};
		};
	};

	sound-xcvr {
		compatible = "fsl,imx-audio-card";
		model = "imx-audio-xcvr";

		pri-dai-link {
			link-name = "XCVR PCM";

			cpu {
				sound-dai = <&xcvr>;
			};
		};
	};
#endif

//add DIN
	bmb08-din1 {
		compatible = "bmb08-din1";
		din-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_din1>;
	};
	bmb08-din2 {
		compatible = "bmb08-din2";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_din2>;
		din-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
	};
	bmb08-din3 {
		compatible = "bmb08-din3";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_din3>;
		din-gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
	};
	bmb08-din4 {
		compatible = "bmb08-din4";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_din4>;
		din-gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
	};



//add led gpio
gpio-leds {
		compatible = "gpio-leds";

		#if 0
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_led &pinctrl_bluetooth>;

		usb_rst {
				label = "USB_RST";
				gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
				default-state = "on";
		};
		#endif
		sys_led {
                        label = "SYS_LED";
                        gpios = <&pca9535 13 GPIO_ACTIVE_HIGH>;
                        default-state = "on";
                };
		#if 0
		bt_power {
                        label = "bt_power";
                        gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;
                        default-state = "on";
                };

		bt_wake_host {
                        label = "bt_wake_host";
                        gpios = <&gpio2 8 GPIO_ACTIVE_HIGH>;
                        default-state = "on";
                };
		bt_wake_dev {
                        label = "bt_wake_dev";
                        gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
                        default-state = "on";
                };
		#endif

		GPIO_LED1 {
			label = "GPIO_LED1";
			gpios = <&pca9535 9 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
		GPIO_LED2 {
			label = "GPIO_LED2";
			gpios = <&pca9535 10 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};


		VDD5V_EN {
			label = "VDD5V_EN";
			gpios = <&pca9535_1 8 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};

		BB_VDD5V_EN {
			label = "BB_VDD5V_EN";
			gpios = <&pca9535_1 9 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};

		BB_VDD3V3_EN {
			label = "BB_VDD5V_EN";
			gpios = <&pca9535_1 10 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		SOM_VDD3V3_EN {
			label = "SOM_VDD3V3_EN";
			gpios = <&pca9535_1 11 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};

		SOM_VDD1V8_EN {
			label = "SOM_VDD1V8_EN";
			gpios = <&pca9535_1 12 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};

		CSI1_VDD1V8_EN {
			label = "CSI1_VDD1V8_EN";
			gpios = <&pca9535_1 13 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		CSI1_VDD3V3_EN {
			label = "CSI1_VDD3V3_EN";
			gpios = <&pca9535_1 14 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};


		DOUT_1 {
			label = "DOUT_1";
			gpios = <&pca9535_2 0 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		DOUT_2 {
			label = "DOUT_2";
			gpios = <&pca9535_2 1 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		DOUT_3 {
			label = "DOUT_3";
			gpios = <&pca9535_2 2 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		DOUT_4 {
			label = "DOUT_4";
			gpios = <&pca9535_2 3 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		4G_RESET {
			label = "4G_RESET";
			gpios = <&pca9535_2 11 GPIO_ACTIVE_HIGH>;
			default-state = "off";
			retain-state-suspended;
		};
		4G_DISABLE {
			label = "4G_DISABLE";
			gpios = <&pca9535_2 10 GPIO_ACTIVE_HIGH>;
			default-state = "off";
			retain-state-suspended;
		};

		USB30_RST {
			label = "USB30_RST";
			gpios = <&pca9535_2 9 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		USB30_PWR_EN {
			label = "USB30_PWR_EN";
			gpios = <&pca9535_2 12 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		USB30_OTG_EN {
			label = "USB30_OTG_EN";
			gpios = <&pca9535_2 13 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};
		USB20_PWR_EN {
			label = "USB20_PWR_EN";
			gpios = <&pca9535_2 14 GPIO_ACTIVE_HIGH>;
			default-state = "on";
			retain-state-suspended;
		};

};


//Add  es8316 sound
	sound-es8316 {
		compatible = "fsl,imx-audio-es8316";
		model = "es8316-audio";
		audio-cpu = <&sai3>;
		audio-codec = <&codec>;
		//audio-asrc = <&easrc>;
		format = "i2s";
		hp-det-gpios = <&pca9535 14 GPIO_ACTIVE_HIGH>;
		spk-vdd5v-en = <&pca9535_1 0 GPIO_ACTIVE_HIGH>;
		hp-spk-sel = <&pca9535_1 1 GPIO_ACTIVE_HIGH>;
		spk-mute = <&pca9535_1 2 GPIO_ACTIVE_HIGH>;
	//	mic-det-gpio = <&gpio4 29 GPIO_ACTIVE_HIGH>;
		//jack-gpio = <&gpio4 29 GPIO_ACTIVE_HIGH>;
		//audio-widgets = 
			//"Microphone", "Mic Jack",
			//"Headphone", "Headphone Jack";

		audio-routing =
			"Mic Jack", "MIC2",
			//"MIC2", "Mic Jack",
			//"MIC2", "DMIC",
			"Headphone Jack", "HPOL",
			"Headphone Jack", "HPOR";
	};


};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&cm33 {
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu1 0 1>,
		 <&mu1 1 1>,
		 <&mu1 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	fsl,startup-delay-ms = <500>;
	status = "okay";
};

&dphy {
	status = "okay";
};

&dsi {
	status = "okay";
#if 0
	ports {
		port@1 {
			reg = <1>;

			dsi_to_adv7535: endpoint {
				remote-endpoint = <&adv7535_to_dsi>;
			};
		};
	};
#endif
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	// snps,reset-gpios = <&pca9535 12 GPIO_ACTIVE_LOW>;
	// snps,reset-delays-us = <10 20 200000>;
	//pinctrl-assert-gpios = <&pca9535 12 GPIO_ACTIVE_LOW>;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <2500000>;
		reset-delay-us = <10>;
		reset-post-delay-us = <150>;
		reset-gpios = <&pca9535 12 GPIO_ACTIVE_LOW>;
		ethphy1: ethernet-phy@0 {
			compatible = "ethernet-phy-id001c.c916","ethernet-phy-ieee802.3-c22";//need to use RTL8211E Gigabit Ethernet driver
			//compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			 //phy-id = <0>;
			//  0x001cc916
			eee-broken-1000t;
		};
	};
};



&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy2>;
	fsl,magic-packet;
	phy-reset-gpios = <&pca9535 11 GPIO_ACTIVE_LOW>;
        phy-reset-duration = <10>;
        phy-reset-post-delay = <150>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <5000000>;

		ethphy2: ethernet-phy@0 {
			compatible =  "ethernet-phy-id001c.c916","ethernet-phy-ieee802.3-c22";//need to use RTL8211E Gigabit Ethernet driver
			reg = <0>;
			eee-broken-1000t;
		};
	};
};
&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
//	xceiver-supply = <&reg_can1_stby>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	//xceiver-supply = <&reg_can2_stby>;
	status = "okay";
};


&lcdif {
	status = "okay";
	assigned-clock-rates = <445333333>, <148444444>, <400000000>, <133333333>;
};

&lpm {
	soc-supply = <&buck1>;
	status = "okay";
};

/*
 * When add, delete or change any target device setting in &lpi2c1,
 * please synchronize the changes to the &i3c1 bus in imx93-11x11-evk-i3c.dts.
 */
&lpi2c1 {
		#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	status = "okay";
#if 0
	adv7535: hdmi@3d {
		compatible = "adi,adv7535";
		reg = <0x3d>;
		adi,addr-cec = <0x3b>;
		adi,dsi-lanes = <4>;
		status = "okay";

		port {
			adv7535_to_dsi: endpoint {
				//remote-endpoint = <&dsi_to_adv7535>;
			};
		};
	};

	inertial-meter@6a {
		compatible = "st,lsm6dso";
		reg = <0x6a>;
	};
#endif
};

&lpi2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	pinctrl-1 = <&pinctrl_lpi2c2>;
	status = "okay";
#if 0
	pcal6524: gpio@22 {
		compatible = "nxp,pcal6524";
		reg = <0x22>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcal6524>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;

		m2-pcm-level-shifter-hog {
			gpio-hog;
			gpios = <19 GPIO_ACTIVE_HIGH>;
			output-high;
		};
	};
#endif

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio2>;
		interrupts = <28 IRQ_TYPE_EDGE_FALLING>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <610000>;
				regulator-max-microvolt = <950000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <670000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <1620000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <1620000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <1060000>;
				regulator-max-microvolt = <1140000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1620000>;
				regulator-max-microvolt = <1980000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <840000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
#if 0
	adp5585: io-expander@34 {
		compatible = "adi,adp5585-00", "adi,adp5585";
		reg = <0x34>;
		vdd-supply = <&buck4>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-reserved-ranges = <5 1>;
		#pwm-cells = <3>;
	};
#endif
	pca9535: gpio-expander@21{
	compatible = "nxp,pca9535";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pca9535>;
	reg = <0x21>;
	gpio-controller;
	#gpio-cells = <2>;
	interrupt-controller;
	#interrupt-cells = <2>;
	interrupt-parent = <&gpio2>;
	interrupts = <29 IRQ_TYPE_LEVEL_LOW>;
};	

//Add codec es8316
	codec: es8316@10 {
		compatible = "everest,es8316";
		reg = <0x10>;
		clocks = <&clk IMX93_CLK_SAI3_GATE>;
		clock-names = "mclk";
	};


};

&lpi2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	//pinctrl-0 = <&pinctrl_lpi2c3>;
	status = "diabled";
#if 0
	adp5585_isp: io-expander-isp@34 {
		compatible = "adi,adp5585-01", "adi,adp5585";
		reg = <0x34>;
		gpio-controller;
		#gpio-cells = <2>;
		#pwm-cells = <3>;
	};


	ap1302: ap1302_mipi@3c {
		compatible = "onnn,ap1302";
		reg = <0x3c>;
		clocks = <&clk IMX93_CLK_24M>;
		reset-gpios   = <&adp5585 0 GPIO_ACTIVE_LOW>;
		isp_en-gpios  = <&adp5585_isp 2 GPIO_ACTIVE_HIGH>;
		orientation = <2>;
		rotation = <0>;
		DVDD-supply   = <&reg_dvdd_1v2>;
		VDDIO_HMISC-supply  = <&reg_hmisc_vddio>;
		VDDIO_SMISC-supply   = <&reg_hmisc_vddio>;
		status = "okay";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
			};

			port@1 {
				reg = <1>;
			};

			port@2 {
				reg = <2>;

				isp_out: endpoint {
					remote-endpoint = <&mipi_csi_in>;
					data-lanes = <1 2>;
				};
			};
		};

		sensors {
			#address-cells = <1>;
			#size-cells = <0>;

			onnn,model = "onnn,ar0144";

			sensor@0 {
				reg = <0>;

				vdd-supply = <&reg_dvdd_1v2>;
				vddio-supply = <&reg_vddio_1v8>;
				vaa-supply = <&reg_avdd_2v8>;
			};
		};
	};
#endif

#if 0
	pcf2131: rtc@53 {
		compatible = "nxp,pcf2131";
		reg = <0x53>;
		interrupt-parent = <&pcal6524>;
		interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
	};
#endif
};

&lpi2c5 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c5>;
	pinctrl-1 = <&pinctrl_lpi2c5>;
	status = "okay";

#if 0 //not use
	pcf2131: rtc@53 {
			compatible = "nxp,pcf2131";
			reg = <0x53>;
			interrupt-parent = <&pcal6524>;
			interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
			status = "okay";
	};
#endif

// 	hym8563: hym8563@51 {
// 		compatible = "haoyu,hym8563";
// 		reg = <0x51>;
// 		#clock-cells = <0>;
// 		clock-frequency = <32768>;
// 		clock-output-names = "xin32k";
// 		init_date="2025/03/27";
// 		interrupt-parent = <&pca9535>;
// 		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
// 		status = "okay";	
// //		pinctrl-names = "default";
// //		pinctrl-0 = <&pinctrl_rtc_int>;
// 	};

	pca9535_1: pca9535_1@20 {
	   compatible = "nxp,pca9535";
	   reg = <0x20>;
	   gpio-controller;
	   #gpio-cells = <0x02>;
	};
	pca9535_2: pca9535_2@23 {
	   compatible = "nxp,pca9535";
	   reg = <0x23>;
	   gpio-controller;
	   #gpio-cells = <0x02>;
	};


	hym8563: hym8563@51 {
		compatible = "haoyu,hym8563";
		reg = <0x51>;
		#clock-cells = <0>;
		clock-frequency = <32768>;
		clock-output-names = "xin32k";
		init_date="2025/03/27";
		interrupt-parent = <&pca9535>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		status = "okay";	
//		pinctrl-names = "default";
//		pinctrl-0 = <&pinctrl_rtc_int>;
	};
	eeprom1: eeprom@52 {
		compatible = "atmel,24c02";
		reg = <0x52>;
		pagesize = <16>;
	};

};

//Add SPI to 4xUART
&lpspi8{
        #address-cells = <1>;
        #size-cells = <0>;
        fsl,spi-num-chipselects = <1>;
        pinctrl-names = "default"; //, "sleep";
        pinctrl-0 = <&pinctrl_lpspi8>;
        //pinctrl-0 = <&pinctrl_lpspi8>;
        cs-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
//      pinctrl-assert-gpios = <&adp5585gpio 4 GPIO_ACTIVE_HIGH>;
        status = "okay";
        spidev0: spi@0 {
                        #address-cells = <1>;
                        #size-cells = <1>;
                        compatible = "ch943x_spi";
                        //reg = <1 0>;
                        reg = <0>;
                        spi-max-frequency = <5000000>;
                        //spi-max-frequency = <1000000>;
                        interrupt-parent = <&gpio2>;
                        interrupts = <21 2>;
                                status = "okay";
        };
};

&lpuart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

//Add J36
// &lpuart2 {
// 	pinctrl-names = "default";
// 	pinctrl-0 = <&pinctrl_uart2>;
// 	status = "okay";
// };

//BT
&lpuart5 {
	/* BT */
	pinctrl-names = "default";
	//pinctrl-assert-gpios = <&pcal6524 19 GPIO_ACTIVE_HIGH>;
	assigned-clocks = <&clk IMX93_CLK_LPUART5>;
	//assigned-clock-parents = <&clk IMX93_SYS_PLL1_80M>;
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	status = "okay";

	// bluetooth {
	// 	compatible = "nxp,88w8987-bt";
	// };
};

//Add J35
//J35
&lpuart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	/delete-property/dmas;
	/delete-property/dma-names;
	status = "okay";

};

&media_blk_ctrl {
	status = "okay";
};

&micfil {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_pdm>;
	pinctrl-1 = <&pinctrl_pdm_sleep>;
	assigned-clocks = <&clk IMX93_CLK_PDM>;
	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
	assigned-clock-rates = <49152000>;
	status = "disabled";
};

&mu1 {
	status = "okay";
};

&mu2 {
	status = "okay";
};

&sai1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_sai1>;
	pinctrl-1 = <&pinctrl_sai1_sleep>;
	assigned-clocks = <&clk IMX93_CLK_SAI1>;
	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
	assigned-clock-rates = <12288000>;
	fsl,sai-mclk-direction-output;
	status = "okay";
};

&sai3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai3>;
	assigned-clocks = <&clk IMX93_CLK_SAI3>;
	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
	assigned-clock-rates = <12288000>;
	fsl,sai-mclk-direction-output;
	status = "okay";
};

&usbotg1 {
#if 0
	dr_mode = "host";
#else
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	//usb-role-switch;
	disable-over-current;
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;

#endif
	status = "okay";
/*
	port {
		usb1_drd_sw: endpoint {
			remote-endpoint = <&typec1_dr_sw>;
		};
	};
*/
};

&usbotg2 {
#if 1 
	dr_mode = "host";
#else
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	usb-role-switch;
	disable-over-current;
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;
#endif
	status = "okay";
/*
	port {
		usb2_drd_sw: endpoint {
			remote-endpoint = <&typec2_dr_sw>;
		};
	};
*/
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	fsl,tuning-step = <1>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>;
	cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
	fsl,cd-gpio-wakeup-disable;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	bus-width = <4>;
	fsl,tuning-step = <1>;
	status = "okay";
	no-mmc;
};

// &usdhc3 {
// 	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
// 	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
// 	pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_usdhc3_wlan>;
// 	pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_usdhc3_wlan>;
// 	pinctrl-3 = <&pinctrl_usdhc3_sleep>, <&pinctrl_usdhc3_wlan>;
// 	mmc-pwrseq = <&usdhc3_pwrseq>;
// 	vmmc-supply = <&reg_usdhc3_vmmc>;
// 	bus-width = <4>;
// 	keep-power-in-suspend;
// 	non-removable;
// 	wakeup-source;
// 	status = "okay";

// 	wifi_wake_host {
// 		compatible = "nxp,wifi-wake-host";
// 		interrupt-parent = <&gpio3>;
// 		interrupts = <26 IRQ_TYPE_LEVEL_LOW>;
// 		interrupt-names = "host-wake";
// 	};
// };

#if 1 //WIFI
&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_usdhc3_wlan>;//need to use 100mhz or 200mhz,when meet error -110 whilst initialising SDIO card
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_usdhc3_wlan>;
	mmc-pwrseq = <&usdhc3_pwrseq>;
	//pinctrl-assert-gpios = <&pcal6524 13 GPIO_ACTIVE_HIGH>;
	bus-width = <4>;
	pm-ignore-notify;
	keep-power-in-suspend;
	non-removable;
	//cap-power-off-card;
	/delete-property/ vmmc-supply;
	status = "okay";
	    wakeup-source;
    wifi-host;
	//clock-frequency = <50000000>;
	//clock-frequency = <50000000>;

#if 0
	wifi_wake_host {
		compatible = "nxp,wifi-wake-host";
		interrupt-parent = <&gpio2>;
		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "host-wake";
	};
#else
	brcmf: brcmf@1 {
		ret = <1>;
		compatible = "brcm,bcm4329-fmac";
		interrupt-parent = <&gpio2>;
		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "host-wake";
	};
#endif
};
#endif

&wdog3 {
	status = "okay";
};

&xcvr {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_spdif>;
	pinctrl-1 = <&pinctrl_spdif_sleep>;
	assigned-clocks = <&clk IMX93_CLK_SPDIF>,
			 <&clk IMX93_CLK_AUDIO_XCVR>;
	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>,
			 <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>;
	assigned-clock-rates = <12288000>, <200000000>;
	status = "disabled";
};

&iomuxc {

//Add spi8
	pinctrl_lpspi8: lpspi8grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO12__GPIO2_IO12          0x31e
			MX93_PAD_GPIO_IO13__LPSPI8_SIN          0x31e
			MX93_PAD_GPIO_IO14__LPSPI8_SOUT         0x31e
			MX93_PAD_GPIO_IO15__LPSPI8_SCK          0x31e

			MX93_PAD_GPIO_IO21__GPIO2_IO21      0x31e

		>;
	};


//Add 4-DIN PIN
	pinctrl_din1: din1_grp{
	fsl,pins = <
		MX93_PAD_GPIO_IO11__GPIO2_IO11		0x31e
		>;
	};

	pinctrl_din2: din2_grp{
		fsl,pins = <
			MX93_PAD_GPIO_IO10__GPIO2_IO10		0x31e
		>;
	};
	pinctrl_din3: din3_grp{
		fsl,pins = <
			MX93_PAD_CCM_CLKO4__GPIO4_IO29		0x31e
		>;
	};
	pinctrl_din4: din4_grp{
		fsl,pins = <
			MX93_PAD_CCM_CLKO3__GPIO4_IO28	0x31e
		>;
	};


//Add J36 UART
	// pinctrl_uart2: uart2grp {
	// 	fsl,pins = <
	// 		MX93_PAD_UART2_RXD__LPUART2_RX             0x31e
	// 		MX93_PAD_UART2_TXD__LPUART2_TX             0x31e
	// 	>;
	// };


//Add J35 UART
	pinctrl_uart6: uart6grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO04__LPUART6_TX		0x31e
			MX93_PAD_GPIO_IO05__LPUART6_RX		0x31e
		>;
	};


//Add CAN 1-2
	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO25__CAN2_TX	0x139e
			MX93_PAD_GPIO_IO27__CAN2_RX	0x139e
		>;
	};


	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX93_PAD_PDM_CLK__CAN1_TX	0x139e
			MX93_PAD_PDM_BIT_STREAM0__CAN1_RX	0x139e
		>;
	};	

//Add pmic irq
	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO28__GPIO2_IO28 0x40000b9e
		>;
	};

//Add i2c5
	pinctrl_lpi2c5: lpi2c5grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO22__LPI2C5_SDA			0x40000b9e
			MX93_PAD_GPIO_IO23__LPI2C5_SCL			0x40000b9e
		>;
	};


//Add PCA9535 irq
	pinctrl_pca9535: pca9535grp{
		fsl,pins = <
			MX93_PAD_GPIO_IO29__GPIO2_IO29 0x31e
		>;
	};



	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x57e
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x57e
			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x57e
			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x58e
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x57e
			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x58e
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
		>;
	};

	pinctrl_eqos_sleep: eqossleepgrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__GPIO4_IO00				0x31e
			MX93_PAD_ENET1_MDIO__GPIO4_IO01				0x31e
			MX93_PAD_ENET1_RD0__GPIO4_IO10                          0x31e
			MX93_PAD_ENET1_RD1__GPIO4_IO11				0x31e
			MX93_PAD_ENET1_RD2__GPIO4_IO12				0x31e
			MX93_PAD_ENET1_RD3__GPIO4_IO13				0x31e
			MX93_PAD_ENET1_RXC__GPIO4_IO09                          0x31e
			MX93_PAD_ENET1_RX_CTL__GPIO4_IO08			0x31e
			MX93_PAD_ENET1_TD0__GPIO4_IO05                          0x31e
			MX93_PAD_ENET1_TD1__GPIO4_IO04                          0x31e
			MX93_PAD_ENET1_TD2__GPIO4_IO03				0x31e
			MX93_PAD_ENET1_TD3__GPIO4_IO02				0x31e
			MX93_PAD_ENET1_TXC__GPIO4_IO07                          0x31e
			MX93_PAD_ENET1_TX_CTL__GPIO4_IO06                       0x31e
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__ENET1_MDC			0x57e
			MX93_PAD_ENET2_MDIO__ENET1_MDIO			0x57e
			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0		0x57e
			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1		0x57e
			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2		0x57e
			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3		0x57e
			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC		0x58e
			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL	0x57e
			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0		0x57e
			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1		0x57e
			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2		0x57e
			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3		0x57e
			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC		0x58e
			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL	0x57e
		>;
	};

	pinctrl_fec_sleep: fecsleepgrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__GPIO4_IO14			0x51e
			MX93_PAD_ENET2_MDIO__GPIO4_IO15			0x51e
			MX93_PAD_ENET2_RD0__GPIO4_IO24			0x51e
			MX93_PAD_ENET2_RD1__GPIO4_IO25			0x51e
			MX93_PAD_ENET2_RD2__GPIO4_IO26			0x51e
			MX93_PAD_ENET2_RD3__GPIO4_IO27			0x51e
			MX93_PAD_ENET2_RXC__GPIO4_IO23                  0x51e
			MX93_PAD_ENET2_RX_CTL__GPIO4_IO22		0x51e
			MX93_PAD_ENET2_TD0__GPIO4_IO19			0x51e
			MX93_PAD_ENET2_TD1__GPIO4_IO18			0x51e
			MX93_PAD_ENET2_TD2__GPIO4_IO17			0x51e
			MX93_PAD_ENET2_TD3__GPIO4_IO16			0x51e
			MX93_PAD_ENET2_TXC__GPIO4_IO21                  0x51e
			MX93_PAD_ENET2_TX_CTL__GPIO4_IO20               0x51e
		>;
	};


	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX93_PAD_UART1_RXD__LPUART1_RX			0x31e
			MX93_PAD_UART1_TXD__LPUART1_TX			0x31e
		>;
	};

//Add for BT
	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO00__LPUART5_TX		0x31e
			MX93_PAD_GPIO_IO01__LPUART5_RX		0x31e
			MX93_PAD_GPIO_IO03__LPUART5_RTS_B	0x31e
			MX93_PAD_GPIO_IO02__LPUART5_CTS_B	0x31e
		>;
	};

	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			MX93_PAD_I2C1_SCL__LPI2C1_SCL			0x40000b9e
			MX93_PAD_I2C1_SDA__LPI2C1_SDA			0x40000b9e
		>;
	};

	pinctrl_lpi2c2: lpi2c2grp {
		fsl,pins = <
			MX93_PAD_I2C2_SCL__LPI2C2_SCL			0x40000b9e
			MX93_PAD_I2C2_SDA__LPI2C2_SDA			0x40000b9e
		>;
	};

	// pinctrl_lpi2c3: lpi2c3grp {
	// 	fsl,pins = <
	// 		MX93_PAD_GPIO_IO28__LPI2C3_SDA			0x40000b9e
	// 		MX93_PAD_GPIO_IO29__LPI2C3_SCL			0x40000b9e
	// 	>;
	// };
#if 0
	pinctrl_pcal6524: pcal6524grp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO2__GPIO3_IO27			0x31e
		>;
	};
#endif
	pinctrl_pdm: pdmgrp {
		fsl,pins = <
			MX93_PAD_PDM_CLK__PDM_CLK			0x31e
			MX93_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM00	0x31e
			MX93_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM01	0x31e
		>;
	};

	pinctrl_pdm_sleep: pdmsleepgrp {
		fsl,pins = <
			MX93_PAD_PDM_CLK__GPIO1_IO08			0x31e
			MX93_PAD_PDM_BIT_STREAM0__GPIO1_IO09		0x31e
			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10		0x31e
		>;
	};

	pinctrl_sai1: sai1grp {
		fsl,pins = <
			MX93_PAD_SAI1_TXC__SAI1_TX_BCLK			0x31e
			MX93_PAD_SAI1_TXFS__SAI1_TX_SYNC		0x31e
			MX93_PAD_SAI1_TXD0__SAI1_TX_DATA00		0x31e
			MX93_PAD_SAI1_RXD0__SAI1_RX_DATA00		0x31e
		>;
	};

	pinctrl_sai1_sleep: sai1sleepgrp {
		fsl,pins = <
			MX93_PAD_SAI1_TXC__GPIO1_IO12                   0x51e
			MX93_PAD_SAI1_TXFS__GPIO1_IO11			0x51e
			MX93_PAD_SAI1_TXD0__GPIO1_IO13			0x51e
			MX93_PAD_SAI1_RXD0__GPIO1_IO14			0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x1582
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x40001382
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x40001382
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x40001382
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x40001382
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x40001382
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x40001382
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x40001382
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x40001382
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x40001382
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x1582
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x158e
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x4000138e
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x4000138e
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x4000138e
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x4000138e
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x4000138e
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x4000138e
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x4000138e
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x4000138e
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x4000138e
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x158e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x15fe
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x400013fe
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x400013fe
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x400013fe
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x400013fe
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x400013fe
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x400013fe
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x400013fe
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x400013fe
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x400013fe
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x15fe
		>;
	};

	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
		fsl,pins = <
			MX93_PAD_SD2_RESET_B__GPIO3_IO07	0x31e
		>;
	};

	pinctrl_spdif: spdifgrp {
		fsl,pins = <
			//MX93_PAD_GPIO_IO22__SPDIF_IN		0x3fe
			MX93_PAD_GPIO_IO23__SPDIF_OUT		0x3fe
		>;
	};

	pinctrl_spdif_sleep: spdifsleepgrp {
		fsl,pins = <
			//MX93_PAD_GPIO_IO22__GPIO2_IO22		0x31e
			MX93_PAD_GPIO_IO23__GPIO2_IO23		0x31e
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			MX93_PAD_SD2_CD_B__GPIO3_IO00		0x31e
		>;
	};

	pinctrl_usdhc2_gpio_sleep: usdhc2gpiosleepgrp {
		fsl,pins = <
			MX93_PAD_SD2_CD_B__GPIO3_IO00		0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK		0x1582
			MX93_PAD_SD2_CMD__USDHC2_CMD		0x40001382
			MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x40001382
			MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x40001382
			MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x40001382
			MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x40001382
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK		0x158e
			MX93_PAD_SD2_CMD__USDHC2_CMD		0x4000138e
			MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x4000138e
			MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x4000138e
			MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x4000138e
			MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x4000138e
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK		0x15fe
			MX93_PAD_SD2_CMD__USDHC2_CMD		0x400013fe
			MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x400013fe
			MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x400013fe
			MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x400013fe
			MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x400013fe
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};

	pinctrl_usdhc2_sleep: usdhc2sleepgrp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__GPIO3_IO01            0x51e
			MX93_PAD_SD2_CMD__GPIO3_IO02		0x51e
			MX93_PAD_SD2_DATA0__GPIO3_IO03		0x51e
			MX93_PAD_SD2_DATA1__GPIO3_IO04		0x51e
			MX93_PAD_SD2_DATA2__GPIO3_IO05		0x51e
			MX93_PAD_SD2_DATA3__GPIO3_IO06		0x51e
			MX93_PAD_SD2_VSELECT__GPIO3_IO19	0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX93_PAD_SD3_CLK__USDHC3_CLK		0x1582
			MX93_PAD_SD3_CMD__USDHC3_CMD		0x40001382
			MX93_PAD_SD3_DATA0__USDHC3_DATA0	0x40001382
			MX93_PAD_SD3_DATA1__USDHC3_DATA1	0x40001382
			MX93_PAD_SD3_DATA2__USDHC3_DATA2	0x40001382
			MX93_PAD_SD3_DATA3__USDHC3_DATA3	0x40001382
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD3_CLK__USDHC3_CLK		0x158e
			MX93_PAD_SD3_CMD__USDHC3_CMD		0x4000138e
			MX93_PAD_SD3_DATA0__USDHC3_DATA0	0x4000138e
			MX93_PAD_SD3_DATA1__USDHC3_DATA1	0x4000138e
			MX93_PAD_SD3_DATA2__USDHC3_DATA2	0x4000138e
			MX93_PAD_SD3_DATA3__USDHC3_DATA3	0x4000138e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD3_CLK__USDHC3_CLK		0x15fe
			MX93_PAD_SD3_CMD__USDHC3_CMD		0x400013fe
			MX93_PAD_SD3_DATA0__USDHC3_DATA0	0x400013fe
			MX93_PAD_SD3_DATA1__USDHC3_DATA1	0x400013fe
			MX93_PAD_SD3_DATA2__USDHC3_DATA2	0x400013fe
			MX93_PAD_SD3_DATA3__USDHC3_DATA3	0x400013fe
		>;
	};

	pinctrl_usdhc3_sleep: usdhc3grpsleep {
		fsl,pins = <
			MX93_PAD_SD3_CLK__GPIO3_IO20		0x31e
			MX93_PAD_SD3_CMD__GPIO3_IO21		0x31e
			MX93_PAD_SD3_DATA0__GPIO3_IO22		0x31e
			MX93_PAD_SD3_DATA1__GPIO3_IO23		0x31e
			MX93_PAD_SD3_DATA2__GPIO3_IO24		0x31e
			MX93_PAD_SD3_DATA3__GPIO3_IO25		0x31e
		>;
	};
//Add wifi-wake-host pin
	pinctrl_usdhc3_wlan: usdhc3wlangrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO09__GPIO2_IO09 0x31e
		>;
	}; 
//Add BT ctrl pin
	pinctrl_bt_ctrl: bt_ctrl {
		fsl,pins = <
			MX93_PAD_GPIO_IO07__GPIO2_IO07        0x31e
		>;
	};

	pinctrl_sai3: sai3grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO26__SAI3_TX_SYNC		0x31e
			MX93_PAD_GPIO_IO16__SAI3_TX_BCLK		0x31e
			MX93_PAD_GPIO_IO18__SAI3_RX_BCLK		0x31e
			MX93_PAD_GPIO_IO17__SAI3_MCLK			0x31e
			MX93_PAD_GPIO_IO19__SAI3_TX_DATA00		0x31e
			MX93_PAD_GPIO_IO20__SAI3_RX_DATA00		0x31e
		>;
	};
};

&epxp {
	status = "okay";
};

#if 0
&isi {
	status = "okay";

	port {
		isi_in: endpoint {
			remote-endpoint = <&mipi_csi_out>;
		};
	};
};

&mipi_csi {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;

			mipi_csi_in: endpoint {
				remote-endpoint = <&isp_out>;
				data-lanes = <1 2>;
				clock-lanes = <0>;
			};
		};

		port@1 {
			reg = <1>;

			mipi_csi_out: endpoint {
				remote-endpoint = <&isi_in>;
			};
		};
	};
};

&dphy_rx {
	status = "okay";
};
#endif