# ARM Opcodes: Data Processing (ALU)


**Opcode Format**

```
+-----------------------------------------------------------------------+
|       Bit    Expl.                                                    |
|       31-28  Condition                                                |
|       27-26  Must be 00b for this instruction                         |
|       25     I - Immediate 2nd Operand Flag (0=Register, 1=Immediate) |
|                                                                       |
|   24-21  Opcode (0-Fh)               ;*=Arithmetic, otherwise Logical |
|                                                                       |
|       0: AND{cond}{S} Rd,Rn,Op2    ;AND logical       Rd = Rn AND Op2 |
|                                                                       |
|       1: EOR{cond}{S} Rd,Rn,Op2    ;XOR logical       Rd = Rn XOR Op2 |
|                                                                       |
|           2: SUB{cond}{S} Rd,Rn,Op2 ;* ;subtract          Rd = Rn-Op2 |
|                                                                       |
|           3: RSB{cond}{S} Rd,Rn,Op2 ;* ;subtract reversed Rd = Op2-Rn |
|                                                                       |
|           4: ADD{cond}{S} Rd,Rn,Op2 ;* ;add               Rd = Rn+Op2 |
|                                                                       |
|        5: ADC{cond}{S} Rd,Rn,Op2 ;* ;add with carry    Rd = Rn+Op2+Cy |
|                                                                       |
|      6: SBC{cond}{S} Rd,Rn,Op2 ;* ;sub with carry    Rd = Rn-Op2+Cy-1 |
|                                                                       |
|      7: RSC{cond}{S} Rd,Rn,Op2 ;* ;sub cy. reversed  Rd = Op2-Rn+Cy-1 |
|                                                                       |
|       8: TST{cond}{P}    Rn,Op2    ;test            Void = Rn AND Op2 |
|                                                                       |
|       9: TEQ{cond}{P}    Rn,Op2    ;test exclusive  Void = Rn XOR Op2 |
|                                                                       |
|           A: CMP{cond}{P}    Rn,Op2 ;* ;compare         Void = Rn-Op2 |
|                                                                       |
|           B: CMN{cond}{P}    Rn,Op2 ;* ;compare neg.    Void = Rn+Op2 |
|                                                                       |
|        C: ORR{cond}{S} Rd,Rn,Op2    ;OR logical        Rd = Rn OR Op2 |
|                                                                       |
|              D: MOV{cond}{S} Rd,Op2       ;move              Rd = Op2 |
|                                                                       |
|   E: BIC{cond}{S} Rd,Rn,Op2    ;bit clear         Rd = Rn AND NOT Op2 |
|                                                                       |
|          F: MVN{cond}{S} Rd,Op2       ;not               Rd = NOT Op2 |
|       20                                                              |
|      S - Set Condition Codes (0=No, 1=Yes) (Must be 1 for opcode 8-B) |
|       19-16  Rn - 1st Operand Register (R0..R15) (including PC=R15)   |
|                   Must be 0000b for MOV/MVN.                          |
|       15-12  Rd - Destination Register (R0..R15) (including PC=R15)   |
|                   Must be 0000b (or 1111b) for CMP/CMN/TST/TEQ{P}.    |
|       When above Bit 25 I=0 (Register as 2nd Operand)                 |
|         When below Bit 4 R=0 - Shift by Immediate                     |
|           11-7   Is - Shift amount   (1-31, 0=Special/See below)      |
|         When below Bit 4 R=1 - Shift by Register                      |
|                                                                       |
|      11-8   Rs - Shift register (R0-R14) - only lower 8bit 0-255 used |
|           7                                                           |
|    Reserved, must be zero  (otherwise multiply or LDREX or undefined) |
|         6-5    Shift Type (0=LSL, 1=LSR, 2=ASR, 3=ROR)                |
|         4      R - Shift by Register Flag (0=Immediate, 1=Register)   |
|         3-0    Rm - 2nd Operand Register (R0..R15) (including PC=R15) |
|       When above Bit 25 I=1 (Immediate as 2nd Operand)                |
|         11-8   Is - ROR-Shift applied to nn (0-30, in steps of 2)     |
|         7-0    nn - 2nd Operand Unsigned 8bit Immediate               |
+-----------------------------------------------------------------------+
```


**Second Operand (Op2)**
This may be a shifted register, or a shifted immediate. See Bit 25 and
11-0.
Unshifted Register: Specify Op2 as \"Rm\", assembler converts t
\"Rm,LSL#0\".
Shifted Register: Specify as \"Rm,SSS#Is\" or \"Rm,SSS Rs\
(SSS=LSL/LSR/ASR/ROR).
Immediate: Specify as 32bit value, for example: \"#000NN000h\"
assembler should automatically convert into \"#0NNh,ROR#0ssh\" as far a
possible (ie. as far as a section of not more than 8bits of the
immediate is non-zero).

**Zero Shift Amount (Shift Register by Immediate, with Immediate=0)**

```
+-----------------------------------------------------------------------+
|       LSL#0:                                                          |
|  No shift performed, ie. directly Op2=Rm, the C flag is NOT affected. |
|       LSR#0:                                                          |
|  Interpreted as LSR#32, ie. Op2 becomes zero, C becomes Bit 31 of Rm. |
|       AS                                                              |
| R#0: Interpreted as ASR#32, ie. Op2 and C are filled by Bit 31 of Rm. |
|       ROR#0:                                                          |
|  Interpreted as RRX#1 (RCR), like ROR#1, but Op2 Bit 31 set to old C. |
+-----------------------------------------------------------------------+
```

In source code, LSR#32, ASR#32, and RRX#1 should be specified as such -
attempts to specify LSR#0, ASR#0, or ROR#0 will be internally converted
to LSL#0 by the assembler.

**Using R15 (PC)**
When using R15 as Destination (Rd), note below CPSR description and
Execution time description.
When using R15 as operand (Rm or Rn), the returned value depends on the
instruction: PC+12 if I=0,R=1 (shift by register), otherwise PC+8 (shift
by immediate).

**Returned CPSR Flags**
If S=1, Rd\<\>R15, logical operation
(AND,EOR,TST,TEQ,ORR,MOV,BIC,MVN):

```
+-----------------------------------------------------------------------+
|       V=not affected                                                  |
|                                                                       |
|      C=carryflag of shift operation (not affected if LSL#0 or Rs=00h) |
|       Z=zeroflag of result                                            |
|       N=signflag of result (result bit 31)                            |
+-----------------------------------------------------------------------+
```

If S=1, Rd\<\>R15, arithmetic operation
(SUB,RSB,ADD,ADC,SBC,RSC,CMP,CMN):

```
+-----------------------------------------------------------------------+
|       V=overflowflag of result                                        |
|       C=carryflag of result                                           |
|       Z=zeroflag of result                                            |
|       N=signflag of result (result bit 31)                            |
+-----------------------------------------------------------------------+
```

IF S=1, with unused Rd bits=1111b, {P} opcodes (CMPP/CMNP/TSTP/TEQP):

```
+-----------------------------------------------------------------------+
|       R15=result  ;modify PSR bits in R15, ARMv2 and below only.      |
|       In user mode only N,Z,C,V bits of R15 can be changed.           |
|       In other modes additionally I,F,M1,M0 can be changed.           |
|       The PC bits in R15 are left unchanged in all modes.             |
+-----------------------------------------------------------------------+
```

If S=1, Rd=R15; should not be used in user mode:

```
+-----------------------------------------------------------------------+
|       CPSR = SPSR_<current mode>                                      |
|       PC = result                                                     |
|       Fo                                                              |
| r example: MOVS PC,R14  ;return from SWI (PC=R14_svc, CPSR=SPSR_svc). |
+-----------------------------------------------------------------------+
```

If S=0: Flags are not affected (not allowed for CMP,CMN,TEQ,TST).

The instruction \"MOV R0,R0\" is used as \"NOP\" opcode in 32bit AR
state.
Execution Time: (1+p)S+rI+pN. Whereas r=1 if I=0 and R=1 (ie. shift by
register); otherwise r=0. And p=1 if Rd=R15; otherwise p=0.



