# do sim.do
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Copying E:/Questa/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:41:12 on May 20,2022
# vcom -work work teclado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teclado
# -- Compiling architecture teclado of teclado
# ** Error: teclado.vhd(19): Cannot read output "E".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(19): Cannot read output "F".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(19): Cannot read output "G".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(19): Cannot read output "H".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(20): near "CASE": syntax error
# ** Note: teclado.vhd(27): VHDL Compiler exiting
# End time: 15:41:13 on May 20,2022, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: E:/Questa/questa_fse/win64/vcom failed.
# Error in macro ./sim.do line 5
# E:/Questa/questa_fse/win64/vcom failed.
#     while executing
# "vcom -work work teclado.vhd"
# invalid command name "EXIT()"
