/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ssg0p81vm40c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.8100);
    voltage_map(VSS, 0.0);
    nom_temperature : -40.0000 ;
    nom_voltage : 0.8100 ;
    operating_conditions ( "ssg0p81vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.8100 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p81vm40c ;
    default_max_transition : 0.567000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0010;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0117");
                }
                fall_power("scalar") {
                    values ("0.0155");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0117");
                }
                fall_power("scalar") {
                    values ("0.0155");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0010;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0117");
                }
                fall_power("scalar") {
                    values ("0.0155");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001365 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0117") ;
            }
            fall_power("scalar") {
                values ("0.0155") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.099491, 0.112801, 0.130621, 0.166591, 0.274171",\
              "0.087391, 0.100701, 0.118521, 0.154491, 0.262071",\
              "0.071441, 0.084751, 0.102571, 0.138541, 0.246121",\
              "0.046471, 0.059781, 0.077601, 0.113571, 0.221151",\
              "0.010000, 0.010000, 0.016661, 0.052631, 0.160211"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.099491, 0.112801, 0.130621, 0.166591, 0.274171",\
              "0.087391, 0.100701, 0.118521, 0.154491, 0.262071",\
              "0.071441, 0.084751, 0.102571, 0.138541, 0.246121",\
              "0.046471, 0.059781, 0.077601, 0.113571, 0.221151",\
              "0.010000, 0.010000, 0.016661, 0.052631, 0.160211"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.093918, 0.080498, 0.065648, 0.041338, 0.010000",\
              "0.108108, 0.094688, 0.079838, 0.055528, 0.010000",\
              "0.126698, 0.113278, 0.098428, 0.074118, 0.010000",\
              "0.156618, 0.143198, 0.128348, 0.104038, 0.036938",\
              "0.232848, 0.219428, 0.204578, 0.180268, 0.113168"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.093918, 0.080498, 0.065648, 0.041338, 0.010000",\
              "0.108108, 0.094688, 0.079838, 0.055528, 0.010000",\
              "0.126698, 0.113278, 0.098428, 0.074118, 0.010000",\
              "0.156618, 0.143198, 0.128348, 0.104038, 0.036938",\
              "0.232848, 0.219428, 0.204578, 0.180268, 0.113168"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001968 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0076") ;
            }
            fall_power("scalar") {
                values ("0.0077") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.011956, 0.026696, 0.045286, 0.085876, 0.214576",\
              "0.010000, 0.014266, 0.032856, 0.073446, 0.202146",\
              "0.010000, 0.010000, 0.017566, 0.058156, 0.186856",\
              "0.010000, 0.010000, 0.010000, 0.032086, 0.160786",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.095886"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.011956, 0.026696, 0.045286, 0.085876, 0.214576",\
              "0.010000, 0.014266, 0.032856, 0.073446, 0.202146",\
              "0.010000, 0.010000, 0.017566, 0.058156, 0.186856",\
              "0.010000, 0.010000, 0.010000, 0.032086, 0.160786",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.095886"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.128213, 0.112813, 0.098073, 0.074533, 0.019643",\
              "0.141853, 0.126453, 0.111713, 0.088173, 0.033283",\
              "0.159343, 0.143943, 0.129203, 0.105663, 0.050773",\
              "0.187613, 0.172213, 0.157473, 0.133933, 0.079043",\
              "0.259223, 0.243823, 0.229083, 0.205543, 0.150653"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.128213, 0.112813, 0.098073, 0.074533, 0.019643",\
              "0.141853, 0.126453, 0.111713, 0.088173, 0.033283",\
              "0.159343, 0.143943, 0.129203, 0.105663, 0.050773",\
              "0.187613, 0.172213, 0.157473, 0.133933, 0.079043",\
              "0.259223, 0.243823, 0.229083, 0.205543, 0.150653"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001926 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0212") ;
            }
            fall_power("scalar") {
                values ("0.0318") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.132797, 0.146657, 0.163927, 0.194837, 0.297907",\
              "0.120477, 0.134337, 0.151607, 0.182517, 0.285587",\
              "0.105407, 0.119267, 0.136537, 0.167447, 0.270517",\
              "0.079447, 0.093307, 0.110577, 0.141487, 0.244557",\
              "0.019057, 0.032917, 0.050187, 0.081097, 0.184167"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.132797, 0.146657, 0.163927, 0.194837, 0.297907",\
              "0.120477, 0.134337, 0.151607, 0.182517, 0.285587",\
              "0.105407, 0.119267, 0.136537, 0.167447, 0.270517",\
              "0.079447, 0.093307, 0.110577, 0.141487, 0.244557",\
              "0.019057, 0.032917, 0.050187, 0.081097, 0.184167"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091608, 0.078738, 0.065428, 0.045958, 0.010000",\
              "0.105798, 0.092928, 0.079618, 0.060148, 0.011528",\
              "0.124498, 0.111628, 0.098318, 0.078848, 0.030228",\
              "0.154418, 0.141548, 0.128238, 0.108768, 0.060148",\
              "0.230538, 0.217668, 0.204358, 0.184888, 0.136268"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091608, 0.078738, 0.065428, 0.045958, 0.010000",\
              "0.105798, 0.092928, 0.079618, 0.060148, 0.011528",\
              "0.124498, 0.111628, 0.098318, 0.078848, 0.030228",\
              "0.154418, 0.141548, 0.128238, 0.108768, 0.060148",\
              "0.230538, 0.217668, 0.204358, 0.184888, 0.136268"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002644 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0092") ;
            }
            fall_power("scalar") {
                values ("0.0140") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.234070, 0.234070, 0.233960, 0.234070, 0.234180"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.234070, 0.234070, 0.233960, 0.234070, 0.234180"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001365 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0044") ;
            }
            fall_power("scalar") {
                values ("0.0079") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.014009, 0.031499, 0.062739, 0.151069",\
              "0.010000, 0.010000, 0.018959, 0.050199, 0.138529",\
              "0.010000, 0.010000, 0.010000, 0.036339, 0.124669",\
              "0.010000, 0.010000, 0.010000, 0.015879, 0.104209",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.059219"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.014009, 0.031499, 0.062739, 0.151069",\
              "0.010000, 0.010000, 0.018959, 0.050199, 0.138529",\
              "0.010000, 0.010000, 0.010000, 0.036339, 0.124669",\
              "0.010000, 0.010000, 0.010000, 0.015879, 0.104209",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.059219"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.217130, 0.217130, 0.217020, 0.217130, 0.217240"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.217130, 0.217130, 0.217020, 0.217130, 0.217240"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001968 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0053") ;
            }
            fall_power("scalar") {
                values ("0.0042") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.044564, 0.161714",\
              "0.010000, 0.010000, 0.010000, 0.032024, 0.149174",\
              "0.010000, 0.010000, 0.010000, 0.018384, 0.135534",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.114854",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.070304"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.044564, 0.161714",\
              "0.010000, 0.010000, 0.010000, 0.032024, 0.149174",\
              "0.010000, 0.010000, 0.010000, 0.018384, 0.135534",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.114854",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.070304"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.176369, 0.162839, 0.147989, 0.128189, 0.084189",\
              "0.189789, 0.176259, 0.161409, 0.141609, 0.097609",\
              "0.204859, 0.191329, 0.176479, 0.156679, 0.112679",\
              "0.227739, 0.214209, 0.199359, 0.179559, 0.135559",\
              "0.277569, 0.264039, 0.249189, 0.229389, 0.185389"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.176369, 0.162839, 0.147989, 0.128189, 0.084189",\
              "0.189789, 0.176259, 0.161409, 0.141609, 0.097609",\
              "0.204859, 0.191329, 0.176479, 0.156679, 0.112679",\
              "0.227739, 0.214209, 0.199359, 0.179559, 0.135559",\
              "0.277569, 0.264039, 0.249189, 0.229389, 0.185389"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001926 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0016") ;
            }
            fall_power("scalar") {
                values ("0.0021") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.013398, 0.030998, 0.062788, 0.151118",\
              "0.010000, 0.010000, 0.018458, 0.050248, 0.138578",\
              "0.010000, 0.010000, 0.010000, 0.036388, 0.124718",\
              "0.010000, 0.010000, 0.010000, 0.015928, 0.104258",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.059158"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.013398, 0.030998, 0.062788, 0.151118",\
              "0.010000, 0.010000, 0.018458, 0.050248, 0.138578",\
              "0.010000, 0.010000, 0.010000, 0.036388, 0.124718",\
              "0.010000, 0.010000, 0.010000, 0.015928, 0.104258",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.059158"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.217130, 0.217130, 0.217020, 0.217130, 0.217240"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.217130, 0.217130, 0.217020, 0.217130, 0.217240"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002644 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0064") ;
            }
            fall_power("scalar") {
                values ("0.0117") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129619, 0.143809, 0.162069, 0.194849, 0.287469",\
              "0.129509, 0.143699, 0.161959, 0.194739, 0.287359"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.217130, 0.217130, 0.217020, 0.217130, 0.217240"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.110430, 0.110430, 0.110320, 0.110430, 0.110540",\
              "0.124840, 0.124840, 0.124730, 0.124840, 0.124950",\
              "0.140900, 0.140900, 0.140790, 0.140900, 0.141010",\
              "0.164770, 0.164770, 0.164660, 0.164770, 0.164880",\
              "0.217130, 0.217130, 0.217020, 0.217130, 0.217240"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.010907 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.142866, 0.156176, 0.171686, 0.235000, 0.708750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.142866, 0.156176, 0.171686, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.220392, 1.231942, 1.250212, 1.272472, 1.417500" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "22.6113" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "24.3801" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "25.1704" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "24.6944" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "12.0061" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "13.4589" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "11.5746" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "12.3445" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0150" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.014661, 0.014661, 0.014661, 0.014661, 0.014661" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.009963, 0.009963, 0.009963, 0.009963, 0.009963" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.609264, 0.624952, 0.644774, 0.722790, 0.910622",\
              "0.621136, 0.636824, 0.656646, 0.734662, 0.922494",\
              "0.635976, 0.651664, 0.671486, 0.749502, 0.937334",\
              "0.657706, 0.673394, 0.693216, 0.771232, 0.959064",\
              "0.708162, 0.723850, 0.743672, 0.821688, 1.009520"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.609264, 0.624952, 0.644774, 0.722790, 0.910622",\
              "0.621136, 0.636824, 0.656646, 0.734662, 0.922494",\
              "0.635976, 0.651664, 0.671486, 0.749502, 0.937334",\
              "0.657706, 0.673394, 0.693216, 0.771232, 0.959064",\
              "0.708162, 0.723850, 0.743672, 0.821688, 1.009520"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.418087, 0.428627, 0.440357, 0.485747, 0.598457",\
              "0.427097, 0.437637, 0.449367, 0.494757, 0.607467",\
              "0.438997, 0.449537, 0.461267, 0.506657, 0.619367",\
              "0.456252, 0.466792, 0.478522, 0.523912, 0.636622",\
              "0.494332, 0.504872, 0.516602, 0.561992, 0.674702"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.418087, 0.428627, 0.440357, 0.485747, 0.598457",\
              "0.427097, 0.437637, 0.449367, 0.494757, 0.607467",\
              "0.438997, 0.449537, 0.461267, 0.506657, 0.619367",\
              "0.456252, 0.466792, 0.478522, 0.523912, 0.636622",\
              "0.494332, 0.504872, 0.516602, 0.561992, 0.674702"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.016822, 0.047222, 0.085622, 0.240722, 0.642522" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.016822, 0.047222, 0.085622, 0.240722, 0.642522" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.015256, 0.035356, 0.062556, 0.174156, 0.451856" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.015256, 0.035356, 0.062556, 0.174156, 0.451856" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.014661, 0.014661, 0.014661, 0.014661, 0.014661" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.010368, 0.010368, 0.010368, 0.010368, 0.010368" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "1.220392, 1.234252, 1.253257, 1.330327, 1.516387",\
              "1.231942, 1.245802, 1.264807, 1.341877, 1.527937",\
              "1.250212, 1.264072, 1.283077, 1.360147, 1.546207",\
              "1.271632, 1.285492, 1.304497, 1.381567, 1.567627",\
              "1.316362, 1.330222, 1.349227, 1.426297, 1.612357"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "1.220392, 1.234252, 1.253257, 1.330327, 1.516387",\
              "1.231942, 1.245802, 1.264807, 1.341877, 1.527937",\
              "1.250212, 1.264072, 1.283077, 1.360147, 1.546207",\
              "1.271632, 1.285492, 1.304497, 1.381567, 1.567627",\
              "1.316362, 1.330222, 1.349227, 1.426297, 1.612357"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.920087, 0.929947, 0.942102, 0.986982, 1.101052",\
              "0.929097, 0.938957, 0.951112, 0.995992, 1.110062",\
              "0.943802, 0.953662, 0.965817, 1.010697, 1.124767",\
              "0.961652, 0.971512, 0.983667, 1.028547, 1.142617",\
              "0.997692, 1.007552, 1.019707, 1.064587, 1.178657"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.920087, 0.929947, 0.942102, 0.986982, 1.101052",\
              "0.929097, 0.938957, 0.951112, 0.995992, 1.110062",\
              "0.943802, 0.953662, 0.965817, 1.010697, 1.124767",\
              "0.961652, 0.971512, 0.983667, 1.028547, 1.142617",\
              "0.997692, 1.007552, 1.019707, 1.064587, 1.178657"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.016822, 0.047222, 0.085622, 0.240722, 0.642522" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.016822, 0.047222, 0.085622, 0.240722, 0.642522" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.015256, 0.035356, 0.062556, 0.174156, 0.451856" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.015256, 0.035356, 0.062556, 0.174156, 0.451856" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 2.1689;
  } 


}
}


