==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 242.879 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
ERROR: [HLS 207-1186] expected expression (code_generated.cpp:106:103)
ERROR: [HLS 207-1186] expected expression (code_generated.cpp:106:165)
ERROR: [HLS 207-7] expected ')' (code_generated.cpp:106:210)
INFO: [HLS 207-66] to match this '(' (code_generated.cpp:106:177)
ERROR: [HLS 207-1213] expected ';' after expression (code_generated.cpp:107:14)
ERROR: [HLS 207-1186] expected expression (code_generated.cpp:107:15)
WARNING: [HLS 207-5286] expression result unused (code_generated.cpp:107:13)
ERROR: [HLS 207-1186] expected expression (code_generated.cpp:131:103)
ERROR: [HLS 207-1186] expected expression (code_generated.cpp:131:165)
ERROR: [HLS 207-7] expected ')' (code_generated.cpp:131:210)
INFO: [HLS 207-66] to match this '(' (code_generated.cpp:131:177)
ERROR: [HLS 207-1213] expected ';' after expression (code_generated.cpp:132:14)
ERROR: [HLS 207-1186] expected expression (code_generated.cpp:132:15)
WARNING: [HLS 207-5286] expression result unused (code_generated.cpp:132:13)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.67 seconds. CPU system time: 0.27 seconds. Elapsed time: 17.87 seconds; current allocated memory: 1.633 MB.
