(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param20 = (8'ha8)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'hb3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h14):(1'h0)] wire3;
  input wire [(4'hd):(1'h0)] wire2;
  input wire signed [(4'hc):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire17;
  wire [(4'hb):(1'h0)] wire16;
  wire [(3'h4):(1'h0)] wire15;
  wire [(3'h5):(1'h0)] wire9;
  wire signed [(3'h5):(1'h0)] wire8;
  wire [(4'ha):(1'h0)] wire7;
  wire [(4'h9):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire5;
  wire [(5'h14):(1'h0)] wire4;
  reg [(3'h4):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg13 = (1'h0);
  reg [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg11 = (1'h0);
  reg [(5'h13):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h15):(1'h0)] forvar10 = (1'h0);
  assign y = {wire17,
                 wire16,
                 wire15,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg19,
                 reg18,
                 reg13,
                 reg12,
                 reg11,
                 reg14,
                 forvar10,
                 (1'h0)};
  assign wire4 = $unsigned((-wire0));
  assign wire5 = wire2;
  assign wire6 = "NpEv";
  assign wire7 = $unsigned(wire1[(4'hb):(4'h9)]);
  assign wire8 = {$unsigned($signed(wire6)), $signed("uzf")};
  assign wire9 = (8'hba);
  always
    @(posedge clk) begin
      for (forvar10 = (1'h0); (forvar10 < (2'h2)); forvar10 = (forvar10 + (1'h1)))
        begin
          if (($unsigned($unsigned({wire0[(3'h6):(3'h6)], "L9wveOVLv"})) ?
              wire0 : wire4[(2'h3):(2'h3)]))
            begin
              reg11 <= $signed("UZ");
              reg12 <= ($unsigned("5brpMe") ^ ((reg11 * "C4uZn6") ?
                  (wire1 >>> wire7) : "fnc27VrUQXvF7bZAna0a"));
              reg13 <= (($signed("kWylS5Oc6EgVK8R") ^ (^~$unsigned((reg12 * wire6)))) != $unsigned((-$signed(wire4))));
              reg14 = $signed($unsigned(reg12));
            end
          else
            begin
              reg11 <= ($unsigned(reg13) ?
                  $unsigned((((forvar10 << reg12) <= (wire4 ? wire5 : wire0)) ?
                      ("PEXONt" ?
                          $signed(reg12) : $unsigned(wire8)) : wire5[(3'h4):(1'h1)])) : "");
              reg12 <= $unsigned(((((wire2 ?
                  wire8 : forvar10) != wire7[(3'h4):(2'h2)]) != {{wire5,
                      wire4}}) ^ $unsigned(wire7)));
              reg14 = $signed($unsigned(wire0));
            end
        end
    end
  assign wire15 = "43UuROwlx";
  assign wire16 = $unsigned(($signed(wire7) ? wire3[(4'h9):(4'h9)] : wire7));
  assign wire17 = ((($unsigned(wire0) ?
                          wire16[(3'h4):(2'h3)] : $signed(wire9)) != ((~|$signed(wire6)) < wire2[(4'ha):(4'h9)])) ?
                      wire4[(5'h14):(3'h7)] : $signed($signed((~wire0[(3'h6):(3'h6)]))));
  always
    @(posedge clk) begin
      reg18 <= wire9[(1'h1):(1'h0)];
      reg19 <= wire4[(1'h1):(1'h0)];
    end
endmodule