Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 03:39:28 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh/post_route_timing.rpt
| Design       : tanh
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
x[0]                           tanh_out[15]                   inf           
x[0]                           tanh_out[13]                   inf           
x[0]                           tanh_out[14]                   inf           
x[0]                           tanh_out[12]                   inf           
x[0]                           tanh_out[11]                   inf           
x[0]                           tanh_out[9]                    inf           
x[0]                           tanh_out[10]                   inf           
x[0]                           tanh_out[8]                    inf           
x[0]                           tanh_out[7]                    inf           
x[0]                           tanh_out[5]                    inf           
x[0]                           tanh_out[6]                    inf           
x[0]                           tanh_out[4]                    inf           
x[0]                           tanh_out[3]                    inf           
x[0]                           tanh_out[2]                    inf           
x[0]                           tanh_out[1]                    inf           
x[0]                           tanh_out[0]                    inf           
x[0]                           address_reg[1]/D               inf           
x[0]                           address_reg[3]/D               inf           
x[0]                           address_reg[2]/D               inf           
x[0]                           address_reg[0]/D               inf           
x[0]                           address_reg[4]/D               inf           
x[0]                           address_reg[1]/PRE             inf           
x[0]                           address_reg[2]/PRE             inf           
x[0]                           address_reg[0]/PRE             inf           
x[0]                           address_reg[3]/CLR             inf           
x[0]                           address_reg[4]/PRE             inf           



