

================================================================
== Vitis HLS Report for 'k3mm_Pipeline_lp1_lp2_lp3'
================================================================
* Date:           Mon Dec  2 12:52:58 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1048583|  1048583|  10.486 ms|  10.486 ms|  1048583|  1048583|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- lp1_lp2_lp3  |  1048581|  1048581|        22|         16|          1|  65536|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     251|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     286|    -|
|Register         |        -|     -|     585|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     585|     537|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_270_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln32_fu_285_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln33_1_fu_502_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln33_fu_351_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln34_fu_544_p2       |         +|   0|  0|  14|           7|           3|
    |add_ln35_1_fu_490_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln35_fu_450_p2       |         +|   0|  0|  18|          11|          11|
    |empty_72_fu_407_p2       |         +|   0|  0|  19|          12|          12|
    |and_ln10_fu_363_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_691         |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_264_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln33_fu_291_p2      |      icmp|   0|  0|  19|          12|          11|
    |or_ln10_1_fu_333_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln10_2_fu_369_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln10_fu_305_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln35_fu_462_p2        |        or|   0|  0|   5|           5|           1|
    |select_ln10_1_fu_311_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln10_2_fu_375_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln10_fu_297_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln32_fu_339_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln33_1_fu_508_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln33_fu_383_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_1_fu_357_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_327_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 251|         132|         106|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  81|         17|    1|         17|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_1_phi_fu_211_p4  |   9|          2|    1|          2|
    |empty_fu_90                            |   9|          2|   32|         64|
    |grp_fu_219_p0                          |  14|          3|   32|         96|
    |grp_fu_219_p1                          |  26|          5|   32|        160|
    |grp_fu_223_p0                          |  26|          5|   32|        160|
    |grp_fu_223_p1                          |  26|          5|   32|        160|
    |i_fu_82                                |   9|          2|    7|         14|
    |indvar_flatten21_fu_86                 |   9|          2|   17|         34|
    |indvar_flatten7_fu_78                  |   9|          2|   12|         24|
    |j_fu_74                                |   9|          2|    7|         14|
    |k_fu_70                                |   9|          2|    7|         14|
    |tmp1_address0                          |  14|          3|   12|         36|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 286|         60|  228|        803|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |arrayidx6911_promoted_reg_667    |  32|   0|   32|          0|
    |buff_A_1_load_1_reg_702          |  32|   0|   32|          0|
    |buff_A_1_load_reg_682            |  32|   0|   32|          0|
    |buff_A_load_1_reg_692            |  32|   0|   32|          0|
    |buff_A_load_reg_672              |  32|   0|   32|          0|
    |buff_B_1_load_1_reg_707          |  32|   0|   32|          0|
    |buff_B_1_load_reg_687            |  32|   0|   32|          0|
    |buff_B_load_1_reg_697            |  32|   0|   32|          0|
    |buff_B_load_reg_677              |  32|   0|   32|          0|
    |empty_fu_90                      |  32|   0|   32|          0|
    |first_iter_1_reg_207             |   1|   0|    1|          0|
    |i_fu_82                          |   7|   0|    7|          0|
    |icmp_ln32_reg_609                |   1|   0|    1|          0|
    |icmp_ln32_reg_609_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_fu_86           |  17|   0|   17|          0|
    |indvar_flatten7_fu_78            |  12|   0|   12|          0|
    |j_fu_74                          |   7|   0|    7|          0|
    |k_fu_70                          |   7|   0|    7|          0|
    |mul_1_reg_722                    |  32|   0|   32|          0|
    |mul_2_reg_727                    |  32|   0|   32|          0|
    |mul_3_reg_732                    |  32|   0|   32|          0|
    |mul_reg_712                      |  32|   0|   32|          0|
    |or_ln10_2_reg_613                |   1|   0|    1|          0|
    |reg_227                          |  32|   0|   32|          0|
    |select_ln10_2_reg_617            |   7|   0|    7|          0|
    |tmp1_addr_reg_622                |  12|   0|   12|          0|
    |tmp1_addr_reg_622_pp0_iter1_reg  |  12|   0|   12|          0|
    |tmp_1_reg_737                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 585|   0|  585|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3084_p_din0    |  out|   32|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3084_p_din1    |  out|   32|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3084_p_opcode  |  out|    2|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3084_p_dout0   |   in|   32|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3084_p_ce      |  out|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3088_p_din0    |  out|   32|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3088_p_din1    |  out|   32|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3088_p_dout0   |   in|   32|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|grp_fu_3088_p_ce      |  out|    1|  ap_ctrl_hs|  k3mm_Pipeline_lp1_lp2_lp3|  return value|
|buff_A_address0       |  out|   11|   ap_memory|                     buff_A|         array|
|buff_A_ce0            |  out|    1|   ap_memory|                     buff_A|         array|
|buff_A_q0             |   in|   32|   ap_memory|                     buff_A|         array|
|buff_A_address1       |  out|   11|   ap_memory|                     buff_A|         array|
|buff_A_ce1            |  out|    1|   ap_memory|                     buff_A|         array|
|buff_A_q1             |   in|   32|   ap_memory|                     buff_A|         array|
|buff_A_1_address0     |  out|   11|   ap_memory|                   buff_A_1|         array|
|buff_A_1_ce0          |  out|    1|   ap_memory|                   buff_A_1|         array|
|buff_A_1_q0           |   in|   32|   ap_memory|                   buff_A_1|         array|
|buff_A_1_address1     |  out|   11|   ap_memory|                   buff_A_1|         array|
|buff_A_1_ce1          |  out|    1|   ap_memory|                   buff_A_1|         array|
|buff_A_1_q1           |   in|   32|   ap_memory|                   buff_A_1|         array|
|buff_B_address0       |  out|   11|   ap_memory|                     buff_B|         array|
|buff_B_ce0            |  out|    1|   ap_memory|                     buff_B|         array|
|buff_B_q0             |   in|   32|   ap_memory|                     buff_B|         array|
|buff_B_address1       |  out|   11|   ap_memory|                     buff_B|         array|
|buff_B_ce1            |  out|    1|   ap_memory|                     buff_B|         array|
|buff_B_q1             |   in|   32|   ap_memory|                     buff_B|         array|
|buff_B_1_address0     |  out|   11|   ap_memory|                   buff_B_1|         array|
|buff_B_1_ce0          |  out|    1|   ap_memory|                   buff_B_1|         array|
|buff_B_1_q0           |   in|   32|   ap_memory|                   buff_B_1|         array|
|buff_B_1_address1     |  out|   11|   ap_memory|                   buff_B_1|         array|
|buff_B_1_ce1          |  out|    1|   ap_memory|                   buff_B_1|         array|
|buff_B_1_q1           |   in|   32|   ap_memory|                   buff_B_1|         array|
|tmp1_address0         |  out|   12|   ap_memory|                       tmp1|         array|
|tmp1_ce0              |  out|    1|   ap_memory|                       tmp1|         array|
|tmp1_we0              |  out|    1|   ap_memory|                       tmp1|         array|
|tmp1_d0               |  out|   32|   ap_memory|                       tmp1|         array|
|tmp1_q0               |   in|   32|   ap_memory|                       tmp1|         array|
+----------------------+-----+-----+------------+---------------------------+--------------+

