/*

Xilinx Vivado v2020.2 (64-bit) [Major: 2020, Minor: 2]
SW Build: 3064766 on Wed Nov 18 09:12:45 MST 2020
IP Build: 3064653 on Wed Nov 18 14:17:31 MST 2020

Process ID (PID): 2704
License: Customer
Mode: GUI Mode

Current time: 	Mon Apr 26 12:20:19 PDT 2021
Time zone: 	Pacific Standard Time (America/Los_Angeles)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 2
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12

Java version: 	11.0.2 64-bit
Java home: 	D:/Xilinx_Vivado/Vivado/2020.2/tps/win64/jre11.0.2
Java executable location: 	D:/Xilinx_Vivado/Vivado/2020.2/tps/win64/jre11.0.2/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	BanhMi
User home directory: C:/Users/Banh Mi
User working directory: D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: D:/Xilinx_Vivado/Vivado
HDI_APPROOT: D:/Xilinx_Vivado/Vivado/2020.2
RDI_DATADIR: D:/Xilinx_Vivado/Vivado/2020.2/data
RDI_BINDIR: D:/Xilinx_Vivado/Vivado/2020.2/bin

Vivado preferences file location: C:/Users/Banh Mi/AppData/Roaming/Xilinx/Vivado/2020.2/vivado.xml
Vivado preferences directory: C:/Users/Banh Mi/AppData/Roaming/Xilinx/Vivado/2020.2/
Vivado layouts directory: C:/Users/Banh Mi/AppData/Roaming/Xilinx/Vivado/2020.2/data/layouts
PlanAhead jar file location: 	D:/Xilinx_Vivado/Vivado/2020.2/lib/classes/planAhead.jar
Vivado log file location: 	D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/vivado.log
Vivado journal file location: 	D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/vivado.jou
Engine tmp dir: 	D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/.Xil/Vivado-2704-DESKTOP-A6K14TA

Xilinx Environment Variables
----------------------------
XILINX: D:/Xilinx_Vivado/Vivado/2020.2/ids_lite/ISE
XILINX_DSP: D:/Xilinx_Vivado/Vivado/2020.2/ids_lite/ISE
XILINX_HLS: D:/Xilinx_Vivado/Vitis_HLS/2020.2
XILINX_PLANAHEAD: D:/Xilinx_Vivado/Vivado/2020.2
XILINX_VIVADO: D:/Xilinx_Vivado/Vivado/2020.2
XILINX_VIVADO_HLS: D:/Xilinx_Vivado/Vivado/2020.2


GUI allocated memory:	159 MB
GUI max memory:		3,072 MB
Engine allocated memory: 1,030 MB

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bz (cr):  Open Project : addNotify
// Opening Vivado Project: D:\GitHubRepos\CECS341\CECS-341-Lab-6\341lab6\341lab6.xpr. Version: Vivado v2020.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 81 MB (+82426kb) [00:00:08]
// [Engine Memory]: 1,030 MB (+928709kb) [00:00:08]
// [GUI Memory]: 101 MB (+17222kb) [00:00:08]
// WARNING: HEventQueue.dispatchEvent() is taking  2286 ms.
// Tcl Message: open_project D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'E:/Documents/VivadoProjs/CECS-341-Lab-6/341lab6' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2020.2/data/ip'. 
// Project name: 341lab6; location: D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6; part: xc7k70tfbv676-1
dismissDialog("Open Project"); // bz
// HMemoryUtils.trashcanNow. Engine heap size: 1,030 MB. GUI used memory: 56 MB. Current time: 4/26/21, 12:20:20 PM PDT
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 114 MB (+7917kb) [00:00:26]
// Elapsed time: 17 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PC : PC (PC.v)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PC : PC (PC.v)]", 3, false, false, false, false, false, true); // D - Double Click
// [GUI Memory]: 125 MB (+5159kb) [00:02:05]
// Elapsed time: 90 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 35 seconds
selectCodeEditor("Control.v", 243, 325); // bP
selectCodeEditor("Control.v", 246, 325); // bP
// [GUI Memory]: 133 MB (+2438kb) [00:05:35]
// Elapsed time: 233 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PC : PC (PC.v)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PC : PC (PC.v)]", 3, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 33 seconds
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PC.v", 1, true, false); // m - Popup Trigger
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PC.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Control.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PCADD_4 : PCADD (PCADD.v)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PCADD_4 : PCADD (PCADD.v)]", 4, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PCADD_SHFT : PCADD (PCADD.v)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PCADD_SHFT : PCADD (PCADD.v)]", 5, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PCADD_SHFT : PCADD (PCADD.v)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PCADD_SHFT : PCADD (PCADD.v)]", 5, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Instruction_Memory : Instruction_Memory (Instruction_Memory.v)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Instruction_Memory : Instruction_Memory (Instruction_Memory.v)]", 6, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false, false, false, false, false, true); // D - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Control.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Control.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), regfile32 : regfile32 (regfile32.v)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), regfile32 : regfile32 (regfile32.v)]", 8, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), ALU : ALU (ALU.v)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), ALU : ALU (ALU.v)]", 9, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 2); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// Elapsed time: 70 seconds
maximizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // az
unMaximizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // az
// Elapsed time: 184 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // az
unMinimizeFrame(RDIResource.RDIViews_PROPERTIES, "Properties"); // az
// Elapsed time: 498 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 20 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v)]", 5); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Instruction_Memory : Instruction_Memory (Instruction_Memory.v)]", 10, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 6, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath.v", 3); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// Elapsed time: 18 seconds
selectCodeEditor("Datapath.v", 406, 212); // bP
typeControlKey((HResource) null, "Datapath.v", 'v'); // bP
selectCodeEditor("Datapath.v", 148, 255); // bP
selectCodeEditor("Datapath.v", 52, 256); // bP
selectCodeEditor("Datapath.v", 52, 256, false, false, false, false, true); // bP - Double Click
selectCodeEditor("Datapath.v", 58, 254); // bP
selectCodeEditor("Datapath.v", 58, 254, false, false, false, false, true); // bP - Double Click
selectCodeEditor("Datapath.v", 16, 411); // bP
selectCodeEditor("Datapath.v", 21, 399); // bP
selectCodeEditor("Datapath.v", 16, 393); // bP
selectCodeEditor("Datapath.v", 18, 373); // bP
selectCodeEditor("Datapath.v", 15, 355); // bP
selectCodeEditor("Datapath.v", 19, 335); // bP
selectCodeEditor("Datapath.v", 16, 315); // bP
selectCodeEditor("Datapath.v", 287, 374); // bP
selectCodeEditor("Datapath.v", 264, 409); // bP
selectCodeEditor("Datapath.v", 326, 327); // bP
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // E
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 131 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath_tb.v", 2); // m
// HMemoryUtils.trashcanNow. Engine heap size: 1,030 MB. GUI used memory: 78 MB. Current time: 4/26/21, 12:50:20 PM PDT
// Elapsed time: 584 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: Datapath_tb 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 255ms to process. Increasing delay to 2000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,202 MB. GUI used memory: 78 MB. Current time: 4/26/21, 12:54:50 PM PDT
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Device 21-403] Loading part xc7k70tfbv676-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.832 ; gain = 243.754 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'Datapath_tb' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:23] 
// Tcl Message: ERROR: [Synth 8-6086] Memory item 'imem' cannot be referred hierarchically [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'Datapath_tb' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.535 ; gain = 318.457 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 2 Infos, 0 Warnings, 1 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// [Engine Memory]: 1,371 MB (+303197kb) [00:34:49]
// U (cr): Critical Messages: addNotify
// Elapsed time: 25 seconds
dismissDialog("Open Elaborated Design"); // bz
// Elapsed time: 84 seconds
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6086] Memory item 'imem' cannot be referred hierarchically [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6086] Memory item 'imem' cannot be referred hierarchically [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6086] Memory item 'imem' cannot be referred hierarchically [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // U
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6086] Memory item 'imem' cannot be referred hierarchically [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-4445] could not open $readmem data file 'imem.dat'; please make sure the file is added to project and has read permission, ignoring [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-4445] could not open $readmem data file 'imem.dat'; please make sure the file is added to project and has read permission, ignoring [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-4445] could not open $readmem data file 'imem.dat'; please make sure the file is added to project and has read permission, ignoring [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:60]. ]", 3, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'Datapath_tb' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:23]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'Datapath_tb' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath_tb.v:23]. ]", 4, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado_Tcl 4-5] Elaboration failed - please see the console for details. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado_Tcl 4-5] Elaboration failed - please see the console for details. ]", 5, false, false, false, false, false, true); // ah - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 6); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), DataMem : DataMem (DataMem.v)]", 14, false); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ak
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top Datapath [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: Datapath 
// HMemoryUtils.trashcanNow. Engine heap size: 1,413 MB. GUI used memory: 79 MB. Current time: 4/26/21, 12:57:30 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,871 MB. GUI used memory: 79 MB. Current time: 4/26/21, 12:57:50 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,113 MB. GUI used memory: 79 MB. Current time: 4/26/21, 12:58:05 PM PDT
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 2,362 MB. GUI used memory: 79 MB. Current time: 4/26/21, 12:58:55 PM PDT
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// [Engine Memory]: 2,362 MB (+967876kb) [00:38:46]
// HMemoryUtils.trashcanNow. Engine heap size: 2,369 MB. GUI used memory: 79 MB. Current time: 4/26/21, 12:58:56 PM PDT
// Xgd.load filename: D:/Xilinx_Vivado/Vivado/2020.2/data/parts/xilinx/kintex7/devint/kintex7/xc7k70t/xc7k70t.xgd; ZipEntry: xc7k70t_detail.xgd elapsed time: 0.5s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 0.6s
// TclEventType: DESIGN_NEW
// [Engine Memory]: 2,482 MB (+1066kb) [00:38:49]
// [GUI Memory]: 152 MB (+12414kb) [00:38:50]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.3s
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3681 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.535 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2371.277 ; gain = 980.742 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2385.984 ; gain = 995.449 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2385.984 ; gain = 995.449 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2385.984 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2475.273 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// OpenDesignTask elapsed time: 101.3s
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2628.902 ; gain = 1238.367 
// Tcl Message: 18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2628.902 ; gain = 1238.367 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 101 seconds
dismissDialog("Open Elaborated Design"); // bz
// Elapsed time: 64 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Datapath_tb (Datapath_tb.v)]", 6, true, false, false, false, false, true); // D - Double Click - Node
// [GUI Memory]: 163 MB (+4057kb) [00:40:02]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath_tb.v", 3); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath_tb.v", 3); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath_tb.v", 1); // m
// Elapsed time: 44 seconds
selectCodeEditor("Datapath_tb.v", 329, 226); // bP
// Elapsed time: 44 seconds
selectCodeEditor("Datapath_tb.v", 181, 293); // bP
selectCodeEditor("Datapath_tb.v", 194, 390); // bP
selectCodeEditor("Datapath_tb.v", 138, 384); // bP
selectCodeEditor("Datapath_tb.v", 261, 425); // bP
selectCodeEditor("Datapath_tb.v", 248, 427); // bP
selectCodeEditor("Datapath_tb.v", 167, 487); // bP
selectCodeEditor("Datapath_tb.v", 256, 507); // bP
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ak
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// am (cr): Save Project: addNotify
// Elapsed time: 65 seconds
selectButton(PAResourceQtoS.SaveProjectUtils_CANCEL, "Cancel"); // a
// 'd' command handler elapsed time: 65 seconds
dismissDialog("Save Project"); // am
selectCodeEditor("Datapath_tb.v", 291, 237); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ak
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cr):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -prj Datapath_tb_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto 11ff783cfb11470c846ae6fe0e8004a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log" 
// Tcl Message: Built simulation snapshot Datapath_tb_behav 
// Tcl Message:  ****** Webtalk v2020.2 (64-bit)   **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020   **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.  source D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/xsim.dir/Datapath_tb_behav/webtalk/xsim_webtalk.tcl -notrace 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: INFO: [Common 17-186] 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim/xsim.dir/Datapath_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 26 13:03:52 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx_Vivado/Vivado/2020.2/doc/webtalk_introduction.html. INFO: [Common 17-206] Exiting Webtalk at Mon Apr 26 13:03:52 2021... 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2020.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 16 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source Datapath_tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,534 MB. GUI used memory: 112 MB. Current time: 4/26/21, 1:03:56 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: Initial Values: t= 950.0 ns  address[0]:    00000001 t= 970.0 ns  address[4]:    00000002 t= 990.0 ns  address[8]:    00000003 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// 'd' command handler elapsed time: 18 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 2,534 MB. GUI used memory: 113 MB. Current time: 4/26/21, 1:05:32 PM PDT
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 971 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath_tb.v", 0); // m
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - Datapath_tb", "DesignTask.SIMULATION");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // A
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.902 ; gain = 0.000 
dismissDialog("Close"); // bz
// Elapsed time: 47 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 21 seconds
selectCodeEditor("Datapath.v", 510, 323); // bP
selectCodeEditor("Datapath.v", 263, 268); // bP
selectCodeEditor("Datapath.v", 241, 159); // bP
// Elapsed time: 238 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 2); // m
// Elapsed time: 120 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 33 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// [GUI Memory]: 172 MB (+488kb) [01:07:56]
// HMemoryUtils.trashcanNow. Engine heap size: 2,534 MB. GUI used memory: 102 MB. Current time: 4/26/21, 1:28:05 PM PDT
// Engine heap size: 2,534 MB. GUI used memory: 103 MB. Current time: 4/26/21, 1:28:06 PM PDT
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: Datapath 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,534 MB. GUI used memory: 80 MB. Current time: 4/26/21, 1:29:19 PM PDT
// TclEventType: DESIGN_NEW
// [Engine Memory]: 2,610 MB (+4309kb) [01:09:11]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1209 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2628.902 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.7s
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 2697.703 ; gain = 68.801 
// Tcl Message: 18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:11 . Memory (MB): peak = 2697.703 ; gain = 68.801 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 71 seconds
dismissDialog("Open Elaborated Design"); // bz
// Elapsed time: 169 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
// Elapsed time: 44 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PC : PC (PC.v)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), PC : PC (PC.v)]", 3, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 447 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true, false, false, false, false, true); // D - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2); // D
// Elapsed time: 67 seconds
selectCodeEditor("Datapath.v", 568, 289); // bP
typeControlKey(null, null, 'z');
selectCodeEditor("Datapath.v", 594, 294); // bP
selectCodeEditor("Datapath.v", 588, 295); // bP
typeControlKey((HResource) null, "Datapath.v", 'v'); // bP
selectCodeEditor("Datapath.v", 43, 271); // bP
selectCodeEditor("Datapath.v", 347, 278); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h
// bz (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.703 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  
// Tcl Message: RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  
// Tcl Message: RAM "dmem_reg" dissolved into registers 
// HMemoryUtils.trashcanNow. Engine heap size: 2,641 MB. GUI used memory: 107 MB. Current time: 4/26/21, 1:42:15 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,063 MB. GUI used memory: 107 MB. Current time: 4/26/21, 1:42:30 PM PDT
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3182.031 ; gain = 484.328 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3188.477 ; gain = 490.773 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3188.477 ; gain = 490.773 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 3,067 MB (+342351kb) [01:22:53]
// HMemoryUtils.trashcanNow. Engine heap size: 3,067 MB. GUI used memory: 85 MB. Current time: 4/26/21, 1:43:04 PM PDT
// Engine heap size: 3,067 MB. GUI used memory: 84 MB. Current time: 4/26/21, 1:43:04 PM PDT
// WARNING: HEventQueue.dispatchEvent() is taking  1062 ms.
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,067 MB. GUI used memory: 83 MB. Current time: 4/26/21, 1:43:18 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.1s
// WARNING: HEventQueue.dispatchEvent() is taking  2698 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:31 . Memory (MB): peak = 3188.477 ; gain = 490.773 
// Elapsed time: 91 seconds
dismissDialog("Reloading"); // bz
// Elapsed time: 181 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 3); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// Engine heap size: 3,067 MB. GUI used memory: 85 MB. Current time: 4/26/21, 1:46:38 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,067 MB. GUI used memory: 85 MB. Current time: 4/26/21, 1:46:38 PM PDT
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: Datapath 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,067 MB. GUI used memory: 84 MB. Current time: 4/26/21, 1:48:09 PM PDT
// TclEventType: DESIGN_NEW
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1639 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.1s
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: 18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 92 seconds
dismissDialog("Open Elaborated Design"); // bz
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
// Run Command: RDIResourceCommand.RDICommands_FIND
// g (cr): Find: addNotify
// Elapsed time: 12 seconds
setText(PAResourceTtoZ.TclFindDialog_RESULT_NAME, "find_1"); // j
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Find"); // g
// Elapsed time: 16 seconds
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // E
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 43 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h
// bz (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3188.477 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  
// Tcl Message: RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  
// Tcl Message: RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// HMemoryUtils.trashcanNow. Engine heap size: 3,103 MB. GUI used memory: 111 MB. Current time: 4/26/21, 1:50:51 PM PDT
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3218.762 ; gain = 30.285 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3223.824 ; gain = 35.348 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3223.824 ; gain = 35.348 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 3,103 MB. GUI used memory: 87 MB. Current time: 4/26/21, 1:51:19 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,103 MB. GUI used memory: 87 MB. Current time: 4/26/21, 1:51:19 PM PDT
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,103 MB. GUI used memory: 86 MB. Current time: 4/26/21, 1:51:33 PM PDT
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2706 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3223.824 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.1s
// Tcl Message: refresh_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:28 . Memory (MB): peak = 3223.824 ; gain = 35.348 
// Elapsed time: 88 seconds
dismissDialog("Reloading"); // bz
// Elapsed time: 71 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 62 seconds
selectCodeEditor("Control.v", 641, 347); // bP
// Elapsed time: 12 seconds
selectCodeEditor("Control.v", 263, 348); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h
// bz (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3223.824 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  
// Tcl Message: RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  
// Tcl Message: RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 112 MB. Current time: 4/26/21, 1:54:56 PM PDT
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3254.832 ; gain = 31.008 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3259.508 ; gain = 35.684 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3259.508 ; gain = 35.684 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 88 MB. Current time: 4/26/21, 1:55:27 PM PDT
// Engine heap size: 3,140 MB. GUI used memory: 89 MB. Current time: 4/26/21, 1:55:27 PM PDT
// WARNING: HEventQueue.dispatchEvent() is taking  1185 ms.
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 87 MB. Current time: 4/26/21, 1:55:42 PM PDT
// Schematic: addNotify
// Schematic: addNotify
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.5s
// WARNING: HEventQueue.dispatchEvent() is taking  3432 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:38 . Memory (MB): peak = 3259.508 ; gain = 35.684 
// Elapsed time: 98 seconds
dismissDialog("Reloading"); // bz
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 6); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Control.v", 4); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PC.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Control.v", 1); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 114 MB. Current time: 4/26/21, 2:25:46 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 111 MB. Current time: 4/26/21, 2:55:46 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 111 MB. Current time: 4/26/21, 3:25:47 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 112 MB. Current time: 4/26/21, 3:55:47 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 112 MB. Current time: 4/26/21, 4:25:48 PM PDT
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 9162 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 109 MB. Current time: 4/26/21, 4:28:53 PM PDT
// Engine heap size: 3,140 MB. GUI used memory: 110 MB. Current time: 4/26/21, 4:28:53 PM PDT
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bz
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v), Control : Control (Control.v)]", 7, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: Datapath 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,140 MB. GUI used memory: 87 MB. Current time: 4/26/21, 4:31:43 PM PDT
// TclEventType: DESIGN_NEW
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1510 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.3s
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// OpenDesignTask elapsed time: 115s
// Tcl Message: 18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 115 seconds
dismissDialog("Open Elaborated Design"); // bz
// Elapsed time: 275 seconds
closeMainWindow("341lab6 - [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.xpr] - Vivado 2020.2"); // cr
// Run Command: PAResourceCommand.PACommandNames_EXIT
// A (cr): Exit Vivado: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
// 'aE' command handler elapsed time: 7 seconds
dismissDialog("Exit Vivado"); // A
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Control.v", 2); // m
selectCodeEditor("Control.v", 263, 414); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h
// bz (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.508 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  
// Tcl Message: RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  
// Tcl Message: RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3265.934 ; gain = 6.426 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 3282.164 ; gain = 22.656 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 3282.164 ; gain = 22.656 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,157 MB. GUI used memory: 90 MB. Current time: 4/26/21, 4:37:54 PM PDT
// Engine heap size: 3,157 MB. GUI used memory: 90 MB. Current time: 4/26/21, 4:37:54 PM PDT
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,157 MB. GUI used memory: 90 MB. Current time: 4/26/21, 4:38:10 PM PDT
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2639 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3282.164 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:35 . Memory (MB): peak = 3282.164 ; gain = 22.656 
// Elapsed time: 95 seconds
dismissDialog("Reloading"); // bz
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.3s
// Elapsed time: 80 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
// Elapsed time: 127 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // m
// Elapsed time: 13 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 2); // m
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectCodeEditor("Control.v", 252, 250); // bP
// Elapsed time: 160 seconds
selectCodeEditor("Control.v", 328, 217); // bP
selectCodeEditor("Control.v", 313, 234); // bP
// Elapsed time: 33 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 53 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Datapath_tb (Datapath_tb.v), uut : Datapath (Datapath.v)]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 28 seconds
selectCodeEditor("Datapath.v", 368, 124); // bP
selectCodeEditor("Datapath.v", 369, 124, false, false, false, false, true); // bP - Double Click
selectCodeEditor("Datapath.v", 360, 125); // bP
selectCodeEditor("Datapath.v", 372, 128); // bP
selectCodeEditor("Datapath.v", 375, 128); // bP
selectCodeEditor("Datapath.v", 375, 128); // bP
selectCodeEditor("Datapath.v", 556, 109); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h
// bz (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3282.164 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  
// Tcl Message: RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Instruction_Memory.v:23] INFO: [Synth 8-6157] synthesizing module 'Control' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] INFO: [Synth 8-6155] done synthesizing module 'Control' (4#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Control.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'regfile32' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/regfile32.v:23] INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/ALU.v:15] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  
// Tcl Message: RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// HMemoryUtils.trashcanNow. Engine heap size: 3,188 MB. GUI used memory: 116 MB. Current time: 4/26/21, 4:47:33 PM PDT
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3317.281 ; gain = 35.117 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 35.359 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 35.359 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 3,188 MB. GUI used memory: 93 MB. Current time: 4/26/21, 4:48:07 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,188 MB. GUI used memory: 93 MB. Current time: 4/26/21, 4:48:07 PM PDT
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,188 MB. GUI used memory: 92 MB. Current time: 4/26/21, 4:48:21 PM PDT
// WARNING: HEventQueue.dispatchEvent() is taking  2928 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:36 . Memory (MB): peak = 3317.523 ; gain = 35.359 
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.7s
// Elapsed time: 96 seconds
dismissDialog("Reloading"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 298 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 3,188 MB. GUI used memory: 95 MB. Current time: 4/26/21, 4:53:30 PM PDT
// Engine heap size: 3,188 MB. GUI used memory: 95 MB. Current time: 4/26/21, 4:53:30 PM PDT
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bz
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath_tb.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath.v", 3); // m
// Elapsed time: 115 seconds
selectCodeEditor("Datapath.v", 183, 350); // bP
// Elapsed time: 17 seconds
selectCodeEditor("Datapath.v", 1028, 231); // bP
// Elapsed time: 10 seconds
selectCodeEditor("Datapath.v", 938, 329); // bP
selectCodeEditor("Datapath.v", 847, 265); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: Datapath 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,188 MB. GUI used memory: 96 MB. Current time: 4/26/21, 4:57:34 PM PDT
// TclEventType: DESIGN_NEW
// Schematic: addNotify
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2s
// WARNING: HEventQueue.dispatchEvent() is taking  1657 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] 
// Tcl Message: Reason is one or more of the following : 	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process.  	2: Unable to determine number of words or word size in RAM.  	3: No valid read/write found for RAM.  RAM "dmem_reg" dissolved into registers 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'DataMem' (7#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/DataMem.v:23] INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [D:/GitHubRepos/CECS341/CECS-341-Lab-6/341lab6/341lab6.srcs/sources_1/imports/Desktop/Datapath.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:36 ; elapsed = 00:01:32 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Tcl Message: 18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:32 . Memory (MB): peak = 3317.523 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 91 seconds
dismissDialog("Open Elaborated Design"); // bz
// PAPropertyPanels.initPanels (Control (Control)) elapsed time: 0.2s
// Elapsed time: 33 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath.v", 4); // m
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 168 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Datapath_tb.v", 3); // m
// [GUI Memory]: 182 MB (+1586kb) [04:40:54]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Control.v", 2); // m
