
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Examples/Simple ones/carry_adder.rst:2
msgid "Carry adder"
msgstr "进位加法器"
#: ../../source/SpinalHDL/Examples/Simple ones/carry_adder.rst:4
msgid ""
"This example defines a component with inputs ``a`` and ``b``\\ , and a "
"``result`` output. At any time, ``result`` will be the sum of ``a`` and "
"``b`` (combinatorial). This sum is manually done by a carry adder logic."
msgstr ""
"此示例定义了一个具有输入 ``a`` 和 ``b``\\ 以及输出 ``result`` "
"的组件。在任何时候，“结果”将是“a”和“b”的总和（组合）。该和由进位加法器逻辑手动完成。"
