#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 10 10:09:04 2024
# Process ID: 983187
# Current directory: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1
# Command line: vivado -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top.vdi
# Journal file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top system_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2447.043 ; gain = 0.000 ; free physical = 6042 ; free virtual = 18975
INFO: [Netlist 29-17] Analyzing 5335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0_board.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0_board.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3098.922 ; gain = 595.852 ; free physical = 5461 ; free virtual = 18408
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_sys_rstgen1_0/system_sys_rstgen1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/sys_rstgen1/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_util_ad9361_tdd_sync_0'. The XDC file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc will not be read for any cell of this module.
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/system_constr.xdc]
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/xpm_cdc_array_single_inst_src_sel/syncstages_ff_reg[3][0]/C'. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins {i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/xpm_cdc_array_single_inst_src_sel/syncstages_ff_reg[3][0]/C}]'. [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/system.xdc]
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc:1]
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/src/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 68 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 5 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5535 ; free virtual = 18483
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 263 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 43 instances
  OBUFDS => OBUFDS: 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 156 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

16 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3552.141 ; gain = 1105.098 ; free physical = 5537 ; free virtual = 18485
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_scl[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_scl[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_sda[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_sda[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5522 ; free virtual = 18471

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c00d04d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5449 ; free virtual = 18398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 184d0d90c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5336 ; free virtual = 18284
INFO: [Opt 31-389] Phase Retarget created 77 cells and removed 282 cells
INFO: [Opt 31-1021] In phase Retarget, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 990ab4d7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5339 ; free virtual = 18287
INFO: [Opt 31-389] Phase Constant propagation created 945 cells and removed 1526 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: 990ab4d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5347 ; free virtual = 18296
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 990ab4d7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5347 ; free virtual = 18296
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 11df75f75

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5357 ; free virtual = 18305
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10421 cells
INFO: [Opt 31-1021] In phase Sweep, 196 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 11df75f75

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5357 ; free virtual = 18305
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 11df75f75

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5359 ; free virtual = 18307
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 196 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Remap
Phase 8 Remap | Checksum: eb9347ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5021 ; free virtual = 17994
INFO: [Opt 31-389] Phase Remap created 2948 cells and removed 3269 cells
INFO: [Opt 31-1021] In phase Remap, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 10f19d61a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5035 ; free virtual = 18008
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              77  |             282  |                                             58  |
|  Constant propagation         |             945  |            1526  |                                             54  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |           10421  |                                            196  |
|  Constant propagation         |               0  |               0  |                                             54  |
|  Sweep                        |               0  |               0  |                                            196  |
|  Remap                        |            2948  |            3269  |                                             21  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5047 ; free virtual = 18020
Ending Logic Optimization Task | Checksum: 1717e6322

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 3552.141 ; gain = 0.000 ; free physical = 5047 ; free virtual = 18020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 130 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 70 newly gated: 29 Total Ports: 260
Ending PowerOpt Patch Enables Task | Checksum: 18fb755f9

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4864 ; free virtual = 17840
Ending Power Optimization Task | Checksum: 18fb755f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 4443.055 ; gain = 890.914 ; free physical = 4950 ; free virtual = 17927

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 185ffae53

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 5020 ; free virtual = 17997
Ending Final Cleanup Task | Checksum: 185ffae53

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 5020 ; free virtual = 17997

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 5024 ; free virtual = 18000
Ending Netlist Obfuscation Task | Checksum: ba57996a

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 5024 ; free virtual = 18001
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 7 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:13 . Memory (MB): peak = 4443.055 ; gain = 890.914 ; free physical = 5025 ; free virtual = 18002
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4973 ; free virtual = 17953
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4899 ; free virtual = 17901
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4806 ; free virtual = 17809
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[10] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[4]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[1]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[8] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[2]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[9] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[3]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENBWREN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[0] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[1] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[2] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[6] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[0]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[7] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[1]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[8] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[9] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_scl[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_scl[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_sda[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port iic_mux_sda[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 31 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4810 ; free virtual = 17812
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d215617

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4810 ; free virtual = 17812
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4810 ; free virtual = 17812

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[0]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[10]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[11]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[12]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[13]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[14]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[15]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[1]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[2]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[3]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[4]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[5]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[6]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[7]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[8]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data[9]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_data_e' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_hsync' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'hdmi_vsync' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 980124fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4864 ; free virtual = 17869

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 236fb864a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4714 ; free virtual = 17719

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 236fb864a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4714 ; free virtual = 17719
Phase 1 Placer Initialization | Checksum: 236fb864a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4716 ; free virtual = 17722

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cba5a413

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4699 ; free virtual = 17705

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2252cfab0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4668 ; free virtual = 17674

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2397b5143

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4668 ; free virtual = 17674

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5517 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2295 nets or LUTs. Breaked 0 LUT, combined 2295 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-665] Processed cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/xpm_fifo_async_adc_intf/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. 64 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4690 ; free virtual = 17698
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4690 ; free virtual = 17697

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2295  |                  2295  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           64  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |           2295  |                  2296  |           0  |          10  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 106f94519

Time (s): cpu = 00:02:51 ; elapsed = 00:01:05 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4697 ; free virtual = 17704
Phase 2.4 Global Placement Core | Checksum: 1c14b6526

Time (s): cpu = 00:02:57 ; elapsed = 00:01:08 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4689 ; free virtual = 17697
Phase 2 Global Placement | Checksum: 1c14b6526

Time (s): cpu = 00:02:57 ; elapsed = 00:01:08 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4719 ; free virtual = 17726

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ea24364

Time (s): cpu = 00:03:09 ; elapsed = 00:01:11 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4714 ; free virtual = 17722

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 198d9bd00

Time (s): cpu = 00:03:29 ; elapsed = 00:01:17 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4699 ; free virtual = 17706

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1269eb246

Time (s): cpu = 00:03:31 ; elapsed = 00:01:18 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4700 ; free virtual = 17707

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17f4c9fa2

Time (s): cpu = 00:03:31 ; elapsed = 00:01:18 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4700 ; free virtual = 17707

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12b7b07f2

Time (s): cpu = 00:03:51 ; elapsed = 00:01:23 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4697 ; free virtual = 17705

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a46eb31b

Time (s): cpu = 00:04:15 ; elapsed = 00:01:44 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4647 ; free virtual = 17656

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1522cbb64

Time (s): cpu = 00:04:18 ; elapsed = 00:01:47 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4653 ; free virtual = 17661

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 154b5ebed

Time (s): cpu = 00:04:19 ; elapsed = 00:01:48 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4653 ; free virtual = 17661
Phase 3 Detail Placement | Checksum: 154b5ebed

Time (s): cpu = 00:04:19 ; elapsed = 00:01:49 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4653 ; free virtual = 17661

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a32fcd2a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.074 | TNS=-26.541 |
Phase 1 Physical Synthesis Initialization | Checksum: 19ee9ce0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4647 ; free virtual = 17655
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft_ce_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/reset01_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/obsiagd/obsfkscmirashyyaedpyi/obsfguzt4egzdp3r15ve/obsazzgx3hujx2int22tl4wa/obsnjqkh4eg34wjgupv4jx5la/obsiastp4eg32x3h5la/obsiyohp3xsxh0m/obsaua[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/viterbi_inst/U0/a1/obsiagd/obsnepq2as5aceiscezx4egshzcedpseisced/obsicscfet5ea, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 7, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1194a2abc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4642 ; free virtual = 17650
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a32fcd2a

Time (s): cpu = 00:05:06 ; elapsed = 00:02:01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4642 ; free virtual = 17650

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.053. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2264adfa7

Time (s): cpu = 00:06:11 ; elapsed = 00:02:37 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4622 ; free virtual = 17630

Time (s): cpu = 00:06:11 ; elapsed = 00:02:37 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4622 ; free virtual = 17630
Phase 4.1 Post Commit Optimization | Checksum: 2264adfa7

Time (s): cpu = 00:06:11 ; elapsed = 00:02:37 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4622 ; free virtual = 17630

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2264adfa7

Time (s): cpu = 00:06:12 ; elapsed = 00:02:38 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4621 ; free virtual = 17630

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2264adfa7

Time (s): cpu = 00:06:13 ; elapsed = 00:02:38 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4621 ; free virtual = 17630
Phase 4.3 Placer Reporting | Checksum: 2264adfa7

Time (s): cpu = 00:06:13 ; elapsed = 00:02:39 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4621 ; free virtual = 17630

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4621 ; free virtual = 17630

Time (s): cpu = 00:06:14 ; elapsed = 00:02:39 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4621 ; free virtual = 17630
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 205d77469

Time (s): cpu = 00:06:14 ; elapsed = 00:02:40 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4621 ; free virtual = 17630
Ending Placer Task | Checksum: 108bebdea

Time (s): cpu = 00:06:14 ; elapsed = 00:02:40 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4621 ; free virtual = 17630
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 38 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:21 ; elapsed = 00:02:42 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4710 ; free virtual = 17719
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4528 ; free virtual = 17665
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4624 ; free virtual = 17666
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4627 ; free virtual = 17669
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4645 ; free virtual = 17689
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 41.41s |  WALL: 8.09s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4631 ; free virtual = 17674

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.053 | TNS=-0.330 |
Phase 1 Physical Synthesis Initialization | Checksum: 1891238db

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4597 ; free virtual = 17641

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1891238db

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4595 ; free virtual = 17638
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.053 | TNS=-0.330 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[36]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4593 ; free virtual = 17637
Phase 3 Fanout Optimization | Checksum: 1891238db

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4593 ; free virtual = 17637

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 203 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[8]_i_5_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[8]_i_5
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg4_reg[16]_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_timer1_i_18
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg6_reg[29]_0[2].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[11]_i_46
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[11]_i_11_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[11]_i_11
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg4_reg[19]_0[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg4_reg[16]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/DI[2].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[11]_i_56
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[5].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[5]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[3]_i_22_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[3]_i_22
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_19_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_19
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[5].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[5]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[1].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[1]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[1].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[3].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[3]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[3].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[3]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[6].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[6]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[6].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[6]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[14]_i_1_n_0.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[14]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int[19]_i_3_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int[19]_i_3
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wack_int_i_2_n_0.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wack_int_i_2
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wreq_s__0.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wreq_int_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_7.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int[14]_i_2
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wreq_s.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wack_int_i_1__0
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int[34]_i_4_n_0.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int[34]_i_4
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[11]_i_6_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[11]_i_6
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[10].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[10]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[10].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg4_reg[19]_0[1].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg4_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[0]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_16_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_16
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[9]_i_1_n_0.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[9]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int[9]_i_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_adc_dwdata_s[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[11]_i_60_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[11]_i_60
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[4].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[4]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[4].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_29_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_29
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_30_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_30
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_2/O_n.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_8_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_8
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[8].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[8]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[8].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_9_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[4]_i_9
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[7].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[7]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[7].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[2].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer[2]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg_n_0_[2].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_wait_timer_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_31_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_31
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[3]_i_25_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[3]_i_25
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_17_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_17
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/PKT_TYPE_reg_1.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/g0_b2__1_i_3
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/FSM_onehot_state2_reg[0]_5.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[317]_i_2
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/bits_ram_waddr[6].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_0_LOPT_REMAP_12
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/RATE_reg[1]_2.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/ram_reg_i_21
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[2].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/ofdm_cnt_FSM2_reg[2].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/ht_polarity[3]_i_3
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[301].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[301]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_1/O_n_12.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_1_LOPT_REMAP_12
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_56/O_n_1.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_56_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_8/O_n_8.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_8_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[227].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[301]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/p_0_in[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/adc_data_p[23]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/Q[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/pkt_rate_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/csma_ca_i/A[1].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/g0_b1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg4_reg[19]_0[3].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/slv_reg4_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/phy_rx_parse_i/D[8].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/phy_rx_parse_i/nav_new[8]_i_1
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_18_n_0.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_18
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[7]_i_12_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[7]_i_12
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[7]_i_19_n_0.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[7]_i_19
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/nav_new_reg_n_0_[8].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/nav_new_reg[8]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_17_n_0.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_17
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/Q[1].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/pkt_rate_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/enc_pos_reg_7.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[401]_i_2
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/RATE_reg[3]_2.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/ram_reg_i_47
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/bits_ram_waddr[2].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_0_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[193].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[193]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_1/O_n_11.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_1_LOPT_REMAP_11
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_21/O_n_3.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_21_LOPT_REMAP_3
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_7/O_n_7.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_7_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[145].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[193]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/SR[0].  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data[15]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/Q[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[3]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data[15]_i_2_n_0.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data[15]_i_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[8]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[14].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[14]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[5].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/g0_b2__1_i_4_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/g0_b2__1_i_4
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/enc_pos_reg_1.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[413]_i_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[413]_i_8_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_0_LOPT_REMAP_4
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[233].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[233]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_13/O_n.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_13_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_14/O_n.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_14_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[175].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[233]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[213].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[213]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[161].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[213]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_8_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_8
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/enc_pos_reg[1].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[412]_i_3
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[202].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[202]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[152].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[202]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt[4]_i_5_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt[4]_i_5
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[36]_0[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data[15]_i_1__0
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/Q[27].  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[27]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data[15]_i_2__0_n_0.  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data[15]_i_2__0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[3]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/enc_pos_reg_3.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[405]_i_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[5].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[5]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[5].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt[4]_i_4_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt[4]_i_4
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_27/O_n_2.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/i_27_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[224].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[224]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[3]_i_26_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[3]_i_26
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[168].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[224]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/read_int.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/ram_reg_i_6
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/dbps_cnt_FSM2_reg[8].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/i_3_LOPT_REMAP
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/dbps_cnt_FSM2_reg[8].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/ram_reg_i_10
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/ram_reg_i_54_n_0.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/ram_reg_i_54
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/enb0.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/ram_reg_i_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/i_15/O_n.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/i_15_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/i_4/O_n.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/i_4_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/ram_reg_i_26_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/ram_reg_i_26
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/enc_pos_reg_8.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[409]_i_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[248].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[248]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[186].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[248]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[133].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[133]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[101].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[133]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[13].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ofdm_cnt_FSM2_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_14_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[8]_i_14
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_9_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_9
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[299].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[299]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[225].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[299]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/SLV_REG57[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/rssi_half_db_reg[0]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/reset0.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/demod_is_ongoing_i_1
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/reset02_out.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/csi_valid_INST_0_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/csi_valid.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/csi_valid_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/wr_en0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst_i_2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/demod_is_ongoing_i_20_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/demod_is_ongoing_i_20
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[53].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[53]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[41].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[53]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[300].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[300]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[226].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[300]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_20_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_20
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_24_n_0.  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/nav_new[3]_i_24
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[249].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[249]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_25_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/xpu_s_axi_i/backoff_wait_timer[7]_i_25
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[187].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[249]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[209].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[209]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/Q[7].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[157].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[209]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[8]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/data_to_acc[9].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/data_to_acc[9]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/fcs_inst/D[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/fcs_inst/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/state[0]_i_75_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/state[0]_i_75
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/convenc/i_tdata[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/convenc/ram_reg_i_5__0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/fcs_inst/i_1/O_n.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/fcs_inst/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/fcs_inst/i_4/O_n.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/fcs_inst/i_4_LOPT_REMAP
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/openwifi_ip/xpu_0/csma_ca_i/A[2].  Re-placed instance i_system_wrapper/system_i/openwifi_ip/xpu_0/g0_b2
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/demod_is_ongoing_i_16_n_0.  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/demod_is_ongoing_i_16
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem_reg[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_enc_fifo/ram/mem[0]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem[0].  Did not re-place instance i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/bits_ram/mem_reg[0]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[15].  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[15]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[19].  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[19]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[1].  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p[27].  Did not re-place instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[27]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_n[27].  Re-placed instance i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_n_reg[27]
INFO: [Physopt 32-661] Optimized 41 nets.  Re-placed 41 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 41 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 41 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.122 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631
Phase 4 Single Cell Placement Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631
Phase 8 Fanout Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631
Phase 9 Single Cell Placement Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631
Phase 14 Fanout Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631
Phase 15 Single Cell Placement Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 162bf9014

Time (s): cpu = 00:01:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4587 ; free virtual = 17631

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/reset0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/rotate_inst/in_delay_inst/SR[0]. Replicated 5 times.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/openofdm_rx_s_axi_i/reset01_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.122 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545
Phase 28 Very High Fanout Optimization | Checksum: 135844820

Time (s): cpu = 00:01:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545
Phase 29 Single Cell Placement Optimization | Checksum: 135844820

Time (s): cpu = 00:01:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 135844820

Time (s): cpu = 00:01:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 135844820

Time (s): cpu = 00:01:34 ; elapsed = 00:00:20 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.122 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.122 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 135844820

Time (s): cpu = 00:01:36 ; elapsed = 00:00:21 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 135844820

Time (s): cpu = 00:01:36 ; elapsed = 00:00:21 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4501 ; free virtual = 17545
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4504 ; free virtual = 17548
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.122 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Single Cell Placement   |          0.175  |          0.330  |            0  |              0  |                    41  |           0  |           1  |  00:00:06  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:06  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.175  |          0.330  |            0  |              0  |                    42  |           0  |           6  |  00:00:13  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4513 ; free virtual = 17557
Ending Physical Synthesis Task | Checksum: 18adf5d68

Time (s): cpu = 00:01:37 ; elapsed = 00:00:21 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4521 ; free virtual = 17565
INFO: [Common 17-83] Releasing license: Implementation
366 Infos, 38 Warnings, 22 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4562 ; free virtual = 17606
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4420 ; free virtual = 17587
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4543 ; free virtual = 17621
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[0] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[10] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[11] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[12] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[13] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[14] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[15] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[1] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[2] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[3] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[4] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[5] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[6] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[7] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[8] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data[9] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_data_e has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_hsync has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal hdmi_vsync has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 19 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 48dbfe5c ConstDB: 0 ShapeSum: a787873a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fb7287a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4439 ; free virtual = 17517
Post Restoration Checksum: NetGraph: 90c061a6 NumContArr: 6ab225fa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fb7287a0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4453 ; free virtual = 17531

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fb7287a0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4414 ; free virtual = 17492

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fb7287a0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4414 ; free virtual = 17492
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2368da25b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:30 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4387 ; free virtual = 17465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.031  | TNS=0.000  | WHS=-0.351 | THS=-1124.690|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b2db3629

Time (s): cpu = 00:01:54 ; elapsed = 00:00:39 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4372 ; free virtual = 17450
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.031  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 19d0c3dd6

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4363 ; free virtual = 17442
Phase 2 Router Initialization | Checksum: 1d4ab7046

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4363 ; free virtual = 17442

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 82593
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 82592
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d4ab7046

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4349 ; free virtual = 17427
Phase 3 Initial Routing | Checksum: 8d3d4c12

Time (s): cpu = 00:02:30 ; elapsed = 00:00:47 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4320 ; free virtual = 17398

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11728
 Number of Nodes with overlaps = 3440
 Number of Nodes with overlaps = 1798
 Number of Nodes with overlaps = 846
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.398 | TNS=-4.062 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2384cb79a

Time (s): cpu = 00:05:31 ; elapsed = 00:02:24 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4302 ; free virtual = 17381

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1101
 Number of Nodes with overlaps = 742
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.331 | TNS=-6.167 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13d891154

Time (s): cpu = 00:06:29 ; elapsed = 00:02:56 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4325 ; free virtual = 17404

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 717
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.298 | TNS=-10.003| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ea901207

Time (s): cpu = 00:07:04 ; elapsed = 00:03:18 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4305 ; free virtual = 17384

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.293 | TNS=-2.333 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 22feab33f

Time (s): cpu = 00:07:37 ; elapsed = 00:03:41 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4243 ; free virtual = 17322

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.191 | TNS=-0.191 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 10d8f1866

Time (s): cpu = 00:08:08 ; elapsed = 00:04:04 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4307 ; free virtual = 17386

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 402
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.160 | TNS=-0.469 | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 130c98427

Time (s): cpu = 00:08:50 ; elapsed = 00:04:33 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4317 ; free virtual = 17396

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.279 | TNS=-0.875 | WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 42e04e41

Time (s): cpu = 00:09:14 ; elapsed = 00:04:51 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4346 ; free virtual = 17425
Phase 4 Rip-up And Reroute | Checksum: 42e04e41

Time (s): cpu = 00:09:14 ; elapsed = 00:04:51 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4346 ; free virtual = 17425

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 127773e52

Time (s): cpu = 00:09:25 ; elapsed = 00:04:54 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4348 ; free virtual = 17428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.098 | TNS=-0.143 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 260dc4cc0

Time (s): cpu = 00:09:27 ; elapsed = 00:04:55 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4351 ; free virtual = 17431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.099 | TNS=-0.108 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 2257a73b8

Time (s): cpu = 00:09:29 ; elapsed = 00:04:56 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4356 ; free virtual = 17435
Phase 5.1 TNS Cleanup | Checksum: 2257a73b8

Time (s): cpu = 00:09:29 ; elapsed = 00:04:56 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4356 ; free virtual = 17435

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2257a73b8

Time (s): cpu = 00:09:30 ; elapsed = 00:04:56 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4356 ; free virtual = 17435
Phase 5 Delay and Skew Optimization | Checksum: 2257a73b8

Time (s): cpu = 00:09:30 ; elapsed = 00:04:56 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4356 ; free virtual = 17435

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25649eeac

Time (s): cpu = 00:09:42 ; elapsed = 00:05:00 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4358 ; free virtual = 17437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.099 | TNS=-0.108 | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 199b164b2

Time (s): cpu = 00:09:43 ; elapsed = 00:05:00 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4356 ; free virtual = 17435
Phase 6 Post Hold Fix | Checksum: 199b164b2

Time (s): cpu = 00:09:43 ; elapsed = 00:05:00 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4356 ; free virtual = 17435

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1c5438aa8

Time (s): cpu = 00:10:00 ; elapsed = 00:05:04 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4353 ; free virtual = 17432
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.099 | TNS=-0.108 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1c5438aa8

Time (s): cpu = 00:10:00 ; elapsed = 00:05:04 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4354 ; free virtual = 17433

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.4189 %
  Global Horizontal Routing Utilization  = 27.6224 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y78 -> INT_L_X42Y78
   INT_R_X33Y55 -> INT_R_X33Y55
   INT_L_X28Y26 -> INT_L_X28Y26
   INT_L_X24Y21 -> INT_L_X24Y21
South Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y64 -> INT_R_X41Y64
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y67 -> INT_R_X41Y67
West Dir 2x2 Area, Max Cong = 90.8088%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y24 -> INT_R_X29Y25
   INT_L_X26Y22 -> INT_R_X27Y23

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 0.875

Phase 8 Route finalize | Checksum: 1c5438aa8

Time (s): cpu = 00:10:01 ; elapsed = 00:05:05 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4354 ; free virtual = 17433

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c5438aa8

Time (s): cpu = 00:10:01 ; elapsed = 00:05:05 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4354 ; free virtual = 17433

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d81e4655

Time (s): cpu = 00:10:09 ; elapsed = 00:05:09 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4358 ; free virtual = 17437

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4374 ; free virtual = 17453
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.287. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: caf0dd4c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4335 ; free virtual = 17414
Phase 11 Incr Placement Change | Checksum: 1d81e4655

Time (s): cpu = 00:11:27 ; elapsed = 00:05:40 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4335 ; free virtual = 17415

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 106b1013e

Time (s): cpu = 00:11:39 ; elapsed = 00:05:45 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4260 ; free virtual = 17340

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 079ce3c7

Time (s): cpu = 00:11:41 ; elapsed = 00:05:47 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4269 ; free virtual = 17349

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 079ce3c7

Time (s): cpu = 00:11:42 ; elapsed = 00:05:48 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4222 ; free virtual = 17302

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: ff639f9e

Time (s): cpu = 00:11:42 ; elapsed = 00:05:48 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4229 ; free virtual = 17308

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1cb0fe9e8

Time (s): cpu = 00:12:37 ; elapsed = 00:06:05 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4159 ; free virtual = 17239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.153  | TNS=0.000  | WHS=-0.351 | THS=-1119.428|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 1549de71b

Time (s): cpu = 00:13:15 ; elapsed = 00:06:13 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4194 ; free virtual = 17273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.153  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 1f9f216ba

Time (s): cpu = 00:13:16 ; elapsed = 00:06:13 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4188 ; free virtual = 17268
Phase 13 Router Initialization | Checksum: 1bd1151c3

Time (s): cpu = 00:13:16 ; elapsed = 00:06:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4188 ; free virtual = 17268

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1bd1151c3

Time (s): cpu = 00:13:17 ; elapsed = 00:06:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4193 ; free virtual = 17272
Phase 14 Initial Routing | Checksum: 1e43ba8ac

Time (s): cpu = 00:13:18 ; elapsed = 00:06:15 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4194 ; free virtual = 17273

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.177 | TNS=-0.177 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1b99b2478

Time (s): cpu = 00:14:46 ; elapsed = 00:07:04 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4147 ; free virtual = 17226

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.037 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 18cf23c77

Time (s): cpu = 00:15:48 ; elapsed = 00:07:46 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4125 ; free virtual = 17205

Phase 15.3 Global Iteration 2
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.114  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 22bc1d46c

Time (s): cpu = 00:16:42 ; elapsed = 00:08:23 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270
Phase 15 Rip-up And Reroute | Checksum: 22bc1d46c

Time (s): cpu = 00:16:43 ; elapsed = 00:08:23 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp
Phase 16.1.1 Delay CleanUp | Checksum: 22bc1d46c

Time (s): cpu = 00:16:43 ; elapsed = 00:08:24 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270
Phase 16.1 TNS Cleanup | Checksum: 22bc1d46c

Time (s): cpu = 00:16:43 ; elapsed = 00:08:24 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 22bc1d46c

Time (s): cpu = 00:16:43 ; elapsed = 00:08:24 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270
Phase 16 Delay and Skew Optimization | Checksum: 22bc1d46c

Time (s): cpu = 00:16:43 ; elapsed = 00:08:24 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 147984f61

Time (s): cpu = 00:16:56 ; elapsed = 00:08:28 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.229  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1cb8e7186

Time (s): cpu = 00:16:56 ; elapsed = 00:08:28 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270
Phase 17 Post Hold Fix | Checksum: 1cb8e7186

Time (s): cpu = 00:16:56 ; elapsed = 00:08:28 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17269

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1cc71e352

Time (s): cpu = 00:17:14 ; elapsed = 00:08:32 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4190 ; free virtual = 17270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.229  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1cc71e352

Time (s): cpu = 00:17:14 ; elapsed = 00:08:32 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4191 ; free virtual = 17271

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: 1cc71e352

Time (s): cpu = 00:17:15 ; elapsed = 00:08:33 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4191 ; free virtual = 17271

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: 1cc71e352

Time (s): cpu = 00:17:15 ; elapsed = 00:08:33 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4191 ; free virtual = 17271

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1c1d3b583

Time (s): cpu = 00:17:22 ; elapsed = 00:08:37 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4191 ; free virtual = 17270

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.230  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1a8d77e9d

Time (s): cpu = 00:18:05 ; elapsed = 00:08:46 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4232 ; free virtual = 17311
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:05 ; elapsed = 00:08:46 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4407 ; free virtual = 17486
INFO: [Common 17-83] Releasing license: Implementation
402 Infos, 57 Warnings, 22 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:44 ; elapsed = 00:08:56 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4407 ; free virtual = 17486
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4222 ; free virtual = 17460
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4327 ; free virtual = 17448
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4324 ; free virtual = 17446
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:59 ; elapsed = 00:00:12 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4380 ; free virtual = 17501
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
414 Infos, 58 Warnings, 22 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4305 ; free virtual = 17443
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4030 ; free virtual = 17329
INFO: [Common 17-1381] The checkpoint '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/boards/zed_fmcs2/openwifi_zed_fmcs2/openwifi_zed_fmcs2.runs/impl_1/system_top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4443.055 ; gain = 0.000 ; free physical = 4156 ; free virtual = 17339
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file system_top_timing_summary_postroute_physopted.rpt -pb system_top_timing_summary_postroute_physopted.pb -rpx system_top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_postroute_physopted.rpt -pb system_top_bus_skew_postroute_physopted.pb -rpx system_top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/mv_avg32_dual_ch_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/xpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_abs_avg_i/dc_rm_i/mv_avg128_dual_ch_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/xpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/fifo_sample_delay_i/fifo_1clk_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/xpu_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_status_fifo_i/fifo32_1clk_dep64_i4/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_status_fifo_i/fifo32_1clk_dep64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_status_fifo_i/fifo32_1clk_dep64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_status_fifo_i/fifo32_1clk_dep64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/fifo32_1clk_dep512_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_i0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo32_1clk_dep64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo32_1clk_dep64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo32_1clk_dep64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo32_1clk_dep64_i0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/tx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_m_axis_i/m_axis_xpm_fifo_sync0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/side_ch_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/side_ch_0/inst/side_ch_control_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/side_ch_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_intf_m_axis_i/xpm_fifo_sync_rx_intf_m_axis/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/rx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/gpio_status_rf_to_bb_i/xpm_fifo_async_gpio_status_rf_to_bb/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/gpio_status_rf_to_bb_i/xpm_fifo_async_gpio_status_rf_to_bb/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/gpio_status_rf_to_bb_i/agc_mv_avg_dual_ch_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/gpio_status_rf_to_bb_i/agc_mv_avg_dual_ch_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/xpm_fifo_async_adc_intf/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/rx_intf_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/signal_watchdog_inst/signal_watchdog_running_sum_inst/fifo_1clk_for_running_sum_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/signal_watchdog_inst/signal_watchdog_running_sum_inst/fifo_1clk_for_running_sum_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_inst/fifo_1clk_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/mag_sq_avg_inst/fifo_1clk_for_mv_avg_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/mag_sq_avg_inst/fifo_1clk_for_mv_avg_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/freq_offset_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/openwifi_ip/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/openwifi_ip/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'viterbi_v7_0' (viterbi_v9_1_12) was generated using a hardware_evaluation license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/lvpe_dividend0__0 input i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/lvpe_dividend0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0 input i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0__0 input i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_sym_scale0__0 input i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_sym_scale0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/phase_err0 input i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/phase_err0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/dividend0 input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/dividend0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1 input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_i_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg input i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1 input i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1 input i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/n_bit_in_last_sym_tmp input i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/n_bit_in_last_sym_tmp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/iq_rssi2_reg input i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/iq_rssi2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/iq_rssi2_reg input i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/iq_rssi2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/sum_p1p2_reg input i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/sum_p1p2_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1 output i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1__0 output i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/lvpe_dividend0__0 output i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/lvpe_dividend0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0 output i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0__0 output i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_sym_scale0 output i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_sym_scale0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/dividend0 output i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/dividend0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg output i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap1_result_q_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg output i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/csi_fuzzer_i/tap2_result_q_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1 output i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/n_bit_in_last_sym_tmp output i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/n_bit_in_last_sym_tmp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1 multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1__0 multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/Sxy1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0 multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0__0 multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_pilot_scale0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_sym_scale0 multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_sym_scale0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_one_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_three_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_three_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_two_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_16/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_one_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_three_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_three_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_two_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_32/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_one_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_three_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_three_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_two_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_64/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_one_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_one_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_three_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_three_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_two_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/openofdm_tx_0/inst/dot11_tx/ifft64/stage_8/HWBFLY.bfly/CKPCE_ONE.rp_two_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/dividend0 multiplier stage i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/dividend0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_i_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/rf_q_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1 multiplier stage i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/csma_ca_i/backoff_timer1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/n_bit_in_last_sym_tmp multiplier stage i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/n_bit_in_last_sym_tmp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/iq_rssi2_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/iq_rssi2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/sum_p1p2_reg multiplier stage i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/iq_rssi_to_db_i/sum_p1p2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/peg_sym_scale0__0 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1723] DSP_Abus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1724] DSP_Dbus_sign_bit_restriction: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[10] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[4]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[1]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[8] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[2]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[9] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg_0[3]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/ENBWREN (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[0] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[1] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[2] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[6] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[0]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[7] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[1]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[8] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[9] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/input_lts_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/input_lts_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/input_lts_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/input_lts_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/lts_lts_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/lts_lts_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/pilot_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/pilot_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/pilot_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/pilot_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/equalizer_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/rotate_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst1/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst1/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst1/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst1/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst2/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst2/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst2/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst2/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst3/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst3/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst3/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst3/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst4/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst4/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst4/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst4/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst5/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst5/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst5/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst5/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst6/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst6/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst6/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst6/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst7/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst7/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst7/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst7/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst8/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst8/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst8/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/stage_mult_inst/mult_inst8/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/mag_sq_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_short_inst/mag_sq_inst/mult_inst/mult_inst/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/sync_long_inst/dft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 89 Warnings, 74 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 90 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 4581.125 ; gain = 138.070 ; free physical = 4163 ; free virtual = 17357
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 10:26:03 2024...
