Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/BSc_workspace/Bachelor_work/UART_communication/uart_verification_tb_isim_beh.exe" -prj "D:/BSc_workspace/Bachelor_work/UART_communication/uart_verification_tb_beh.prj" "work.uart_verification_tb" 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/uart_components.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/transmitter.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/reciver.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/fifo.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/baud_freq_div.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/uart.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/uart_verification.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/uart_verification_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 196568 KB
Fuse CPU Usage: 250 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package uart_components
Compiling package numeric_std
Compiling package std_logic_arith
Compiling architecture behavioral of entity baud_freq_div [\baud_freq_div(156,8)\]
Compiling architecture behavioral of entity reciver [\reciver(8,16,4,4)\]
Compiling architecture behavioral of entity fifo [\fifo(8,16)\]
Compiling architecture behavioral of entity transmitter [\transmitter(8,16,4,4)\]
Compiling architecture behavioral of entity uart [\uart(8)\]
Compiling architecture behavioral of entity uart_verification [\uart_verification(8)\]
Compiling architecture behavior of entity uart_verification_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable D:/BSc_workspace/Bachelor_work/UART_communication/uart_verification_tb_isim_beh.exe
Fuse Memory Usage: 218200 KB
Fuse CPU Usage: 452 ms
