{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@128:138@HdlStmAssign", "reg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = bit_counter == 'h0;\nassign last_bit = bit_counter == word_length - 1;\nassign end_of_word = last_bit == 1'b1 && ntx_rx == 1'b1 && clk_div_last == 1'b1;\n\nreg [15:0] cmd_d1;\n\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@130:140", "\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = bit_counter == 'h0;\nassign last_bit = bit_counter == word_length - 1;\nassign end_of_word = last_bit == 1'b1 && ntx_rx == 1'b1 && clk_div_last == 1'b1;\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@124:134", "wire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = bit_counter == 'h0;\nassign last_bit = bit_counter == word_length - 1;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@132:142", "\nassign first_bit = bit_counter == 'h0;\nassign last_bit = bit_counter == word_length - 1;\nassign end_of_word = last_bit == 1'b1 && ntx_rx == 1'b1 && clk_div_last == 1'b1;\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@126:136", "reg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = bit_counter == 'h0;\nassign last_bit = bit_counter == word_length - 1;\nassign end_of_word = last_bit == 1'b1 && ntx_rx == 1'b1 && clk_div_last == 1'b1;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@129:139", "wire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = bit_counter == 'h0;\nassign last_bit = bit_counter == word_length - 1;\nassign end_of_word = last_bit == 1'b1 && ntx_rx == 1'b1 && clk_div_last == 1'b1;\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\n"]], "Diff Content": {"Delete": [[133, "assign first_bit = bit_counter == 'h0;\n"]], "Add": [[133, "assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n"]]}}