# Reading pref.tcl
# do Problema1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025 {C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Decodificador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:59:54 on Aug 20,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025" C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Decodificador.sv 
# -- Compiling module Decodificador
# 
# Top level modules:
# 	Decodificador
# End time: 10:59:54 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025 {C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Decodificador_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:59:54 on Aug 20,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025" C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Decodificador_tb.sv 
# -- Compiling module Decodificador_tb
# 
# Top level modules:
# 	Decodificador_tb
# End time: 10:59:54 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Decodificador_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Decodificador_tb 
# Start time: 10:59:54 on Aug 20,2025
# Loading sv_std.std
# Loading work.Decodificador_tb
# Loading work.Decodificador
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /Decodificador_tb/uut File: C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Decodificador_tb.sv Line: 5
# ** Warning: (vsim-3722) C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Decodificador_tb.sv(5): [TFMPC] - Missing connection for port 'display1'.
# ** Warning: (vsim-3722) C:/Users/snipe/OneDrive/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Decodificador_tb.sv(5): [TFMPC] - Missing connection for port 'display2'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Binario = 0000, Gray = 0000
# Binario = 0001, Gray = 0001
# Binario = 0010, Gray = 0011
# Binario = 0011, Gray = 0010
# Binario = 0100, Gray = 0110
# Binario = 0101, Gray = 0111
# Binario = 0110, Gray = 0101
# Binario = 0111, Gray = 0100
# Binario = 1000, Gray = 1100
# Binario = 1001, Gray = 1101
# Binario = 1010, Gray = 1111
# Binario = 1011, Gray = 1110
# Binario = 1100, Gray = 1010
# Binario = 1101, Gray = 1011
# Binario = 1110, Gray = 1001
# Binario = 1111, Gray = 1000
# End time: 11:00:46 on Aug 20,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 3
