// Seed: 4090003163
module module_0;
  assign id_1 = -1'b0;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  module_0 modCall_1 ();
  logic id_4 = id_1;
  always_ff begin : LABEL_0
    begin : LABEL_0
      if (id_1) id_5 <= -1;
      else begin : LABEL_0
        {id_1, id_0, -1 - {-1}, id_4} <= id_0;
      end
    end
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  assign id_6 = -1;
endmodule
