Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 00:04:46 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.736        0.000                      0                 5017        0.024        0.000                      0                 5017        3.500        0.000                       0                  2470  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.736        0.000                      0                 5017        0.024        0.000                      0                 5017        3.500        0.000                       0                  2470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.203ns (35.888%)  route 5.722ns (64.112%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, estimated)     1.569     5.077    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  main/distance_calc/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  main/distance_calc/i_reg[1]/Q
                         net (fo=42, estimated)       1.278     6.811    main/distance_calc/i[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.935 f  main/distance_calc/intermediate_subs_out[7][3]_i_20/O
                         net (fo=1, estimated)        1.353     8.288    main/distance_calc/intermediate_subs_out[7][3]_i_20_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.152     8.440 f  main/distance_calc/intermediate_subs_out[7][3]_i_14/O
                         net (fo=4, estimated)        0.647     9.087    main/distance_calc/intermediate_subs_out[7][3]_i_14_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.332     9.419 r  main/distance_calc/intermediate_subs_out[7][16]_i_17/O
                         net (fo=1, estimated)        0.197     9.616    main/distance_calc/intermediate_subs_out[7][16]_i_17_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.142 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    10.142    main/distance_calc/intermediate_subs_out_reg[7][16]_i_10_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.413 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_7/CO[0]
                         net (fo=10, estimated)       0.485    10.898    main/distance_calc/p_0_in
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.373    11.271 r  main/distance_calc/intermediate_subs_out[7][3]_i_4/O
                         net (fo=1, estimated)        0.530    11.801    main/distance_calc/p_1_in[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.308 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.308    main/distance_calc/intermediate_subs_out_reg[7][3]_i_1_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.422 r  main/distance_calc/intermediate_subs_out_reg[7][7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.422    main/distance_calc/intermediate_subs_out_reg[7][7]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.770 r  main/distance_calc/intermediate_subs_out_reg[7][16]_i_2/O[1]
                         net (fo=8, estimated)        1.232    14.002    main/distance_calc/intermediate_subs_out0_in[9]
    SLICE_X59Y52         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, estimated)     1.505    14.840    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][9]/C
                         clock pessimism              0.174    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)       -0.240    14.738    main/distance_calc/intermediate_subs_out_reg[4][9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main/distance_calc/intermediate_mults_out_reg[6][15]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_mults_out_reg[6][16]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.334ns (79.050%)  route 0.089ns (20.950%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, estimated)     0.568     1.634    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  main/distance_calc/intermediate_mults_out_reg[6][15]/Q
                         net (fo=3, estimated)        0.089     1.886    main/distance_calc/intermediate_mults_out_reg_n_0_[6][15]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.003 r  main/distance_calc/intermediate_mults_out_reg[6][15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.003    main/distance_calc/intermediate_mults_out_reg[6][15]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.056 r  main/distance_calc/intermediate_mults_out_reg[6][19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    main/distance_calc/p_13_out[16]
    SLICE_X50Y50         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[6][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2469, estimated)     0.833     2.133    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[6][16]/C
                         clock pessimism             -0.234     1.899    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     2.033    main/distance_calc/intermediate_mults_out_reg[6][16]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  main/gmem/ptr_mem/BRAM_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X2Y57   count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y57   count_reg[0]/C



