
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-5.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2727448 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6429021 heartbeat IPC: 2.70155 cumulative IPC: 3.11089 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10314836 heartbeat IPC: 2.57346 cumulative IPC: 2.90843 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14198210 heartbeat IPC: 2.57508 cumulative IPC: 2.81726 (Simulation time: 0 hr 5 min 51 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 14198210 (Simulation time: 0 hr 5 min 51 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 78449553 heartbeat IPC: 0.155639 cumulative IPC: 0.155639 (Simulation time: 0 hr 17 min 22 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142344305 heartbeat IPC: 0.156507 cumulative IPC: 0.156072 (Simulation time: 0 hr 27 min 57 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 206480992 heartbeat IPC: 0.155917 cumulative IPC: 0.15602 (Simulation time: 0 hr 36 min 7 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 270601324 heartbeat IPC: 0.155957 cumulative IPC: 0.156004 (Simulation time: 0 hr 47 min 9 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 334768536 heartbeat IPC: 0.155843 cumulative IPC: 0.155972 (Simulation time: 0 hr 57 min 31 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 398948042 heartbeat IPC: 0.155813 cumulative IPC: 0.155945 (Simulation time: 1 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 463259230 heartbeat IPC: 0.155494 cumulative IPC: 0.155881 (Simulation time: 1 hr 12 min 30 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 527525147 heartbeat IPC: 0.155603 cumulative IPC: 0.155846 (Simulation time: 1 hr 22 min 47 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 591878459 heartbeat IPC: 0.155392 cumulative IPC: 0.155796 (Simulation time: 1 hr 32 min 51 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 656084237 heartbeat IPC: 0.155749 cumulative IPC: 0.155791 (Simulation time: 1 hr 42 min 4 sec) 
Finished CPU 0 instructions: 100000000 cycles: 641886027 cumulative IPC: 0.155791 (Simulation time: 1 hr 42 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155791 instructions: 100000000 cycles: 641886027
cpu0_DTLB TOTAL     ACCESS:   39675725  HIT:   27531627  MISS:   12144098
cpu0_DTLB LOAD      ACCESS:   38481201  HIT:   26347329  MISS:   12133872
cpu0_DTLB RFO       ACCESS:    1194524  HIT:    1184298  MISS:      10226
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31576 cycles
cpu0_DTLB MSHR FULL EVENTS: 2 MSHR MERGE EVENTS: 113033
cpu0_ITLB TOTAL     ACCESS:    2671586  HIT:    2671586  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2671586  HIT:    2671586  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12144098  HIT:   12124873  MISS:      19225
cpu0_STLB LOAD      ACCESS:   12133872  HIT:   12114647  MISS:      19225
cpu0_STLB RFO       ACCESS:      10226  HIT:      10226  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.456 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   36446647  HIT:   18265872  MISS:   18180775
cpu0_L1D LOAD      ACCESS:   35231605  HIT:   17068577  MISS:   18163028
cpu0_L1D RFO       ACCESS:    1195817  HIT:    1195817  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19225  HIT:       1478  MISS:      17747
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.224 cycles
cpu0_L1D MSHR FULL EVENTS: 4 MSHR MERGE EVENTS: 3025788
cpu0_L2C TOTAL     ACCESS:   18225366  HIT:    8585833  MISS:    9639526
cpu0_L2C LOAD      ACCESS:   18163027  HIT:    8523966  MISS:    9639061
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44592  HIT:      44585  MISS:          7
cpu0_L2C TRANSLATION ACCESS:      17747  HIT:      17282  MISS:        465
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 29.7135 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19279049  HIT:    8515327  MISS:    1124198
LLC LOAD      ACCESS:    9639051  HIT:    8514857  MISS:    1124194
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9639533  HIT:          9  MISS:    9639524
LLC TRANSLATION ACCESS:        465  HIT:        461  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 75.7131 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     972388  ROW_BUFFER_MISS:     151810
 DBUS AVG_CONGESTED_CYCLE:    2.54746
 WQ ROW_BUFFER_HIT:        205  ROW_BUFFER_MISS:       1057  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5506% MPKI: 8.49362 Average ROB Occupancy at Mispredict: 348.862
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.49362
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

