# UART Hardware Communication Protocol Design and Implementation Project
This project involves the implementation of Universal Asynchronous Receiver-Transmitter (UART) module in SystemVerilog. 
The implementation is able to both transmit and receive data simultaneously between two BASYS boards.
