#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001a18228dc40 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v000001a182330ca0_0 .var "CLK", 0 0;
v000001a182330480_0 .var "INSTRUCTION", 31 0;
v000001a182330520_0 .net "PC", 31 0, v000001a18232c710_0;  1 drivers
v000001a182330ac0_0 .var "RESET", 0 0;
v000001a182330e80 .array "instr_mem", 0 1023, 7 0;
E_000001a1822b66e0 .event anyedge, v000001a18232b1d0_0;
S_000001a18228ddd0 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_000001a18228dc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_000001a1822c4420 .functor NOT 1, L_000001a18238be50, C4<0>, C4<0>, C4<0>;
L_000001a1822c47a0 .functor OR 1, v000001a1823276e0_0, v000001a18232cd50_0, C4<0>, C4<0>;
v000001a182330340_0 .net "ALUOP", 2 0, v000001a1823271e0_0;  1 drivers
v000001a182331c40_0 .net "ALURESULT", 7 0, v000001a1823270a0_0;  1 drivers
v000001a182331f60_0 .net "BRANCH", 1 0, v000001a182326740_0;  1 drivers
v000001a1823303e0_0 .net "CLK", 0 0, v000001a182330ca0_0;  1 drivers
v000001a182331e20_0 .net "COMPOUT", 7 0, L_000001a182331880;  1 drivers
v000001a182330660_0 .net "IMMEDIATE", 7 0, L_000001a182331420;  1 drivers
v000001a182330de0_0 .net "INSTRUCTION", 31 0, v000001a182330480_0;  1 drivers
v000001a1823305c0_0 .net "JUMP", 0 0, v000001a1823276e0_0;  1 drivers
v000001a182330160_0 .net "MUXOUT1", 7 0, v000001a18232c530_0;  1 drivers
v000001a182330200_0 .net "MUXOUT2", 7 0, v000001a18232bf90_0;  1 drivers
v000001a182330d40_0 .net "MUXSELECT1", 0 0, v000001a1823269c0_0;  1 drivers
v000001a1823300c0_0 .net "MUXSELECT2", 0 0, v000001a182327280_0;  1 drivers
v000001a1823312e0_0 .net "NOTZERO", 0 0, L_000001a1822c4420;  1 drivers
v000001a182331240_0 .net "OPCODE", 7 0, L_000001a182330b60;  1 drivers
v000001a182331ec0_0 .net "PC", 31 0, v000001a18232c710_0;  alias, 1 drivers
v000001a1823308e0_0 .net "PCSELECT", 0 0, L_000001a1822c47a0;  1 drivers
v000001a182330700_0 .net "PC_4", 31 0, L_000001a182330f20;  1 drivers
v000001a182330fc0_0 .net "PC_NEXT", 31 0, v000001a18232c0d0_0;  1 drivers
v000001a182330a20_0 .net "PC_TARGET", 31 0, L_000001a1823319c0;  1 drivers
v000001a182331600_0 .net "REGOUT1", 7 0, L_000001a1822c46c0;  1 drivers
v000001a182331b00_0 .net "REGOUT2", 7 0, L_000001a1822c4730;  1 drivers
v000001a1823302a0_0 .net "RESET", 0 0, v000001a182330ac0_0;  1 drivers
v000001a182330980_0 .net "SHIFT", 0 0, v000001a18232b590_0;  1 drivers
v000001a182330c00_0 .net "WIRE1", 0 0, v000001a18232cd50_0;  1 drivers
v000001a1823307a0_0 .net "WRITEENABLE", 0 0, v000001a18232b770_0;  1 drivers
v000001a182330840_0 .net "ZERO", 0 0, L_000001a18238be50;  1 drivers
L_000001a182331420 .part v000001a182330480_0, 0, 8;
L_000001a182330b60 .part v000001a182330480_0, 24, 8;
L_000001a182331740 .part v000001a182330480_0, 16, 3;
L_000001a1823317e0 .part v000001a182330480_0, 8, 3;
L_000001a1823311a0 .part v000001a182330480_0, 0, 3;
L_000001a182331a60 .part v000001a182330480_0, 16, 8;
S_000001a18226ec70 .scope module, "Alu" "alu" 3 55, 4 29 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 1 "SHIFT";
v000001a182327dc0_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a182326600_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a182327f00_0 .net "RESULT", 7 0, v000001a1823270a0_0;  alias, 1 drivers
v000001a182326240_0 .net "SELECT", 0 2, v000001a1823271e0_0;  alias, 1 drivers
v000001a182327500_0 .net "SHIFT", 0 0, v000001a18232b590_0;  alias, 1 drivers
v000001a182327e60_0 .net "ZERO", 0 0, L_000001a18238be50;  alias, 1 drivers
v000001a182327be0_0 .net "add_result", 7 0, L_000001a18238b1d0;  1 drivers
v000001a182326380_0 .net "and_result", 7 0, L_000001a1822c4880;  1 drivers
v000001a182327320_0 .net "forward_result", 7 0, L_000001a1822c4340;  1 drivers
v000001a1823261a0_0 .net "mult_result", 7 0, L_000001a18238b3b0;  1 drivers
v000001a182327140_0 .net "or_result", 7 0, L_000001a1822c43b0;  1 drivers
v000001a182326420_0 .net "ror_result", 7 0, v000001a182326ce0_0;  1 drivers
v000001a1823266a0_0 .net "sl_result", 7 0, v000001a182326a60_0;  1 drivers
v000001a182327640_0 .net "sra_result", 7 0, v000001a182326060_0;  1 drivers
S_000001a18226ee00 .scope module, "alu_add" "ALU_ADD" 4 54, 4 108 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001a1822c67f0_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a1822c6890_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a1822c7010_0 .net "RESULT", 7 0, L_000001a18238b1d0;  alias, 1 drivers
L_000001a18238b1d0 .delay 8 (2,2,2) L_000001a18238b1d0/d;
L_000001a18238b1d0/d .arith/sum 8, L_000001a1822c46c0, v000001a18232bf90_0;
S_000001a18230ecb0 .scope module, "alu_and" "ALU_AND" 4 55, 4 143 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001a1822c4880/d .functor AND 8, L_000001a1822c46c0, v000001a18232bf90_0, C4<11111111>, C4<11111111>;
L_000001a1822c4880 .delay 8 (1,1,1) L_000001a1822c4880/d;
v000001a1822c69d0_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a1822c6b10_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a1822c7650_0 .net "RESULT", 7 0, L_000001a1822c4880;  alias, 1 drivers
S_000001a18230ee40 .scope module, "alu_forward" "ALU_FORWARD" 4 53, 4 91 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001a1822c4340/d .functor BUFZ 8, v000001a18232bf90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a1822c4340 .delay 8 (1,1,1) L_000001a1822c4340/d;
v000001a1822c70b0_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a1822c7150_0 .net "RESULT", 7 0, L_000001a1822c4340;  alias, 1 drivers
S_000001a18227b940 .scope module, "alu_mult" "ALU_MULT" 4 57, 4 125 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001a1822c7470_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a1822c7510_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a1822c76f0_0 .net "RESULT", 7 0, L_000001a18238b3b0;  alias, 1 drivers
L_000001a18238b3b0 .delay 8 (2,2,2) L_000001a18238b3b0/d;
L_000001a18238b3b0/d .arith/mult 8, L_000001a1822c46c0, v000001a18232bf90_0;
S_000001a18227bad0 .scope module, "alu_or" "ALU_OR" 4 56, 4 161 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001a1822c43b0/d .functor OR 8, L_000001a1822c46c0, v000001a18232bf90_0, C4<00000000>, C4<00000000>;
L_000001a1822c43b0 .delay 8 (1,1,1) L_000001a1822c43b0/d;
v000001a1822c5850_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a1822c5cb0_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a1822c58f0_0 .net "RESULT", 7 0, L_000001a1822c43b0;  alias, 1 drivers
S_000001a1822776f0 .scope module, "alu_ror" "ALU_ROR" 4 60, 4 239 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001a1822c5c10_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a182327b40_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a182326ce0_0 .var "RESULT", 7 0;
E_000001a1822b64a0 .event anyedge, v000001a1822c6890_0, v000001a1822c67f0_0;
S_000001a182277880 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 253, 4 253 0, S_000001a1822776f0;
 .timescale 0 0;
v000001a1822c5990_0 .var/i "i", 31 0;
S_000001a18228e170 .scope module, "alu_sl" "ALU_SL" 4 59, 4 204 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SHIFT";
    .port_info 3 /OUTPUT 8 "RESULT";
v000001a182327960_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a182327000_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a182326a60_0 .var "RESULT", 7 0;
v000001a1823273c0_0 .net "SHIFT", 0 0, v000001a18232b590_0;  alias, 1 drivers
E_000001a1822b60e0 .event anyedge, v000001a1823273c0_0, v000001a1822c6890_0, v000001a1822c67f0_0;
S_000001a18228e300 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 221, 4 221 0, S_000001a18228e170;
 .timescale 0 0;
v000001a1823278c0_0 .var/i "i", 31 0;
S_000001a18227be70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 226, 4 226 0, S_000001a18228e170;
 .timescale 0 0;
v000001a182326e20_0 .var/i "i", 31 0;
S_000001a18227c000 .scope module, "alu_sra" "ALU_SRA" 4 58, 4 178 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001a182327a00_0 .net "DATA1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a182326920_0 .net "DATA2", 7 0, v000001a18232bf90_0;  alias, 1 drivers
v000001a182326060_0 .var "RESULT", 7 0;
S_000001a182256fd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 192, 4 192 0, S_000001a18227c000;
 .timescale 0 0;
v000001a1823267e0_0 .var/i "i", 31 0;
S_000001a182257160 .scope module, "mux" "MUX" 4 69, 4 267 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /INPUT 8 "mult_result";
    .port_info 5 /INPUT 8 "sra_result";
    .port_info 6 /INPUT 8 "sl_result";
    .port_info 7 /INPUT 8 "ror_result";
    .port_info 8 /OUTPUT 8 "RESULT";
    .port_info 9 /INPUT 3 "SELECT";
v000001a1823270a0_0 .var "RESULT", 7 0;
v000001a182326d80_0 .net "SELECT", 2 0, v000001a1823271e0_0;  alias, 1 drivers
v000001a182326ba0_0 .net "add_result", 7 0, L_000001a18238b1d0;  alias, 1 drivers
v000001a182326b00_0 .net "and_result", 7 0, L_000001a1822c4880;  alias, 1 drivers
v000001a182326ec0_0 .net "forward_result", 7 0, L_000001a1822c4340;  alias, 1 drivers
v000001a182327d20_0 .net "mult_result", 7 0, L_000001a18238b3b0;  alias, 1 drivers
v000001a182327aa0_0 .net "or_result", 7 0, L_000001a1822c43b0;  alias, 1 drivers
v000001a182326100_0 .net "ror_result", 7 0, v000001a182326ce0_0;  alias, 1 drivers
v000001a1823275a0_0 .net "sl_result", 7 0, v000001a182326a60_0;  alias, 1 drivers
v000001a182327c80_0 .net "sra_result", 7 0, v000001a182326060_0;  alias, 1 drivers
E_000001a1822b66a0/0 .event anyedge, v000001a182326d80_0, v000001a182326ce0_0, v000001a182326a60_0, v000001a182326060_0;
E_000001a1822b66a0/1 .event anyedge, v000001a1822c76f0_0, v000001a1822c58f0_0, v000001a1822c7650_0, v000001a1822c7010_0;
E_000001a1822b66a0/2 .event anyedge, v000001a1822c7150_0;
E_000001a1822b66a0 .event/or E_000001a1822b66a0/0, E_000001a1822b66a0/1, E_000001a1822b66a0/2;
S_000001a182269200 .scope module, "zero_signal" "ZERO_SIGNAL" 4 63, 4 74 0, S_000001a18226ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v000001a182327780_0 .net "ZERO", 0 0, L_000001a18238be50;  alias, 1 drivers
v000001a182326560_0 .net *"_ivl_0", 31 0, L_000001a18238a9b0;  1 drivers
L_000001a1823322c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a182326c40_0 .net/2u *"_ivl_10", 0 0, L_000001a1823322c8;  1 drivers
L_000001a1823321f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a182326f60_0 .net *"_ivl_3", 23 0, L_000001a1823321f0;  1 drivers
L_000001a182332238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1823264c0_0 .net/2u *"_ivl_4", 31 0, L_000001a182332238;  1 drivers
v000001a182327460_0 .net *"_ivl_6", 0 0, L_000001a18238b6d0;  1 drivers
L_000001a182332280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a1823262e0_0 .net/2u *"_ivl_8", 0 0, L_000001a182332280;  1 drivers
v000001a182326880_0 .net "add_result", 7 0, L_000001a18238b1d0;  alias, 1 drivers
L_000001a18238a9b0 .concat [ 8 24 0 0], L_000001a18238b1d0, L_000001a1823321f0;
L_000001a18238b6d0 .cmp/eq 32, L_000001a18238a9b0, L_000001a182332238;
L_000001a18238be50 .functor MUXZ 1, L_000001a1823322c8, L_000001a182332280, L_000001a18238b6d0, C4<>;
S_000001a18232ad00 .scope module, "Control_Unit" "control_unit" 3 42, 5 7 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 2 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
    .port_info 7 /OUTPUT 1 "SHIFT";
v000001a1823271e0_0 .var "ALUOP", 2 0;
v000001a182326740_0 .var "BRANCH", 1 0;
v000001a1823269c0_0 .var "COMP_SELECT", 0 0;
v000001a182327280_0 .var "IMMEDIATE_SELECT", 0 0;
v000001a1823276e0_0 .var "JUMP", 0 0;
v000001a182327820_0 .net "OPCODE", 7 0, L_000001a182330b60;  alias, 1 drivers
v000001a18232b590_0 .var "SHIFT", 0 0;
v000001a18232b770_0 .var "WRITEENABLE", 0 0;
E_000001a1822b63a0 .event anyedge, v000001a182327820_0;
S_000001a18232a210 .scope module, "Mux1" "mux_8" 3 50, 6 47 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001a18232b450_0 .net "DATA1", 7 0, L_000001a1822c4730;  alias, 1 drivers
v000001a18232cad0_0 .net "DATA2", 7 0, L_000001a182331880;  alias, 1 drivers
v000001a18232c530_0 .var "OUTPUT", 7 0;
v000001a18232c670_0 .net "SELECT", 0 0, v000001a1823269c0_0;  alias, 1 drivers
E_000001a1822b6860 .event anyedge, v000001a1823269c0_0, v000001a18232cad0_0, v000001a18232b450_0;
S_000001a18232ae90 .scope module, "Mux2" "mux_8" 3 52, 6 47 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001a18232b310_0 .net "DATA1", 7 0, v000001a18232c530_0;  alias, 1 drivers
v000001a18232b3b0_0 .net "DATA2", 7 0, L_000001a182331420;  alias, 1 drivers
v000001a18232bf90_0 .var "OUTPUT", 7 0;
v000001a18232b4f0_0 .net "SELECT", 0 0, v000001a182327280_0;  alias, 1 drivers
E_000001a1822b68a0 .event anyedge, v000001a182327280_0, v000001a18232b3b0_0, v000001a18232c530_0;
S_000001a18232a6c0 .scope module, "Mux3" "mux_32" 3 65, 6 65 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v000001a18232cb70_0 .net "DATA1", 31 0, L_000001a182330f20;  alias, 1 drivers
v000001a18232bd10_0 .net "DATA2", 31 0, L_000001a1823319c0;  alias, 1 drivers
v000001a18232c0d0_0 .var "OUTPUT", 31 0;
v000001a18232bb30_0 .net "SELECT", 0 0, L_000001a1822c47a0;  alias, 1 drivers
E_000001a1822b74a0 .event anyedge, v000001a18232bb30_0, v000001a18232bd10_0, v000001a18232cb70_0;
S_000001a18232a3a0 .scope module, "MuxBranch" "mux_branch" 3 60, 6 22 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /INPUT 2 "SELECT";
    .port_info 3 /OUTPUT 1 "OUTPUT";
v000001a18232be50_0 .net "DATA1", 0 0, L_000001a18238be50;  alias, 1 drivers
v000001a18232bdb0_0 .net "DATA2", 0 0, L_000001a1822c4420;  alias, 1 drivers
v000001a18232cd50_0 .var "OUTPUT", 0 0;
v000001a18232b810_0 .net "SELECT", 1 0, v000001a182326740_0;  alias, 1 drivers
E_000001a1822b70e0 .event anyedge, v000001a182326740_0, v000001a18232bdb0_0, v000001a182327780_0;
S_000001a18232a530 .scope module, "Pc" "pc" 3 41, 7 5 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v000001a18232b090_0 .net "CLK", 0 0, v000001a182330ca0_0;  alias, 1 drivers
v000001a18232c710_0 .var "PC", 31 0;
v000001a18232c170_0 .net "PC_NEXT", 31 0, L_000001a182330f20;  alias, 1 drivers
v000001a18232bef0_0 .net "PC_TO", 31 0, v000001a18232c0d0_0;  alias, 1 drivers
v000001a18232ccb0_0 .net "RESET", 0 0, v000001a182330ac0_0;  alias, 1 drivers
E_000001a1822b7be0 .event posedge, v000001a18232b090_0;
S_000001a18232a850 .scope module, "pc_adder" "pc_add" 7 16, 7 33 0, S_000001a18232a530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v000001a18232b1d0_0 .net "PC", 31 0, v000001a18232c710_0;  alias, 1 drivers
L_000001a182332088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a18232b950_0 .net/2u *"_ivl_0", 31 0, L_000001a182332088;  1 drivers
v000001a18232b8b0_0 .net "adder_out", 31 0, L_000001a182330f20;  alias, 1 drivers
L_000001a182330f20 .delay 32 (1,1,1) L_000001a182330f20/d;
L_000001a182330f20/d .arith/sum 32, v000001a18232c710_0, L_000001a182332088;
S_000001a18232a080 .scope module, "Pc_Adder" "pc_adder" 3 47, 6 83 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v000001a18232cdf0_0 .net/s "DATA1", 31 0, L_000001a182330f20;  alias, 1 drivers
v000001a18232cc10_0 .net/s "DATA2", 7 0, L_000001a182331a60;  1 drivers
v000001a18232c030_0 .net "RESULT", 31 0, L_000001a1823319c0;  alias, 1 drivers
v000001a18232bc70_0 .net/s *"_ivl_0", 31 0, L_000001a182331380;  1 drivers
L_000001a1823321a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a18232b9f0_0 .net/2s *"_ivl_2", 31 0, L_000001a1823321a8;  1 drivers
v000001a18232b270_0 .net/s *"_ivl_5", 31 0, L_000001a182331920;  1 drivers
L_000001a182331380 .extend/s 32, L_000001a182331a60;
L_000001a182331920 .arith/mult 32, L_000001a182331380, L_000001a1823321a8;
L_000001a1823319c0 .delay 32 (2,2,2) L_000001a1823319c0/d;
L_000001a1823319c0/d .arith/sum 32, L_000001a182330f20, L_000001a182331920;
S_000001a18232ab70 .scope module, "Reg_File" "reg_file" 3 43, 8 23 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001a1822c46c0/d .functor BUFZ 8, L_000001a182331ba0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a1822c46c0 .delay 8 (2,2,2) L_000001a1822c46c0/d;
L_000001a1822c4730/d .functor BUFZ 8, L_000001a182331060, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a1822c4730 .delay 8 (2,2,2) L_000001a1822c4730/d;
v000001a18232c5d0_0 .net "CLK", 0 0, v000001a182330ca0_0;  alias, 1 drivers
v000001a18232b130_0 .net "IN", 7 0, v000001a1823270a0_0;  alias, 1 drivers
v000001a18232c350_0 .net "INADDRESS", 2 0, L_000001a182331740;  1 drivers
v000001a18232c210_0 .net "OUT1", 7 0, L_000001a1822c46c0;  alias, 1 drivers
v000001a18232c990_0 .net "OUT1ADDRESS", 2 0, L_000001a1823317e0;  1 drivers
v000001a18232c3f0_0 .net "OUT2", 7 0, L_000001a1822c4730;  alias, 1 drivers
v000001a18232c2b0_0 .net "OUT2ADDRESS", 2 0, L_000001a1823311a0;  1 drivers
v000001a18232c850_0 .net "RESET", 0 0, v000001a182330ac0_0;  alias, 1 drivers
v000001a18232b630_0 .net "WRITE", 0 0, v000001a18232b770_0;  alias, 1 drivers
v000001a18232c8f0_0 .net *"_ivl_0", 7 0, L_000001a182331ba0;  1 drivers
v000001a18232ba90_0 .net *"_ivl_10", 4 0, L_000001a182331100;  1 drivers
L_000001a182332118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a18232b6d0_0 .net *"_ivl_13", 1 0, L_000001a182332118;  1 drivers
v000001a18232c490_0 .net *"_ivl_2", 4 0, L_000001a182331560;  1 drivers
L_000001a1823320d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a18232ca30_0 .net *"_ivl_5", 1 0, L_000001a1823320d0;  1 drivers
v000001a18232ce90_0 .net *"_ivl_8", 7 0, L_000001a182331060;  1 drivers
v000001a18232cf30 .array "registers", 0 7, 7 0;
v000001a18232cf30_7 .array/port v000001a18232cf30, 7;
v000001a18232cf30_6 .array/port v000001a18232cf30, 6;
v000001a18232cf30_5 .array/port v000001a18232cf30, 5;
v000001a18232cf30_4 .array/port v000001a18232cf30, 4;
E_000001a1822b6e20/0 .event anyedge, v000001a18232cf30_7, v000001a18232cf30_6, v000001a18232cf30_5, v000001a18232cf30_4;
v000001a18232cf30_3 .array/port v000001a18232cf30, 3;
v000001a18232cf30_2 .array/port v000001a18232cf30, 2;
v000001a18232cf30_1 .array/port v000001a18232cf30, 1;
v000001a18232cf30_0 .array/port v000001a18232cf30, 0;
E_000001a1822b6e20/1 .event anyedge, v000001a18232cf30_3, v000001a18232cf30_2, v000001a18232cf30_1, v000001a18232cf30_0;
E_000001a1822b6e20/2 .event anyedge, v000001a18232ccb0_0, v000001a18232b090_0, v000001a18232b770_0, v000001a18232c2b0_0;
E_000001a1822b6e20/3 .event anyedge, v000001a18232c990_0, v000001a18232c350_0, v000001a18232b450_0, v000001a1822c67f0_0;
E_000001a1822b6e20/4 .event anyedge, v000001a1823270a0_0;
E_000001a1822b6e20 .event/or E_000001a1822b6e20/0, E_000001a1822b6e20/1, E_000001a1822b6e20/2, E_000001a1822b6e20/3, E_000001a1822b6e20/4;
L_000001a182331ba0 .array/port v000001a18232cf30, L_000001a182331560;
L_000001a182331560 .concat [ 3 2 0 0], L_000001a1823317e0, L_000001a1823320d0;
L_000001a182331060 .array/port v000001a18232cf30, L_000001a182331100;
L_000001a182331100 .concat [ 3 2 0 0], L_000001a1823311a0, L_000001a182332118;
S_000001a18232a9e0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 8 64, 8 64 0, S_000001a18232ab70;
 .timescale 0 0;
v000001a18232c7b0_0 .var/i "i", 31 0;
S_000001a18232f500 .scope module, "Two_Com" "two_comp" 3 44, 6 11 0, S_000001a18228ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_000001a1822c4180 .functor NOT 8, L_000001a1822c4730, C4<00000000>, C4<00000000>, C4<00000000>;
v000001a1823314c0_0 .net "DATA", 7 0, L_000001a1822c4730;  alias, 1 drivers
v000001a1823316a0_0 .net "OUT", 7 0, L_000001a182331880;  alias, 1 drivers
v000001a182331ce0_0 .net *"_ivl_0", 7 0, L_000001a1822c4180;  1 drivers
L_000001a182332160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001a182331d80_0 .net/2u *"_ivl_2", 7 0, L_000001a182332160;  1 drivers
L_000001a182331880 .delay 8 (1,1,1) L_000001a182331880/d;
L_000001a182331880/d .arith/sum 8, L_000001a1822c4180, L_000001a182332160;
    .scope S_000001a18232a530;
T_0 ;
    %wait E_000001a1822b7be0;
    %load/vec4 v000001a18232ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a18232c710_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v000001a18232bef0_0;
    %store/vec4 v000001a18232c710_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a18232ad00;
T_1 ;
    %wait E_000001a1822b63a0;
    %delay 1, 0;
    %load/vec4 v000001a182327820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1823269c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182327280_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a1823271e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1823276e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a182326740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232b590_0, 0, 1;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a18232ab70;
T_2 ;
    %wait E_000001a1822b7be0;
    %load/vec4 v000001a18232b630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001a18232c850_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v000001a18232b130_0;
    %load/vec4 v000001a18232c350_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001a18232cf30, 4, 0;
T_2.0 ;
    %load/vec4 v000001a18232c850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_000001a18232a9e0;
    %jmp t_0;
    .scope S_000001a18232a9e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a18232c7b0_0, 0, 32;
T_2.5 ;
    %load/vec4 v000001a18232c7b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001a18232c7b0_0;
    %store/vec4a v000001a18232cf30, 4, 0;
    %load/vec4 v000001a18232c7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a18232c7b0_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_000001a18232ab70;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a18232ab70;
T_3 ;
    %wait E_000001a1822b6e20;
    %vpi_call 8 73 "$display", $time, " %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", v000001a18232b130_0, v000001a18232c210_0, v000001a18232c3f0_0, v000001a18232c350_0, v000001a18232c990_0, v000001a18232c2b0_0, v000001a18232b630_0, v000001a18232c5d0_0, v000001a18232c850_0, &A<v000001a18232cf30, 0>, &A<v000001a18232cf30, 1>, &A<v000001a18232cf30, 2>, &A<v000001a18232cf30, 3>, &A<v000001a18232cf30, 4>, &A<v000001a18232cf30, 5>, &A<v000001a18232cf30, 6>, &A<v000001a18232cf30, 7> {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a18232a210;
T_4 ;
    %wait E_000001a1822b6860;
    %load/vec4 v000001a18232c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a18232cad0_0;
    %store/vec4 v000001a18232c530_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a18232b450_0;
    %store/vec4 v000001a18232c530_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a18232ae90;
T_5 ;
    %wait E_000001a1822b68a0;
    %load/vec4 v000001a18232b4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a18232b3b0_0;
    %store/vec4 v000001a18232bf90_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a18232b310_0;
    %store/vec4 v000001a18232bf90_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a18227c000;
T_6 ;
    %wait E_000001a1822b64a0;
    %delay 1, 0;
    %load/vec4 v000001a182327a00_0;
    %store/vec4 v000001a182326060_0, 0, 8;
    %fork t_3, S_000001a182256fd0;
    %jmp t_2;
    .scope S_000001a182256fd0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1823267e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a1823267e0_0;
    %load/vec4 v000001a182326920_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001a182327a00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001a182326060_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a182326060_0, 0, 8;
    %load/vec4 v000001a1823267e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1823267e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001a18227c000;
t_2 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a18228e170;
T_7 ;
    %wait E_000001a1822b60e0;
    %delay 1, 0;
    %load/vec4 v000001a182327960_0;
    %store/vec4 v000001a182326a60_0, 0, 8;
    %load/vec4 v000001a1823273c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_5, S_000001a18228e300;
    %jmp t_4;
    .scope S_000001a18228e300;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1823278c0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001a1823278c0_0;
    %load/vec4 v000001a182327000_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v000001a182326a60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a182326a60_0, 0, 8;
    %load/vec4 v000001a1823278c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1823278c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_000001a18228e170;
t_4 %join;
    %jmp T_7.1;
T_7.0 ;
    %fork t_7, S_000001a18227be70;
    %jmp t_6;
    .scope S_000001a18227be70;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a182326e20_0, 0, 32;
T_7.4 ;
    %load/vec4 v000001a182326e20_0;
    %load/vec4 v000001a182327000_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001a182326a60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a182326a60_0, 0, 8;
    %load/vec4 v000001a182326e20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a182326e20_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %end;
    .scope S_000001a18228e170;
t_6 %join;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a1822776f0;
T_8 ;
    %wait E_000001a1822b64a0;
    %delay 1, 0;
    %load/vec4 v000001a1822c5c10_0;
    %store/vec4 v000001a182326ce0_0, 0, 8;
    %fork t_9, S_000001a182277880;
    %jmp t_8;
    .scope S_000001a182277880;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1822c5990_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a1822c5990_0;
    %load/vec4 v000001a182327b40_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v000001a182326ce0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001a182326ce0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a182326ce0_0, 0, 8;
    %load/vec4 v000001a1822c5990_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1822c5990_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_000001a1822776f0;
t_8 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001a182257160;
T_9 ;
    %wait E_000001a1822b66a0;
    %load/vec4 v000001a182326d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v000001a182326ec0_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v000001a182326ba0_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v000001a182326b00_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v000001a182327aa0_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v000001a182327d20_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v000001a1823275a0_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v000001a182327c80_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v000001a182326100_0;
    %store/vec4 v000001a1823270a0_0, 0, 8;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001a18232a3a0;
T_10 ;
    %wait E_000001a1822b70e0;
    %load/vec4 v000001a18232b810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a18232cd50_0, 0, 1;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000001a18232be50_0;
    %store/vec4 v000001a18232cd50_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001a18232bdb0_0;
    %store/vec4 v000001a18232cd50_0, 0, 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001a18232a6c0;
T_11 ;
    %wait E_000001a1822b74a0;
    %load/vec4 v000001a18232bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001a18232bd10_0;
    %store/vec4 v000001a18232c0d0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001a18232cb70_0;
    %store/vec4 v000001a18232c0d0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001a18228dc40;
T_12 ;
    %wait E_000001a1822b66e0;
    %delay 2, 0;
    %load/vec4 v000001a182330520_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a182330e80, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a182330480_0, 4, 8;
    %load/vec4 v000001a182330520_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a182330e80, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a182330480_0, 4, 8;
    %load/vec4 v000001a182330520_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a182330e80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a182330480_0, 4, 8;
    %ix/getv 4, v000001a182330520_0;
    %load/vec4a v000001a182330e80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a182330480_0, 4, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001a18228dc40;
T_13 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v000001a182330e80 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001a18228dc40;
T_14 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_000001a18228dc40, &A<v000001a18232cf30, 0>, &A<v000001a18232cf30, 1>, &A<v000001a18232cf30, 2>, &A<v000001a18232cf30, 3>, &A<v000001a18232cf30, 4>, &A<v000001a18232cf30, 5>, &A<v000001a18232cf30, 6>, &A<v000001a18232cf30, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182330ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182330ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a182330ac0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a182330ac0_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001a18228dc40;
T_15 ;
    %delay 4, 0;
    %load/vec4 v000001a182330ca0_0;
    %inv;
    %store/vec4 v000001a182330ca0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a18228dc40;
T_16 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v000001a182330520_0, v000001a182330480_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
