#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5592c726d330 .scope module, "ButtonDebouncer" "ButtonDebouncer" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x5592c7268a60 .functor AND 1, v0x5592c72bd9b0_0, L_0x5592c72c6640, C4<1>, C4<1>;
o0x7f0fef017138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592c72871d0_0 .net "Input", 0 0, o0x7f0fef017138;  0 drivers
v0x5592c72bd620_0 .net "Output", 0 0, L_0x5592c7268a60;  1 drivers
v0x5592c72bd6e0_0 .net "VerificationClk", 0 0, L_0x5592c7268ba0;  1 drivers
v0x5592c72bd780_0 .net *"_s1", 0 0, L_0x5592c72c6640;  1 drivers
o0x7f0fef017018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592c72bd820_0 .net "clk", 0 0, o0x7f0fef017018;  0 drivers
v0x5592c72bd910_0 .var "prevState", 0 0;
v0x5592c72bd9b0_0 .var "state", 0 0;
E_0x5592c7266c00 .event posedge, v0x5592c728c490_0;
L_0x5592c72c6640 .reduce/nor v0x5592c72bd910_0;
S_0x5592c728b460 .scope module, "verificationCLk" "FrequencyGenerator" 2 14, 3 1 0, S_0x5592c726d330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x5592c727bbc0 .param/l "bitsNumber" 0 3 1, +C4<00000000000000000000000000010101>;
P_0x5592c727bc00 .param/l "frequency" 0 3 1, +C4<00000000000000000000000000110010>;
P_0x5592c727bc40 .param/l "limit" 0 3 6, +C4<00000000000111101000010010000000>;
L_0x5592c7268ba0 .functor BUFZ 1, v0x5592c7286c40_0, C4<0>, C4<0>, C4<0>;
v0x5592c727ced0_0 .net "InputCLK", 0 0, o0x7f0fef017018;  alias, 0 drivers
v0x5592c728c490_0 .net "OutputCLK", 0 0, L_0x5592c7268ba0;  alias, 1 drivers
v0x5592c728ca20_0 .var "counter", 20 0;
v0x5592c7286c40_0 .var "outputCLK", 0 0;
E_0x5592c7266df0 .event posedge, v0x5592c727ced0_0;
S_0x5592c729ca50 .scope module, "Counter" "Counter" 4 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 5 "count"
P_0x5592c729f1a0 .param/l "Begin" 0 4 2, +C4<00000000000000000000000000000000>;
P_0x5592c729f1e0 .param/l "End" 0 4 2, +C4<00000000000000000000000000011111>;
P_0x5592c729f220 .param/l "bitsNumber" 0 4 2, +C4<00000000000000000000000000000101>;
P_0x5592c729f260 .param/l "mode" 0 4 2, +C4<00000000000000000000000000000001>;
o0x7f0fef0172e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f0fef017378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5592c725f330 .functor OR 1, o0x7f0fef0172e8, o0x7f0fef017378, C4<0>, C4<0>;
v0x5592c72bdaf0_0 .net *"_s1", 0 0, L_0x5592c725f330;  1 drivers
v0x5592c72bdbd0_0 .net "clk", 0 0, o0x7f0fef0172e8;  0 drivers
v0x5592c72bdc90_0 .var "count", 4 0;
v0x5592c72bdd80_0 .var "init", 0 0;
v0x5592c72bde40_0 .net "reset", 0 0, o0x7f0fef017378;  0 drivers
E_0x5592c7266f60 .event posedge, L_0x5592c725f330;
S_0x5592c728cf70 .scope module, "FrequencyDivider" "FrequencyDivider" 5 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x5592c729d0a0 .param/l "bitsNumber" 0 5 2, +C4<00000000000000000000000000010100>;
P_0x5592c729d0e0 .param/l "divider" 0 5 2, +C4<00000000000000000000000001100100>;
o0x7f0fef017438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592c72bdff0_0 .net "InputCLK", 0 0, o0x7f0fef017438;  0 drivers
v0x5592c72be0d0_0 .var "OutputCLK", 0 0;
v0x5592c72be190_0 .var "count", 19 0;
E_0x5592c729ef80 .event posedge, v0x5592c72bdff0_0;
S_0x5592c728e6f0 .scope module, "SD_SPI_TB" "SD_SPI_TB" 6 6;
 .timescale -9 -12;
v0x5592c72c5ee0_0 .var "InputAddress", 15 0;
v0x5592c72c5fe0_0 .net "SPI_CLK", 0 0, L_0x5592c72d7450;  1 drivers
v0x5592c72c60a0_0 .net "SPI_CS", 0 0, v0x5592c72c4f30_0;  1 drivers
v0x5592c72c6170_0 .var "SPI_MISO", 0 0;
v0x5592c72c6260_0 .net "SPI_MOSI", 0 0, L_0x5592c72d7010;  1 drivers
L_0x7f0feefce600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5592c72c63a0_0 .net *"_s3", 7 0, L_0x7f0feefce600;  1 drivers
v0x5592c72c6440_0 .var *"_s5", 0 0; Local signal
v0x5592c72c6500_0 .var "reset", 0 0;
v0x5592c72c65a0_0 .var "sys_clk_i", 0 0;
L_0x5592c72d95d0 .concat [ 16 8 0 0], v0x5592c72c5ee0_0, L_0x7f0feefce600;
S_0x5592c72be2b0 .scope begin, "TEST_CASE" "TEST_CASE" 6 73, 6 73 0, S_0x5592c728e6f0;
 .timescale -9 -12;
S_0x5592c72be480 .scope module, "uut" "SD_SPI" 6 15, 7 1 0, S_0x5592c728e6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "SPI_MISO"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "SPI_CS"
    .port_info 6 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 7 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 8 /OUTPUT 8 "InputData"
    .port_info 9 /OUTPUT 1 "EnableDataRead"
    .port_info 10 /OUTPUT 1 "InputDataClock"
    .port_info 11 /OUTPUT 1 "DataClock_DEBUG"
    .port_info 12 /OUTPUT 3 "count_DEBUG"
    .port_info 13 /INPUT 24 "InputAddress"
L_0x5592c72d94a0 .functor NOT 1, v0x5592c72bed90_0, C4<0>, C4<0>, C4<0>;
L_0x5592c72d9560 .functor BUFZ 1, v0x5592c72bed90_0, C4<0>, C4<0>, C4<0>;
v0x5592c72c4590_0 .var "Address", 23 0;
v0x5592c72c4670_0 .net "DataClock", 0 0, v0x5592c72bed90_0;  1 drivers
v0x5592c72c4760_0 .net "DataClock_DEBUG", 0 0, L_0x5592c72d9560;  1 drivers
v0x5592c72c4830_0 .var "EnableDataRead", 0 0;
v0x5592c72c48d0_0 .net "InputAddress", 23 0, L_0x5592c72d95d0;  1 drivers
v0x5592c72c49e0_0 .net "InputData", 7 0, v0x5592c72bee50_0;  1 drivers
v0x5592c72c4aa0_0 .net "InputDataClock", 0 0, L_0x5592c72d94a0;  1 drivers
v0x5592c72c4b40_0 .net "MasterCLK", 0 0, v0x5592c72c65a0_0;  1 drivers
v0x5592c72c4c30_0 .var "OutputData", 7 0;
v0x5592c72c4cf0_0 .net "Reset", 0 0, v0x5592c72c6500_0;  1 drivers
v0x5592c72c4d90_0 .net "SPI_CLK", 0 0, L_0x5592c72d7450;  alias, 1 drivers
v0x5592c72c4e60_0 .net "SPI_COUNT_DEBUG", 0 0, L_0x5592c72d7bf0;  1 drivers
v0x5592c72c4f30_0 .var "SPI_CS", 0 0;
v0x5592c72c4fd0_0 .var "SPI_Enable", 0 0;
v0x5592c72c5070_0 .net "SPI_InitClock", 0 0, v0x5592c72c22e0_0;  1 drivers
v0x5592c72c5140_0 .net "SPI_InputCLK", 0 0, L_0x5592c72d93b0;  1 drivers
v0x5592c72c51e0_0 .net "SPI_MISO", 0 0, v0x5592c72c6170_0;  1 drivers
v0x5592c72c53c0_0 .net "SPI_MOSI", 0 0, L_0x5592c72d7010;  alias, 1 drivers
v0x5592c72c5490_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, L_0x5592c72d8ad0;  1 drivers
v0x5592c72c5560_0 .net "SPI_WorkClock", 0 0, v0x5592c72c4470_0;  1 drivers
v0x5592c72c5630_0 .var "UtilCount", 9 0;
v0x5592c72c56d0_0 .var "VideoCount", 9 0;
L_0x7f0feefce378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5592c72c5770_0 .net/2u *"_s0", 1 0, L_0x7f0feefce378;  1 drivers
L_0x7f0feefce5b8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x5592c72c5810_0 .net/2u *"_s10", 31 0, L_0x7f0feefce5b8;  1 drivers
v0x5592c72c58f0_0 .net *"_s12", 0 0, L_0x5592c72d9240;  1 drivers
v0x5592c72c59b0_0 .net *"_s6", 31 0, L_0x5592c72d9100;  1 drivers
L_0x7f0feefce570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592c72c5a90_0 .net *"_s9", 25 0, L_0x7f0feefce570;  1 drivers
v0x5592c72c5b70_0 .var "count", 5 0;
v0x5592c72c5c50_0 .net "count_DEBUG", 2 0, L_0x5592c725f660;  1 drivers
E_0x5592c72be7d0 .event posedge, v0x5592c72c4830_0;
E_0x5592c72be830 .event posedge, v0x5592c72bed90_0;
L_0x5592c72d8130 .concat [ 6 2 0 0], v0x5592c72c5b70_0, L_0x7f0feefce378;
L_0x5592c72d9010 .part v0x5592c72c5630_0, 0, 8;
L_0x5592c72d9100 .concat [ 6 26 0 0], v0x5592c72c5b70_0, L_0x7f0feefce570;
L_0x5592c72d9240 .cmp/gt 32, L_0x7f0feefce5b8, L_0x5592c72d9100;
L_0x5592c72d93b0 .functor MUXZ 1, v0x5592c72c4470_0, v0x5592c72c22e0_0, L_0x5592c72d9240, C4<>;
S_0x5592c72be890 .scope module, "spi" "FullSPI" 7 63, 8 1 0, S_0x5592c72be480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
    .port_info 8 /OUTPUT 3 "count_DEBUG"
L_0x5592c725f660 .functor BUFZ 3, v0x5592c72bff90_0, C4<000>, C4<000>, C4<000>;
v0x5592c72bec90_0 .var "Data", 7 0;
v0x5592c72bed90_0 .var "DataClk", 0 0;
v0x5592c72bee50_0 .var "InputData", 7 0;
v0x5592c72bef40_0 .net "OutputData", 7 0, v0x5592c72c4c30_0;  1 drivers
v0x5592c72bf020_0 .net "SPI_CLK", 0 0, L_0x5592c72d7450;  alias, 1 drivers
v0x5592c72bf130_0 .net "SPI_Enable", 0 0, v0x5592c72c4fd0_0;  1 drivers
v0x5592c72bf1f0_0 .net "SPI_InputCLK", 0 0, L_0x5592c72d93b0;  alias, 1 drivers
v0x5592c72bf2b0_0 .net "SPI_MISO", 0 0, v0x5592c72c6170_0;  alias, 1 drivers
v0x5592c72bf370_0 .net "SPI_MOSI", 0 0, L_0x5592c72d7010;  alias, 1 drivers
L_0x7f0feefce018 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5592c72bf430_0 .net/2u *"_s0", 31 0, L_0x7f0feefce018;  1 drivers
v0x5592c72bf510_0 .net *"_s10", 1 0, L_0x5592c72d6d20;  1 drivers
L_0x7f0feefce0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592c72bf5f0_0 .net *"_s13", 0 0, L_0x7f0feefce0a8;  1 drivers
L_0x7f0feefce0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5592c72bf6d0_0 .net/2u *"_s14", 1 0, L_0x7f0feefce0f0;  1 drivers
v0x5592c72bf7b0_0 .net *"_s16", 1 0, L_0x5592c72d6e90;  1 drivers
v0x5592c72bf890_0 .net *"_s2", 31 0, L_0x5592c72d6900;  1 drivers
v0x5592c72bf970_0 .net *"_s20", 1 0, L_0x5592c72d7140;  1 drivers
L_0x7f0feefce138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592c72bfa50_0 .net *"_s23", 0 0, L_0x7f0feefce138;  1 drivers
L_0x7f0feefce180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5592c72bfb30_0 .net/2u *"_s24", 1 0, L_0x7f0feefce180;  1 drivers
v0x5592c72bfc10_0 .net *"_s26", 1 0, L_0x5592c72d72c0;  1 drivers
L_0x7f0feefce060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592c72bfcf0_0 .net *"_s5", 28 0, L_0x7f0feefce060;  1 drivers
v0x5592c72bfdd0_0 .net *"_s6", 31 0, L_0x5592c72d6aa0;  1 drivers
v0x5592c72bfeb0_0 .net *"_s9", 0 0, L_0x5592c72d6be0;  1 drivers
v0x5592c72bff90_0 .var "count", 2 0;
v0x5592c72c0070_0 .net "count_DEBUG", 2 0, L_0x5592c725f660;  alias, 1 drivers
E_0x5592c72bebb0 .event posedge, v0x5592c72bf1f0_0;
E_0x5592c72bec30 .event negedge, v0x5592c72bf1f0_0;
L_0x5592c72d6900 .concat [ 3 29 0 0], v0x5592c72bff90_0, L_0x7f0feefce060;
L_0x5592c72d6aa0 .arith/sub 32, L_0x7f0feefce018, L_0x5592c72d6900;
L_0x5592c72d6be0 .part/v v0x5592c72c4c30_0, L_0x5592c72d6aa0, 1;
L_0x5592c72d6d20 .concat [ 1 1 0 0], L_0x5592c72d6be0, L_0x7f0feefce0a8;
L_0x5592c72d6e90 .functor MUXZ 2, L_0x7f0feefce0f0, L_0x5592c72d6d20, v0x5592c72c4fd0_0, C4<>;
L_0x5592c72d7010 .part L_0x5592c72d6e90, 0, 1;
L_0x5592c72d7140 .concat [ 1 1 0 0], L_0x5592c72d93b0, L_0x7f0feefce138;
L_0x5592c72d72c0 .functor MUXZ 2, L_0x7f0feefce180, L_0x5592c72d7140, v0x5592c72c4fd0_0, C4<>;
L_0x5592c72d7450 .part L_0x5592c72d72c0, 0, 1;
S_0x5592c72c0270 .scope module, "spiCount" "FullSPI" 7 74, 8 1 0, S_0x5592c72be480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
    .port_info 8 /OUTPUT 3 "count_DEBUG"
L_0x5592c729f130 .functor BUFZ 3, v0x5592c72c18b0_0, C4<000>, C4<000>, C4<000>;
v0x5592c72c0540_0 .var "Data", 7 0;
v0x5592c72c0620_0 .var "DataClk", 0 0;
v0x5592c72c06e0_0 .var "InputData", 7 0;
v0x5592c72c07a0_0 .net "OutputData", 7 0, L_0x5592c72d8130;  1 drivers
v0x5592c72c0880_0 .net "SPI_CLK", 0 0, L_0x5592c72d7ff0;  1 drivers
v0x5592c72c0990_0 .net "SPI_Enable", 0 0, v0x5592c72c4fd0_0;  alias, 1 drivers
v0x5592c72c0a30_0 .net "SPI_InputCLK", 0 0, L_0x5592c72d93b0;  alias, 1 drivers
o0x7f0fef017c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592c72c0b00_0 .net "SPI_MISO", 0 0, o0x7f0fef017c48;  0 drivers
v0x5592c72c0ba0_0 .net "SPI_MOSI", 0 0, L_0x5592c72d7bf0;  alias, 1 drivers
L_0x7f0feefce1c8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5592c72c0c40_0 .net/2u *"_s0", 31 0, L_0x7f0feefce1c8;  1 drivers
v0x5592c72c0d20_0 .net *"_s10", 1 0, L_0x5592c72d7900;  1 drivers
L_0x7f0feefce258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592c72c0e00_0 .net *"_s13", 0 0, L_0x7f0feefce258;  1 drivers
L_0x7f0feefce2a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5592c72c0ee0_0 .net/2u *"_s14", 1 0, L_0x7f0feefce2a0;  1 drivers
v0x5592c72c0fc0_0 .net *"_s16", 1 0, L_0x5592c72d7b00;  1 drivers
v0x5592c72c10a0_0 .net *"_s2", 31 0, L_0x5592c72d75e0;  1 drivers
v0x5592c72c1180_0 .net *"_s20", 1 0, L_0x5592c72d7d70;  1 drivers
L_0x7f0feefce2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592c72c1260_0 .net *"_s23", 0 0, L_0x7f0feefce2e8;  1 drivers
L_0x7f0feefce330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5592c72c1450_0 .net/2u *"_s24", 1 0, L_0x7f0feefce330;  1 drivers
v0x5592c72c1530_0 .net *"_s26", 1 0, L_0x5592c72d7e60;  1 drivers
L_0x7f0feefce210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592c72c1610_0 .net *"_s5", 28 0, L_0x7f0feefce210;  1 drivers
v0x5592c72c16f0_0 .net *"_s6", 31 0, L_0x5592c72d76d0;  1 drivers
v0x5592c72c17d0_0 .net *"_s9", 0 0, L_0x5592c72d7810;  1 drivers
v0x5592c72c18b0_0 .var "count", 2 0;
v0x5592c72c1990_0 .net "count_DEBUG", 2 0, L_0x5592c729f130;  1 drivers
L_0x5592c72d75e0 .concat [ 3 29 0 0], v0x5592c72c18b0_0, L_0x7f0feefce210;
L_0x5592c72d76d0 .arith/sub 32, L_0x7f0feefce1c8, L_0x5592c72d75e0;
L_0x5592c72d7810 .part/v L_0x5592c72d8130, L_0x5592c72d76d0, 1;
L_0x5592c72d7900 .concat [ 1 1 0 0], L_0x5592c72d7810, L_0x7f0feefce258;
L_0x5592c72d7b00 .functor MUXZ 2, L_0x7f0feefce2a0, L_0x5592c72d7900, v0x5592c72c4fd0_0, C4<>;
L_0x5592c72d7bf0 .part L_0x5592c72d7b00, 0, 1;
L_0x5592c72d7d70 .concat [ 1 1 0 0], L_0x5592c72d93b0, L_0x7f0feefce2e8;
L_0x5592c72d7e60 .functor MUXZ 2, L_0x7f0feefce330, L_0x5592c72d7d70, v0x5592c72c4fd0_0, C4<>;
L_0x5592c72d7ff0 .part L_0x5592c72d7e60, 0, 1;
S_0x5592c72c1b90 .scope module, "spiInitClock" "FrequencyGenerator" 7 51, 3 1 0, S_0x5592c72be480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x5592c72c1d40 .param/l "bitsNumber" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5592c72c1d80 .param/l "frequency" 0 3 1, +C4<00000000000001100001101010000000>;
P_0x5592c72c1dc0 .param/l "limit" 0 3 6, +C4<00000000000000000000000011111010>;
v0x5592c72c2050_0 .net "InputCLK", 0 0, v0x5592c72c65a0_0;  alias, 1 drivers
v0x5592c72c2130_0 .net "OutputCLK", 0 0, v0x5592c72c22e0_0;  alias, 1 drivers
v0x5592c72c21f0_0 .var "counter", 7 0;
v0x5592c72c22e0_0 .var "outputCLK", 0 0;
E_0x5592c72c1fd0 .event posedge, v0x5592c72c2050_0;
S_0x5592c72c2400 .scope module, "spiUtilCount" "FullSPI" 7 81, 8 1 0, S_0x5592c72be480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
    .port_info 8 /OUTPUT 3 "count_DEBUG"
L_0x5592c72d8400 .functor BUFZ 3, v0x5592c72c3b50_0, C4<000>, C4<000>, C4<000>;
v0x5592c72c2700_0 .var "Data", 7 0;
v0x5592c72c27e0_0 .var "DataClk", 0 0;
v0x5592c72c28a0_0 .var "InputData", 7 0;
v0x5592c72c2990_0 .net "OutputData", 7 0, L_0x5592c72d9010;  1 drivers
v0x5592c72c2a70_0 .net "SPI_CLK", 0 0, L_0x5592c72d8ed0;  1 drivers
v0x5592c72c2b80_0 .net "SPI_Enable", 0 0, v0x5592c72c4fd0_0;  alias, 1 drivers
v0x5592c72c2c70_0 .net "SPI_InputCLK", 0 0, L_0x5592c72d93b0;  alias, 1 drivers
o0x7f0fef018338 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592c72c2d60_0 .net "SPI_MISO", 0 0, o0x7f0fef018338;  0 drivers
v0x5592c72c2e20_0 .net "SPI_MOSI", 0 0, L_0x5592c72d8ad0;  alias, 1 drivers
L_0x7f0feefce3c0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5592c72c2ee0_0 .net/2u *"_s0", 31 0, L_0x7f0feefce3c0;  1 drivers
v0x5592c72c2fc0_0 .net *"_s10", 1 0, L_0x5592c72d8600;  1 drivers
L_0x7f0feefce450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592c72c30a0_0 .net *"_s13", 0 0, L_0x7f0feefce450;  1 drivers
L_0x7f0feefce498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5592c72c3180_0 .net/2u *"_s14", 1 0, L_0x7f0feefce498;  1 drivers
v0x5592c72c3260_0 .net *"_s16", 1 0, L_0x5592c72d8880;  1 drivers
v0x5592c72c3340_0 .net *"_s2", 31 0, L_0x5592c72d8270;  1 drivers
v0x5592c72c3420_0 .net *"_s20", 1 0, L_0x5592c72d8c50;  1 drivers
L_0x7f0feefce4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5592c72c3500_0 .net *"_s23", 0 0, L_0x7f0feefce4e0;  1 drivers
L_0x7f0feefce528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5592c72c36f0_0 .net/2u *"_s24", 1 0, L_0x7f0feefce528;  1 drivers
v0x5592c72c37d0_0 .net *"_s26", 1 0, L_0x5592c72d8d40;  1 drivers
L_0x7f0feefce408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5592c72c38b0_0 .net *"_s5", 28 0, L_0x7f0feefce408;  1 drivers
v0x5592c72c3990_0 .net *"_s6", 31 0, L_0x5592c72d8360;  1 drivers
v0x5592c72c3a70_0 .net *"_s9", 0 0, L_0x5592c72d8510;  1 drivers
v0x5592c72c3b50_0 .var "count", 2 0;
v0x5592c72c3c30_0 .net "count_DEBUG", 2 0, L_0x5592c72d8400;  1 drivers
L_0x5592c72d8270 .concat [ 3 29 0 0], v0x5592c72c3b50_0, L_0x7f0feefce408;
L_0x5592c72d8360 .arith/sub 32, L_0x7f0feefce3c0, L_0x5592c72d8270;
L_0x5592c72d8510 .part/v L_0x5592c72d9010, L_0x5592c72d8360, 1;
L_0x5592c72d8600 .concat [ 1 1 0 0], L_0x5592c72d8510, L_0x7f0feefce450;
L_0x5592c72d8880 .functor MUXZ 2, L_0x7f0feefce498, L_0x5592c72d8600, v0x5592c72c4fd0_0, C4<>;
L_0x5592c72d8ad0 .part L_0x5592c72d8880, 0, 1;
L_0x5592c72d8c50 .concat [ 1 1 0 0], L_0x5592c72d93b0, L_0x7f0feefce4e0;
L_0x5592c72d8d40 .functor MUXZ 2, L_0x7f0feefce528, L_0x5592c72d8c50, v0x5592c72c4fd0_0, C4<>;
L_0x5592c72d8ed0 .part L_0x5592c72d8d40, 0, 1;
S_0x5592c72c3e30 .scope module, "spiWorkClock" "FrequencyGenerator" 7 57, 3 1 0, S_0x5592c72be480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x5592c72c4000 .param/l "bitsNumber" 0 3 1, +C4<00000000000000000000000000000101>;
P_0x5592c72c4040 .param/l "frequency" 0 3 1, +C4<00000000101111101011110000100000>;
P_0x5592c72c4080 .param/l "limit" 0 3 6, +C4<00000000000000000000000000001000>;
v0x5592c72c4220_0 .net "InputCLK", 0 0, v0x5592c72c65a0_0;  alias, 1 drivers
v0x5592c72c42e0_0 .net "OutputCLK", 0 0, v0x5592c72c4470_0;  alias, 1 drivers
v0x5592c72c4380_0 .var "counter", 4 0;
v0x5592c72c4470_0 .var "outputCLK", 0 0;
    .scope S_0x5592c728b460;
T_0 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x5592c728ca20_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c7286c40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5592c728b460;
T_1 ;
    %wait E_0x5592c7266df0;
    %load/vec4 v0x5592c728ca20_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x5592c728ca20_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x5592c728ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c7286c40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5592c728ca20_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x5592c728ca20_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x5592c728ca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c7286c40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x5592c728ca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c7286c40_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5592c726d330;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72bd910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72bd9b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5592c726d330;
T_3 ;
    %wait E_0x5592c7266c00;
    %load/vec4 v0x5592c72bd9b0_0;
    %store/vec4 v0x5592c72bd910_0, 0, 1;
    %load/vec4 v0x5592c72871d0_0;
    %store/vec4 v0x5592c72bd9b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5592c729ca50;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5592c72bdc90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72bdd80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5592c729ca50;
T_5 ;
    %wait E_0x5592c7266f60;
    %load/vec4 v0x5592c72bde40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5592c72bdc90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72bdd80_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5592c72bdd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5592c72bdc90_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72bdd80_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5592c72bdc90_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5592c72bdc90_0, 0, 5;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5592c72bdc90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5592c72bdc90_0, 0, 5;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5592c728cf70;
T_6 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5592c72be190_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72be0d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5592c728cf70;
T_7 ;
    %wait E_0x5592c729ef80;
    %load/vec4 v0x5592c72be190_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5592c72be190_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72be0d0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5592c72be190_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5592c72be190_0;
    %addi 1, 0, 20;
    %store/vec4 v0x5592c72be190_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72be0d0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5592c72be190_0;
    %addi 1, 0, 20;
    %store/vec4 v0x5592c72be190_0, 0, 20;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5592c72c1b90;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5592c72c21f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c22e0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5592c72c1b90;
T_9 ;
    %wait E_0x5592c72c1fd0;
    %load/vec4 v0x5592c72c21f0_0;
    %pad/u 32;
    %cmpi/u 125, 0, 32;
    %jmp/0xz  T_9.0, 5;
    %load/vec4 v0x5592c72c21f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5592c72c21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c22e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5592c72c21f0_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %jmp/0xz  T_9.2, 5;
    %load/vec4 v0x5592c72c21f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5592c72c21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c22e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c22e0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5592c72c3e30;
T_10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5592c72c4380_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c4470_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5592c72c3e30;
T_11 ;
    %wait E_0x5592c72c1fd0;
    %load/vec4 v0x5592c72c4380_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_11.0, 5;
    %load/vec4 v0x5592c72c4380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5592c72c4380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c4470_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5592c72c4380_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_11.2, 5;
    %load/vec4 v0x5592c72c4380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5592c72c4380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c4470_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5592c72c4380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c4470_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5592c72be890;
T_12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5592c72bff90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72bed90_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5592c72be890;
T_13 ;
    %wait E_0x5592c72bec30;
    %load/vec4 v0x5592c72bff90_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72bed90_0, 0;
    %load/vec4 v0x5592c72bec90_0;
    %assign/vec4 v0x5592c72bee50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5592c72bff90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72bed90_0, 0;
T_13.2 ;
T_13.1 ;
    %load/vec4 v0x5592c72bff90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5592c72bff90_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5592c72be890;
T_14 ;
    %wait E_0x5592c72bebb0;
    %load/vec4 v0x5592c72bf2b0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5592c72bff90_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5592c72bec90_0, 4, 5;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5592c72c0270;
T_15 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5592c72c18b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c0620_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5592c72c0270;
T_16 ;
    %wait E_0x5592c72bec30;
    %load/vec4 v0x5592c72c18b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c0620_0, 0;
    %load/vec4 v0x5592c72c0540_0;
    %assign/vec4 v0x5592c72c06e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5592c72c18b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c0620_0, 0;
T_16.2 ;
T_16.1 ;
    %load/vec4 v0x5592c72c18b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5592c72c18b0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5592c72c0270;
T_17 ;
    %wait E_0x5592c72bebb0;
    %load/vec4 v0x5592c72c0b00_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5592c72c18b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5592c72c0540_0, 4, 5;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5592c72c2400;
T_18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5592c72c3b50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c27e0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5592c72c2400;
T_19 ;
    %wait E_0x5592c72bec30;
    %load/vec4 v0x5592c72c3b50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c27e0_0, 0;
    %load/vec4 v0x5592c72c2700_0;
    %assign/vec4 v0x5592c72c28a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5592c72c3b50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c27e0_0, 0;
T_19.2 ;
T_19.1 ;
    %load/vec4 v0x5592c72c3b50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5592c72c3b50_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5592c72c2400;
T_20 ;
    %wait E_0x5592c72bebb0;
    %load/vec4 v0x5592c72c2d60_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5592c72c3b50_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5592c72c2700_0, 4, 5;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5592c72be480;
T_21 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5592c72c5b70_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5592c72c5630_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5592c72c4c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c4fd0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5592c72c56d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c4830_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5592c72be480;
T_22 ;
    %wait E_0x5592c72be830;
    %load/vec4 v0x5592c72c4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c4f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c4fd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5592c72c56d0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5592c72c5630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c4830_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x5592c72c5630_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.6, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5592c72c5630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c4fd0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x5592c72c5630_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5592c72c5630_0, 0;
T_22.7 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5592c72c5630_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.10, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5592c72c5630_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x5592c72c5630_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5592c72c5630_0, 0;
T_22.11 ;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_22.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c4f30_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_22.14, 4;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.15;
T_22.14 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_22.16, 4;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_22.18, 4;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.19;
T_22.18 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_22.20, 4;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.21;
T_22.20 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_22.22, 4;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.23;
T_22.22 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_22.24, 4;
    %load/vec4 v0x5592c72c49e0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_22.26, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.27;
T_22.26 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
T_22.27 ;
    %jmp T_22.25;
T_22.24 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_22.28, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.29;
T_22.28 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_22.30, 4;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.31;
T_22.30 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_22.32, 4;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.33;
T_22.32 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_22.34, 4;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.35;
T_22.34 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_22.36, 4;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.37;
T_22.36 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_22.38, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.39;
T_22.38 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_22.40, 4;
    %load/vec4 v0x5592c72c49e0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_22.42, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.43;
T_22.42 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
T_22.43 ;
    %jmp T_22.41;
T_22.40 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_22.44, 4;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.45;
T_22.44 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_22.46, 4;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.47;
T_22.46 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_22.48, 4;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.49;
T_22.48 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_22.50, 4;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.51;
T_22.50 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_22.52, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.53;
T_22.52 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_22.54, 4;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.55;
T_22.54 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_22.56, 4;
    %load/vec4 v0x5592c72c49e0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_22.58, 4;
    %load/vec4 v0x5592c72c49e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_22.60, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.61;
T_22.60 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
T_22.61 ;
    %jmp T_22.59;
T_22.58 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
T_22.59 ;
    %jmp T_22.57;
T_22.56 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_22.62, 4;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.63;
T_22.62 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_22.64, 4;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %load/vec4 v0x5592c72c4590_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.65;
T_22.64 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_22.66, 4;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %load/vec4 v0x5592c72c4590_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.67;
T_22.66 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_22.68, 4;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %load/vec4 v0x5592c72c4590_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.69;
T_22.68 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_22.70, 4;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.71;
T_22.70 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_22.72, 4;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.73;
T_22.72 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_22.74, 4;
    %load/vec4 v0x5592c72c49e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_22.76, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %jmp T_22.77;
T_22.76 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
T_22.77 ;
    %jmp T_22.75;
T_22.74 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_22.78, 4;
    %load/vec4 v0x5592c72c49e0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_22.80, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5592c72c4830_0, 0;
T_22.80 ;
    %jmp T_22.79;
T_22.78 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_22.82, 4;
    %load/vec4 v0x5592c72c5630_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_22.84, 5;
    %load/vec4 v0x5592c72c5630_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5592c72c5630_0, 0;
    %jmp T_22.85;
T_22.84 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5592c72c5630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c4830_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
T_22.85 ;
    %jmp T_22.83;
T_22.82 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_22.86, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
    %jmp T_22.87;
T_22.86 ;
    %load/vec4 v0x5592c72c5b70_0;
    %pad/u 32;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_22.88, 4;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5592c72c4c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592c72c4fd0_0, 0;
    %jmp T_22.89;
T_22.88 ;
    %load/vec4 v0x5592c72c5b70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5592c72c5b70_0, 0;
T_22.89 ;
T_22.87 ;
T_22.83 ;
T_22.79 ;
T_22.75 ;
T_22.73 ;
T_22.71 ;
T_22.69 ;
T_22.67 ;
T_22.65 ;
T_22.63 ;
T_22.57 ;
T_22.55 ;
T_22.53 ;
T_22.51 ;
T_22.49 ;
T_22.47 ;
T_22.45 ;
T_22.41 ;
T_22.39 ;
T_22.37 ;
T_22.35 ;
T_22.33 ;
T_22.31 ;
T_22.29 ;
T_22.25 ;
T_22.23 ;
T_22.21 ;
T_22.19 ;
T_22.17 ;
T_22.15 ;
T_22.13 ;
T_22.9 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5592c72be480;
T_23 ;
    %wait E_0x5592c72be7d0;
    %load/vec4 v0x5592c72c48d0_0;
    %assign/vec4 v0x5592c72c4590_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5592c728e6f0;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c65a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6500_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5592c72c5ee0_0, 0, 16;
    %delay 1446750000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 401750000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 17500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 142500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 17500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 142500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5592c72c6170_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5592c728e6f0;
T_25 ;
    %load/vec4 v0x5592c72c65a0_0;
    %inv;
    %store/vec4 v0x5592c72c6440_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5592c72c6440_0;
    %store/vec4 v0x5592c72c65a0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5592c728e6f0;
T_26 ;
    %fork t_1, S_0x5592c72be2b0;
    %jmp t_0;
    .scope S_0x5592c72be2b0;
t_1 ;
    %vpi_call 6 74 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 6 75 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x5592c72be480 {0 0 0};
    %delay 4000000000, 0;
    %vpi_call 6 76 "$finish" {0 0 0};
    %end;
    .scope S_0x5592c728e6f0;
t_0 %join;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "utilities/ButtonDebouncer.v";
    "utilities/FrequencyGenerator.v";
    "utilities/Counter.v";
    "utilities/FrequencyDivider.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI_TB.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
