# from utils import nameof
# from verilog.vmodule import BitWidth, VModule


# class SignedExponential(VModule):

#     def __init__(
#         self,
#         bit_width: BitWidth
#     ):
#         pass
