set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {fpga.vo fpga_v.sdo}}
	{{"Fast Model"} {fpga_fast.vo fpga_v_fast.sdo}}
}
