

================================================================
== Vitis HLS Report for 'p_mul'
================================================================
* Date:           Tue Feb  8 11:01:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 20 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 
21 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%num_b_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %num_b_offset" [../src/ban.cpp:166]   --->   Operation 23 'read' 'num_b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i4 %num_b_offset_read" [../src/ban.cpp:166]   --->   Operation 24 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_247 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %num_b_offset_read, i2 0" [../src/ban.cpp:166]   --->   Operation 25 'bitconcatenate' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%sub_ln166 = sub i6 %tmp_247, i6 %zext_ln166" [../src/ban.cpp:166]   --->   Operation 26 'sub' 'sub_ln166' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i6 %sub_ln166" [../src/ban.cpp:166]   --->   Operation 27 'zext' 'zext_ln166_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%num_b_addr = getelementptr i32 %num_b, i64 0, i64 %zext_ln166_2" [../src/ban.cpp:166]   --->   Operation 28 'getelementptr' 'num_b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%empty = add i6 %sub_ln166, i6 1" [../src/ban.cpp:166]   --->   Operation 29 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [../src/ban.cpp:166]   --->   Operation 30 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%num_b_addr_3 = getelementptr i32 %num_b, i64 0, i64 %p_cast" [../src/ban.cpp:166]   --->   Operation 31 'getelementptr' 'num_b_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%empty_117 = add i6 %sub_ln166, i6 2" [../src/ban.cpp:166]   --->   Operation 32 'add' 'empty_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %empty_117" [../src/ban.cpp:166]   --->   Operation 33 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%num_b_addr_4 = getelementptr i32 %num_b, i64 0, i64 %p_cast2" [../src/ban.cpp:166]   --->   Operation 34 'getelementptr' 'num_b_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 35 'alloca' 'aux' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%num_b_load = load i6 %num_b_addr" [../src/ban.cpp:173]   --->   Operation 36 'load' 'num_b_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%num_b_load_1 = load i6 %num_b_addr_3" [../src/ban.cpp:173]   --->   Operation 37 'load' 'num_b_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%num_b_load_2 = load i6 %num_b_addr_4" [../src/ban.cpp:173]   --->   Operation 38 'load' 'num_b_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i" [../src/ban.cpp:169]   --->   Operation 39 'store' 'store_ln169' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%num_a_2_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_2_read" [../src/ban.cpp:166]   --->   Operation 40 'read' 'num_a_2_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%num_a_1_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_a_1_read" [../src/ban.cpp:166]   --->   Operation 41 'read' 'num_a_1_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%num_b_load = load i6 %num_b_addr" [../src/ban.cpp:173]   --->   Operation 42 'load' 'num_b_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%num_b_load_1 = load i6 %num_b_addr_3" [../src/ban.cpp:173]   --->   Operation 43 'load' 'num_b_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%num_b_load_2 = load i6 %num_b_addr_4" [../src/ban.cpp:173]   --->   Operation 44 'load' 'num_b_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln169 = br void" [../src/ban.cpp:169]   --->   Operation 45 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i_70 = load i3 %i" [../src/ban.cpp:173]   --->   Operation 46 'load' 'i_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_70" [../src/ban.cpp:169]   --->   Operation 47 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_70, i3 5" [../src/ban.cpp:169]   --->   Operation 48 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_118 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 49 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_70, i3 1" [../src/ban.cpp:169]   --->   Operation 50 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split2_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.preheader" [../src/ban.cpp:169]   --->   Operation 51 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_70, i3 3" [../src/ban.cpp:172]   --->   Operation 52 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_70" [../src/ban.cpp:173]   --->   Operation 53 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_3, i32 %num_a_2_read_3, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 54 'mux' 'tmp' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_70, i3 7" [../src/ban.cpp:172]   --->   Operation 55 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln172_22 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 56 'icmp' 'icmp_ln172_22' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 57 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_3, i32 %num_a_2_read_3, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 58 'mux' 'tmp_s' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.67ns)   --->   "%add_ln172_12 = add i3 %i_70, i3 6" [../src/ban.cpp:172]   --->   Operation 59 'add' 'add_ln172_12' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.58ns)   --->   "%icmp_ln172_23 = icmp_ult  i3 %add_ln172_12, i3 3" [../src/ban.cpp:172]   --->   Operation 60 'icmp' 'icmp_ln172_23' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 61 'xor' 'xor_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.47ns)   --->   "%tmp_248 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %num_a_1_read_3, i32 %num_a_2_read_3, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 62 'mux' 'tmp_248' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 63 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%i_69 = alloca i32 1"   --->   Operation 64 'alloca' 'i_69' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%num_res_2_write_assign = alloca i32 1"   --->   Operation 65 'alloca' 'num_res_2_write_assign' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%num_res_1_write_assign = alloca i32 1"   --->   Operation 66 'alloca' 'num_res_1_write_assign' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%num_res_0_write_assign = alloca i32 1"   --->   Operation 67 'alloca' 'num_res_0_write_assign' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_69" [../src/ban.cpp:187]   --->   Operation 68 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit" [../src/ban.cpp:187]   --->   Operation 69 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 70 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 70 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [3/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 71 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_22)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [3/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_248, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 72 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 73 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 73 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [2/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 74 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_22)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [2/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_248, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 75 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 76 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %tmp, i32 %num_b_load" [../src/ban.cpp:173]   --->   Operation 76 'fmul' 'mul_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %tmp_s, i32 %num_b_load_1" [../src/ban.cpp:173]   --->   Operation 77 'fmul' 'mul_1_i' <Predicate = (icmp_ln172_22)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %tmp_248, i32 %num_b_load_2" [../src/ban.cpp:173]   --->   Operation 78 'fmul' 'mul_2_i' <Predicate = (icmp_ln172_23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 79 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 79 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 80 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 80 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 81 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 81 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 82 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i, i32 0" [../src/ban.cpp:173]   --->   Operation 82 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.44ns)   --->   "%tmp_254 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 83 'select' 'tmp_254' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 84 [4/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 84 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 85 [3/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 85 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 86 [2/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 86 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 87 [1/4] (6.43ns)   --->   "%tmp2_26 = fadd i32 %tmp_254, i32 %mul_1_i" [../src/ban.cpp:173]   --->   Operation 87 'fadd' 'tmp2_26' <Predicate = (icmp_ln172_22)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.44ns)   --->   "%tmp_256 = select i1 %icmp_ln172_22, i32 %tmp2_26, i32 %tmp_254" [../src/ban.cpp:172]   --->   Operation 88 'select' 'tmp_256' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 89 [4/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 89 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 90 [3/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 90 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 91 [2/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 91 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 92 [1/4] (6.43ns)   --->   "%tmp2_27 = fadd i32 %tmp_256, i32 %mul_2_i" [../src/ban.cpp:173]   --->   Operation 92 'fadd' 'tmp2_27' <Predicate = (icmp_ln172_23)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 93 [1/1] (0.44ns)   --->   "%tmp_258 = select i1 %icmp_ln172_23, i32 %tmp2_27, i32 %tmp_256" [../src/ban.cpp:172]   --->   Operation 93 'select' 'tmp_258' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 94 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 95 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_258, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 96 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.67>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%i_71 = load i2 %i_69" [../src/ban.cpp:187]   --->   Operation 98 'load' 'i_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_71" [../src/ban.cpp:187]   --->   Operation 99 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_71, i2 3" [../src/ban.cpp:187]   --->   Operation 100 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%empty_119 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 101 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_71, i2 1" [../src/ban.cpp:187]   --->   Operation 102 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split, void" [../src/ban.cpp:187]   --->   Operation 103 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%aux_addr_6 = getelementptr i32 %aux, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 104 'getelementptr' 'aux_addr_6' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 105 [2/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_6" [../src/ban.cpp:188]   --->   Operation 105 'load' 'aux_load' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%num_res_2_write_assign_load = load i32 %num_res_2_write_assign" [../src/ban.cpp:189]   --->   Operation 106 'load' 'num_res_2_write_assign_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%num_res_1_write_assign_load = load i32 %num_res_1_write_assign" [../src/ban.cpp:189]   --->   Operation 107 'load' 'num_res_1_write_assign_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%num_res_0_write_assign_load = load i32 %num_res_0_write_assign" [../src/ban.cpp:189]   --->   Operation 108 'load' 'num_res_0_write_assign_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %num_res_0_write_assign_load" [../src/ban.cpp:189]   --->   Operation 109 'insertvalue' 'mrv' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %num_res_1_write_assign_load" [../src/ban.cpp:189]   --->   Operation 110 'insertvalue' 'mrv_1' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %num_res_2_write_assign_load" [../src/ban.cpp:189]   --->   Operation 111 'insertvalue' 'mrv_2' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln189 = ret i96 %mrv_2" [../src/ban.cpp:189]   --->   Operation 112 'ret' 'ret_ln189' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 0.67>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 113 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/2] (0.67ns)   --->   "%aux_load = load i3 %aux_addr_6" [../src/ban.cpp:188]   --->   Operation 114 'load' 'aux_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 115 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_71, void %branch2, i2 0, void %.split..split16_crit_edge, i2 1, void %branch1" [../src/ban.cpp:188]   --->   Operation 115 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_1_write_assign" [../src/ban.cpp:188]   --->   Operation 116 'store' 'store_ln188' <Predicate = (i_71 == 1)> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split16" [../src/ban.cpp:188]   --->   Operation 117 'br' 'br_ln188' <Predicate = (i_71 == 1)> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_0_write_assign" [../src/ban.cpp:188]   --->   Operation 118 'store' 'store_ln188' <Predicate = (i_71 == 0)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split16" [../src/ban.cpp:188]   --->   Operation 119 'br' 'br_ln188' <Predicate = (i_71 == 0)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %aux_load, i32 %num_res_2_write_assign" [../src/ban.cpp:188]   --->   Operation 120 'store' 'store_ln188' <Predicate = (i_71 != 0 & i_71 != 1)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split16" [../src/ban.cpp:188]   --->   Operation 121 'br' 'br_ln188' <Predicate = (i_71 != 0 & i_71 != 1)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_69" [../src/ban.cpp:187]   --->   Operation 122 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	wire read operation ('num_b_offset_read', ../src/ban.cpp:166) on port 'num_b_offset' (../src/ban.cpp:166) [6]  (0 ns)
	'sub' operation ('sub_ln166', ../src/ban.cpp:166) [11]  (0.781 ns)
	'add' operation ('empty', ../src/ban.cpp:166) [14]  (0.781 ns)
	'getelementptr' operation ('num_b_addr_3', ../src/ban.cpp:166) [16]  (0 ns)
	'load' operation ('num_b_load_1', ../src/ban.cpp:173) on array 'num_b' [22]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('num_b_load', ../src/ban.cpp:173) on array 'num_b' [21]  (1.24 ns)

 <State 3>: 1.26ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:173) on local variable 'i' [27]  (0 ns)
	'add' operation ('add_ln172', ../src/ban.cpp:172) [41]  (0.673 ns)
	'icmp' operation ('icmp_ln172_22', ../src/ban.cpp:172) [42]  (0.584 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', ../src/ban.cpp:173) [38]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', ../src/ban.cpp:173) [38]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', ../src/ban.cpp:173) [38]  (7.02 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [39]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [39]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [39]  (6.44 ns)

 <State 10>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [39]  (6.44 ns)
	'select' operation ('tmp', ../src/ban.cpp:172) [40]  (0.449 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [46]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [46]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [46]  (6.44 ns)

 <State 14>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [46]  (6.44 ns)
	'select' operation ('tmp', ../src/ban.cpp:172) [47]  (0.449 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [53]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [53]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [53]  (6.44 ns)

 <State 18>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [53]  (6.44 ns)
	'select' operation ('tmp', ../src/ban.cpp:172) [54]  (0.449 ns)

 <State 19>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('aux_addr', ../src/ban.cpp:177) [55]  (0 ns)
	'store' operation ('store_ln177', ../src/ban.cpp:177) of variable 'tmp', ../src/ban.cpp:172 on array 'aux', ../src/ban.cpp:183 [56]  (0.677 ns)

 <State 20>: 0.677ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:187) on local variable 'i' [67]  (0 ns)
	'getelementptr' operation ('aux_addr_6', ../src/ban.cpp:188) [75]  (0 ns)
	'load' operation ('aux_load', ../src/ban.cpp:188) on array 'aux', ../src/ban.cpp:183 [76]  (0.677 ns)

 <State 21>: 0.677ns
The critical path consists of the following:
	'load' operation ('aux_load', ../src/ban.cpp:188) on array 'aux', ../src/ban.cpp:183 [76]  (0.677 ns)
	'store' operation ('store_ln188', ../src/ban.cpp:188) of variable 'aux_load', ../src/ban.cpp:188 on local variable 'num_res[1]' [79]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
