--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml control_unit.twx control_unit.ncd -o control_unit.twr
control_unit.pcf

Design file:              control_unit.ncd
Physical constraint file: control_unit.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_ALU_op<0> |    2.460(R)|      SLOW  |   -0.444(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ALU_op<1> |    3.406(R)|      SLOW  |   -0.396(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ALU_op<2> |    3.402(R)|      SLOW  |   -0.421(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ALU_op<3> |    3.577(R)|      SLOW  |   -0.448(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_DATA_ready|    2.510(R)|      SLOW  |   -0.220(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_READY     |    2.279(R)|      SLOW  |   -0.276(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_RESET     |    2.905(R)|      SLOW  |    0.197(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_EXECUTE   |         9.007(R)|      SLOW  |         3.745(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_STATE<0>  |         8.937(R)|      SLOW  |         3.726(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_STATE<1>  |         9.331(R)|      SLOW  |         3.948(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_STATE<2>  |         9.336(R)|      SLOW  |         3.953(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_STATE<3>  |         9.365(R)|      SLOW  |         3.983(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_STATE<4>  |         9.096(R)|      SLOW  |         3.839(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_STATE<5>  |         9.090(R)|      SLOW  |         3.833(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    3.089|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 05 23:09:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



