{
  "module_name": "axg-clkc.h",
  "hash_id": "fa2877f448e80d1537d630d19334ce664003cb5d01e21a0f3ffbcbde698c459e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/axg-clkc.h",
  "human_readable_source": " \n \n\n#ifndef __AXG_CLKC_H\n#define __AXG_CLKC_H\n\n#define CLKID_SYS_PLL\t\t\t\t0\n#define CLKID_FIXED_PLL\t\t\t\t1\n#define CLKID_FCLK_DIV2\t\t\t\t2\n#define CLKID_FCLK_DIV3\t\t\t\t3\n#define CLKID_FCLK_DIV4\t\t\t\t4\n#define CLKID_FCLK_DIV5\t\t\t\t5\n#define CLKID_FCLK_DIV7\t\t\t\t6\n#define CLKID_GP0_PLL\t\t\t\t7\n#define CLKID_MPEG_SEL\t\t\t\t8\n#define CLKID_MPEG_DIV\t\t\t\t9\n#define CLKID_CLK81\t\t\t\t10\n#define CLKID_MPLL0\t\t\t\t11\n#define CLKID_MPLL1\t\t\t\t12\n#define CLKID_MPLL2\t\t\t\t13\n#define CLKID_MPLL3\t\t\t\t14\n#define CLKID_DDR\t\t\t\t15\n#define CLKID_AUDIO_LOCKER\t\t\t16\n#define CLKID_MIPI_DSI_HOST\t\t\t17\n#define CLKID_ISA\t\t\t\t18\n#define CLKID_PL301\t\t\t\t19\n#define CLKID_PERIPHS\t\t\t\t20\n#define CLKID_SPICC0\t\t\t\t21\n#define CLKID_I2C\t\t\t\t22\n#define CLKID_RNG0\t\t\t\t23\n#define CLKID_UART0\t\t\t\t24\n#define CLKID_MIPI_DSI_PHY\t\t\t25\n#define CLKID_SPICC1\t\t\t\t26\n#define CLKID_PCIE_A\t\t\t\t27\n#define CLKID_PCIE_B\t\t\t\t28\n#define CLKID_HIU_IFACE\t\t\t\t29\n#define CLKID_ASSIST_MISC\t\t\t30\n#define CLKID_SD_EMMC_B\t\t\t\t31\n#define CLKID_SD_EMMC_C\t\t\t\t32\n#define CLKID_DMA\t\t\t\t33\n#define CLKID_SPI\t\t\t\t34\n#define CLKID_AUDIO\t\t\t\t35\n#define CLKID_ETH\t\t\t\t36\n#define CLKID_UART1\t\t\t\t37\n#define CLKID_G2D\t\t\t\t38\n#define CLKID_USB0\t\t\t\t39\n#define CLKID_USB1\t\t\t\t40\n#define CLKID_RESET\t\t\t\t41\n#define CLKID_USB\t\t\t\t42\n#define CLKID_AHB_ARB0\t\t\t\t43\n#define CLKID_EFUSE\t\t\t\t44\n#define CLKID_BOOT_ROM\t\t\t\t45\n#define CLKID_AHB_DATA_BUS\t\t\t46\n#define CLKID_AHB_CTRL_BUS\t\t\t47\n#define CLKID_USB1_DDR_BRIDGE\t\t\t48\n#define CLKID_USB0_DDR_BRIDGE\t\t\t49\n#define CLKID_MMC_PCLK\t\t\t\t50\n#define CLKID_VPU_INTR\t\t\t\t51\n#define CLKID_SEC_AHB_AHB3_BRIDGE\t\t52\n#define CLKID_GIC\t\t\t\t53\n#define CLKID_AO_MEDIA_CPU\t\t\t54\n#define CLKID_AO_AHB_SRAM\t\t\t55\n#define CLKID_AO_AHB_BUS\t\t\t56\n#define CLKID_AO_IFACE\t\t\t\t57\n#define CLKID_AO_I2C\t\t\t\t58\n#define CLKID_SD_EMMC_B_CLK0\t\t\t59\n#define CLKID_SD_EMMC_C_CLK0\t\t\t60\n#define CLKID_SD_EMMC_B_CLK0_SEL\t\t61\n#define CLKID_SD_EMMC_B_CLK0_DIV\t\t62\n#define CLKID_SD_EMMC_C_CLK0_SEL\t\t63\n#define CLKID_SD_EMMC_C_CLK0_DIV\t\t64\n#define CLKID_MPLL0_DIV\t\t\t\t65\n#define CLKID_MPLL1_DIV\t\t\t\t66\n#define CLKID_MPLL2_DIV\t\t\t\t67\n#define CLKID_MPLL3_DIV\t\t\t\t68\n#define CLKID_HIFI_PLL\t\t\t\t69\n#define CLKID_MPLL_PREDIV\t\t\t70\n#define CLKID_FCLK_DIV2_DIV\t\t\t71\n#define CLKID_FCLK_DIV3_DIV\t\t\t72\n#define CLKID_FCLK_DIV4_DIV\t\t\t73\n#define CLKID_FCLK_DIV5_DIV\t\t\t74\n#define CLKID_FCLK_DIV7_DIV\t\t\t75\n#define CLKID_PCIE_PLL\t\t\t\t76\n#define CLKID_PCIE_MUX\t\t\t\t77\n#define CLKID_PCIE_REF\t\t\t\t78\n#define CLKID_PCIE_CML_EN0\t\t\t79\n#define CLKID_PCIE_CML_EN1\t\t\t80\n#define CLKID_GEN_CLK_SEL\t\t\t82\n#define CLKID_GEN_CLK_DIV\t\t\t83\n#define CLKID_GEN_CLK\t\t\t\t84\n#define CLKID_SYS_PLL_DCO\t\t\t85\n#define CLKID_FIXED_PLL_DCO\t\t\t86\n#define CLKID_GP0_PLL_DCO\t\t\t87\n#define CLKID_HIFI_PLL_DCO\t\t\t88\n#define CLKID_PCIE_PLL_DCO\t\t\t89\n#define CLKID_PCIE_PLL_OD\t\t\t90\n#define CLKID_VPU_0_DIV\t\t\t\t91\n#define CLKID_VPU_0_SEL\t\t\t\t92\n#define CLKID_VPU_0\t\t\t\t93\n#define CLKID_VPU_1_DIV\t\t\t\t94\n#define CLKID_VPU_1_SEL\t\t\t\t95\n#define CLKID_VPU_1\t\t\t\t96\n#define CLKID_VPU\t\t\t\t97\n#define CLKID_VAPB_0_DIV\t\t\t98\n#define CLKID_VAPB_0_SEL\t\t\t99\n#define CLKID_VAPB_0\t\t\t\t100\n#define CLKID_VAPB_1_DIV\t\t\t101\n#define CLKID_VAPB_1_SEL\t\t\t102\n#define CLKID_VAPB_1\t\t\t\t103\n#define CLKID_VAPB_SEL\t\t\t\t104\n#define CLKID_VAPB\t\t\t\t105\n#define CLKID_VCLK\t\t\t\t106\n#define CLKID_VCLK2\t\t\t\t107\n#define CLKID_VCLK_SEL\t\t\t\t108\n#define CLKID_VCLK2_SEL\t\t\t\t109\n#define CLKID_VCLK_INPUT\t\t\t110\n#define CLKID_VCLK2_INPUT\t\t\t111\n#define CLKID_VCLK_DIV\t\t\t\t112\n#define CLKID_VCLK2_DIV\t\t\t\t113\n#define CLKID_VCLK_DIV2_EN\t\t\t114\n#define CLKID_VCLK_DIV4_EN\t\t\t115\n#define CLKID_VCLK_DIV6_EN\t\t\t116\n#define CLKID_VCLK_DIV12_EN\t\t\t117\n#define CLKID_VCLK2_DIV2_EN\t\t\t118\n#define CLKID_VCLK2_DIV4_EN\t\t\t119\n#define CLKID_VCLK2_DIV6_EN\t\t\t120\n#define CLKID_VCLK2_DIV12_EN\t\t\t121\n#define CLKID_VCLK_DIV1\t\t\t\t122\n#define CLKID_VCLK_DIV2\t\t\t\t123\n#define CLKID_VCLK_DIV4\t\t\t\t124\n#define CLKID_VCLK_DIV6\t\t\t\t125\n#define CLKID_VCLK_DIV12\t\t\t126\n#define CLKID_VCLK2_DIV1\t\t\t127\n#define CLKID_VCLK2_DIV2\t\t\t128\n#define CLKID_VCLK2_DIV4\t\t\t129\n#define CLKID_VCLK2_DIV6\t\t\t130\n#define CLKID_VCLK2_DIV12\t\t\t131\n#define CLKID_CTS_ENCL_SEL\t\t\t132\n#define CLKID_CTS_ENCL\t\t\t\t133\n#define CLKID_VDIN_MEAS_SEL\t\t\t134\n#define CLKID_VDIN_MEAS_DIV\t\t\t135\n#define CLKID_VDIN_MEAS\t\t\t\t136\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}