
mcs_scrn_can_i2c_F0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a24  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005ae4  08005ae4  00015ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b1c  08005b1c  00020130  2**0
                  CONTENTS
  4 .ARM          00000000  08005b1c  08005b1c  00020130  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b1c  08005b1c  00020130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b1c  08005b1c  00015b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b20  08005b20  00015b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000130  20000000  08005b24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  20000130  08005c54  00020130  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08005c54  00020324  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014111  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c65  00000000  00000000  00034269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  00036ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001088  00000000  00000000  00038090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198fb  00000000  00000000  00039118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000163d7  00000000  00000000  00052a13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000921ec  00000000  00000000  00068dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fafd6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f38  00000000  00000000  000fb028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000130 	.word	0x20000130
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005acc 	.word	0x08005acc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000134 	.word	0x20000134
 8000104:	08005acc 	.word	0x08005acc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <MX_CAN_Init+0x68>)
 8000226:	4a19      	ldr	r2, [pc, #100]	; (800028c <MX_CAN_Init+0x6c>)
 8000228:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 800022a:	4b17      	ldr	r3, [pc, #92]	; (8000288 <MX_CAN_Init+0x68>)
 800022c:	2202      	movs	r2, #2
 800022e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000230:	4b15      	ldr	r3, [pc, #84]	; (8000288 <MX_CAN_Init+0x68>)
 8000232:	2200      	movs	r2, #0
 8000234:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000236:	4b14      	ldr	r3, [pc, #80]	; (8000288 <MX_CAN_Init+0x68>)
 8000238:	2200      	movs	r2, #0
 800023a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 800023c:	4b12      	ldr	r3, [pc, #72]	; (8000288 <MX_CAN_Init+0x68>)
 800023e:	22c0      	movs	r2, #192	; 0xc0
 8000240:	0312      	lsls	r2, r2, #12
 8000242:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000244:	4b10      	ldr	r3, [pc, #64]	; (8000288 <MX_CAN_Init+0x68>)
 8000246:	2280      	movs	r2, #128	; 0x80
 8000248:	0352      	lsls	r2, r2, #13
 800024a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800024c:	4b0e      	ldr	r3, [pc, #56]	; (8000288 <MX_CAN_Init+0x68>)
 800024e:	2200      	movs	r2, #0
 8000250:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000252:	4b0d      	ldr	r3, [pc, #52]	; (8000288 <MX_CAN_Init+0x68>)
 8000254:	2200      	movs	r2, #0
 8000256:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000258:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <MX_CAN_Init+0x68>)
 800025a:	2200      	movs	r2, #0
 800025c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800025e:	4b0a      	ldr	r3, [pc, #40]	; (8000288 <MX_CAN_Init+0x68>)
 8000260:	2200      	movs	r2, #0
 8000262:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000264:	4b08      	ldr	r3, [pc, #32]	; (8000288 <MX_CAN_Init+0x68>)
 8000266:	2200      	movs	r2, #0
 8000268:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800026a:	4b07      	ldr	r3, [pc, #28]	; (8000288 <MX_CAN_Init+0x68>)
 800026c:	2200      	movs	r2, #0
 800026e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000270:	4b05      	ldr	r3, [pc, #20]	; (8000288 <MX_CAN_Init+0x68>)
 8000272:	0018      	movs	r0, r3
 8000274:	f001 f840 	bl	80012f8 <HAL_CAN_Init>
 8000278:	1e03      	subs	r3, r0, #0
 800027a:	d001      	beq.n	8000280 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800027c:	f000 fe47 	bl	8000f0e <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000280:	46c0      	nop			; (mov r8, r8)
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	2000014c 	.word	0x2000014c
 800028c:	40006400 	.word	0x40006400

08000290 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000290:	b590      	push	{r4, r7, lr}
 8000292:	b08b      	sub	sp, #44	; 0x2c
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000298:	2414      	movs	r4, #20
 800029a:	193b      	adds	r3, r7, r4
 800029c:	0018      	movs	r0, r3
 800029e:	2314      	movs	r3, #20
 80002a0:	001a      	movs	r2, r3
 80002a2:	2100      	movs	r1, #0
 80002a4:	f005 fc0a 	bl	8005abc <memset>
  if(canHandle->Instance==CAN)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a20      	ldr	r2, [pc, #128]	; (8000330 <HAL_CAN_MspInit+0xa0>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d13a      	bne.n	8000328 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80002b2:	4b20      	ldr	r3, [pc, #128]	; (8000334 <HAL_CAN_MspInit+0xa4>)
 80002b4:	69da      	ldr	r2, [r3, #28]
 80002b6:	4b1f      	ldr	r3, [pc, #124]	; (8000334 <HAL_CAN_MspInit+0xa4>)
 80002b8:	2180      	movs	r1, #128	; 0x80
 80002ba:	0489      	lsls	r1, r1, #18
 80002bc:	430a      	orrs	r2, r1
 80002be:	61da      	str	r2, [r3, #28]
 80002c0:	4b1c      	ldr	r3, [pc, #112]	; (8000334 <HAL_CAN_MspInit+0xa4>)
 80002c2:	69da      	ldr	r2, [r3, #28]
 80002c4:	2380      	movs	r3, #128	; 0x80
 80002c6:	049b      	lsls	r3, r3, #18
 80002c8:	4013      	ands	r3, r2
 80002ca:	613b      	str	r3, [r7, #16]
 80002cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ce:	4b19      	ldr	r3, [pc, #100]	; (8000334 <HAL_CAN_MspInit+0xa4>)
 80002d0:	695a      	ldr	r2, [r3, #20]
 80002d2:	4b18      	ldr	r3, [pc, #96]	; (8000334 <HAL_CAN_MspInit+0xa4>)
 80002d4:	2180      	movs	r1, #128	; 0x80
 80002d6:	02c9      	lsls	r1, r1, #11
 80002d8:	430a      	orrs	r2, r1
 80002da:	615a      	str	r2, [r3, #20]
 80002dc:	4b15      	ldr	r3, [pc, #84]	; (8000334 <HAL_CAN_MspInit+0xa4>)
 80002de:	695a      	ldr	r2, [r3, #20]
 80002e0:	2380      	movs	r3, #128	; 0x80
 80002e2:	02db      	lsls	r3, r3, #11
 80002e4:	4013      	ands	r3, r2
 80002e6:	60fb      	str	r3, [r7, #12]
 80002e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80002ea:	193b      	adds	r3, r7, r4
 80002ec:	22c0      	movs	r2, #192	; 0xc0
 80002ee:	0092      	lsls	r2, r2, #2
 80002f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002f2:	0021      	movs	r1, r4
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2202      	movs	r2, #2
 80002f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fa:	187b      	adds	r3, r7, r1
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000300:	187b      	adds	r3, r7, r1
 8000302:	2203      	movs	r2, #3
 8000304:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000306:	187b      	adds	r3, r7, r1
 8000308:	2204      	movs	r2, #4
 800030a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800030c:	187b      	adds	r3, r7, r1
 800030e:	4a0a      	ldr	r2, [pc, #40]	; (8000338 <HAL_CAN_MspInit+0xa8>)
 8000310:	0019      	movs	r1, r3
 8000312:	0010      	movs	r0, r2
 8000314:	f001 ff92 	bl	800223c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000318:	2200      	movs	r2, #0
 800031a:	2100      	movs	r1, #0
 800031c:	201e      	movs	r0, #30
 800031e:	f001 ff09 	bl	8002134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000322:	201e      	movs	r0, #30
 8000324:	f001 ff1b 	bl	800215e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000328:	46c0      	nop			; (mov r8, r8)
 800032a:	46bd      	mov	sp, r7
 800032c:	b00b      	add	sp, #44	; 0x2c
 800032e:	bd90      	pop	{r4, r7, pc}
 8000330:	40006400 	.word	0x40006400
 8000334:	40021000 	.word	0x40021000
 8000338:	48000400 	.word	0x48000400

0800033c <CAN_Init>:
          Filter configured in accordance with E&S Team Project Guidlines.
 *
 * @retval None.
 **/
void CAN_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
	sFilterConfig.FilterBank = 1;
 8000340:	4b27      	ldr	r3, [pc, #156]	; (80003e0 <CAN_Init+0xa4>)
 8000342:	2201      	movs	r2, #1
 8000344:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000346:	4b26      	ldr	r3, [pc, #152]	; (80003e0 <CAN_Init+0xa4>)
 8000348:	2200      	movs	r2, #0
 800034a:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800034c:	4b24      	ldr	r3, [pc, #144]	; (80003e0 <CAN_Init+0xa4>)
 800034e:	2201      	movs	r2, #1
 8000350:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = Rx_ID << 5;
 8000352:	4b23      	ldr	r3, [pc, #140]	; (80003e0 <CAN_Init+0xa4>)
 8000354:	2294      	movs	r2, #148	; 0x94
 8000356:	0112      	lsls	r2, r2, #4
 8000358:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 800035a:	4b21      	ldr	r3, [pc, #132]	; (80003e0 <CAN_Init+0xa4>)
 800035c:	2200      	movs	r2, #0
 800035e:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0xFFFF << 5;
 8000360:	4b1f      	ldr	r3, [pc, #124]	; (80003e0 <CAN_Init+0xa4>)
 8000362:	4a20      	ldr	r2, [pc, #128]	; (80003e4 <CAN_Init+0xa8>)
 8000364:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000366:	4b1e      	ldr	r3, [pc, #120]	; (80003e0 <CAN_Init+0xa4>)
 8000368:	2200      	movs	r2, #0
 800036a:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800036c:	4b1c      	ldr	r3, [pc, #112]	; (80003e0 <CAN_Init+0xa4>)
 800036e:	2200      	movs	r2, #0
 8000370:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000372:	4b1b      	ldr	r3, [pc, #108]	; (80003e0 <CAN_Init+0xa4>)
 8000374:	2201      	movs	r2, #1
 8000376:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000378:	4b19      	ldr	r3, [pc, #100]	; (80003e0 <CAN_Init+0xa4>)
 800037a:	220e      	movs	r2, #14
 800037c:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800037e:	4a18      	ldr	r2, [pc, #96]	; (80003e0 <CAN_Init+0xa4>)
 8000380:	4b19      	ldr	r3, [pc, #100]	; (80003e8 <CAN_Init+0xac>)
 8000382:	0011      	movs	r1, r2
 8000384:	0018      	movs	r0, r3
 8000386:	f001 f8b5 	bl	80014f4 <HAL_CAN_ConfigFilter>
 800038a:	1e03      	subs	r3, r0, #0
 800038c:	d001      	beq.n	8000392 <CAN_Init+0x56>
	{
		/* Filter configuration Error */
		Error_Handler();
 800038e:	f000 fdbe 	bl	8000f0e <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000392:	4b15      	ldr	r3, [pc, #84]	; (80003e8 <CAN_Init+0xac>)
 8000394:	0018      	movs	r0, r3
 8000396:	f001 f99f 	bl	80016d8 <HAL_CAN_Start>
 800039a:	1e03      	subs	r3, r0, #0
 800039c:	d001      	beq.n	80003a2 <CAN_Init+0x66>
	{
		/* Start Error */
		Error_Handler();
 800039e:	f000 fdb6 	bl	8000f0e <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 80003a2:	4b11      	ldr	r3, [pc, #68]	; (80003e8 <CAN_Init+0xac>)
 80003a4:	2103      	movs	r1, #3
 80003a6:	0018      	movs	r0, r3
 80003a8:	f001 fbd9 	bl	8001b5e <HAL_CAN_ActivateNotification>
 80003ac:	1e03      	subs	r3, r0, #0
 80003ae:	d001      	beq.n	80003b4 <CAN_Init+0x78>
	{
		/* Notification Error */
		Error_Handler();
 80003b0:	f000 fdad 	bl	8000f0e <Error_Handler>
	}

	TxHeader.StdId = Tx_ID;
 80003b4:	4b0d      	ldr	r3, [pc, #52]	; (80003ec <CAN_Init+0xb0>)
 80003b6:	224f      	movs	r2, #79	; 0x4f
 80003b8:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x0000;
 80003ba:	4b0c      	ldr	r3, [pc, #48]	; (80003ec <CAN_Init+0xb0>)
 80003bc:	2200      	movs	r2, #0
 80003be:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 80003c0:	4b0a      	ldr	r3, [pc, #40]	; (80003ec <CAN_Init+0xb0>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 80003c6:	4b09      	ldr	r3, [pc, #36]	; (80003ec <CAN_Init+0xb0>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 80003cc:	4b07      	ldr	r3, [pc, #28]	; (80003ec <CAN_Init+0xb0>)
 80003ce:	2208      	movs	r2, #8
 80003d0:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 80003d2:	4b06      	ldr	r3, [pc, #24]	; (80003ec <CAN_Init+0xb0>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	751a      	strb	r2, [r3, #20]
}
 80003d8:	46c0      	nop			; (mov r8, r8)
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	20000174 	.word	0x20000174
 80003e4:	001fffe0 	.word	0x001fffe0
 80003e8:	2000014c 	.word	0x2000014c
 80003ec:	2000019c 	.word	0x2000019c

080003f0 <HAL_CAN_RxFifo0MsgPendingCallback>:
 *         the configuration information for the specified CAN.
 *
 * @retval None 
 **/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
	CAN_Receive(hcan, &RxHeader, RxData);
 80003f8:	4a06      	ldr	r2, [pc, #24]	; (8000414 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 80003fa:	4907      	ldr	r1, [pc, #28]	; (8000418 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	0018      	movs	r0, r3
 8000400:	f000 f81d 	bl	800043e <CAN_Receive>
	CAN_On_Receive(RxData);
 8000404:	4b03      	ldr	r3, [pc, #12]	; (8000414 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8000406:	0018      	movs	r0, r3
 8000408:	f000 f808 	bl	800041c <CAN_On_Receive>
}
 800040c:	46c0      	nop			; (mov r8, r8)
 800040e:	46bd      	mov	sp, r7
 8000410:	b002      	add	sp, #8
 8000412:	bd80      	pop	{r7, pc}
 8000414:	200001d8 	.word	0x200001d8
 8000418:	200001b4 	.word	0x200001b4

0800041c <CAN_On_Receive>:
 * @param RxData pointer to uint8_t array which stores received data
 * 
 * @retval None
 **/
void CAN_On_Receive(uint8_t *RxData)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
	if(Read_RequestMessage == RxData[ReadMessage])
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	2b3d      	cmp	r3, #61	; 0x3d
 800042a:	d102      	bne.n	8000432 <CAN_On_Receive+0x16>
	{
		CAN_Respond();
 800042c:	f000 f83a 	bl	80004a4 <CAN_Respond>
	}
	else
	{
		CAN_ProcessWriteCommand();
	}
}
 8000430:	e001      	b.n	8000436 <CAN_On_Receive+0x1a>
		CAN_ProcessWriteCommand();
 8000432:	f000 f85d 	bl	80004f0 <CAN_ProcessWriteCommand>
}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b002      	add	sp, #8
 800043c:	bd80      	pop	{r7, pc}

0800043e <CAN_Receive>:
 * @param RxData uint8_t pointer to array that will contain received data.
 * 
 * @retval None.
 **/
void CAN_Receive(CAN_HandleTypeDef *CANPointer, CAN_RxHeaderTypeDef *RxHeader, uint8_t *RxData)
{
 800043e:	b580      	push	{r7, lr}
 8000440:	b084      	sub	sp, #16
 8000442:	af00      	add	r7, sp, #0
 8000444:	60f8      	str	r0, [r7, #12]
 8000446:	60b9      	str	r1, [r7, #8]
 8000448:	607a      	str	r2, [r7, #4]
	if(HAL_CAN_GetRxMessage(CANPointer, CAN_RX_FIFO0, RxHeader, RxData) != HAL_OK)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	68ba      	ldr	r2, [r7, #8]
 800044e:	68f8      	ldr	r0, [r7, #12]
 8000450:	2100      	movs	r1, #0
 8000452:	f001 fa59 	bl	8001908 <HAL_CAN_GetRxMessage>
 8000456:	1e03      	subs	r3, r0, #0
 8000458:	d001      	beq.n	800045e <CAN_Receive+0x20>
	{
		CANBUS_Error_Handler();
 800045a:	f000 f893 	bl	8000584 <CANBUS_Error_Handler>
	}
};
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	46bd      	mov	sp, r7
 8000462:	b004      	add	sp, #16
 8000464:	bd80      	pop	{r7, pc}
	...

08000468 <CAN_Transmit>:
 * @param TxMailbox uint32_t pointer to array that contains whole CAN message to transmit.
 * 
 * @retval None.
 **/
void CAN_Transmit(CAN_TxHeaderTypeDef *TxHeader, uint8_t TxDLC, uint8_t *TxData, uint32_t *TxMailbox)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
 800046e:	60f8      	str	r0, [r7, #12]
 8000470:	607a      	str	r2, [r7, #4]
 8000472:	603b      	str	r3, [r7, #0]
 8000474:	200b      	movs	r0, #11
 8000476:	183b      	adds	r3, r7, r0
 8000478:	1c0a      	adds	r2, r1, #0
 800047a:	701a      	strb	r2, [r3, #0]
	TxHeader->DLC = TxDLC;
 800047c:	183b      	adds	r3, r7, r0
 800047e:	781a      	ldrb	r2, [r3, #0]
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	611a      	str	r2, [r3, #16]
	if(HAL_CAN_AddTxMessage(&hcan, TxHeader, TxData, TxMailbox) != HAL_OK)
 8000484:	683b      	ldr	r3, [r7, #0]
 8000486:	687a      	ldr	r2, [r7, #4]
 8000488:	68f9      	ldr	r1, [r7, #12]
 800048a:	4805      	ldr	r0, [pc, #20]	; (80004a0 <CAN_Transmit+0x38>)
 800048c:	f001 f96a 	bl	8001764 <HAL_CAN_AddTxMessage>
 8000490:	1e03      	subs	r3, r0, #0
 8000492:	d001      	beq.n	8000498 <CAN_Transmit+0x30>
	{
		CANBUS_Error_Handler();
 8000494:	f000 f876 	bl	8000584 <CANBUS_Error_Handler>
	}
}
 8000498:	46c0      	nop			; (mov r8, r8)
 800049a:	46bd      	mov	sp, r7
 800049c:	b004      	add	sp, #16
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	2000014c 	.word	0x2000014c

080004a4 <CAN_Respond>:
 * @brief Function to respond in connection with read request from MCU
 * 
 * @retval None.
 **/
void CAN_Respond(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
	for (int i = FIRST_ARRAY_ELEMENT; i < NUMBER_OF_READ_REGS; i++)
 80004aa:	2300      	movs	r3, #0
 80004ac:	607b      	str	r3, [r7, #4]
 80004ae:	e013      	b.n	80004d8 <CAN_Respond+0x34>
	{
		if (ResponseMessage[i].Response_RegID == RxData[ReadRegID])
 80004b0:	4a0d      	ldr	r2, [pc, #52]	; (80004e8 <CAN_Respond+0x44>)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	011b      	lsls	r3, r3, #4
 80004b6:	18d3      	adds	r3, r2, r3
 80004b8:	3301      	adds	r3, #1
 80004ba:	781a      	ldrb	r2, [r3, #0]
 80004bc:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <CAN_Respond+0x48>)
 80004be:	785b      	ldrb	r3, [r3, #1]
 80004c0:	429a      	cmp	r2, r3
 80004c2:	d106      	bne.n	80004d2 <CAN_Respond+0x2e>
		{
			ResponseMessage[i].Read_ReactionHandler();
 80004c4:	4a08      	ldr	r2, [pc, #32]	; (80004e8 <CAN_Respond+0x44>)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	011b      	lsls	r3, r3, #4
 80004ca:	18d3      	adds	r3, r2, r3
 80004cc:	3304      	adds	r3, #4
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4798      	blx	r3
	for (int i = FIRST_ARRAY_ELEMENT; i < NUMBER_OF_READ_REGS; i++)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	3301      	adds	r3, #1
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2b02      	cmp	r3, #2
 80004dc:	d9e8      	bls.n	80004b0 <CAN_Respond+0xc>
		}
	}
}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	46c0      	nop			; (mov r8, r8)
 80004e2:	46bd      	mov	sp, r7
 80004e4:	b002      	add	sp, #8
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20000004 	.word	0x20000004
 80004ec:	200001d8 	.word	0x200001d8

080004f0 <CAN_ProcessWriteCommand>:
 * @brief Function to process write command
 * 
 * @retval None.
 **/
void CAN_ProcessWriteCommand(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
	for (int i = FIRST_ARRAY_ELEMENT; i < NUMBER_OF_WRITE_REGS; i++)
 80004f6:	2300      	movs	r3, #0
 80004f8:	607b      	str	r3, [r7, #4]
 80004fa:	e018      	b.n	800052e <CAN_ProcessWriteCommand+0x3e>
	{
		if (WriteMessage[i].Write_RegID == RxData[WriteMessage_reg])
 80004fc:	4b10      	ldr	r3, [pc, #64]	; (8000540 <CAN_ProcessWriteCommand+0x50>)
 80004fe:	687a      	ldr	r2, [r7, #4]
 8000500:	0112      	lsls	r2, r2, #4
 8000502:	5cd2      	ldrb	r2, [r2, r3]
 8000504:	4b0f      	ldr	r3, [pc, #60]	; (8000544 <CAN_ProcessWriteCommand+0x54>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	429a      	cmp	r2, r3
 800050a:	d10d      	bne.n	8000528 <CAN_ProcessWriteCommand+0x38>
		{
			CAN_AcknowledgeWriteMessage(WriteMessage[i].Write_RegID);
 800050c:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <CAN_ProcessWriteCommand+0x50>)
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	0112      	lsls	r2, r2, #4
 8000512:	5cd3      	ldrb	r3, [r2, r3]
 8000514:	0018      	movs	r0, r3
 8000516:	f000 f817 	bl	8000548 <CAN_AcknowledgeWriteMessage>
			WriteMessage[i].Write_ReactionHandler();
 800051a:	4a09      	ldr	r2, [pc, #36]	; (8000540 <CAN_ProcessWriteCommand+0x50>)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	011b      	lsls	r3, r3, #4
 8000520:	18d3      	adds	r3, r2, r3
 8000522:	3304      	adds	r3, #4
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4798      	blx	r3
	for (int i = FIRST_ARRAY_ELEMENT; i < NUMBER_OF_WRITE_REGS; i++)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	3301      	adds	r3, #1
 800052c:	607b      	str	r3, [r7, #4]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2b0e      	cmp	r3, #14
 8000532:	d9e3      	bls.n	80004fc <CAN_ProcessWriteCommand+0xc>
		}
	}
}
 8000534:	46c0      	nop			; (mov r8, r8)
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	b002      	add	sp, #8
 800053c:	bd80      	pop	{r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	20000034 	.word	0x20000034
 8000544:	200001d8 	.word	0x200001d8

08000548 <CAN_AcknowledgeWriteMessage>:
 * @param WriteReqID ID of received write instruction
 * 
 * @retval None.
 **/
void CAN_AcknowledgeWriteMessage(WriteRegsID WriteReqID)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	0002      	movs	r2, r0
 8000550:	1dfb      	adds	r3, r7, #7
 8000552:	701a      	strb	r2, [r3, #0]
	TxData[AcknowledgmentMessage_reg] = Write_AcknowledgmentMessage; // 1st Data Byte: Standard Write Acknowledgment instruction 
 8000554:	4b08      	ldr	r3, [pc, #32]	; (8000578 <CAN_AcknowledgeWriteMessage+0x30>)
 8000556:	225d      	movs	r2, #93	; 0x5d
 8000558:	701a      	strb	r2, [r3, #0]
	TxData[WriteRegID] = WriteReqID;                                 // 2nd Data Byte: Acknowledged Received Write Command ReqID
 800055a:	4b07      	ldr	r3, [pc, #28]	; (8000578 <CAN_AcknowledgeWriteMessage+0x30>)
 800055c:	1dfa      	adds	r2, r7, #7
 800055e:	7812      	ldrb	r2, [r2, #0]
 8000560:	705a      	strb	r2, [r3, #1]
	CAN_Transmit(&TxHeader, ACKNOWLEDMENT_DLC, TxData, &TxMailbox);  // Transmit Data
 8000562:	4b06      	ldr	r3, [pc, #24]	; (800057c <CAN_AcknowledgeWriteMessage+0x34>)
 8000564:	4a04      	ldr	r2, [pc, #16]	; (8000578 <CAN_AcknowledgeWriteMessage+0x30>)
 8000566:	4806      	ldr	r0, [pc, #24]	; (8000580 <CAN_AcknowledgeWriteMessage+0x38>)
 8000568:	2102      	movs	r1, #2
 800056a:	f7ff ff7d 	bl	8000468 <CAN_Transmit>
}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	b002      	add	sp, #8
 8000574:	bd80      	pop	{r7, pc}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	200001d0 	.word	0x200001d0
 800057c:	200001e0 	.word	0x200001e0
 8000580:	2000019c 	.word	0x2000019c

08000584 <CANBUS_Error_Handler>:
 * @brief General error handler of CAN connection and communication
 * 
 * @retval None.
 * */
void CANBUS_Error_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
	/*
	Put here behaviour of ECU when error will be occured.
	*/
}
 800058c:	46c0      	nop			; (mov r8, r8)
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}

08000592 <Read_Var_1_Handler>:

/** Add function name
 * Add brief
 **/
void Read_Var_1_Handler(void)
{
 8000592:	b580      	push	{r7, lr}
 8000594:	af00      	add	r7, sp, #0
	//Var_1 = 222;
	//TxData[Res];						zakomentowałem na czas tesów odbioru
	//CAN_Transmit(&TxHeader, TxDLC, TxData, TxMailbox)
	//*(ResponseMessage[0].Response_Data1);
}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}

0800059c <Write_Toggle_Green_LED_Handler>:
/** Add function name
 * Add brief
 **/

void Write_Toggle_Green_LED_Handler(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	*(WriteMessage[0].Write_State) = RxData[1];
 80005a0:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <Write_Toggle_Green_LED_Handler+0x2c>)
 80005a2:	785a      	ldrb	r2, [r3, #1]
 80005a4:	4b09      	ldr	r3, [pc, #36]	; (80005cc <Write_Toggle_Green_LED_Handler+0x30>)
 80005a6:	689b      	ldr	r3, [r3, #8]
 80005a8:	1e51      	subs	r1, r2, #1
 80005aa:	418a      	sbcs	r2, r1
 80005ac:	b2d2      	uxtb	r2, r2
 80005ae:	701a      	strb	r2, [r3, #0]
	if(*(WriteMessage[0].Write_State) == true)
 80005b0:	4b06      	ldr	r3, [pc, #24]	; (80005cc <Write_Toggle_Green_LED_Handler+0x30>)
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <Write_Toggle_Green_LED_Handler+0x24>
	{
		//HAL_I2C_Master_Transmit_IT(&hi2c1, 0x01, &data_temp_label, data_size);
		//I2C_is_receiving_temp = 1;
		var = true;
 80005ba:	4b05      	ldr	r3, [pc, #20]	; (80005d0 <Write_Toggle_Green_LED_Handler+0x34>)
 80005bc:	2201      	movs	r2, #1
 80005be:	701a      	strb	r2, [r3, #0]
		//*(WriteMessage[0].Write_State) = false;
	}
}
 80005c0:	46c0      	nop			; (mov r8, r8)
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	200001d8 	.word	0x200001d8
 80005cc:	20000034 	.word	0x20000034
 80005d0:	2000024c 	.word	0x2000024c

080005d4 <Print_Numbers_Handler>:


void Print_Numbers_Handler(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	*(WriteMessage[1].Write_State) = RxData[1];
 80005d8:	4b09      	ldr	r3, [pc, #36]	; (8000600 <Print_Numbers_Handler+0x2c>)
 80005da:	785a      	ldrb	r2, [r3, #1]
 80005dc:	4b09      	ldr	r3, [pc, #36]	; (8000604 <Print_Numbers_Handler+0x30>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	1e51      	subs	r1, r2, #1
 80005e2:	418a      	sbcs	r2, r1
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	701a      	strb	r2, [r3, #0]
	if(*(WriteMessage[1].Write_State) == true)
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <Print_Numbers_Handler+0x30>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d002      	beq.n	80005f8 <Print_Numbers_Handler+0x24>
	{
		//HAL_I2C_Master_Transmit_IT(&hi2c1, 0x01, &data_temp_label, data_size);
		//I2C_is_receiving_temp = 1;
		print = true;
 80005f2:	4b05      	ldr	r3, [pc, #20]	; (8000608 <Print_Numbers_Handler+0x34>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	701a      	strb	r2, [r3, #0]
		//*(WriteMessage[1].Write_State) = false;
	}
}
 80005f8:	46c0      	nop			; (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	200001d8 	.word	0x200001d8
 8000604:	20000034 	.word	0x20000034
 8000608:	2000024d 	.word	0x2000024d

0800060c <map_value_Handler>:

void map_value_Handler(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
/* USER CODE END WriteReactionHandlers */

	*(WriteMessage[2].Write_Data1) = RxData[1];
 8000610:	4b0e      	ldr	r3, [pc, #56]	; (800064c <map_value_Handler+0x40>)
 8000612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000614:	4a0e      	ldr	r2, [pc, #56]	; (8000650 <map_value_Handler+0x44>)
 8000616:	7852      	ldrb	r2, [r2, #1]
 8000618:	701a      	strb	r2, [r3, #0]
	/* if(*(WriteMessage[2].Write_State) == true)
	 {
		 confirm_button = true;
	 }*/

	CANdata[0] = 0x05;
 800061a:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <map_value_Handler+0x48>)
 800061c:	2205      	movs	r2, #5
 800061e:	701a      	strb	r2, [r3, #0]
	CANdata[1] = can_map_value;
 8000620:	4b0d      	ldr	r3, [pc, #52]	; (8000658 <map_value_Handler+0x4c>)
 8000622:	781a      	ldrb	r2, [r3, #0]
 8000624:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <map_value_Handler+0x48>)
 8000626:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 8000628:	4b0c      	ldr	r3, [pc, #48]	; (800065c <map_value_Handler+0x50>)
 800062a:	881b      	ldrh	r3, [r3, #0]
 800062c:	4a09      	ldr	r2, [pc, #36]	; (8000654 <map_value_Handler+0x48>)
 800062e:	480c      	ldr	r0, [pc, #48]	; (8000660 <map_value_Handler+0x54>)
 8000630:	2101      	movs	r1, #1
 8000632:	f002 f855 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	00db      	lsls	r3, r3, #3
 800063a:	4a0a      	ldr	r2, [pc, #40]	; (8000664 <map_value_Handler+0x58>)
 800063c:	0019      	movs	r1, r3
 800063e:	0010      	movs	r0, r2
 8000640:	f001 ff81 	bl	8002546 <HAL_GPIO_TogglePin>
}
 8000644:	46c0      	nop			; (mov r8, r8)
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	20000034 	.word	0x20000034
 8000650:	200001d8 	.word	0x200001d8
 8000654:	200001f4 	.word	0x200001f4
 8000658:	200001e6 	.word	0x200001e6
 800065c:	20000000 	.word	0x20000000
 8000660:	200001f8 	.word	0x200001f8
 8000664:	48000400 	.word	0x48000400

08000668 <tc_value_Handler>:

void tc_value_Handler(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
	*(WriteMessage[3].Write_Data1) = RxData[1];
 800066c:	4b0e      	ldr	r3, [pc, #56]	; (80006a8 <tc_value_Handler+0x40>)
 800066e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000670:	4a0e      	ldr	r2, [pc, #56]	; (80006ac <tc_value_Handler+0x44>)
 8000672:	7852      	ldrb	r2, [r2, #1]
 8000674:	701a      	strb	r2, [r3, #0]
//	if(RxData[0] == 0xD3)
//	{
//		tc_value_active = true;
//	}

	CANdata[0] = 0x04;
 8000676:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <tc_value_Handler+0x48>)
 8000678:	2204      	movs	r2, #4
 800067a:	701a      	strb	r2, [r3, #0]
    CANdata[1] = can_tc_value;
 800067c:	4b0d      	ldr	r3, [pc, #52]	; (80006b4 <tc_value_Handler+0x4c>)
 800067e:	781a      	ldrb	r2, [r3, #0]
 8000680:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <tc_value_Handler+0x48>)
 8000682:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 8000684:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <tc_value_Handler+0x50>)
 8000686:	881b      	ldrh	r3, [r3, #0]
 8000688:	4a09      	ldr	r2, [pc, #36]	; (80006b0 <tc_value_Handler+0x48>)
 800068a:	480c      	ldr	r0, [pc, #48]	; (80006bc <tc_value_Handler+0x54>)
 800068c:	2101      	movs	r1, #1
 800068e:	f002 f827 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
    HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000692:	2380      	movs	r3, #128	; 0x80
 8000694:	00db      	lsls	r3, r3, #3
 8000696:	4a0a      	ldr	r2, [pc, #40]	; (80006c0 <tc_value_Handler+0x58>)
 8000698:	0019      	movs	r1, r3
 800069a:	0010      	movs	r0, r2
 800069c:	f001 ff53 	bl	8002546 <HAL_GPIO_TogglePin>
}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	20000034 	.word	0x20000034
 80006ac:	200001d8 	.word	0x200001d8
 80006b0:	200001f4 	.word	0x200001f4
 80006b4:	200001e7 	.word	0x200001e7
 80006b8:	20000000 	.word	0x20000000
 80006bc:	200001f8 	.word	0x200001f8
 80006c0:	48000400 	.word	0x48000400

080006c4 <speed_value_Handler>:

void speed_value_Handler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
	*(WriteMessage[4].Write_Data1) = RxData[1];
 80006c8:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <speed_value_Handler+0x40>)
 80006ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006cc:	4a0e      	ldr	r2, [pc, #56]	; (8000708 <speed_value_Handler+0x44>)
 80006ce:	7852      	ldrb	r2, [r2, #1]
 80006d0:	701a      	strb	r2, [r3, #0]
//	if(RxData[0] == 0xE3)
//	{
//		speed_value_active = true;
//	}

	CANdata[0] = 0x03;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <speed_value_Handler+0x48>)
 80006d4:	2203      	movs	r2, #3
 80006d6:	701a      	strb	r2, [r3, #0]
	CANdata[1] = can_speed_value;
 80006d8:	4b0d      	ldr	r3, [pc, #52]	; (8000710 <speed_value_Handler+0x4c>)
 80006da:	781a      	ldrb	r2, [r3, #0]
 80006dc:	4b0b      	ldr	r3, [pc, #44]	; (800070c <speed_value_Handler+0x48>)
 80006de:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 80006e0:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <speed_value_Handler+0x50>)
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	4a09      	ldr	r2, [pc, #36]	; (800070c <speed_value_Handler+0x48>)
 80006e6:	480c      	ldr	r0, [pc, #48]	; (8000718 <speed_value_Handler+0x54>)
 80006e8:	2101      	movs	r1, #1
 80006ea:	f001 fff9 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 80006ee:	2380      	movs	r3, #128	; 0x80
 80006f0:	00db      	lsls	r3, r3, #3
 80006f2:	4a0a      	ldr	r2, [pc, #40]	; (800071c <speed_value_Handler+0x58>)
 80006f4:	0019      	movs	r1, r3
 80006f6:	0010      	movs	r0, r2
 80006f8:	f001 ff25 	bl	8002546 <HAL_GPIO_TogglePin>
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	20000034 	.word	0x20000034
 8000708:	200001d8 	.word	0x200001d8
 800070c:	200001f4 	.word	0x200001f4
 8000710:	200001e8 	.word	0x200001e8
 8000714:	20000000 	.word	0x20000000
 8000718:	200001f8 	.word	0x200001f8
 800071c:	48000400 	.word	0x48000400

08000720 <diff_value_Handler>:

void diff_value_Handler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	*(WriteMessage[5].Write_Data1) = RxData[1];
 8000724:	4b0e      	ldr	r3, [pc, #56]	; (8000760 <diff_value_Handler+0x40>)
 8000726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000728:	4a0e      	ldr	r2, [pc, #56]	; (8000764 <diff_value_Handler+0x44>)
 800072a:	7852      	ldrb	r2, [r2, #1]
 800072c:	701a      	strb	r2, [r3, #0]
//	if(RxData[0] == 0xF3)
//	{
//		diff_value_active = true;
//	}

	  CANdata[0] = 0x06;
 800072e:	4b0e      	ldr	r3, [pc, #56]	; (8000768 <diff_value_Handler+0x48>)
 8000730:	2206      	movs	r2, #6
 8000732:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_diff_value;
 8000734:	4b0d      	ldr	r3, [pc, #52]	; (800076c <diff_value_Handler+0x4c>)
 8000736:	781a      	ldrb	r2, [r3, #0]
 8000738:	4b0b      	ldr	r3, [pc, #44]	; (8000768 <diff_value_Handler+0x48>)
 800073a:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 800073c:	4b0c      	ldr	r3, [pc, #48]	; (8000770 <diff_value_Handler+0x50>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	4a09      	ldr	r2, [pc, #36]	; (8000768 <diff_value_Handler+0x48>)
 8000742:	480c      	ldr	r0, [pc, #48]	; (8000774 <diff_value_Handler+0x54>)
 8000744:	2101      	movs	r1, #1
 8000746:	f001 ffcb 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 800074a:	2380      	movs	r3, #128	; 0x80
 800074c:	00db      	lsls	r3, r3, #3
 800074e:	4a0a      	ldr	r2, [pc, #40]	; (8000778 <diff_value_Handler+0x58>)
 8000750:	0019      	movs	r1, r3
 8000752:	0010      	movs	r0, r2
 8000754:	f001 fef7 	bl	8002546 <HAL_GPIO_TogglePin>
}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	20000034 	.word	0x20000034
 8000764:	200001d8 	.word	0x200001d8
 8000768:	200001f4 	.word	0x200001f4
 800076c:	200001e9 	.word	0x200001e9
 8000770:	20000000 	.word	0x20000000
 8000774:	200001f8 	.word	0x200001f8
 8000778:	48000400 	.word	0x48000400

0800077c <ts_value_Handler>:

void ts_value_Handler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	*(WriteMessage[6].Write_Data1) = RxData[1];
 8000780:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <ts_value_Handler+0x40>)
 8000782:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000784:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <ts_value_Handler+0x44>)
 8000786:	7852      	ldrb	r2, [r2, #1]
 8000788:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0x07;
 800078a:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <ts_value_Handler+0x48>)
 800078c:	2207      	movs	r2, #7
 800078e:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_ts_value;
 8000790:	4b0d      	ldr	r3, [pc, #52]	; (80007c8 <ts_value_Handler+0x4c>)
 8000792:	781a      	ldrb	r2, [r3, #0]
 8000794:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <ts_value_Handler+0x48>)
 8000796:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <ts_value_Handler+0x50>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	4a09      	ldr	r2, [pc, #36]	; (80007c4 <ts_value_Handler+0x48>)
 800079e:	480c      	ldr	r0, [pc, #48]	; (80007d0 <ts_value_Handler+0x54>)
 80007a0:	2101      	movs	r1, #1
 80007a2:	f001 ff9d 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 80007a6:	2380      	movs	r3, #128	; 0x80
 80007a8:	00db      	lsls	r3, r3, #3
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <ts_value_Handler+0x58>)
 80007ac:	0019      	movs	r1, r3
 80007ae:	0010      	movs	r0, r2
 80007b0:	f001 fec9 	bl	8002546 <HAL_GPIO_TogglePin>
}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	20000034 	.word	0x20000034
 80007c0:	200001d8 	.word	0x200001d8
 80007c4:	200001f4 	.word	0x200001f4
 80007c8:	200001ea 	.word	0x200001ea
 80007cc:	20000000 	.word	0x20000000
 80007d0:	200001f8 	.word	0x200001f8
 80007d4:	48000400 	.word	0x48000400

080007d8 <leng_value_Handler>:

void leng_value_Handler(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	*(WriteMessage[7].Write_Data1) = RxData[1];
 80007dc:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <leng_value_Handler+0x40>)
 80007de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80007e0:	4a0e      	ldr	r2, [pc, #56]	; (800081c <leng_value_Handler+0x44>)
 80007e2:	7852      	ldrb	r2, [r2, #1]
 80007e4:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0x08;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <leng_value_Handler+0x48>)
 80007e8:	2208      	movs	r2, #8
 80007ea:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_leng_value;
 80007ec:	4b0d      	ldr	r3, [pc, #52]	; (8000824 <leng_value_Handler+0x4c>)
 80007ee:	781a      	ldrb	r2, [r3, #0]
 80007f0:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <leng_value_Handler+0x48>)
 80007f2:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <leng_value_Handler+0x50>)
 80007f6:	881b      	ldrh	r3, [r3, #0]
 80007f8:	4a09      	ldr	r2, [pc, #36]	; (8000820 <leng_value_Handler+0x48>)
 80007fa:	480c      	ldr	r0, [pc, #48]	; (800082c <leng_value_Handler+0x54>)
 80007fc:	2101      	movs	r1, #1
 80007fe:	f001 ff6f 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000802:	2380      	movs	r3, #128	; 0x80
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <leng_value_Handler+0x58>)
 8000808:	0019      	movs	r1, r3
 800080a:	0010      	movs	r0, r2
 800080c:	f001 fe9b 	bl	8002546 <HAL_GPIO_TogglePin>
}
 8000810:	46c0      	nop			; (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	20000034 	.word	0x20000034
 800081c:	200001d8 	.word	0x200001d8
 8000820:	200001f4 	.word	0x200001f4
 8000824:	200001eb 	.word	0x200001eb
 8000828:	20000000 	.word	0x20000000
 800082c:	200001f8 	.word	0x200001f8
 8000830:	48000400 	.word	0x48000400

08000834 <linv_value_Handler>:

void linv_value_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
	*(WriteMessage[8].Write_Data1) = RxData[1];
 8000838:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <linv_value_Handler+0x40>)
 800083a:	228c      	movs	r2, #140	; 0x8c
 800083c:	589b      	ldr	r3, [r3, r2]
 800083e:	4a0e      	ldr	r2, [pc, #56]	; (8000878 <linv_value_Handler+0x44>)
 8000840:	7852      	ldrb	r2, [r2, #1]
 8000842:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0x09;
 8000844:	4b0d      	ldr	r3, [pc, #52]	; (800087c <linv_value_Handler+0x48>)
 8000846:	2209      	movs	r2, #9
 8000848:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_linv_value;
 800084a:	4b0d      	ldr	r3, [pc, #52]	; (8000880 <linv_value_Handler+0x4c>)
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <linv_value_Handler+0x48>)
 8000850:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <linv_value_Handler+0x50>)
 8000854:	881b      	ldrh	r3, [r3, #0]
 8000856:	4a09      	ldr	r2, [pc, #36]	; (800087c <linv_value_Handler+0x48>)
 8000858:	480b      	ldr	r0, [pc, #44]	; (8000888 <linv_value_Handler+0x54>)
 800085a:	2101      	movs	r1, #1
 800085c:	f001 ff40 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000860:	2380      	movs	r3, #128	; 0x80
 8000862:	00db      	lsls	r3, r3, #3
 8000864:	4a09      	ldr	r2, [pc, #36]	; (800088c <linv_value_Handler+0x58>)
 8000866:	0019      	movs	r1, r3
 8000868:	0010      	movs	r0, r2
 800086a:	f001 fe6c 	bl	8002546 <HAL_GPIO_TogglePin>
}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000034 	.word	0x20000034
 8000878:	200001d8 	.word	0x200001d8
 800087c:	200001f4 	.word	0x200001f4
 8000880:	200001ec 	.word	0x200001ec
 8000884:	20000000 	.word	0x20000000
 8000888:	200001f8 	.word	0x200001f8
 800088c:	48000400 	.word	0x48000400

08000890 <bat_value_Handler>:

void bat_value_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
	*(WriteMessage[9].Write_Data1) = RxData[1];
 8000894:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <bat_value_Handler+0x40>)
 8000896:	229c      	movs	r2, #156	; 0x9c
 8000898:	589b      	ldr	r3, [r3, r2]
 800089a:	4a0e      	ldr	r2, [pc, #56]	; (80008d4 <bat_value_Handler+0x44>)
 800089c:	7852      	ldrb	r2, [r2, #1]
 800089e:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0xA;
 80008a0:	4b0d      	ldr	r3, [pc, #52]	; (80008d8 <bat_value_Handler+0x48>)
 80008a2:	220a      	movs	r2, #10
 80008a4:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_bat_value;
 80008a6:	4b0d      	ldr	r3, [pc, #52]	; (80008dc <bat_value_Handler+0x4c>)
 80008a8:	781a      	ldrb	r2, [r3, #0]
 80008aa:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <bat_value_Handler+0x48>)
 80008ac:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <bat_value_Handler+0x50>)
 80008b0:	881b      	ldrh	r3, [r3, #0]
 80008b2:	4a09      	ldr	r2, [pc, #36]	; (80008d8 <bat_value_Handler+0x48>)
 80008b4:	480b      	ldr	r0, [pc, #44]	; (80008e4 <bat_value_Handler+0x54>)
 80008b6:	2101      	movs	r1, #1
 80008b8:	f001 ff12 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 80008bc:	2380      	movs	r3, #128	; 0x80
 80008be:	00db      	lsls	r3, r3, #3
 80008c0:	4a09      	ldr	r2, [pc, #36]	; (80008e8 <bat_value_Handler+0x58>)
 80008c2:	0019      	movs	r1, r3
 80008c4:	0010      	movs	r0, r2
 80008c6:	f001 fe3e 	bl	8002546 <HAL_GPIO_TogglePin>
}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20000034 	.word	0x20000034
 80008d4:	200001d8 	.word	0x200001d8
 80008d8:	200001f4 	.word	0x200001f4
 80008dc:	200001ed 	.word	0x200001ed
 80008e0:	20000000 	.word	0x20000000
 80008e4:	200001f8 	.word	0x200001f8
 80008e8:	48000400 	.word	0x48000400

080008ec <rinv_value_Handler>:

void rinv_value_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	*(WriteMessage[10].Write_Data1) = RxData[1];
 80008f0:	4b0e      	ldr	r3, [pc, #56]	; (800092c <rinv_value_Handler+0x40>)
 80008f2:	22ac      	movs	r2, #172	; 0xac
 80008f4:	589b      	ldr	r3, [r3, r2]
 80008f6:	4a0e      	ldr	r2, [pc, #56]	; (8000930 <rinv_value_Handler+0x44>)
 80008f8:	7852      	ldrb	r2, [r2, #1]
 80008fa:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0xB;
 80008fc:	4b0d      	ldr	r3, [pc, #52]	; (8000934 <rinv_value_Handler+0x48>)
 80008fe:	220b      	movs	r2, #11
 8000900:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_rinv_value;
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <rinv_value_Handler+0x4c>)
 8000904:	781a      	ldrb	r2, [r3, #0]
 8000906:	4b0b      	ldr	r3, [pc, #44]	; (8000934 <rinv_value_Handler+0x48>)
 8000908:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 800090a:	4b0c      	ldr	r3, [pc, #48]	; (800093c <rinv_value_Handler+0x50>)
 800090c:	881b      	ldrh	r3, [r3, #0]
 800090e:	4a09      	ldr	r2, [pc, #36]	; (8000934 <rinv_value_Handler+0x48>)
 8000910:	480b      	ldr	r0, [pc, #44]	; (8000940 <rinv_value_Handler+0x54>)
 8000912:	2101      	movs	r1, #1
 8000914:	f001 fee4 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	4a09      	ldr	r2, [pc, #36]	; (8000944 <rinv_value_Handler+0x58>)
 800091e:	0019      	movs	r1, r3
 8000920:	0010      	movs	r0, r2
 8000922:	f001 fe10 	bl	8002546 <HAL_GPIO_TogglePin>
}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000034 	.word	0x20000034
 8000930:	200001d8 	.word	0x200001d8
 8000934:	200001f4 	.word	0x200001f4
 8000938:	200001ee 	.word	0x200001ee
 800093c:	20000000 	.word	0x20000000
 8000940:	200001f8 	.word	0x200001f8
 8000944:	48000400 	.word	0x48000400

08000948 <reng_value_Handler>:

void reng_value_Handler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	*(WriteMessage[11].Write_Data1) = RxData[1];
 800094c:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <reng_value_Handler+0x40>)
 800094e:	22bc      	movs	r2, #188	; 0xbc
 8000950:	589b      	ldr	r3, [r3, r2]
 8000952:	4a0e      	ldr	r2, [pc, #56]	; (800098c <reng_value_Handler+0x44>)
 8000954:	7852      	ldrb	r2, [r2, #1]
 8000956:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0xC;
 8000958:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <reng_value_Handler+0x48>)
 800095a:	220c      	movs	r2, #12
 800095c:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_reng_value;
 800095e:	4b0d      	ldr	r3, [pc, #52]	; (8000994 <reng_value_Handler+0x4c>)
 8000960:	781a      	ldrb	r2, [r3, #0]
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <reng_value_Handler+0x48>)
 8000964:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <reng_value_Handler+0x50>)
 8000968:	881b      	ldrh	r3, [r3, #0]
 800096a:	4a09      	ldr	r2, [pc, #36]	; (8000990 <reng_value_Handler+0x48>)
 800096c:	480b      	ldr	r0, [pc, #44]	; (800099c <reng_value_Handler+0x54>)
 800096e:	2101      	movs	r1, #1
 8000970:	f001 feb6 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	00db      	lsls	r3, r3, #3
 8000978:	4a09      	ldr	r2, [pc, #36]	; (80009a0 <reng_value_Handler+0x58>)
 800097a:	0019      	movs	r1, r3
 800097c:	0010      	movs	r0, r2
 800097e:	f001 fde2 	bl	8002546 <HAL_GPIO_TogglePin>
}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000034 	.word	0x20000034
 800098c:	200001d8 	.word	0x200001d8
 8000990:	200001f4 	.word	0x200001f4
 8000994:	200001ef 	.word	0x200001ef
 8000998:	20000000 	.word	0x20000000
 800099c:	200001f8 	.word	0x200001f8
 80009a0:	48000400 	.word	0x48000400

080009a4 <err_value_Handler>:

void err_value_Handler(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	*(WriteMessage[12].Write_Data1) = RxData[1];
 80009a8:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <err_value_Handler+0x40>)
 80009aa:	22cc      	movs	r2, #204	; 0xcc
 80009ac:	589b      	ldr	r3, [r3, r2]
 80009ae:	4a0e      	ldr	r2, [pc, #56]	; (80009e8 <err_value_Handler+0x44>)
 80009b0:	7852      	ldrb	r2, [r2, #1]
 80009b2:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0xD;
 80009b4:	4b0d      	ldr	r3, [pc, #52]	; (80009ec <err_value_Handler+0x48>)
 80009b6:	220d      	movs	r2, #13
 80009b8:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_err_value;
 80009ba:	4b0d      	ldr	r3, [pc, #52]	; (80009f0 <err_value_Handler+0x4c>)
 80009bc:	781a      	ldrb	r2, [r3, #0]
 80009be:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <err_value_Handler+0x48>)
 80009c0:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <err_value_Handler+0x50>)
 80009c4:	881b      	ldrh	r3, [r3, #0]
 80009c6:	4a09      	ldr	r2, [pc, #36]	; (80009ec <err_value_Handler+0x48>)
 80009c8:	480b      	ldr	r0, [pc, #44]	; (80009f8 <err_value_Handler+0x54>)
 80009ca:	2101      	movs	r1, #1
 80009cc:	f001 fe88 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	00db      	lsls	r3, r3, #3
 80009d4:	4a09      	ldr	r2, [pc, #36]	; (80009fc <err_value_Handler+0x58>)
 80009d6:	0019      	movs	r1, r3
 80009d8:	0010      	movs	r0, r2
 80009da:	f001 fdb4 	bl	8002546 <HAL_GPIO_TogglePin>
}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000034 	.word	0x20000034
 80009e8:	200001d8 	.word	0x200001d8
 80009ec:	200001f4 	.word	0x200001f4
 80009f0:	200001f0 	.word	0x200001f0
 80009f4:	20000000 	.word	0x20000000
 80009f8:	200001f8 	.word	0x200001f8
 80009fc:	48000400 	.word	0x48000400

08000a00 <hv_value_Handler>:

void hv_value_Handler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
	*(WriteMessage[13].Write_Data1) = RxData[1];
 8000a04:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <hv_value_Handler+0x40>)
 8000a06:	22dc      	movs	r2, #220	; 0xdc
 8000a08:	589b      	ldr	r3, [r3, r2]
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	; (8000a44 <hv_value_Handler+0x44>)
 8000a0c:	7852      	ldrb	r2, [r2, #1]
 8000a0e:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0xE;
 8000a10:	4b0d      	ldr	r3, [pc, #52]	; (8000a48 <hv_value_Handler+0x48>)
 8000a12:	220e      	movs	r2, #14
 8000a14:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_hv_value;
 8000a16:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <hv_value_Handler+0x4c>)
 8000a18:	781a      	ldrb	r2, [r3, #0]
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <hv_value_Handler+0x48>)
 8000a1c:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <hv_value_Handler+0x50>)
 8000a20:	881b      	ldrh	r3, [r3, #0]
 8000a22:	4a09      	ldr	r2, [pc, #36]	; (8000a48 <hv_value_Handler+0x48>)
 8000a24:	480b      	ldr	r0, [pc, #44]	; (8000a54 <hv_value_Handler+0x54>)
 8000a26:	2101      	movs	r1, #1
 8000a28:	f001 fe5a 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	00db      	lsls	r3, r3, #3
 8000a30:	4a09      	ldr	r2, [pc, #36]	; (8000a58 <hv_value_Handler+0x58>)
 8000a32:	0019      	movs	r1, r3
 8000a34:	0010      	movs	r0, r2
 8000a36:	f001 fd86 	bl	8002546 <HAL_GPIO_TogglePin>
}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000034 	.word	0x20000034
 8000a44:	200001d8 	.word	0x200001d8
 8000a48:	200001f4 	.word	0x200001f4
 8000a4c:	200001f1 	.word	0x200001f1
 8000a50:	20000000 	.word	0x20000000
 8000a54:	200001f8 	.word	0x200001f8
 8000a58:	48000400 	.word	0x48000400

08000a5c <low_value_Handler>:

void low_value_Handler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	*(WriteMessage[14].Write_Data1) = RxData[1];
 8000a60:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <low_value_Handler+0x40>)
 8000a62:	22ec      	movs	r2, #236	; 0xec
 8000a64:	589b      	ldr	r3, [r3, r2]
 8000a66:	4a0e      	ldr	r2, [pc, #56]	; (8000aa0 <low_value_Handler+0x44>)
 8000a68:	7852      	ldrb	r2, [r2, #1]
 8000a6a:	701a      	strb	r2, [r3, #0]

	  CANdata[0] = 0xF;
 8000a6c:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <low_value_Handler+0x48>)
 8000a6e:	220f      	movs	r2, #15
 8000a70:	701a      	strb	r2, [r3, #0]
	  CANdata[1] = can_low_value;
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <low_value_Handler+0x4c>)
 8000a74:	781a      	ldrb	r2, [r3, #0]
 8000a76:	4b0b      	ldr	r3, [pc, #44]	; (8000aa4 <low_value_Handler+0x48>)
 8000a78:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit_IT(&hi2c1, slave_addr, CANdata, CANsize);
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <low_value_Handler+0x50>)
 8000a7c:	881b      	ldrh	r3, [r3, #0]
 8000a7e:	4a09      	ldr	r2, [pc, #36]	; (8000aa4 <low_value_Handler+0x48>)
 8000a80:	480b      	ldr	r0, [pc, #44]	; (8000ab0 <low_value_Handler+0x54>)
 8000a82:	2101      	movs	r1, #1
 8000a84:	f001 fe2c 	bl	80026e0 <HAL_I2C_Master_Transmit_IT>
	  HAL_GPIO_TogglePin(PCB_LED_RED_GPIO_Port, PCB_LED_RED_Pin);
 8000a88:	2380      	movs	r3, #128	; 0x80
 8000a8a:	00db      	lsls	r3, r3, #3
 8000a8c:	4a09      	ldr	r2, [pc, #36]	; (8000ab4 <low_value_Handler+0x58>)
 8000a8e:	0019      	movs	r1, r3
 8000a90:	0010      	movs	r0, r2
 8000a92:	f001 fd58 	bl	8002546 <HAL_GPIO_TogglePin>
}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000034 	.word	0x20000034
 8000aa0:	200001d8 	.word	0x200001d8
 8000aa4:	200001f4 	.word	0x200001f4
 8000aa8:	200001f2 	.word	0x200001f2
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	200001f8 	.word	0x200001f8
 8000ab4:	48000400 	.word	0x48000400

08000ab8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b089      	sub	sp, #36	; 0x24
 8000abc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	240c      	movs	r4, #12
 8000ac0:	193b      	adds	r3, r7, r4
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	2314      	movs	r3, #20
 8000ac6:	001a      	movs	r2, r3
 8000ac8:	2100      	movs	r1, #0
 8000aca:	f004 fff7 	bl	8005abc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ace:	4b49      	ldr	r3, [pc, #292]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000ad0:	695a      	ldr	r2, [r3, #20]
 8000ad2:	4b48      	ldr	r3, [pc, #288]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000ad4:	2180      	movs	r1, #128	; 0x80
 8000ad6:	03c9      	lsls	r1, r1, #15
 8000ad8:	430a      	orrs	r2, r1
 8000ada:	615a      	str	r2, [r3, #20]
 8000adc:	4b45      	ldr	r3, [pc, #276]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000ade:	695a      	ldr	r2, [r3, #20]
 8000ae0:	2380      	movs	r3, #128	; 0x80
 8000ae2:	03db      	lsls	r3, r3, #15
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	4b42      	ldr	r3, [pc, #264]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000aec:	695a      	ldr	r2, [r3, #20]
 8000aee:	4b41      	ldr	r3, [pc, #260]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000af0:	2180      	movs	r1, #128	; 0x80
 8000af2:	0289      	lsls	r1, r1, #10
 8000af4:	430a      	orrs	r2, r1
 8000af6:	615a      	str	r2, [r3, #20]
 8000af8:	4b3e      	ldr	r3, [pc, #248]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000afa:	695a      	ldr	r2, [r3, #20]
 8000afc:	2380      	movs	r3, #128	; 0x80
 8000afe:	029b      	lsls	r3, r3, #10
 8000b00:	4013      	ands	r3, r2
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	4b3b      	ldr	r3, [pc, #236]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000b08:	695a      	ldr	r2, [r3, #20]
 8000b0a:	4b3a      	ldr	r3, [pc, #232]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000b0c:	2180      	movs	r1, #128	; 0x80
 8000b0e:	02c9      	lsls	r1, r1, #11
 8000b10:	430a      	orrs	r2, r1
 8000b12:	615a      	str	r2, [r3, #20]
 8000b14:	4b37      	ldr	r3, [pc, #220]	; (8000bf4 <MX_GPIO_Init+0x13c>)
 8000b16:	695a      	ldr	r2, [r3, #20]
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	02db      	lsls	r3, r3, #11
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PCB_LED_RED_Pin|PCB_LED_GREEN_Pin|LED_MF_GREEN_Pin|LED_MF_RED_Pin
 8000b22:	23fc      	movs	r3, #252	; 0xfc
 8000b24:	021b      	lsls	r3, r3, #8
 8000b26:	4834      	ldr	r0, [pc, #208]	; (8000bf8 <MX_GPIO_Init+0x140>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	0019      	movs	r1, r3
 8000b2c:	f001 fcee 	bl	800250c <HAL_GPIO_WritePin>
                          |LED_MDF_GREEN_Pin|LED_MDF_RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8000b30:	193b      	adds	r3, r7, r4
 8000b32:	2201      	movs	r2, #1
 8000b34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b36:	193b      	adds	r3, r7, r4
 8000b38:	2288      	movs	r2, #136	; 0x88
 8000b3a:	0352      	lsls	r2, r2, #13
 8000b3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b3e:	193b      	adds	r3, r7, r4
 8000b40:	2201      	movs	r2, #1
 8000b42:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000b44:	193a      	adds	r2, r7, r4
 8000b46:	2390      	movs	r3, #144	; 0x90
 8000b48:	05db      	lsls	r3, r3, #23
 8000b4a:	0011      	movs	r1, r2
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f001 fb75 	bl	800223c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW2_Pin;
 8000b52:	193b      	adds	r3, r7, r4
 8000b54:	2202      	movs	r2, #2
 8000b56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b58:	193b      	adds	r3, r7, r4
 8000b5a:	2284      	movs	r2, #132	; 0x84
 8000b5c:	0392      	lsls	r2, r2, #14
 8000b5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	2201      	movs	r2, #1
 8000b64:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 8000b66:	193a      	adds	r2, r7, r4
 8000b68:	2390      	movs	r3, #144	; 0x90
 8000b6a:	05db      	lsls	r3, r3, #23
 8000b6c:	0011      	movs	r1, r2
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f001 fb64 	bl	800223c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = SW3_Pin|SW4_Pin|SW5_Pin|SW6_Pin
 8000b74:	193b      	adds	r3, r7, r4
 8000b76:	22fc      	movs	r2, #252	; 0xfc
 8000b78:	601a      	str	r2, [r3, #0]
                          |SW7_Pin|SW8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b7a:	193b      	adds	r3, r7, r4
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b86:	193a      	adds	r2, r7, r4
 8000b88:	2390      	movs	r3, #144	; 0x90
 8000b8a:	05db      	lsls	r3, r3, #23
 8000b8c:	0011      	movs	r1, r2
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f001 fb54 	bl	800223c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW9_Pin|SW10_Pin;
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	2203      	movs	r2, #3
 8000b98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	193b      	adds	r3, r7, r4
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba6:	193b      	adds	r3, r7, r4
 8000ba8:	4a13      	ldr	r2, [pc, #76]	; (8000bf8 <MX_GPIO_Init+0x140>)
 8000baa:	0019      	movs	r1, r3
 8000bac:	0010      	movs	r0, r2
 8000bae:	f001 fb45 	bl	800223c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = PCB_LED_RED_Pin|PCB_LED_GREEN_Pin|LED_MF_GREEN_Pin|LED_MF_RED_Pin
 8000bb2:	0021      	movs	r1, r4
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	22fc      	movs	r2, #252	; 0xfc
 8000bb8:	0212      	lsls	r2, r2, #8
 8000bba:	601a      	str	r2, [r3, #0]
                          |LED_MDF_GREEN_Pin|LED_MDF_RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2200      	movs	r2, #0
 8000bcc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	4a09      	ldr	r2, [pc, #36]	; (8000bf8 <MX_GPIO_Init+0x140>)
 8000bd2:	0019      	movs	r1, r3
 8000bd4:	0010      	movs	r0, r2
 8000bd6:	f001 fb31 	bl	800223c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2103      	movs	r1, #3
 8000bde:	2005      	movs	r0, #5
 8000be0:	f001 faa8 	bl	8002134 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000be4:	2005      	movs	r0, #5
 8000be6:	f001 faba 	bl	800215e <HAL_NVIC_EnableIRQ>

}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b009      	add	sp, #36	; 0x24
 8000bf0:	bd90      	pop	{r4, r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48000400 	.word	0x48000400

08000bfc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c00:	4b1b      	ldr	r3, [pc, #108]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c02:	4a1c      	ldr	r2, [pc, #112]	; (8000c74 <MX_I2C1_Init+0x78>)
 8000c04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000c06:	4b1a      	ldr	r3, [pc, #104]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c08:	4a1b      	ldr	r2, [pc, #108]	; (8000c78 <MX_I2C1_Init+0x7c>)
 8000c0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c0c:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c12:	4b17      	ldr	r3, [pc, #92]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c18:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c1e:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c24:	4b12      	ldr	r3, [pc, #72]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c36:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f001 fcbb 	bl	80025b4 <HAL_I2C_Init>
 8000c3e:	1e03      	subs	r3, r0, #0
 8000c40:	d001      	beq.n	8000c46 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c42:	f000 f964 	bl	8000f0e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c46:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c48:	2100      	movs	r1, #0
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f003 fa54 	bl	80040f8 <HAL_I2CEx_ConfigAnalogFilter>
 8000c50:	1e03      	subs	r3, r0, #0
 8000c52:	d001      	beq.n	8000c58 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000c54:	f000 f95b 	bl	8000f0e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c58:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <MX_I2C1_Init+0x74>)
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f003 fa97 	bl	8004190 <HAL_I2CEx_ConfigDigitalFilter>
 8000c62:	1e03      	subs	r3, r0, #0
 8000c64:	d001      	beq.n	8000c6a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c66:	f000 f952 	bl	8000f0e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	200001f8 	.word	0x200001f8
 8000c74:	40005400 	.word	0x40005400
 8000c78:	2000090e 	.word	0x2000090e

08000c7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c7c:	b590      	push	{r4, r7, lr}
 8000c7e:	b08b      	sub	sp, #44	; 0x2c
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	2414      	movs	r4, #20
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	0018      	movs	r0, r3
 8000c8a:	2314      	movs	r3, #20
 8000c8c:	001a      	movs	r2, r3
 8000c8e:	2100      	movs	r1, #0
 8000c90:	f004 ff14 	bl	8005abc <memset>
  if(i2cHandle->Instance==I2C1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a21      	ldr	r2, [pc, #132]	; (8000d20 <HAL_I2C_MspInit+0xa4>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d13b      	bne.n	8000d16 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9e:	4b21      	ldr	r3, [pc, #132]	; (8000d24 <HAL_I2C_MspInit+0xa8>)
 8000ca0:	695a      	ldr	r2, [r3, #20]
 8000ca2:	4b20      	ldr	r3, [pc, #128]	; (8000d24 <HAL_I2C_MspInit+0xa8>)
 8000ca4:	2180      	movs	r1, #128	; 0x80
 8000ca6:	0289      	lsls	r1, r1, #10
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	615a      	str	r2, [r3, #20]
 8000cac:	4b1d      	ldr	r3, [pc, #116]	; (8000d24 <HAL_I2C_MspInit+0xa8>)
 8000cae:	695a      	ldr	r2, [r3, #20]
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	029b      	lsls	r3, r3, #10
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8000cba:	193b      	adds	r3, r7, r4
 8000cbc:	22c0      	movs	r2, #192	; 0xc0
 8000cbe:	00d2      	lsls	r2, r2, #3
 8000cc0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc2:	0021      	movs	r1, r4
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	2212      	movs	r2, #18
 8000cc8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	187b      	adds	r3, r7, r1
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	2203      	movs	r2, #3
 8000cd4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cd6:	187b      	adds	r3, r7, r1
 8000cd8:	2204      	movs	r2, #4
 8000cda:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cdc:	187a      	adds	r2, r7, r1
 8000cde:	2390      	movs	r3, #144	; 0x90
 8000ce0:	05db      	lsls	r3, r3, #23
 8000ce2:	0011      	movs	r1, r2
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f001 faa9 	bl	800223c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cea:	4b0e      	ldr	r3, [pc, #56]	; (8000d24 <HAL_I2C_MspInit+0xa8>)
 8000cec:	69da      	ldr	r2, [r3, #28]
 8000cee:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <HAL_I2C_MspInit+0xa8>)
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	0389      	lsls	r1, r1, #14
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	61da      	str	r2, [r3, #28]
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <HAL_I2C_MspInit+0xa8>)
 8000cfa:	69da      	ldr	r2, [r3, #28]
 8000cfc:	2380      	movs	r3, #128	; 0x80
 8000cfe:	039b      	lsls	r3, r3, #14
 8000d00:	4013      	ands	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2017      	movs	r0, #23
 8000d0c:	f001 fa12 	bl	8002134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000d10:	2017      	movs	r0, #23
 8000d12:	f001 fa24 	bl	800215e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b00b      	add	sp, #44	; 0x2c
 8000d1c:	bd90      	pop	{r4, r7, pc}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	40005400 	.word	0x40005400
 8000d24:	40021000 	.word	0x40021000

08000d28 <HAL_GPIO_EXTI_Callback>:


uint8_t key_lock = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	0002      	movs	r2, r0
 8000d30:	1dbb      	adds	r3, r7, #6
 8000d32:	801a      	strh	r2, [r3, #0]
	if(!key_lock && GPIO_Pin == SW1_Pin)
 8000d34:	4b29      	ldr	r3, [pc, #164]	; (8000ddc <HAL_GPIO_EXTI_Callback+0xb4>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d112      	bne.n	8000d62 <HAL_GPIO_EXTI_Callback+0x3a>
 8000d3c:	1dbb      	adds	r3, r7, #6
 8000d3e:	881b      	ldrh	r3, [r3, #0]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d10e      	bne.n	8000d62 <HAL_GPIO_EXTI_Callback+0x3a>
	{
		key_lock = 1;
 8000d44:	4b25      	ldr	r3, [pc, #148]	; (8000ddc <HAL_GPIO_EXTI_Callback+0xb4>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(PCB_LED_GREEN_GPIO_Port, PCB_LED_GREEN_Pin);
 8000d4a:	2380      	movs	r3, #128	; 0x80
 8000d4c:	011b      	lsls	r3, r3, #4
 8000d4e:	4a24      	ldr	r2, [pc, #144]	; (8000de0 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000d50:	0019      	movs	r1, r3
 8000d52:	0010      	movs	r0, r2
 8000d54:	f001 fbf7 	bl	8002546 <HAL_GPIO_TogglePin>
		HAL_TIM_Base_Start_IT(&htim14);
 8000d58:	4b22      	ldr	r3, [pc, #136]	; (8000de4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f004 f896 	bl	8004e8c <HAL_TIM_Base_Start_IT>
 8000d60:	e038      	b.n	8000dd4 <HAL_GPIO_EXTI_Callback+0xac>
	}

	else if(key_lock && GPIO_Pin == SW1_Pin)
 8000d62:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <HAL_GPIO_EXTI_Callback+0xb4>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d00c      	beq.n	8000d84 <HAL_GPIO_EXTI_Callback+0x5c>
 8000d6a:	1dbb      	adds	r3, r7, #6
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d108      	bne.n	8000d84 <HAL_GPIO_EXTI_Callback+0x5c>
	{
		HAL_TIM_Base_Stop_IT(&htim14);
 8000d72:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000d74:	0018      	movs	r0, r3
 8000d76:	f004 f8d5 	bl	8004f24 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Start_IT(&htim14);
 8000d7a:	4b1a      	ldr	r3, [pc, #104]	; (8000de4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f004 f885 	bl	8004e8c <HAL_TIM_Base_Start_IT>
 8000d82:	e027      	b.n	8000dd4 <HAL_GPIO_EXTI_Callback+0xac>
	}

	else if(!key_lock && GPIO_Pin == SW2_Pin)
 8000d84:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <HAL_GPIO_EXTI_Callback+0xb4>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d112      	bne.n	8000db2 <HAL_GPIO_EXTI_Callback+0x8a>
 8000d8c:	1dbb      	adds	r3, r7, #6
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d10e      	bne.n	8000db2 <HAL_GPIO_EXTI_Callback+0x8a>
	{
		key_lock = 1;
 8000d94:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <HAL_GPIO_EXTI_Callback+0xb4>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(PCB_LED_GREEN_GPIO_Port, PCB_LED_GREEN_Pin);
 8000d9a:	2380      	movs	r3, #128	; 0x80
 8000d9c:	011b      	lsls	r3, r3, #4
 8000d9e:	4a10      	ldr	r2, [pc, #64]	; (8000de0 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000da0:	0019      	movs	r1, r3
 8000da2:	0010      	movs	r0, r2
 8000da4:	f001 fbcf 	bl	8002546 <HAL_GPIO_TogglePin>
		HAL_TIM_Base_Start_IT(&htim14);
 8000da8:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000daa:	0018      	movs	r0, r3
 8000dac:	f004 f86e 	bl	8004e8c <HAL_TIM_Base_Start_IT>
 8000db0:	e010      	b.n	8000dd4 <HAL_GPIO_EXTI_Callback+0xac>
	}

	else if(key_lock && GPIO_Pin == SW2_Pin)
 8000db2:	4b0a      	ldr	r3, [pc, #40]	; (8000ddc <HAL_GPIO_EXTI_Callback+0xb4>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d00c      	beq.n	8000dd4 <HAL_GPIO_EXTI_Callback+0xac>
 8000dba:	1dbb      	adds	r3, r7, #6
 8000dbc:	881b      	ldrh	r3, [r3, #0]
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d108      	bne.n	8000dd4 <HAL_GPIO_EXTI_Callback+0xac>
	{
		HAL_TIM_Base_Stop_IT(&htim14);
 8000dc2:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f004 f8ad 	bl	8004f24 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Start_IT(&htim14);
 8000dca:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f004 f85d 	bl	8004e8c <HAL_TIM_Base_Start_IT>
	}
}
 8000dd2:	e7ff      	b.n	8000dd4 <HAL_GPIO_EXTI_Callback+0xac>
 8000dd4:	46c0      	nop			; (mov r8, r8)
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b002      	add	sp, #8
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	2000024e 	.word	0x2000024e
 8000de0:	48000400 	.word	0x48000400
 8000de4:	20000250 	.word	0x20000250

08000de8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if (key_lock == 1 && htim == &htim14) {
 8000df0:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d10a      	bne.n	8000e0e <HAL_TIM_PeriodElapsedCallback+0x26>
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d106      	bne.n	8000e0e <HAL_TIM_PeriodElapsedCallback+0x26>
    HAL_TIM_Base_Stop_IT(&htim14);
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000e02:	0018      	movs	r0, r3
 8000e04:	f004 f88e 	bl	8004f24 <HAL_TIM_Base_Stop_IT>
    key_lock = 0;
 8000e08:	4b03      	ldr	r3, [pc, #12]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
  }
}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b002      	add	sp, #8
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	2000024e 	.word	0x2000024e
 8000e1c:	20000250 	.word	0x20000250

08000e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e26:	f000 fa03 	bl	8001230 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e2a:	f000 f813 	bl	8000e54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f7ff fe43 	bl	8000ab8 <MX_GPIO_Init>
  MX_CAN_Init();
 8000e32:	f7ff f9f5 	bl	8000220 <MX_CAN_Init>
  MX_I2C1_Init();
 8000e36:	f7ff fee1 	bl	8000bfc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000e3a:	f000 f939 	bl	80010b0 <MX_USART1_UART_Init>
  MX_TIM14_Init();
 8000e3e:	f000 f8e7 	bl	8001010 <MX_TIM14_Init>

//  HAL_GPIO_TogglePin(PCB_LED_GREEN_GPIO_Port, PCB_LED_GREEN_Pin);
//  HAL_Delay(100);
//  HAL_GPIO_TogglePin(PCB_LED_GREEN_GPIO_Port, PCB_LED_GREEN_Pin);
//  HAL_Delay(100);
  CAN_Init();
 8000e42:	f7ff fa7b 	bl	800033c <CAN_Init>
  //SLAVE MUSI MIEĆ ZASILANIE W MOMENCIE WYWO�?ANIA TEJ FUNKCJI, INACZEJ PROGRAM PÓJDZIE DALEJ
  HAL_Delay(200);
  HAL_TIM_Base_Start_IT(&htim14);
*/

  uint8_t CANdata[2] = {0, 0};
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	2200      	movs	r2, #0
 8000e4a:	801a      	strh	r2, [r3, #0]
  uint16_t CANsize = 2;
 8000e4c:	1dbb      	adds	r3, r7, #6
 8000e4e:	2202      	movs	r2, #2
 8000e50:	801a      	strh	r2, [r3, #0]

  while (1)
 8000e52:	e7fe      	b.n	8000e52 <main+0x32>

08000e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e54:	b590      	push	{r4, r7, lr}
 8000e56:	b099      	sub	sp, #100	; 0x64
 8000e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5a:	242c      	movs	r4, #44	; 0x2c
 8000e5c:	193b      	adds	r3, r7, r4
 8000e5e:	0018      	movs	r0, r3
 8000e60:	2334      	movs	r3, #52	; 0x34
 8000e62:	001a      	movs	r2, r3
 8000e64:	2100      	movs	r1, #0
 8000e66:	f004 fe29 	bl	8005abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e6a:	231c      	movs	r3, #28
 8000e6c:	18fb      	adds	r3, r7, r3
 8000e6e:	0018      	movs	r0, r3
 8000e70:	2310      	movs	r3, #16
 8000e72:	001a      	movs	r2, r3
 8000e74:	2100      	movs	r1, #0
 8000e76:	f004 fe21 	bl	8005abc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	2318      	movs	r3, #24
 8000e80:	001a      	movs	r2, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	f004 fe1a 	bl	8005abc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000e88:	0021      	movs	r1, r4
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	2201      	movs	r2, #1
 8000e94:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e96:	187b      	adds	r3, r7, r1
 8000e98:	2201      	movs	r2, #1
 8000e9a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e9c:	187b      	adds	r3, r7, r1
 8000e9e:	2210      	movs	r2, #16
 8000ea0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ea2:	187b      	adds	r3, r7, r1
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f003 f9bc 	bl	8004228 <HAL_RCC_OscConfig>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d001      	beq.n	8000eb8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000eb4:	f000 f82b 	bl	8000f0e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb8:	211c      	movs	r1, #28
 8000eba:	187b      	adds	r3, r7, r1
 8000ebc:	2207      	movs	r2, #7
 8000ebe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ecc:	187b      	adds	r3, r7, r1
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f003 fd2c 	bl	8004934 <HAL_RCC_ClockConfig>
 8000edc:	1e03      	subs	r3, r0, #0
 8000ede:	d001      	beq.n	8000ee4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ee0:	f000 f815 	bl	8000f0e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2221      	movs	r2, #33	; 0x21
 8000ee8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000eea:	1d3b      	adds	r3, r7, #4
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f003 fe89 	bl	8004c10 <HAL_RCCEx_PeriphCLKConfig>
 8000efe:	1e03      	subs	r3, r0, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000f02:	f000 f804 	bl	8000f0e <Error_Handler>
  }
}
 8000f06:	46c0      	nop			; (mov r8, r8)
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	b019      	add	sp, #100	; 0x64
 8000f0c:	bd90      	pop	{r4, r7, pc}

08000f0e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f12:	b672      	cpsid	i
}
 8000f14:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <Error_Handler+0x8>

08000f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <HAL_MspInit+0x44>)
 8000f20:	699a      	ldr	r2, [r3, #24]
 8000f22:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <HAL_MspInit+0x44>)
 8000f24:	2101      	movs	r1, #1
 8000f26:	430a      	orrs	r2, r1
 8000f28:	619a      	str	r2, [r3, #24]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <HAL_MspInit+0x44>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	2201      	movs	r2, #1
 8000f30:	4013      	ands	r3, r2
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f36:	4b09      	ldr	r3, [pc, #36]	; (8000f5c <HAL_MspInit+0x44>)
 8000f38:	69da      	ldr	r2, [r3, #28]
 8000f3a:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <HAL_MspInit+0x44>)
 8000f3c:	2180      	movs	r1, #128	; 0x80
 8000f3e:	0549      	lsls	r1, r1, #21
 8000f40:	430a      	orrs	r2, r1
 8000f42:	61da      	str	r2, [r3, #28]
 8000f44:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <HAL_MspInit+0x44>)
 8000f46:	69da      	ldr	r2, [r3, #28]
 8000f48:	2380      	movs	r3, #128	; 0x80
 8000f4a:	055b      	lsls	r3, r3, #21
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f52:	46c0      	nop			; (mov r8, r8)
 8000f54:	46bd      	mov	sp, r7
 8000f56:	b002      	add	sp, #8
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	46c0      	nop			; (mov r8, r8)
 8000f5c:	40021000 	.word	0x40021000

08000f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <NMI_Handler+0x4>

08000f66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6a:	e7fe      	b.n	8000f6a <HardFault_Handler+0x4>

08000f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f70:	46c0      	nop			; (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f84:	f000 f99c 	bl	80012c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f88:	46c0      	nop			; (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 8000f92:	2001      	movs	r0, #1
 8000f94:	f001 faf2 	bl	800257c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f001 faef 	bl	800257c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <TIM14_IRQHandler+0x14>)
 8000faa:	0018      	movs	r0, r3
 8000fac:	f003 ffe8 	bl	8004f80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000fb0:	46c0      	nop			; (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	20000250 	.word	0x20000250

08000fbc <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8000fc0:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <I2C1_IRQHandler+0x2c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	699a      	ldr	r2, [r3, #24]
 8000fc6:	23e0      	movs	r3, #224	; 0xe0
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d004      	beq.n	8000fd8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000fce:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <I2C1_IRQHandler+0x2c>)
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f001 fc1b 	bl	800280c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000fd6:	e003      	b.n	8000fe0 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000fd8:	4b03      	ldr	r3, [pc, #12]	; (8000fe8 <I2C1_IRQHandler+0x2c>)
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f001 fbfc 	bl	80027d8 <HAL_I2C_EV_IRQHandler>
}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	200001f8 	.word	0x200001f8

08000fec <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000ff0:	4b03      	ldr	r3, [pc, #12]	; (8001000 <CEC_CAN_IRQHandler+0x14>)
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f000 fddd 	bl	8001bb2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000ff8:	46c0      	nop			; (mov r8, r8)
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	2000014c 	.word	0x2000014c

08001004 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <MX_TIM14_Init>:

TIM_HandleTypeDef htim14;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001014:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_TIM14_Init+0x40>)
 8001016:	4a0f      	ldr	r2, [pc, #60]	; (8001054 <MX_TIM14_Init+0x44>)
 8001018:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1599;
 800101a:	4b0d      	ldr	r3, [pc, #52]	; (8001050 <MX_TIM14_Init+0x40>)
 800101c:	4a0e      	ldr	r2, [pc, #56]	; (8001058 <MX_TIM14_Init+0x48>)
 800101e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001020:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <MX_TIM14_Init+0x40>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1499;
 8001026:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <MX_TIM14_Init+0x40>)
 8001028:	4a0c      	ldr	r2, [pc, #48]	; (800105c <MX_TIM14_Init+0x4c>)
 800102a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800102c:	4b08      	ldr	r3, [pc, #32]	; (8001050 <MX_TIM14_Init+0x40>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001032:	4b07      	ldr	r3, [pc, #28]	; (8001050 <MX_TIM14_Init+0x40>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001038:	4b05      	ldr	r3, [pc, #20]	; (8001050 <MX_TIM14_Init+0x40>)
 800103a:	0018      	movs	r0, r3
 800103c:	f003 fed6 	bl	8004dec <HAL_TIM_Base_Init>
 8001040:	1e03      	subs	r3, r0, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8001044:	f7ff ff63 	bl	8000f0e <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001048:	46c0      	nop			; (mov r8, r8)
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	20000250 	.word	0x20000250
 8001054:	40002000 	.word	0x40002000
 8001058:	0000063f 	.word	0x0000063f
 800105c:	000005db 	.word	0x000005db

08001060 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a0e      	ldr	r2, [pc, #56]	; (80010a8 <HAL_TIM_Base_MspInit+0x48>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d115      	bne.n	800109e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <HAL_TIM_Base_MspInit+0x4c>)
 8001074:	69da      	ldr	r2, [r3, #28]
 8001076:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <HAL_TIM_Base_MspInit+0x4c>)
 8001078:	2180      	movs	r1, #128	; 0x80
 800107a:	0049      	lsls	r1, r1, #1
 800107c:	430a      	orrs	r2, r1
 800107e:	61da      	str	r2, [r3, #28]
 8001080:	4b0a      	ldr	r3, [pc, #40]	; (80010ac <HAL_TIM_Base_MspInit+0x4c>)
 8001082:	69da      	ldr	r2, [r3, #28]
 8001084:	2380      	movs	r3, #128	; 0x80
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4013      	ands	r3, r2
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	2013      	movs	r0, #19
 8001094:	f001 f84e 	bl	8002134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001098:	2013      	movs	r0, #19
 800109a:	f001 f860 	bl	800215e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b004      	add	sp, #16
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	40002000 	.word	0x40002000
 80010ac:	40021000 	.word	0x40021000

080010b0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010b4:	4b14      	ldr	r3, [pc, #80]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010b6:	4a15      	ldr	r2, [pc, #84]	; (800110c <MX_USART1_UART_Init+0x5c>)
 80010b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80010ba:	4b13      	ldr	r3, [pc, #76]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010bc:	2296      	movs	r2, #150	; 0x96
 80010be:	0212      	lsls	r2, r2, #8
 80010c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e0:	4b09      	ldr	r3, [pc, #36]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e6:	4b08      	ldr	r3, [pc, #32]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f2:	4b05      	ldr	r3, [pc, #20]	; (8001108 <MX_USART1_UART_Init+0x58>)
 80010f4:	0018      	movs	r0, r3
 80010f6:	f004 f8ff 	bl	80052f8 <HAL_UART_Init>
 80010fa:	1e03      	subs	r3, r0, #0
 80010fc:	d001      	beq.n	8001102 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80010fe:	f7ff ff06 	bl	8000f0e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001102:	46c0      	nop			; (mov r8, r8)
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000298 	.word	0x20000298
 800110c:	40013800 	.word	0x40013800

08001110 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b08b      	sub	sp, #44	; 0x2c
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	2414      	movs	r4, #20
 800111a:	193b      	adds	r3, r7, r4
 800111c:	0018      	movs	r0, r3
 800111e:	2314      	movs	r3, #20
 8001120:	001a      	movs	r2, r3
 8001122:	2100      	movs	r1, #0
 8001124:	f004 fcca 	bl	8005abc <memset>
  if(uartHandle->Instance==USART1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a1c      	ldr	r2, [pc, #112]	; (80011a0 <HAL_UART_MspInit+0x90>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d131      	bne.n	8001196 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001132:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <HAL_UART_MspInit+0x94>)
 8001134:	699a      	ldr	r2, [r3, #24]
 8001136:	4b1b      	ldr	r3, [pc, #108]	; (80011a4 <HAL_UART_MspInit+0x94>)
 8001138:	2180      	movs	r1, #128	; 0x80
 800113a:	01c9      	lsls	r1, r1, #7
 800113c:	430a      	orrs	r2, r1
 800113e:	619a      	str	r2, [r3, #24]
 8001140:	4b18      	ldr	r3, [pc, #96]	; (80011a4 <HAL_UART_MspInit+0x94>)
 8001142:	699a      	ldr	r2, [r3, #24]
 8001144:	2380      	movs	r3, #128	; 0x80
 8001146:	01db      	lsls	r3, r3, #7
 8001148:	4013      	ands	r3, r2
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114e:	4b15      	ldr	r3, [pc, #84]	; (80011a4 <HAL_UART_MspInit+0x94>)
 8001150:	695a      	ldr	r2, [r3, #20]
 8001152:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <HAL_UART_MspInit+0x94>)
 8001154:	2180      	movs	r1, #128	; 0x80
 8001156:	02c9      	lsls	r1, r1, #11
 8001158:	430a      	orrs	r2, r1
 800115a:	615a      	str	r2, [r3, #20]
 800115c:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <HAL_UART_MspInit+0x94>)
 800115e:	695a      	ldr	r2, [r3, #20]
 8001160:	2380      	movs	r3, #128	; 0x80
 8001162:	02db      	lsls	r3, r3, #11
 8001164:	4013      	ands	r3, r2
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800116a:	0021      	movs	r1, r4
 800116c:	187b      	adds	r3, r7, r1
 800116e:	22c0      	movs	r2, #192	; 0xc0
 8001170:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	187b      	adds	r3, r7, r1
 8001174:	2202      	movs	r2, #2
 8001176:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	187b      	adds	r3, r7, r1
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800117e:	187b      	adds	r3, r7, r1
 8001180:	2203      	movs	r2, #3
 8001182:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8001184:	187b      	adds	r3, r7, r1
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118a:	187b      	adds	r3, r7, r1
 800118c:	4a06      	ldr	r2, [pc, #24]	; (80011a8 <HAL_UART_MspInit+0x98>)
 800118e:	0019      	movs	r1, r3
 8001190:	0010      	movs	r0, r2
 8001192:	f001 f853 	bl	800223c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	46bd      	mov	sp, r7
 800119a:	b00b      	add	sp, #44	; 0x2c
 800119c:	bd90      	pop	{r4, r7, pc}
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	40013800 	.word	0x40013800
 80011a4:	40021000 	.word	0x40021000
 80011a8:	48000400 	.word	0x48000400

080011ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011ac:	4813      	ldr	r0, [pc, #76]	; (80011fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011ae:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 80011b0:	4813      	ldr	r0, [pc, #76]	; (8001200 <LoopForever+0x6>)
    LDR R1, [R0]
 80011b2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80011b4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80011b6:	4a13      	ldr	r2, [pc, #76]	; (8001204 <LoopForever+0xa>)
    CMP R1, R2
 80011b8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80011ba:	d105      	bne.n	80011c8 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80011bc:	4812      	ldr	r0, [pc, #72]	; (8001208 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80011be:	4913      	ldr	r1, [pc, #76]	; (800120c <LoopForever+0x12>)
    STR R1, [R0]
 80011c0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80011c2:	4813      	ldr	r0, [pc, #76]	; (8001210 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80011c4:	4913      	ldr	r1, [pc, #76]	; (8001214 <LoopForever+0x1a>)
    STR R1, [R0]
 80011c6:	6001      	str	r1, [r0, #0]

080011c8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c8:	4813      	ldr	r0, [pc, #76]	; (8001218 <LoopForever+0x1e>)
  ldr r1, =_edata
 80011ca:	4914      	ldr	r1, [pc, #80]	; (800121c <LoopForever+0x22>)
  ldr r2, =_sidata
 80011cc:	4a14      	ldr	r2, [pc, #80]	; (8001220 <LoopForever+0x26>)
  movs r3, #0
 80011ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d0:	e002      	b.n	80011d8 <LoopCopyDataInit>

080011d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d6:	3304      	adds	r3, #4

080011d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011dc:	d3f9      	bcc.n	80011d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011de:	4a11      	ldr	r2, [pc, #68]	; (8001224 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80011e0:	4c11      	ldr	r4, [pc, #68]	; (8001228 <LoopForever+0x2e>)
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e4:	e001      	b.n	80011ea <LoopFillZerobss>

080011e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e8:	3204      	adds	r2, #4

080011ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ec:	d3fb      	bcc.n	80011e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80011ee:	f7ff ff09 	bl	8001004 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80011f2:	f004 fc3f 	bl	8005a74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011f6:	f7ff fe13 	bl	8000e20 <main>

080011fa <LoopForever>:

LoopForever:
    b LoopForever
 80011fa:	e7fe      	b.n	80011fa <LoopForever>
  ldr   r0, =_estack
 80011fc:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001200:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001204:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001208:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 800120c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001210:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001214:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001218:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800121c:	20000130 	.word	0x20000130
  ldr r2, =_sidata
 8001220:	08005b24 	.word	0x08005b24
  ldr r2, =_sbss
 8001224:	20000130 	.word	0x20000130
  ldr r4, =_ebss
 8001228:	20000324 	.word	0x20000324

0800122c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800122c:	e7fe      	b.n	800122c <ADC1_IRQHandler>
	...

08001230 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001234:	4b07      	ldr	r3, [pc, #28]	; (8001254 <HAL_Init+0x24>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <HAL_Init+0x24>)
 800123a:	2110      	movs	r1, #16
 800123c:	430a      	orrs	r2, r1
 800123e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001240:	2003      	movs	r0, #3
 8001242:	f000 f809 	bl	8001258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001246:	f7ff fe67 	bl	8000f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800124a:	2300      	movs	r3, #0
}
 800124c:	0018      	movs	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	40022000 	.word	0x40022000

08001258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001260:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <HAL_InitTick+0x5c>)
 8001262:	681c      	ldr	r4, [r3, #0]
 8001264:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <HAL_InitTick+0x60>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	0019      	movs	r1, r3
 800126a:	23fa      	movs	r3, #250	; 0xfa
 800126c:	0098      	lsls	r0, r3, #2
 800126e:	f7fe ff4b 	bl	8000108 <__udivsi3>
 8001272:	0003      	movs	r3, r0
 8001274:	0019      	movs	r1, r3
 8001276:	0020      	movs	r0, r4
 8001278:	f7fe ff46 	bl	8000108 <__udivsi3>
 800127c:	0003      	movs	r3, r0
 800127e:	0018      	movs	r0, r3
 8001280:	f000 ff7d 	bl	800217e <HAL_SYSTICK_Config>
 8001284:	1e03      	subs	r3, r0, #0
 8001286:	d001      	beq.n	800128c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e00f      	b.n	80012ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b03      	cmp	r3, #3
 8001290:	d80b      	bhi.n	80012aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	2301      	movs	r3, #1
 8001296:	425b      	negs	r3, r3
 8001298:	2200      	movs	r2, #0
 800129a:	0018      	movs	r0, r3
 800129c:	f000 ff4a 	bl	8002134 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a0:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_InitTick+0x64>)
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	e000      	b.n	80012ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	0018      	movs	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b003      	add	sp, #12
 80012b2:	bd90      	pop	{r4, r7, pc}
 80012b4:	20000124 	.word	0x20000124
 80012b8:	2000012c 	.word	0x2000012c
 80012bc:	20000128 	.word	0x20000128

080012c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c4:	4b05      	ldr	r3, [pc, #20]	; (80012dc <HAL_IncTick+0x1c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	001a      	movs	r2, r3
 80012ca:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <HAL_IncTick+0x20>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	18d2      	adds	r2, r2, r3
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <HAL_IncTick+0x20>)
 80012d2:	601a      	str	r2, [r3, #0]
}
 80012d4:	46c0      	nop			; (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	2000012c 	.word	0x2000012c
 80012e0:	20000320 	.word	0x20000320

080012e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  return uwTick;
 80012e8:	4b02      	ldr	r3, [pc, #8]	; (80012f4 <HAL_GetTick+0x10>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	0018      	movs	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	46c0      	nop			; (mov r8, r8)
 80012f4:	20000320 	.word	0x20000320

080012f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d101      	bne.n	800130a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e0f0      	b.n	80014ec <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2220      	movs	r2, #32
 800130e:	5c9b      	ldrb	r3, [r3, r2]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d103      	bne.n	800131e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	0018      	movs	r0, r3
 800131a:	f7fe ffb9 	bl	8000290 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2101      	movs	r1, #1
 800132a:	430a      	orrs	r2, r1
 800132c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800132e:	f7ff ffd9 	bl	80012e4 <HAL_GetTick>
 8001332:	0003      	movs	r3, r0
 8001334:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001336:	e013      	b.n	8001360 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001338:	f7ff ffd4 	bl	80012e4 <HAL_GetTick>
 800133c:	0002      	movs	r2, r0
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b0a      	cmp	r3, #10
 8001344:	d90c      	bls.n	8001360 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134a:	2280      	movs	r2, #128	; 0x80
 800134c:	0292      	lsls	r2, r2, #10
 800134e:	431a      	orrs	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2220      	movs	r2, #32
 8001358:	2105      	movs	r1, #5
 800135a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e0c5      	b.n	80014ec <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	2201      	movs	r2, #1
 8001368:	4013      	ands	r3, r2
 800136a:	d0e5      	beq.n	8001338 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2102      	movs	r1, #2
 8001378:	438a      	bics	r2, r1
 800137a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800137c:	f7ff ffb2 	bl	80012e4 <HAL_GetTick>
 8001380:	0003      	movs	r3, r0
 8001382:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001384:	e013      	b.n	80013ae <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001386:	f7ff ffad 	bl	80012e4 <HAL_GetTick>
 800138a:	0002      	movs	r2, r0
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b0a      	cmp	r3, #10
 8001392:	d90c      	bls.n	80013ae <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001398:	2280      	movs	r2, #128	; 0x80
 800139a:	0292      	lsls	r2, r2, #10
 800139c:	431a      	orrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2220      	movs	r2, #32
 80013a6:	2105      	movs	r1, #5
 80013a8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e09e      	b.n	80014ec <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2202      	movs	r2, #2
 80013b6:	4013      	ands	r3, r2
 80013b8:	d1e5      	bne.n	8001386 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	7e1b      	ldrb	r3, [r3, #24]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d108      	bne.n	80013d4 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2180      	movs	r1, #128	; 0x80
 80013ce:	430a      	orrs	r2, r1
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	e007      	b.n	80013e4 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2180      	movs	r1, #128	; 0x80
 80013e0:	438a      	bics	r2, r1
 80013e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	7e5b      	ldrb	r3, [r3, #25]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d108      	bne.n	80013fe <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2140      	movs	r1, #64	; 0x40
 80013f8:	430a      	orrs	r2, r1
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	e007      	b.n	800140e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2140      	movs	r1, #64	; 0x40
 800140a:	438a      	bics	r2, r1
 800140c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7e9b      	ldrb	r3, [r3, #26]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d108      	bne.n	8001428 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2120      	movs	r1, #32
 8001422:	430a      	orrs	r2, r1
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	e007      	b.n	8001438 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2120      	movs	r1, #32
 8001434:	438a      	bics	r2, r1
 8001436:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	7edb      	ldrb	r3, [r3, #27]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d108      	bne.n	8001452 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2110      	movs	r1, #16
 800144c:	438a      	bics	r2, r1
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	e007      	b.n	8001462 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2110      	movs	r1, #16
 800145e:	430a      	orrs	r2, r1
 8001460:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	7f1b      	ldrb	r3, [r3, #28]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d108      	bne.n	800147c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2108      	movs	r1, #8
 8001476:	430a      	orrs	r2, r1
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	e007      	b.n	800148c <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2108      	movs	r1, #8
 8001488:	438a      	bics	r2, r1
 800148a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	7f5b      	ldrb	r3, [r3, #29]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d108      	bne.n	80014a6 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2104      	movs	r1, #4
 80014a0:	430a      	orrs	r2, r1
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	e007      	b.n	80014b6 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2104      	movs	r1, #4
 80014b2:	438a      	bics	r2, r1
 80014b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	68db      	ldr	r3, [r3, #12]
 80014be:	431a      	orrs	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	691b      	ldr	r3, [r3, #16]
 80014c4:	431a      	orrs	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	431a      	orrs	r2, r3
 80014cc:	0011      	movs	r1, r2
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	1e5a      	subs	r2, r3, #1
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	430a      	orrs	r2, r1
 80014da:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2220      	movs	r2, #32
 80014e6:	2101      	movs	r1, #1
 80014e8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	0018      	movs	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	b004      	add	sp, #16
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001504:	2013      	movs	r0, #19
 8001506:	183b      	adds	r3, r7, r0
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	2120      	movs	r1, #32
 800150c:	5c52      	ldrb	r2, [r2, r1]
 800150e:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001510:	0002      	movs	r2, r0
 8001512:	18bb      	adds	r3, r7, r2
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d004      	beq.n	8001524 <HAL_CAN_ConfigFilter+0x30>
 800151a:	18bb      	adds	r3, r7, r2
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b02      	cmp	r3, #2
 8001520:	d000      	beq.n	8001524 <HAL_CAN_ConfigFilter+0x30>
 8001522:	e0cd      	b.n	80016c0 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	58d3      	ldr	r3, [r2, r3]
 800152c:	2201      	movs	r2, #1
 800152e:	431a      	orrs	r2, r3
 8001530:	0011      	movs	r1, r2
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	221f      	movs	r2, #31
 8001540:	4013      	ands	r3, r2
 8001542:	2201      	movs	r2, #1
 8001544:	409a      	lsls	r2, r3
 8001546:	0013      	movs	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	2387      	movs	r3, #135	; 0x87
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	58d3      	ldr	r3, [r2, r3]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	43d2      	mvns	r2, r2
 8001556:	401a      	ands	r2, r3
 8001558:	0011      	movs	r1, r2
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	2387      	movs	r3, #135	; 0x87
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d129      	bne.n	80015be <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	2383      	movs	r3, #131	; 0x83
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	58d3      	ldr	r3, [r2, r3]
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	43d2      	mvns	r2, r2
 8001576:	401a      	ands	r2, r3
 8001578:	0011      	movs	r1, r2
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	2383      	movs	r3, #131	; 0x83
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	041b      	lsls	r3, r3, #16
 800158e:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001594:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	3248      	adds	r2, #72	; 0x48
 800159a:	00d2      	lsls	r2, r2, #3
 800159c:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	041b      	lsls	r3, r3, #16
 80015aa:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015b2:	6979      	ldr	r1, [r7, #20]
 80015b4:	3348      	adds	r3, #72	; 0x48
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	18cb      	adds	r3, r1, r3
 80015ba:	3304      	adds	r3, #4
 80015bc:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d128      	bne.n	8001618 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	2383      	movs	r3, #131	; 0x83
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	58d2      	ldr	r2, [r2, r3]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	431a      	orrs	r2, r3
 80015d2:	0011      	movs	r1, r2
 80015d4:	697a      	ldr	r2, [r7, #20]
 80015d6:	2383      	movs	r3, #131	; 0x83
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	041b      	lsls	r3, r3, #16
 80015e8:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80015ee:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	3248      	adds	r2, #72	; 0x48
 80015f4:	00d2      	lsls	r2, r2, #3
 80015f6:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	041b      	lsls	r3, r3, #16
 8001604:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800160a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800160c:	6979      	ldr	r1, [r7, #20]
 800160e:	3348      	adds	r3, #72	; 0x48
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	18cb      	adds	r3, r1, r3
 8001614:	3304      	adds	r3, #4
 8001616:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10c      	bne.n	800163a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	2381      	movs	r3, #129	; 0x81
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	58d3      	ldr	r3, [r2, r3]
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	43d2      	mvns	r2, r2
 800162c:	401a      	ands	r2, r3
 800162e:	0011      	movs	r1, r2
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	2381      	movs	r3, #129	; 0x81
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	50d1      	str	r1, [r2, r3]
 8001638:	e00a      	b.n	8001650 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	2381      	movs	r3, #129	; 0x81
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	58d2      	ldr	r2, [r2, r3]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	431a      	orrs	r2, r3
 8001646:	0011      	movs	r1, r2
 8001648:	697a      	ldr	r2, [r7, #20]
 800164a:	2381      	movs	r3, #129	; 0x81
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d10c      	bne.n	8001672 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001658:	697a      	ldr	r2, [r7, #20]
 800165a:	2385      	movs	r3, #133	; 0x85
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	58d3      	ldr	r3, [r2, r3]
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	43d2      	mvns	r2, r2
 8001664:	401a      	ands	r2, r3
 8001666:	0011      	movs	r1, r2
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	2385      	movs	r3, #133	; 0x85
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	50d1      	str	r1, [r2, r3]
 8001670:	e00a      	b.n	8001688 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001672:	697a      	ldr	r2, [r7, #20]
 8001674:	2385      	movs	r3, #133	; 0x85
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	58d2      	ldr	r2, [r2, r3]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	431a      	orrs	r2, r3
 800167e:	0011      	movs	r1, r2
 8001680:	697a      	ldr	r2, [r7, #20]
 8001682:	2385      	movs	r3, #133	; 0x85
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d10a      	bne.n	80016a6 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001690:	697a      	ldr	r2, [r7, #20]
 8001692:	2387      	movs	r3, #135	; 0x87
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	58d2      	ldr	r2, [r2, r3]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	431a      	orrs	r2, r3
 800169c:	0011      	movs	r1, r2
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	2387      	movs	r3, #135	; 0x87
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	2380      	movs	r3, #128	; 0x80
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	58d3      	ldr	r3, [r2, r3]
 80016ae:	2201      	movs	r2, #1
 80016b0:	4393      	bics	r3, r2
 80016b2:	0019      	movs	r1, r3
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	2380      	movs	r3, #128	; 0x80
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 80016bc:	2300      	movs	r3, #0
 80016be:	e007      	b.n	80016d0 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	2280      	movs	r2, #128	; 0x80
 80016c6:	02d2      	lsls	r2, r2, #11
 80016c8:	431a      	orrs	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
  }
}
 80016d0:	0018      	movs	r0, r3
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b006      	add	sp, #24
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2220      	movs	r2, #32
 80016e4:	5c9b      	ldrb	r3, [r3, r2]
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d12f      	bne.n	800174c <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2220      	movs	r2, #32
 80016f0:	2102      	movs	r1, #2
 80016f2:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2101      	movs	r1, #1
 8001700:	438a      	bics	r2, r1
 8001702:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001704:	f7ff fdee 	bl	80012e4 <HAL_GetTick>
 8001708:	0003      	movs	r3, r0
 800170a:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800170c:	e013      	b.n	8001736 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800170e:	f7ff fde9 	bl	80012e4 <HAL_GetTick>
 8001712:	0002      	movs	r2, r0
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b0a      	cmp	r3, #10
 800171a:	d90c      	bls.n	8001736 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001720:	2280      	movs	r2, #128	; 0x80
 8001722:	0292      	lsls	r2, r2, #10
 8001724:	431a      	orrs	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2220      	movs	r2, #32
 800172e:	2105      	movs	r1, #5
 8001730:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e012      	b.n	800175c <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2201      	movs	r2, #1
 800173e:	4013      	ands	r3, r2
 8001740:	d1e5      	bne.n	800170e <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001748:	2300      	movs	r3, #0
 800174a:	e007      	b.n	800175c <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001750:	2280      	movs	r2, #128	; 0x80
 8001752:	0312      	lsls	r2, r2, #12
 8001754:	431a      	orrs	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
  }
}
 800175c:	0018      	movs	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	b004      	add	sp, #16
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
 8001770:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001772:	201f      	movs	r0, #31
 8001774:	183b      	adds	r3, r7, r0
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	2120      	movs	r1, #32
 800177a:	5c52      	ldrb	r2, [r2, r1]
 800177c:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001786:	183b      	adds	r3, r7, r0
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d004      	beq.n	8001798 <HAL_CAN_AddTxMessage+0x34>
 800178e:	183b      	adds	r3, r7, r0
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d000      	beq.n	8001798 <HAL_CAN_AddTxMessage+0x34>
 8001796:	e0ab      	b.n	80018f0 <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	04db      	lsls	r3, r3, #19
 800179e:	4013      	ands	r3, r2
 80017a0:	d10a      	bne.n	80017b8 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	2380      	movs	r3, #128	; 0x80
 80017a6:	051b      	lsls	r3, r3, #20
 80017a8:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80017aa:	d105      	bne.n	80017b8 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	2380      	movs	r3, #128	; 0x80
 80017b0:	055b      	lsls	r3, r3, #21
 80017b2:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80017b4:	d100      	bne.n	80017b8 <HAL_CAN_AddTxMessage+0x54>
 80017b6:	e092      	b.n	80018de <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	0e1b      	lsrs	r3, r3, #24
 80017bc:	2203      	movs	r2, #3
 80017be:	4013      	ands	r3, r2
 80017c0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80017c2:	2201      	movs	r2, #1
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	409a      	lsls	r2, r3
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d10c      	bne.n	80017ee <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4311      	orrs	r1, r2
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	3218      	adds	r2, #24
 80017e8:	0112      	lsls	r2, r2, #4
 80017ea:	50d1      	str	r1, [r2, r3]
 80017ec:	e00f      	b.n	800180e <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017f8:	431a      	orrs	r2, r3
 80017fa:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001804:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001806:	697a      	ldr	r2, [r7, #20]
 8001808:	3218      	adds	r2, #24
 800180a:	0112      	lsls	r2, r2, #4
 800180c:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6819      	ldr	r1, [r3, #0]
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	691a      	ldr	r2, [r3, #16]
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	3318      	adds	r3, #24
 800181a:	011b      	lsls	r3, r3, #4
 800181c:	18cb      	adds	r3, r1, r3
 800181e:	3304      	adds	r3, #4
 8001820:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	7d1b      	ldrb	r3, [r3, #20]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d112      	bne.n	8001850 <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3318      	adds	r3, #24
 8001832:	011b      	lsls	r3, r3, #4
 8001834:	18d3      	adds	r3, r2, r3
 8001836:	3304      	adds	r3, #4
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6819      	ldr	r1, [r3, #0]
 800183e:	2380      	movs	r3, #128	; 0x80
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	431a      	orrs	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	3318      	adds	r3, #24
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	18cb      	adds	r3, r1, r3
 800184c:	3304      	adds	r3, #4
 800184e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3307      	adds	r3, #7
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	061a      	lsls	r2, r3, #24
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3306      	adds	r3, #6
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	041b      	lsls	r3, r3, #16
 8001860:	431a      	orrs	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	3305      	adds	r3, #5
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	021b      	lsls	r3, r3, #8
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3304      	adds	r3, #4
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	0019      	movs	r1, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6818      	ldr	r0, [r3, #0]
 8001878:	430a      	orrs	r2, r1
 800187a:	6979      	ldr	r1, [r7, #20]
 800187c:	23c6      	movs	r3, #198	; 0xc6
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	0109      	lsls	r1, r1, #4
 8001882:	1841      	adds	r1, r0, r1
 8001884:	18cb      	adds	r3, r1, r3
 8001886:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3303      	adds	r3, #3
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	061a      	lsls	r2, r3, #24
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3302      	adds	r3, #2
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	041b      	lsls	r3, r3, #16
 8001898:	431a      	orrs	r2, r3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	3301      	adds	r3, #1
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	0019      	movs	r1, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	6979      	ldr	r1, [r7, #20]
 80018b2:	23c4      	movs	r3, #196	; 0xc4
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	0109      	lsls	r1, r1, #4
 80018b8:	1841      	adds	r1, r0, r1
 80018ba:	18cb      	adds	r3, r1, r3
 80018bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	3218      	adds	r2, #24
 80018c6:	0112      	lsls	r2, r2, #4
 80018c8:	58d2      	ldr	r2, [r2, r3]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2101      	movs	r1, #1
 80018d0:	4311      	orrs	r1, r2
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	3218      	adds	r2, #24
 80018d6:	0112      	lsls	r2, r2, #4
 80018d8:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80018da:	2300      	movs	r3, #0
 80018dc:	e010      	b.n	8001900 <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e2:	2280      	movs	r2, #128	; 0x80
 80018e4:	0392      	lsls	r2, r2, #14
 80018e6:	431a      	orrs	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e007      	b.n	8001900 <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f4:	2280      	movs	r2, #128	; 0x80
 80018f6:	02d2      	lsls	r2, r2, #11
 80018f8:	431a      	orrs	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
  }
}
 8001900:	0018      	movs	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	b008      	add	sp, #32
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
 8001914:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001916:	2017      	movs	r0, #23
 8001918:	183b      	adds	r3, r7, r0
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	2120      	movs	r1, #32
 800191e:	5c52      	ldrb	r2, [r2, r1]
 8001920:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001922:	0002      	movs	r2, r0
 8001924:	18bb      	adds	r3, r7, r2
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d004      	beq.n	8001936 <HAL_CAN_GetRxMessage+0x2e>
 800192c:	18bb      	adds	r3, r7, r2
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d000      	beq.n	8001936 <HAL_CAN_GetRxMessage+0x2e>
 8001934:	e107      	b.n	8001b46 <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d10e      	bne.n	800195a <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	2203      	movs	r2, #3
 8001944:	4013      	ands	r3, r2
 8001946:	d117      	bne.n	8001978 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194c:	2280      	movs	r2, #128	; 0x80
 800194e:	0392      	lsls	r2, r2, #14
 8001950:	431a      	orrs	r2, r3
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e0fd      	b.n	8001b56 <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	2203      	movs	r2, #3
 8001962:	4013      	ands	r3, r2
 8001964:	d108      	bne.n	8001978 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196a:	2280      	movs	r2, #128	; 0x80
 800196c:	0392      	lsls	r2, r2, #14
 800196e:	431a      	orrs	r2, r3
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e0ee      	b.n	8001b56 <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	68ba      	ldr	r2, [r7, #8]
 800197e:	321b      	adds	r2, #27
 8001980:	0112      	lsls	r2, r2, #4
 8001982:	58d3      	ldr	r3, [r2, r3]
 8001984:	2204      	movs	r2, #4
 8001986:	401a      	ands	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d10b      	bne.n	80019ac <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	321b      	adds	r2, #27
 800199c:	0112      	lsls	r2, r2, #4
 800199e:	58d3      	ldr	r3, [r2, r3]
 80019a0:	0d5b      	lsrs	r3, r3, #21
 80019a2:	055b      	lsls	r3, r3, #21
 80019a4:	0d5a      	lsrs	r2, r3, #21
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	e00a      	b.n	80019c2 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68ba      	ldr	r2, [r7, #8]
 80019b2:	321b      	adds	r2, #27
 80019b4:	0112      	lsls	r2, r2, #4
 80019b6:	58d3      	ldr	r3, [r2, r3]
 80019b8:	08db      	lsrs	r3, r3, #3
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	68ba      	ldr	r2, [r7, #8]
 80019c8:	321b      	adds	r2, #27
 80019ca:	0112      	lsls	r2, r2, #4
 80019cc:	58d3      	ldr	r3, [r2, r3]
 80019ce:	2202      	movs	r2, #2
 80019d0:	401a      	ands	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	331b      	adds	r3, #27
 80019de:	011b      	lsls	r3, r3, #4
 80019e0:	18d3      	adds	r3, r2, r3
 80019e2:	3304      	adds	r3, #4
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2208      	movs	r2, #8
 80019e8:	4013      	ands	r3, r2
 80019ea:	d003      	beq.n	80019f4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2208      	movs	r2, #8
 80019f0:	611a      	str	r2, [r3, #16]
 80019f2:	e00b      	b.n	8001a0c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	331b      	adds	r3, #27
 80019fc:	011b      	lsls	r3, r3, #4
 80019fe:	18d3      	adds	r3, r2, r3
 8001a00:	3304      	adds	r3, #4
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	220f      	movs	r2, #15
 8001a06:	401a      	ands	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	331b      	adds	r3, #27
 8001a14:	011b      	lsls	r3, r3, #4
 8001a16:	18d3      	adds	r3, r2, r3
 8001a18:	3304      	adds	r3, #4
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	0a1b      	lsrs	r3, r3, #8
 8001a1e:	22ff      	movs	r2, #255	; 0xff
 8001a20:	401a      	ands	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	331b      	adds	r3, #27
 8001a2e:	011b      	lsls	r3, r3, #4
 8001a30:	18d3      	adds	r3, r2, r3
 8001a32:	3304      	adds	r3, #4
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	0c1b      	lsrs	r3, r3, #16
 8001a38:	041b      	lsls	r3, r3, #16
 8001a3a:	0c1a      	lsrs	r2, r3, #16
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6819      	ldr	r1, [r3, #0]
 8001a44:	68ba      	ldr	r2, [r7, #8]
 8001a46:	23dc      	movs	r3, #220	; 0xdc
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	0112      	lsls	r2, r2, #4
 8001a4c:	188a      	adds	r2, r1, r2
 8001a4e:	18d3      	adds	r3, r2, r3
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6819      	ldr	r1, [r3, #0]
 8001a5c:	68ba      	ldr	r2, [r7, #8]
 8001a5e:	23dc      	movs	r3, #220	; 0xdc
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	0112      	lsls	r2, r2, #4
 8001a64:	188a      	adds	r2, r1, r2
 8001a66:	18d3      	adds	r3, r2, r3
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	0a1a      	lsrs	r2, r3, #8
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6819      	ldr	r1, [r3, #0]
 8001a78:	68ba      	ldr	r2, [r7, #8]
 8001a7a:	23dc      	movs	r3, #220	; 0xdc
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	0112      	lsls	r2, r2, #4
 8001a80:	188a      	adds	r2, r1, r2
 8001a82:	18d3      	adds	r3, r2, r3
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	0c1a      	lsrs	r2, r3, #16
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	3302      	adds	r3, #2
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6819      	ldr	r1, [r3, #0]
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	23dc      	movs	r3, #220	; 0xdc
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	0112      	lsls	r2, r2, #4
 8001a9c:	188a      	adds	r2, r1, r2
 8001a9e:	18d3      	adds	r3, r2, r3
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	0e1a      	lsrs	r2, r3, #24
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	3303      	adds	r3, #3
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6819      	ldr	r1, [r3, #0]
 8001ab0:	68ba      	ldr	r2, [r7, #8]
 8001ab2:	23de      	movs	r3, #222	; 0xde
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	0112      	lsls	r2, r2, #4
 8001ab8:	188a      	adds	r2, r1, r2
 8001aba:	18d3      	adds	r3, r2, r3
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6819      	ldr	r1, [r3, #0]
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	23de      	movs	r3, #222	; 0xde
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	0112      	lsls	r2, r2, #4
 8001ad2:	188a      	adds	r2, r1, r2
 8001ad4:	18d3      	adds	r3, r2, r3
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	0a1a      	lsrs	r2, r3, #8
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	3305      	adds	r3, #5
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	6819      	ldr	r1, [r3, #0]
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	23de      	movs	r3, #222	; 0xde
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	0112      	lsls	r2, r2, #4
 8001aee:	188a      	adds	r2, r1, r2
 8001af0:	18d3      	adds	r3, r2, r3
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	0c1a      	lsrs	r2, r3, #16
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	3306      	adds	r3, #6
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6819      	ldr	r1, [r3, #0]
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	23de      	movs	r3, #222	; 0xde
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	0112      	lsls	r2, r2, #4
 8001b0a:	188a      	adds	r2, r1, r2
 8001b0c:	18d3      	adds	r3, r2, r3
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	0e1a      	lsrs	r2, r3, #24
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	3307      	adds	r3, #7
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d108      	bne.n	8001b32 <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68da      	ldr	r2, [r3, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2120      	movs	r1, #32
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	e007      	b.n	8001b42 <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	691a      	ldr	r2, [r3, #16]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2120      	movs	r1, #32
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e007      	b.n	8001b56 <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4a:	2280      	movs	r2, #128	; 0x80
 8001b4c:	02d2      	lsls	r2, r2, #11
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
  }
}
 8001b56:	0018      	movs	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b006      	add	sp, #24
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b084      	sub	sp, #16
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b68:	200f      	movs	r0, #15
 8001b6a:	183b      	adds	r3, r7, r0
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	2120      	movs	r1, #32
 8001b70:	5c52      	ldrb	r2, [r2, r1]
 8001b72:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b74:	0002      	movs	r2, r0
 8001b76:	18bb      	adds	r3, r7, r2
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d003      	beq.n	8001b86 <HAL_CAN_ActivateNotification+0x28>
 8001b7e:	18bb      	adds	r3, r7, r2
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d109      	bne.n	8001b9a <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6959      	ldr	r1, [r3, #20]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e007      	b.n	8001baa <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9e:	2280      	movs	r2, #128	; 0x80
 8001ba0:	02d2      	lsls	r2, r2, #11
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
  }
}
 8001baa:	0018      	movs	r0, r3
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b004      	add	sp, #16
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b08a      	sub	sp, #40	; 0x28
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001bee:	6a3b      	ldr	r3, [r7, #32]
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d100      	bne.n	8001bf8 <HAL_CAN_IRQHandler+0x46>
 8001bf6:	e084      	b.n	8001d02 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d024      	beq.n	8001c4a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2201      	movs	r2, #1
 8001c06:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d004      	beq.n	8001c1a <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	0018      	movs	r0, r3
 8001c14:	f000 f981 	bl	8001f1a <HAL_CAN_TxMailbox0CompleteCallback>
 8001c18:	e017      	b.n	8001c4a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	4013      	ands	r3, r2
 8001c20:	d005      	beq.n	8001c2e <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	2280      	movs	r2, #128	; 0x80
 8001c26:	0112      	lsls	r2, r2, #4
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c2c:	e00d      	b.n	8001c4a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2208      	movs	r2, #8
 8001c32:	4013      	ands	r3, r2
 8001c34:	d005      	beq.n	8001c42 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	2280      	movs	r2, #128	; 0x80
 8001c3a:	0152      	lsls	r2, r2, #5
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c40:	e003      	b.n	8001c4a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	0018      	movs	r0, r3
 8001c46:	f000 f980 	bl	8001f4a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	2380      	movs	r3, #128	; 0x80
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4013      	ands	r3, r2
 8001c52:	d028      	beq.n	8001ca6 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2280      	movs	r2, #128	; 0x80
 8001c5a:	0052      	lsls	r2, r2, #1
 8001c5c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	4013      	ands	r3, r2
 8001c66:	d004      	beq.n	8001c72 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f000 f95d 	bl	8001f2a <HAL_CAN_TxMailbox1CompleteCallback>
 8001c70:	e019      	b.n	8001ca6 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	2380      	movs	r3, #128	; 0x80
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d005      	beq.n	8001c88 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7e:	2280      	movs	r2, #128	; 0x80
 8001c80:	0192      	lsls	r2, r2, #6
 8001c82:	4313      	orrs	r3, r2
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
 8001c86:	e00e      	b.n	8001ca6 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	2380      	movs	r3, #128	; 0x80
 8001c8c:	011b      	lsls	r3, r3, #4
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d005      	beq.n	8001c9e <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	2280      	movs	r2, #128	; 0x80
 8001c96:	01d2      	lsls	r2, r2, #7
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c9c:	e003      	b.n	8001ca6 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f000 f95a 	bl	8001f5a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	2380      	movs	r3, #128	; 0x80
 8001caa:	025b      	lsls	r3, r3, #9
 8001cac:	4013      	ands	r3, r2
 8001cae:	d028      	beq.n	8001d02 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2280      	movs	r2, #128	; 0x80
 8001cb6:	0252      	lsls	r2, r2, #9
 8001cb8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	2380      	movs	r3, #128	; 0x80
 8001cbe:	029b      	lsls	r3, r3, #10
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d004      	beq.n	8001cce <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 f937 	bl	8001f3a <HAL_CAN_TxMailbox2CompleteCallback>
 8001ccc:	e019      	b.n	8001d02 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	2380      	movs	r3, #128	; 0x80
 8001cd2:	02db      	lsls	r3, r3, #11
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	d005      	beq.n	8001ce4 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	2280      	movs	r2, #128	; 0x80
 8001cdc:	0212      	lsls	r2, r2, #8
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce2:	e00e      	b.n	8001d02 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	031b      	lsls	r3, r3, #12
 8001cea:	4013      	ands	r3, r2
 8001cec:	d005      	beq.n	8001cfa <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf0:	2280      	movs	r2, #128	; 0x80
 8001cf2:	0252      	lsls	r2, r2, #9
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf8:	e003      	b.n	8001d02 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f000 f934 	bl	8001f6a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	2208      	movs	r2, #8
 8001d06:	4013      	ands	r3, r2
 8001d08:	d00c      	beq.n	8001d24 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	2210      	movs	r2, #16
 8001d0e:	4013      	ands	r3, r2
 8001d10:	d008      	beq.n	8001d24 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	2280      	movs	r2, #128	; 0x80
 8001d16:	0092      	lsls	r2, r2, #2
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2210      	movs	r2, #16
 8001d22:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d24:	6a3b      	ldr	r3, [r7, #32]
 8001d26:	2204      	movs	r2, #4
 8001d28:	4013      	ands	r3, r2
 8001d2a:	d00b      	beq.n	8001d44 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2208      	movs	r2, #8
 8001d30:	4013      	ands	r3, r2
 8001d32:	d007      	beq.n	8001d44 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2208      	movs	r2, #8
 8001d3a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 f91b 	bl	8001f7a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d44:	6a3b      	ldr	r3, [r7, #32]
 8001d46:	2202      	movs	r2, #2
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d009      	beq.n	8001d60 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	2203      	movs	r2, #3
 8001d54:	4013      	ands	r3, r2
 8001d56:	d003      	beq.n	8001d60 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f7fe fb48 	bl	80003f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001d60:	6a3b      	ldr	r3, [r7, #32]
 8001d62:	2240      	movs	r2, #64	; 0x40
 8001d64:	4013      	ands	r3, r2
 8001d66:	d00c      	beq.n	8001d82 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	2210      	movs	r2, #16
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	d008      	beq.n	8001d82 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	00d2      	lsls	r2, r2, #3
 8001d76:	4313      	orrs	r3, r2
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2210      	movs	r2, #16
 8001d80:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001d82:	6a3b      	ldr	r3, [r7, #32]
 8001d84:	2220      	movs	r2, #32
 8001d86:	4013      	ands	r3, r2
 8001d88:	d00b      	beq.n	8001da2 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	2208      	movs	r2, #8
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d007      	beq.n	8001da2 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2208      	movs	r2, #8
 8001d98:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	f000 f8fc 	bl	8001f9a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001da2:	6a3b      	ldr	r3, [r7, #32]
 8001da4:	2210      	movs	r2, #16
 8001da6:	4013      	ands	r3, r2
 8001da8:	d009      	beq.n	8001dbe <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	2203      	movs	r2, #3
 8001db2:	4013      	ands	r3, r2
 8001db4:	d003      	beq.n	8001dbe <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	0018      	movs	r0, r3
 8001dba:	f000 f8e6 	bl	8001f8a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001dbe:	6a3a      	ldr	r2, [r7, #32]
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	029b      	lsls	r3, r3, #10
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d00b      	beq.n	8001de0 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	2210      	movs	r2, #16
 8001dcc:	4013      	ands	r3, r2
 8001dce:	d007      	beq.n	8001de0 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2210      	movs	r2, #16
 8001dd6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f000 f8e5 	bl	8001faa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001de0:	6a3a      	ldr	r2, [r7, #32]
 8001de2:	2380      	movs	r3, #128	; 0x80
 8001de4:	025b      	lsls	r3, r3, #9
 8001de6:	4013      	ands	r3, r2
 8001de8:	d00b      	beq.n	8001e02 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	2208      	movs	r2, #8
 8001dee:	4013      	ands	r3, r2
 8001df0:	d007      	beq.n	8001e02 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2208      	movs	r2, #8
 8001df8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	0018      	movs	r0, r3
 8001dfe:	f000 f8dc 	bl	8001fba <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001e02:	6a3a      	ldr	r2, [r7, #32]
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	021b      	lsls	r3, r3, #8
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d100      	bne.n	8001e0e <HAL_CAN_IRQHandler+0x25c>
 8001e0c:	e074      	b.n	8001ef8 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	2204      	movs	r2, #4
 8001e12:	4013      	ands	r3, r2
 8001e14:	d100      	bne.n	8001e18 <HAL_CAN_IRQHandler+0x266>
 8001e16:	e06b      	b.n	8001ef0 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e18:	6a3a      	ldr	r2, [r7, #32]
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d007      	beq.n	8001e32 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2201      	movs	r2, #1
 8001e26:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e28:	d003      	beq.n	8001e32 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e32:	6a3a      	ldr	r2, [r7, #32]
 8001e34:	2380      	movs	r3, #128	; 0x80
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d007      	beq.n	8001e4c <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2202      	movs	r2, #2
 8001e40:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e42:	d003      	beq.n	8001e4c <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e46:	2202      	movs	r2, #2
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e4c:	6a3a      	ldr	r2, [r7, #32]
 8001e4e:	2380      	movs	r3, #128	; 0x80
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	4013      	ands	r3, r2
 8001e54:	d007      	beq.n	8001e66 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2204      	movs	r2, #4
 8001e5a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e5c:	d003      	beq.n	8001e66 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	2204      	movs	r2, #4
 8001e62:	4313      	orrs	r3, r2
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e66:	6a3a      	ldr	r2, [r7, #32]
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d03f      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2270      	movs	r2, #112	; 0x70
 8001e74:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e76:	d03b      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2270      	movs	r2, #112	; 0x70
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	2b60      	cmp	r3, #96	; 0x60
 8001e80:	d027      	beq.n	8001ed2 <HAL_CAN_IRQHandler+0x320>
 8001e82:	d82c      	bhi.n	8001ede <HAL_CAN_IRQHandler+0x32c>
 8001e84:	2b50      	cmp	r3, #80	; 0x50
 8001e86:	d01f      	beq.n	8001ec8 <HAL_CAN_IRQHandler+0x316>
 8001e88:	d829      	bhi.n	8001ede <HAL_CAN_IRQHandler+0x32c>
 8001e8a:	2b40      	cmp	r3, #64	; 0x40
 8001e8c:	d017      	beq.n	8001ebe <HAL_CAN_IRQHandler+0x30c>
 8001e8e:	d826      	bhi.n	8001ede <HAL_CAN_IRQHandler+0x32c>
 8001e90:	2b30      	cmp	r3, #48	; 0x30
 8001e92:	d00f      	beq.n	8001eb4 <HAL_CAN_IRQHandler+0x302>
 8001e94:	d823      	bhi.n	8001ede <HAL_CAN_IRQHandler+0x32c>
 8001e96:	2b10      	cmp	r3, #16
 8001e98:	d002      	beq.n	8001ea0 <HAL_CAN_IRQHandler+0x2ee>
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	d005      	beq.n	8001eaa <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001e9e:	e01e      	b.n	8001ede <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	2208      	movs	r2, #8
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ea8:	e01a      	b.n	8001ee0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	2210      	movs	r2, #16
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001eb2:	e015      	b.n	8001ee0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ebc:	e010      	b.n	8001ee0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	2240      	movs	r2, #64	; 0x40
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ec6:	e00b      	b.n	8001ee0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eca:	2280      	movs	r2, #128	; 0x80
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ed0:	e006      	b.n	8001ee0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed4:	2280      	movs	r2, #128	; 0x80
 8001ed6:	0052      	lsls	r2, r2, #1
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001edc:	e000      	b.n	8001ee0 <HAL_CAN_IRQHandler+0x32e>
            break;
 8001ede:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	699a      	ldr	r2, [r3, #24]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2170      	movs	r1, #112	; 0x70
 8001eec:	438a      	bics	r2, r1
 8001eee:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2204      	movs	r2, #4
 8001ef6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d009      	beq.n	8001f12 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	431a      	orrs	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	f000 f85c 	bl	8001fca <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f12:	46c0      	nop			; (mov r8, r8)
 8001f14:	46bd      	mov	sp, r7
 8001f16:	b00a      	add	sp, #40	; 0x28
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f22:	46c0      	nop			; (mov r8, r8)
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b002      	add	sp, #8
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b002      	add	sp, #8
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	46bd      	mov	sp, r7
 8001f46:	b002      	add	sp, #8
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	46bd      	mov	sp, r7
 8001f56:	b002      	add	sp, #8
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	46bd      	mov	sp, r7
 8001f66:	b002      	add	sp, #8
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001f72:	46c0      	nop			; (mov r8, r8)
 8001f74:	46bd      	mov	sp, r7
 8001f76:	b002      	add	sp, #8
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	46bd      	mov	sp, r7
 8001f86:	b002      	add	sp, #8
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b082      	sub	sp, #8
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	46bd      	mov	sp, r7
 8001f96:	b002      	add	sp, #8
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b082      	sub	sp, #8
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b002      	add	sp, #8
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b082      	sub	sp, #8
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001fb2:	46c0      	nop			; (mov r8, r8)
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	b002      	add	sp, #8
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	b002      	add	sp, #8
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b002      	add	sp, #8
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	0002      	movs	r2, r0
 8001fe4:	1dfb      	adds	r3, r7, #7
 8001fe6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fe8:	1dfb      	adds	r3, r7, #7
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b7f      	cmp	r3, #127	; 0x7f
 8001fee:	d809      	bhi.n	8002004 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ff0:	1dfb      	adds	r3, r7, #7
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	001a      	movs	r2, r3
 8001ff6:	231f      	movs	r3, #31
 8001ff8:	401a      	ands	r2, r3
 8001ffa:	4b04      	ldr	r3, [pc, #16]	; (800200c <__NVIC_EnableIRQ+0x30>)
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	4091      	lsls	r1, r2
 8002000:	000a      	movs	r2, r1
 8002002:	601a      	str	r2, [r3, #0]
  }
}
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b002      	add	sp, #8
 800200a:	bd80      	pop	{r7, pc}
 800200c:	e000e100 	.word	0xe000e100

08002010 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002010:	b590      	push	{r4, r7, lr}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	0002      	movs	r2, r0
 8002018:	6039      	str	r1, [r7, #0]
 800201a:	1dfb      	adds	r3, r7, #7
 800201c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800201e:	1dfb      	adds	r3, r7, #7
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b7f      	cmp	r3, #127	; 0x7f
 8002024:	d828      	bhi.n	8002078 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002026:	4a2f      	ldr	r2, [pc, #188]	; (80020e4 <__NVIC_SetPriority+0xd4>)
 8002028:	1dfb      	adds	r3, r7, #7
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	b25b      	sxtb	r3, r3
 800202e:	089b      	lsrs	r3, r3, #2
 8002030:	33c0      	adds	r3, #192	; 0xc0
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	589b      	ldr	r3, [r3, r2]
 8002036:	1dfa      	adds	r2, r7, #7
 8002038:	7812      	ldrb	r2, [r2, #0]
 800203a:	0011      	movs	r1, r2
 800203c:	2203      	movs	r2, #3
 800203e:	400a      	ands	r2, r1
 8002040:	00d2      	lsls	r2, r2, #3
 8002042:	21ff      	movs	r1, #255	; 0xff
 8002044:	4091      	lsls	r1, r2
 8002046:	000a      	movs	r2, r1
 8002048:	43d2      	mvns	r2, r2
 800204a:	401a      	ands	r2, r3
 800204c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	019b      	lsls	r3, r3, #6
 8002052:	22ff      	movs	r2, #255	; 0xff
 8002054:	401a      	ands	r2, r3
 8002056:	1dfb      	adds	r3, r7, #7
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	0018      	movs	r0, r3
 800205c:	2303      	movs	r3, #3
 800205e:	4003      	ands	r3, r0
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002064:	481f      	ldr	r0, [pc, #124]	; (80020e4 <__NVIC_SetPriority+0xd4>)
 8002066:	1dfb      	adds	r3, r7, #7
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	b25b      	sxtb	r3, r3
 800206c:	089b      	lsrs	r3, r3, #2
 800206e:	430a      	orrs	r2, r1
 8002070:	33c0      	adds	r3, #192	; 0xc0
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002076:	e031      	b.n	80020dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002078:	4a1b      	ldr	r2, [pc, #108]	; (80020e8 <__NVIC_SetPriority+0xd8>)
 800207a:	1dfb      	adds	r3, r7, #7
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	0019      	movs	r1, r3
 8002080:	230f      	movs	r3, #15
 8002082:	400b      	ands	r3, r1
 8002084:	3b08      	subs	r3, #8
 8002086:	089b      	lsrs	r3, r3, #2
 8002088:	3306      	adds	r3, #6
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	18d3      	adds	r3, r2, r3
 800208e:	3304      	adds	r3, #4
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	1dfa      	adds	r2, r7, #7
 8002094:	7812      	ldrb	r2, [r2, #0]
 8002096:	0011      	movs	r1, r2
 8002098:	2203      	movs	r2, #3
 800209a:	400a      	ands	r2, r1
 800209c:	00d2      	lsls	r2, r2, #3
 800209e:	21ff      	movs	r1, #255	; 0xff
 80020a0:	4091      	lsls	r1, r2
 80020a2:	000a      	movs	r2, r1
 80020a4:	43d2      	mvns	r2, r2
 80020a6:	401a      	ands	r2, r3
 80020a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	019b      	lsls	r3, r3, #6
 80020ae:	22ff      	movs	r2, #255	; 0xff
 80020b0:	401a      	ands	r2, r3
 80020b2:	1dfb      	adds	r3, r7, #7
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	0018      	movs	r0, r3
 80020b8:	2303      	movs	r3, #3
 80020ba:	4003      	ands	r3, r0
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020c0:	4809      	ldr	r0, [pc, #36]	; (80020e8 <__NVIC_SetPriority+0xd8>)
 80020c2:	1dfb      	adds	r3, r7, #7
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	001c      	movs	r4, r3
 80020c8:	230f      	movs	r3, #15
 80020ca:	4023      	ands	r3, r4
 80020cc:	3b08      	subs	r3, #8
 80020ce:	089b      	lsrs	r3, r3, #2
 80020d0:	430a      	orrs	r2, r1
 80020d2:	3306      	adds	r3, #6
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	18c3      	adds	r3, r0, r3
 80020d8:	3304      	adds	r3, #4
 80020da:	601a      	str	r2, [r3, #0]
}
 80020dc:	46c0      	nop			; (mov r8, r8)
 80020de:	46bd      	mov	sp, r7
 80020e0:	b003      	add	sp, #12
 80020e2:	bd90      	pop	{r4, r7, pc}
 80020e4:	e000e100 	.word	0xe000e100
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	1e5a      	subs	r2, r3, #1
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	045b      	lsls	r3, r3, #17
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d301      	bcc.n	8002104 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002100:	2301      	movs	r3, #1
 8002102:	e010      	b.n	8002126 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002104:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <SysTick_Config+0x44>)
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	3a01      	subs	r2, #1
 800210a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800210c:	2301      	movs	r3, #1
 800210e:	425b      	negs	r3, r3
 8002110:	2103      	movs	r1, #3
 8002112:	0018      	movs	r0, r3
 8002114:	f7ff ff7c 	bl	8002010 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002118:	4b05      	ldr	r3, [pc, #20]	; (8002130 <SysTick_Config+0x44>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800211e:	4b04      	ldr	r3, [pc, #16]	; (8002130 <SysTick_Config+0x44>)
 8002120:	2207      	movs	r2, #7
 8002122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002124:	2300      	movs	r3, #0
}
 8002126:	0018      	movs	r0, r3
 8002128:	46bd      	mov	sp, r7
 800212a:	b002      	add	sp, #8
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	e000e010 	.word	0xe000e010

08002134 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
 800213e:	210f      	movs	r1, #15
 8002140:	187b      	adds	r3, r7, r1
 8002142:	1c02      	adds	r2, r0, #0
 8002144:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	187b      	adds	r3, r7, r1
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	b25b      	sxtb	r3, r3
 800214e:	0011      	movs	r1, r2
 8002150:	0018      	movs	r0, r3
 8002152:	f7ff ff5d 	bl	8002010 <__NVIC_SetPriority>
}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	46bd      	mov	sp, r7
 800215a:	b004      	add	sp, #16
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
 8002164:	0002      	movs	r2, r0
 8002166:	1dfb      	adds	r3, r7, #7
 8002168:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800216a:	1dfb      	adds	r3, r7, #7
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b25b      	sxtb	r3, r3
 8002170:	0018      	movs	r0, r3
 8002172:	f7ff ff33 	bl	8001fdc <__NVIC_EnableIRQ>
}
 8002176:	46c0      	nop			; (mov r8, r8)
 8002178:	46bd      	mov	sp, r7
 800217a:	b002      	add	sp, #8
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	0018      	movs	r0, r3
 800218a:	f7ff ffaf 	bl	80020ec <SysTick_Config>
 800218e:	0003      	movs	r3, r0
}
 8002190:	0018      	movs	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	b002      	add	sp, #8
 8002196:	bd80      	pop	{r7, pc}

08002198 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021a0:	210f      	movs	r1, #15
 80021a2:	187b      	adds	r3, r7, r1
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2221      	movs	r2, #33	; 0x21
 80021ac:	5c9b      	ldrb	r3, [r3, r2]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d006      	beq.n	80021c2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2204      	movs	r2, #4
 80021b8:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80021ba:	187b      	adds	r3, r7, r1
 80021bc:	2201      	movs	r2, #1
 80021be:	701a      	strb	r2, [r3, #0]
 80021c0:	e028      	b.n	8002214 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	210e      	movs	r1, #14
 80021ce:	438a      	bics	r2, r1
 80021d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2101      	movs	r1, #1
 80021de:	438a      	bics	r2, r1
 80021e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ea:	2101      	movs	r1, #1
 80021ec:	4091      	lsls	r1, r2
 80021ee:	000a      	movs	r2, r1
 80021f0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2221      	movs	r2, #33	; 0x21
 80021f6:	2101      	movs	r1, #1
 80021f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2220      	movs	r2, #32
 80021fe:	2100      	movs	r1, #0
 8002200:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002206:	2b00      	cmp	r3, #0
 8002208:	d004      	beq.n	8002214 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	0010      	movs	r0, r2
 8002212:	4798      	blx	r3
    }
  }
  return status;
 8002214:	230f      	movs	r3, #15
 8002216:	18fb      	adds	r3, r7, r3
 8002218:	781b      	ldrb	r3, [r3, #0]
}
 800221a:	0018      	movs	r0, r3
 800221c:	46bd      	mov	sp, r7
 800221e:	b004      	add	sp, #16
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2221      	movs	r2, #33	; 0x21
 800222e:	5c9b      	ldrb	r3, [r3, r2]
 8002230:	b2db      	uxtb	r3, r3
}
 8002232:	0018      	movs	r0, r3
 8002234:	46bd      	mov	sp, r7
 8002236:	b002      	add	sp, #8
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002246:	2300      	movs	r3, #0
 8002248:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800224a:	e149      	b.n	80024e0 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2101      	movs	r1, #1
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	4091      	lsls	r1, r2
 8002256:	000a      	movs	r2, r1
 8002258:	4013      	ands	r3, r2
 800225a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d100      	bne.n	8002264 <HAL_GPIO_Init+0x28>
 8002262:	e13a      	b.n	80024da <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2203      	movs	r2, #3
 800226a:	4013      	ands	r3, r2
 800226c:	2b01      	cmp	r3, #1
 800226e:	d005      	beq.n	800227c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	2203      	movs	r2, #3
 8002276:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002278:	2b02      	cmp	r3, #2
 800227a:	d130      	bne.n	80022de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	2203      	movs	r2, #3
 8002288:	409a      	lsls	r2, r3
 800228a:	0013      	movs	r3, r2
 800228c:	43da      	mvns	r2, r3
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4013      	ands	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	68da      	ldr	r2, [r3, #12]
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	409a      	lsls	r2, r3
 800229e:	0013      	movs	r3, r2
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022b2:	2201      	movs	r2, #1
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	409a      	lsls	r2, r3
 80022b8:	0013      	movs	r3, r2
 80022ba:	43da      	mvns	r2, r3
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	4013      	ands	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	091b      	lsrs	r3, r3, #4
 80022c8:	2201      	movs	r2, #1
 80022ca:	401a      	ands	r2, r3
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	409a      	lsls	r2, r3
 80022d0:	0013      	movs	r3, r2
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2203      	movs	r2, #3
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b03      	cmp	r3, #3
 80022e8:	d017      	beq.n	800231a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	2203      	movs	r2, #3
 80022f6:	409a      	lsls	r2, r3
 80022f8:	0013      	movs	r3, r2
 80022fa:	43da      	mvns	r2, r3
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	4013      	ands	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	409a      	lsls	r2, r3
 800230c:	0013      	movs	r3, r2
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2203      	movs	r2, #3
 8002320:	4013      	ands	r3, r2
 8002322:	2b02      	cmp	r3, #2
 8002324:	d123      	bne.n	800236e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	08da      	lsrs	r2, r3, #3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	3208      	adds	r2, #8
 800232e:	0092      	lsls	r2, r2, #2
 8002330:	58d3      	ldr	r3, [r2, r3]
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	2207      	movs	r2, #7
 8002338:	4013      	ands	r3, r2
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	220f      	movs	r2, #15
 800233e:	409a      	lsls	r2, r3
 8002340:	0013      	movs	r3, r2
 8002342:	43da      	mvns	r2, r3
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	691a      	ldr	r2, [r3, #16]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	2107      	movs	r1, #7
 8002352:	400b      	ands	r3, r1
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	409a      	lsls	r2, r3
 8002358:	0013      	movs	r3, r2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	08da      	lsrs	r2, r3, #3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3208      	adds	r2, #8
 8002368:	0092      	lsls	r2, r2, #2
 800236a:	6939      	ldr	r1, [r7, #16]
 800236c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	2203      	movs	r2, #3
 800237a:	409a      	lsls	r2, r3
 800237c:	0013      	movs	r3, r2
 800237e:	43da      	mvns	r2, r3
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	4013      	ands	r3, r2
 8002384:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2203      	movs	r2, #3
 800238c:	401a      	ands	r2, r3
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	409a      	lsls	r2, r3
 8002394:	0013      	movs	r3, r2
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	23c0      	movs	r3, #192	; 0xc0
 80023a8:	029b      	lsls	r3, r3, #10
 80023aa:	4013      	ands	r3, r2
 80023ac:	d100      	bne.n	80023b0 <HAL_GPIO_Init+0x174>
 80023ae:	e094      	b.n	80024da <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b0:	4b51      	ldr	r3, [pc, #324]	; (80024f8 <HAL_GPIO_Init+0x2bc>)
 80023b2:	699a      	ldr	r2, [r3, #24]
 80023b4:	4b50      	ldr	r3, [pc, #320]	; (80024f8 <HAL_GPIO_Init+0x2bc>)
 80023b6:	2101      	movs	r1, #1
 80023b8:	430a      	orrs	r2, r1
 80023ba:	619a      	str	r2, [r3, #24]
 80023bc:	4b4e      	ldr	r3, [pc, #312]	; (80024f8 <HAL_GPIO_Init+0x2bc>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	2201      	movs	r2, #1
 80023c2:	4013      	ands	r3, r2
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023c8:	4a4c      	ldr	r2, [pc, #304]	; (80024fc <HAL_GPIO_Init+0x2c0>)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	3302      	adds	r3, #2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	589b      	ldr	r3, [r3, r2]
 80023d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	2203      	movs	r2, #3
 80023da:	4013      	ands	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	220f      	movs	r2, #15
 80023e0:	409a      	lsls	r2, r3
 80023e2:	0013      	movs	r3, r2
 80023e4:	43da      	mvns	r2, r3
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4013      	ands	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	2390      	movs	r3, #144	; 0x90
 80023f0:	05db      	lsls	r3, r3, #23
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d00d      	beq.n	8002412 <HAL_GPIO_Init+0x1d6>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a41      	ldr	r2, [pc, #260]	; (8002500 <HAL_GPIO_Init+0x2c4>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d007      	beq.n	800240e <HAL_GPIO_Init+0x1d2>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a40      	ldr	r2, [pc, #256]	; (8002504 <HAL_GPIO_Init+0x2c8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d101      	bne.n	800240a <HAL_GPIO_Init+0x1ce>
 8002406:	2302      	movs	r3, #2
 8002408:	e004      	b.n	8002414 <HAL_GPIO_Init+0x1d8>
 800240a:	2305      	movs	r3, #5
 800240c:	e002      	b.n	8002414 <HAL_GPIO_Init+0x1d8>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <HAL_GPIO_Init+0x1d8>
 8002412:	2300      	movs	r3, #0
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	2103      	movs	r1, #3
 8002418:	400a      	ands	r2, r1
 800241a:	0092      	lsls	r2, r2, #2
 800241c:	4093      	lsls	r3, r2
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002424:	4935      	ldr	r1, [pc, #212]	; (80024fc <HAL_GPIO_Init+0x2c0>)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	089b      	lsrs	r3, r3, #2
 800242a:	3302      	adds	r3, #2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002432:	4b35      	ldr	r3, [pc, #212]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43da      	mvns	r2, r3
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	2380      	movs	r3, #128	; 0x80
 8002448:	035b      	lsls	r3, r3, #13
 800244a:	4013      	ands	r3, r2
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002456:	4b2c      	ldr	r3, [pc, #176]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800245c:	4b2a      	ldr	r3, [pc, #168]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	43da      	mvns	r2, r3
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	4013      	ands	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	039b      	lsls	r3, r3, #14
 8002474:	4013      	ands	r3, r2
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002480:	4b21      	ldr	r3, [pc, #132]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002486:	4b20      	ldr	r3, [pc, #128]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	43da      	mvns	r2, r3
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4013      	ands	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	029b      	lsls	r3, r3, #10
 800249e:	4013      	ands	r3, r2
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80024aa:	4b17      	ldr	r3, [pc, #92]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80024b0:	4b15      	ldr	r3, [pc, #84]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	43da      	mvns	r2, r3
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4013      	ands	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	025b      	lsls	r3, r3, #9
 80024c8:	4013      	ands	r3, r2
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <HAL_GPIO_Init+0x2cc>)
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3301      	adds	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	40da      	lsrs	r2, r3
 80024e8:	1e13      	subs	r3, r2, #0
 80024ea:	d000      	beq.n	80024ee <HAL_GPIO_Init+0x2b2>
 80024ec:	e6ae      	b.n	800224c <HAL_GPIO_Init+0x10>
  } 
}
 80024ee:	46c0      	nop			; (mov r8, r8)
 80024f0:	46c0      	nop			; (mov r8, r8)
 80024f2:	46bd      	mov	sp, r7
 80024f4:	b006      	add	sp, #24
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40010000 	.word	0x40010000
 8002500:	48000400 	.word	0x48000400
 8002504:	48000800 	.word	0x48000800
 8002508:	40010400 	.word	0x40010400

0800250c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	0008      	movs	r0, r1
 8002516:	0011      	movs	r1, r2
 8002518:	1cbb      	adds	r3, r7, #2
 800251a:	1c02      	adds	r2, r0, #0
 800251c:	801a      	strh	r2, [r3, #0]
 800251e:	1c7b      	adds	r3, r7, #1
 8002520:	1c0a      	adds	r2, r1, #0
 8002522:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002524:	1c7b      	adds	r3, r7, #1
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d004      	beq.n	8002536 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800252c:	1cbb      	adds	r3, r7, #2
 800252e:	881a      	ldrh	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002534:	e003      	b.n	800253e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002536:	1cbb      	adds	r3, r7, #2
 8002538:	881a      	ldrh	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b084      	sub	sp, #16
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
 800254e:	000a      	movs	r2, r1
 8002550:	1cbb      	adds	r3, r7, #2
 8002552:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800255a:	1cbb      	adds	r3, r7, #2
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	4013      	ands	r3, r2
 8002562:	041a      	lsls	r2, r3, #16
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	43db      	mvns	r3, r3
 8002568:	1cb9      	adds	r1, r7, #2
 800256a:	8809      	ldrh	r1, [r1, #0]
 800256c:	400b      	ands	r3, r1
 800256e:	431a      	orrs	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	619a      	str	r2, [r3, #24]
}
 8002574:	46c0      	nop			; (mov r8, r8)
 8002576:	46bd      	mov	sp, r7
 8002578:	b004      	add	sp, #16
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	0002      	movs	r2, r0
 8002584:	1dbb      	adds	r3, r7, #6
 8002586:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002588:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	1dba      	adds	r2, r7, #6
 800258e:	8812      	ldrh	r2, [r2, #0]
 8002590:	4013      	ands	r3, r2
 8002592:	d008      	beq.n	80025a6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002596:	1dba      	adds	r2, r7, #6
 8002598:	8812      	ldrh	r2, [r2, #0]
 800259a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800259c:	1dbb      	adds	r3, r7, #6
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	0018      	movs	r0, r3
 80025a2:	f7fe fbc1 	bl	8000d28 <HAL_GPIO_EXTI_Callback>
  }
}
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	46bd      	mov	sp, r7
 80025aa:	b002      	add	sp, #8
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	40010400 	.word	0x40010400

080025b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e082      	b.n	80026cc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2241      	movs	r2, #65	; 0x41
 80025ca:	5c9b      	ldrb	r3, [r3, r2]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d107      	bne.n	80025e2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2240      	movs	r2, #64	; 0x40
 80025d6:	2100      	movs	r1, #0
 80025d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	0018      	movs	r0, r3
 80025de:	f7fe fb4d 	bl	8000c7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2241      	movs	r2, #65	; 0x41
 80025e6:	2124      	movs	r1, #36	; 0x24
 80025e8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2101      	movs	r1, #1
 80025f6:	438a      	bics	r2, r1
 80025f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4934      	ldr	r1, [pc, #208]	; (80026d4 <HAL_I2C_Init+0x120>)
 8002604:	400a      	ands	r2, r1
 8002606:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4931      	ldr	r1, [pc, #196]	; (80026d8 <HAL_I2C_Init+0x124>)
 8002614:	400a      	ands	r2, r1
 8002616:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d108      	bne.n	8002632 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2180      	movs	r1, #128	; 0x80
 800262a:	0209      	lsls	r1, r1, #8
 800262c:	430a      	orrs	r2, r1
 800262e:	609a      	str	r2, [r3, #8]
 8002630:	e007      	b.n	8002642 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2184      	movs	r1, #132	; 0x84
 800263c:	0209      	lsls	r1, r1, #8
 800263e:	430a      	orrs	r2, r1
 8002640:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	2b02      	cmp	r3, #2
 8002648:	d104      	bne.n	8002654 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2280      	movs	r2, #128	; 0x80
 8002650:	0112      	lsls	r2, r2, #4
 8002652:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685a      	ldr	r2, [r3, #4]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	491f      	ldr	r1, [pc, #124]	; (80026dc <HAL_I2C_Init+0x128>)
 8002660:	430a      	orrs	r2, r1
 8002662:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	491a      	ldr	r1, [pc, #104]	; (80026d8 <HAL_I2C_Init+0x124>)
 8002670:	400a      	ands	r2, r1
 8002672:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	431a      	orrs	r2, r3
 800267e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69d9      	ldr	r1, [r3, #28]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a1a      	ldr	r2, [r3, #32]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2101      	movs	r1, #1
 80026aa:	430a      	orrs	r2, r1
 80026ac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2241      	movs	r2, #65	; 0x41
 80026b8:	2120      	movs	r1, #32
 80026ba:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2242      	movs	r2, #66	; 0x42
 80026c6:	2100      	movs	r1, #0
 80026c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	0018      	movs	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b002      	add	sp, #8
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	f0ffffff 	.word	0xf0ffffff
 80026d8:	ffff7fff 	.word	0xffff7fff
 80026dc:	02008000 	.word	0x02008000

080026e0 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80026e0:	b590      	push	{r4, r7, lr}
 80026e2:	b089      	sub	sp, #36	; 0x24
 80026e4:	af02      	add	r7, sp, #8
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	0008      	movs	r0, r1
 80026ea:	607a      	str	r2, [r7, #4]
 80026ec:	0019      	movs	r1, r3
 80026ee:	230a      	movs	r3, #10
 80026f0:	18fb      	adds	r3, r7, r3
 80026f2:	1c02      	adds	r2, r0, #0
 80026f4:	801a      	strh	r2, [r3, #0]
 80026f6:	2308      	movs	r3, #8
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	1c0a      	adds	r2, r1, #0
 80026fc:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2241      	movs	r2, #65	; 0x41
 8002702:	5c9b      	ldrb	r3, [r3, r2]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b20      	cmp	r3, #32
 8002708:	d15b      	bne.n	80027c2 <HAL_I2C_Master_Transmit_IT+0xe2>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	699a      	ldr	r2, [r3, #24]
 8002710:	2380      	movs	r3, #128	; 0x80
 8002712:	021b      	lsls	r3, r3, #8
 8002714:	401a      	ands	r2, r3
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	021b      	lsls	r3, r3, #8
 800271a:	429a      	cmp	r2, r3
 800271c:	d101      	bne.n	8002722 <HAL_I2C_Master_Transmit_IT+0x42>
    {
      return HAL_BUSY;
 800271e:	2302      	movs	r3, #2
 8002720:	e050      	b.n	80027c4 <HAL_I2C_Master_Transmit_IT+0xe4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2240      	movs	r2, #64	; 0x40
 8002726:	5c9b      	ldrb	r3, [r3, r2]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d101      	bne.n	8002730 <HAL_I2C_Master_Transmit_IT+0x50>
 800272c:	2302      	movs	r3, #2
 800272e:	e049      	b.n	80027c4 <HAL_I2C_Master_Transmit_IT+0xe4>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2240      	movs	r2, #64	; 0x40
 8002734:	2101      	movs	r1, #1
 8002736:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2241      	movs	r2, #65	; 0x41
 800273c:	2121      	movs	r1, #33	; 0x21
 800273e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2242      	movs	r2, #66	; 0x42
 8002744:	2110      	movs	r1, #16
 8002746:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2208      	movs	r2, #8
 8002758:	18ba      	adds	r2, r7, r2
 800275a:	8812      	ldrh	r2, [r2, #0]
 800275c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	4a1a      	ldr	r2, [pc, #104]	; (80027cc <HAL_I2C_Master_Transmit_IT+0xec>)
 8002762:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4a1a      	ldr	r2, [pc, #104]	; (80027d0 <HAL_I2C_Master_Transmit_IT+0xf0>)
 8002768:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276e:	b29b      	uxth	r3, r3
 8002770:	2bff      	cmp	r3, #255	; 0xff
 8002772:	d906      	bls.n	8002782 <HAL_I2C_Master_Transmit_IT+0xa2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	22ff      	movs	r2, #255	; 0xff
 8002778:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800277a:	2380      	movs	r3, #128	; 0x80
 800277c:	045b      	lsls	r3, r3, #17
 800277e:	617b      	str	r3, [r7, #20]
 8002780:	e007      	b.n	8002792 <HAL_I2C_Master_Transmit_IT+0xb2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002786:	b29a      	uxth	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800278c:	2380      	movs	r3, #128	; 0x80
 800278e:	049b      	lsls	r3, r3, #18
 8002790:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002796:	b2da      	uxtb	r2, r3
 8002798:	697c      	ldr	r4, [r7, #20]
 800279a:	230a      	movs	r3, #10
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	8819      	ldrh	r1, [r3, #0]
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <HAL_I2C_Master_Transmit_IT+0xf4>)
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	0023      	movs	r3, r4
 80027a8:	f001 fb7a 	bl	8003ea0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2240      	movs	r2, #64	; 0x40
 80027b0:	2100      	movs	r1, #0
 80027b2:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2101      	movs	r1, #1
 80027b8:	0018      	movs	r0, r3
 80027ba:	f001 fbab 	bl	8003f14 <I2C_Enable_IRQ>

    return HAL_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	e000      	b.n	80027c4 <HAL_I2C_Master_Transmit_IT+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80027c2:	2302      	movs	r3, #2
  }
}
 80027c4:	0018      	movs	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b007      	add	sp, #28
 80027ca:	bd90      	pop	{r4, r7, pc}
 80027cc:	ffff0000 	.word	0xffff0000
 80027d0:	08002981 	.word	0x08002981
 80027d4:	80002000 	.word	0x80002000

080027d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d005      	beq.n	8002804 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	68f9      	ldr	r1, [r7, #12]
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	4798      	blx	r3
  }
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b004      	add	sp, #16
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	0a1b      	lsrs	r3, r3, #8
 8002828:	001a      	movs	r2, r3
 800282a:	2301      	movs	r3, #1
 800282c:	4013      	ands	r3, r2
 800282e:	d010      	beq.n	8002852 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	09db      	lsrs	r3, r3, #7
 8002834:	001a      	movs	r2, r3
 8002836:	2301      	movs	r3, #1
 8002838:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800283a:	d00a      	beq.n	8002852 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002840:	2201      	movs	r2, #1
 8002842:	431a      	orrs	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2280      	movs	r2, #128	; 0x80
 800284e:	0052      	lsls	r2, r2, #1
 8002850:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	0a9b      	lsrs	r3, r3, #10
 8002856:	001a      	movs	r2, r3
 8002858:	2301      	movs	r3, #1
 800285a:	4013      	ands	r3, r2
 800285c:	d010      	beq.n	8002880 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	09db      	lsrs	r3, r3, #7
 8002862:	001a      	movs	r2, r3
 8002864:	2301      	movs	r3, #1
 8002866:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002868:	d00a      	beq.n	8002880 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	2208      	movs	r2, #8
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2280      	movs	r2, #128	; 0x80
 800287c:	00d2      	lsls	r2, r2, #3
 800287e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	0a5b      	lsrs	r3, r3, #9
 8002884:	001a      	movs	r2, r3
 8002886:	2301      	movs	r3, #1
 8002888:	4013      	ands	r3, r2
 800288a:	d010      	beq.n	80028ae <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	09db      	lsrs	r3, r3, #7
 8002890:	001a      	movs	r2, r3
 8002892:	2301      	movs	r3, #1
 8002894:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002896:	d00a      	beq.n	80028ae <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289c:	2202      	movs	r2, #2
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2280      	movs	r2, #128	; 0x80
 80028aa:	0092      	lsls	r2, r2, #2
 80028ac:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	220b      	movs	r2, #11
 80028b8:	4013      	ands	r3, r2
 80028ba:	d005      	beq.n	80028c8 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	0011      	movs	r1, r2
 80028c2:	0018      	movs	r0, r3
 80028c4:	f001 f980 	bl	8003bc8 <I2C_ITError>
  }
}
 80028c8:	46c0      	nop			; (mov r8, r8)
 80028ca:	46bd      	mov	sp, r7
 80028cc:	b006      	add	sp, #24
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80028d8:	46c0      	nop			; (mov r8, r8)
 80028da:	46bd      	mov	sp, r7
 80028dc:	b002      	add	sp, #8
 80028de:	bd80      	pop	{r7, pc}

080028e0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80028e8:	46c0      	nop			; (mov r8, r8)
 80028ea:	46bd      	mov	sp, r7
 80028ec:	b002      	add	sp, #8
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80028f8:	46c0      	nop			; (mov r8, r8)
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b002      	add	sp, #8
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002908:	46c0      	nop			; (mov r8, r8)
 800290a:	46bd      	mov	sp, r7
 800290c:	b002      	add	sp, #8
 800290e:	bd80      	pop	{r7, pc}

08002910 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	0008      	movs	r0, r1
 800291a:	0011      	movs	r1, r2
 800291c:	1cfb      	adds	r3, r7, #3
 800291e:	1c02      	adds	r2, r0, #0
 8002920:	701a      	strb	r2, [r3, #0]
 8002922:	003b      	movs	r3, r7
 8002924:	1c0a      	adds	r2, r1, #0
 8002926:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002928:	46c0      	nop			; (mov r8, r8)
 800292a:	46bd      	mov	sp, r7
 800292c:	b002      	add	sp, #8
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002938:	46c0      	nop			; (mov r8, r8)
 800293a:	46bd      	mov	sp, r7
 800293c:	b002      	add	sp, #8
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002948:	46c0      	nop			; (mov r8, r8)
 800294a:	46bd      	mov	sp, r7
 800294c:	b002      	add	sp, #8
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002958:	46c0      	nop			; (mov r8, r8)
 800295a:	46bd      	mov	sp, r7
 800295c:	b002      	add	sp, #8
 800295e:	bd80      	pop	{r7, pc}

08002960 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002968:	46c0      	nop			; (mov r8, r8)
 800296a:	46bd      	mov	sp, r7
 800296c:	b002      	add	sp, #8
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002978:	46c0      	nop			; (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b002      	add	sp, #8
 800297e:	bd80      	pop	{r7, pc}

08002980 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002980:	b590      	push	{r4, r7, lr}
 8002982:	b089      	sub	sp, #36	; 0x24
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2240      	movs	r2, #64	; 0x40
 8002994:	5c9b      	ldrb	r3, [r3, r2]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d101      	bne.n	800299e <I2C_Master_ISR_IT+0x1e>
 800299a:	2302      	movs	r3, #2
 800299c:	e12b      	b.n	8002bf6 <I2C_Master_ISR_IT+0x276>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2240      	movs	r2, #64	; 0x40
 80029a2:	2101      	movs	r1, #1
 80029a4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	091b      	lsrs	r3, r3, #4
 80029aa:	001a      	movs	r2, r3
 80029ac:	2301      	movs	r3, #1
 80029ae:	4013      	ands	r3, r2
 80029b0:	d014      	beq.n	80029dc <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	001a      	movs	r2, r3
 80029b8:	2301      	movs	r3, #1
 80029ba:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80029bc:	d00e      	beq.n	80029dc <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2210      	movs	r2, #16
 80029c4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ca:	2204      	movs	r2, #4
 80029cc:	431a      	orrs	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	0018      	movs	r0, r3
 80029d6:	f001 fa22 	bl	8003e1e <I2C_Flush_TXDR>
 80029da:	e0f5      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	089b      	lsrs	r3, r3, #2
 80029e0:	001a      	movs	r2, r3
 80029e2:	2301      	movs	r3, #1
 80029e4:	4013      	ands	r3, r2
 80029e6:	d023      	beq.n	8002a30 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	089b      	lsrs	r3, r3, #2
 80029ec:	001a      	movs	r2, r3
 80029ee:	2301      	movs	r3, #1
 80029f0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80029f2:	d01d      	beq.n	8002a30 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	2204      	movs	r2, #4
 80029f8:	4393      	bics	r3, r2
 80029fa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a2e:	e0cb      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	085b      	lsrs	r3, r3, #1
 8002a34:	001a      	movs	r2, r3
 8002a36:	2301      	movs	r3, #1
 8002a38:	4013      	ands	r3, r2
 8002a3a:	d01e      	beq.n	8002a7a <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	085b      	lsrs	r3, r3, #1
 8002a40:	001a      	movs	r2, r3
 8002a42:	2301      	movs	r3, #1
 8002a44:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002a46:	d018      	beq.n	8002a7a <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4c:	781a      	ldrb	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	1c5a      	adds	r2, r3, #1
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a62:	3b01      	subs	r3, #1
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a78:	e0a6      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	09db      	lsrs	r3, r3, #7
 8002a7e:	001a      	movs	r2, r3
 8002a80:	2301      	movs	r3, #1
 8002a82:	4013      	ands	r3, r2
 8002a84:	d100      	bne.n	8002a88 <I2C_Master_ISR_IT+0x108>
 8002a86:	e06b      	b.n	8002b60 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	099b      	lsrs	r3, r3, #6
 8002a8c:	001a      	movs	r2, r3
 8002a8e:	2301      	movs	r3, #1
 8002a90:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002a92:	d065      	beq.n	8002b60 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d04a      	beq.n	8002b34 <I2C_Master_ISR_IT+0x1b4>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d146      	bne.n	8002b34 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	2112      	movs	r1, #18
 8002ab0:	187b      	adds	r3, r7, r1
 8002ab2:	0592      	lsls	r2, r2, #22
 8002ab4:	0d92      	lsrs	r2, r2, #22
 8002ab6:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2bff      	cmp	r3, #255	; 0xff
 8002ac0:	d910      	bls.n	8002ae4 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	22ff      	movs	r2, #255	; 0xff
 8002ac6:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002acc:	b2da      	uxtb	r2, r3
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	045c      	lsls	r4, r3, #17
 8002ad2:	187b      	adds	r3, r7, r1
 8002ad4:	8819      	ldrh	r1, [r3, #0]
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	0023      	movs	r3, r4
 8002ade:	f001 f9df 	bl	8003ea0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ae2:	e03c      	b.n	8002b5e <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af2:	4a43      	ldr	r2, [pc, #268]	; (8002c00 <I2C_Master_ISR_IT+0x280>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d00e      	beq.n	8002b16 <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8002b02:	2312      	movs	r3, #18
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	8819      	ldrh	r1, [r3, #0]
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	0023      	movs	r3, r4
 8002b10:	f001 f9c6 	bl	8003ea0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b14:	e023      	b.n	8002b5e <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	049c      	lsls	r4, r3, #18
 8002b20:	2312      	movs	r3, #18
 8002b22:	18fb      	adds	r3, r7, r3
 8002b24:	8819      	ldrh	r1, [r3, #0]
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	2300      	movs	r3, #0
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	0023      	movs	r3, r4
 8002b2e:	f001 f9b7 	bl	8003ea0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b32:	e014      	b.n	8002b5e <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	2380      	movs	r3, #128	; 0x80
 8002b3c:	049b      	lsls	r3, r3, #18
 8002b3e:	401a      	ands	r2, r3
 8002b40:	2380      	movs	r3, #128	; 0x80
 8002b42:	049b      	lsls	r3, r3, #18
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d004      	beq.n	8002b52 <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f000 fd44 	bl	80035d8 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b50:	e03a      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2140      	movs	r1, #64	; 0x40
 8002b56:	0018      	movs	r0, r3
 8002b58:	f001 f836 	bl	8003bc8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b5c:	e034      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
 8002b5e:	e033      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	099b      	lsrs	r3, r3, #6
 8002b64:	001a      	movs	r2, r3
 8002b66:	2301      	movs	r3, #1
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d02d      	beq.n	8002bc8 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	099b      	lsrs	r3, r3, #6
 8002b70:	001a      	movs	r2, r3
 8002b72:	2301      	movs	r3, #1
 8002b74:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8002b76:	d027      	beq.n	8002bc8 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d11d      	bne.n	8002bbe <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	2380      	movs	r3, #128	; 0x80
 8002b8a:	049b      	lsls	r3, r3, #18
 8002b8c:	401a      	ands	r2, r3
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	049b      	lsls	r3, r3, #18
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d018      	beq.n	8002bc8 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9a:	4a19      	ldr	r2, [pc, #100]	; (8002c00 <I2C_Master_ISR_IT+0x280>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d109      	bne.n	8002bb4 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2180      	movs	r1, #128	; 0x80
 8002bac:	01c9      	lsls	r1, r1, #7
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	605a      	str	r2, [r3, #4]
 8002bb2:	e009      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f000 fd0e 	bl	80035d8 <I2C_ITMasterSeqCplt>
 8002bbc:	e004      	b.n	8002bc8 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2140      	movs	r1, #64	; 0x40
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f001 f800 	bl	8003bc8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	095b      	lsrs	r3, r3, #5
 8002bcc:	001a      	movs	r2, r3
 8002bce:	2301      	movs	r3, #1
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d00b      	beq.n	8002bec <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	001a      	movs	r2, r3
 8002bda:	2301      	movs	r3, #1
 8002bdc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002bde:	d005      	beq.n	8002bec <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	0011      	movs	r1, r2
 8002be6:	0018      	movs	r0, r3
 8002be8:	f000 fd9e 	bl	8003728 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2240      	movs	r2, #64	; 0x40
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	b007      	add	sp, #28
 8002bfc:	bd90      	pop	{r4, r7, pc}
 8002bfe:	46c0      	nop			; (mov r8, r8)
 8002c00:	ffff0000 	.word	0xffff0000

08002c04 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c14:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2240      	movs	r2, #64	; 0x40
 8002c1e:	5c9b      	ldrb	r3, [r3, r2]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d101      	bne.n	8002c28 <I2C_Slave_ISR_IT+0x24>
 8002c24:	2302      	movs	r3, #2
 8002c26:	e0fa      	b.n	8002e1e <I2C_Slave_ISR_IT+0x21a>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2240      	movs	r2, #64	; 0x40
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	095b      	lsrs	r3, r3, #5
 8002c34:	001a      	movs	r2, r3
 8002c36:	2301      	movs	r3, #1
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d00b      	beq.n	8002c54 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	095b      	lsrs	r3, r3, #5
 8002c40:	001a      	movs	r2, r3
 8002c42:	2301      	movs	r3, #1
 8002c44:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c46:	d005      	beq.n	8002c54 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	0011      	movs	r1, r2
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f000 fe3c 	bl	80038cc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	091b      	lsrs	r3, r3, #4
 8002c58:	001a      	movs	r2, r3
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d054      	beq.n	8002d0a <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	091b      	lsrs	r3, r3, #4
 8002c64:	001a      	movs	r2, r3
 8002c66:	2301      	movs	r3, #1
 8002c68:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002c6a:	d04e      	beq.n	8002d0a <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d12d      	bne.n	8002cd2 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2241      	movs	r2, #65	; 0x41
 8002c7a:	5c9b      	ldrb	r3, [r3, r2]
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b28      	cmp	r3, #40	; 0x28
 8002c80:	d10b      	bne.n	8002c9a <I2C_Slave_ISR_IT+0x96>
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	049b      	lsls	r3, r3, #18
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d106      	bne.n	8002c9a <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	0011      	movs	r1, r2
 8002c92:	0018      	movs	r0, r3
 8002c94:	f000 ff3e 	bl	8003b14 <I2C_ITListenCplt>
 8002c98:	e036      	b.n	8002d08 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2241      	movs	r2, #65	; 0x41
 8002c9e:	5c9b      	ldrb	r3, [r3, r2]
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b29      	cmp	r3, #41	; 0x29
 8002ca4:	d110      	bne.n	8002cc8 <I2C_Slave_ISR_IT+0xc4>
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	4a5f      	ldr	r2, [pc, #380]	; (8002e28 <I2C_Slave_ISR_IT+0x224>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d00c      	beq.n	8002cc8 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2210      	movs	r2, #16
 8002cb4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f001 f8b0 	bl	8003e1e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	f000 fccb 	bl	800365c <I2C_ITSlaveSeqCplt>
 8002cc6:	e01f      	b.n	8002d08 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2210      	movs	r2, #16
 8002cce:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002cd0:	e09d      	b.n	8002e0e <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2210      	movs	r2, #16
 8002cd8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cde:	2204      	movs	r2, #4
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <I2C_Slave_ISR_IT+0xf4>
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	2380      	movs	r3, #128	; 0x80
 8002cf0:	045b      	lsls	r3, r3, #17
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d000      	beq.n	8002cf8 <I2C_Slave_ISR_IT+0xf4>
 8002cf6:	e08a      	b.n	8002e0e <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	0011      	movs	r1, r2
 8002d00:	0018      	movs	r0, r3
 8002d02:	f000 ff61 	bl	8003bc8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002d06:	e082      	b.n	8002e0e <I2C_Slave_ISR_IT+0x20a>
 8002d08:	e081      	b.n	8002e0e <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	089b      	lsrs	r3, r3, #2
 8002d0e:	001a      	movs	r2, r3
 8002d10:	2301      	movs	r3, #1
 8002d12:	4013      	ands	r3, r2
 8002d14:	d031      	beq.n	8002d7a <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	089b      	lsrs	r3, r3, #2
 8002d1a:	001a      	movs	r2, r3
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002d20:	d02b      	beq.n	8002d7a <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d018      	beq.n	8002d5e <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3e:	1c5a      	adds	r2, r3, #1
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d154      	bne.n	8002e12 <I2C_Slave_ISR_IT+0x20e>
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	4a2f      	ldr	r2, [pc, #188]	; (8002e28 <I2C_Slave_ISR_IT+0x224>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d050      	beq.n	8002e12 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	0018      	movs	r0, r3
 8002d74:	f000 fc72 	bl	800365c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002d78:	e04b      	b.n	8002e12 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	08db      	lsrs	r3, r3, #3
 8002d7e:	001a      	movs	r2, r3
 8002d80:	2301      	movs	r3, #1
 8002d82:	4013      	ands	r3, r2
 8002d84:	d00c      	beq.n	8002da0 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	08db      	lsrs	r3, r3, #3
 8002d8a:	001a      	movs	r2, r3
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002d90:	d006      	beq.n	8002da0 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	0011      	movs	r1, r2
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f000 fb79 	bl	8003490 <I2C_ITAddrCplt>
 8002d9e:	e039      	b.n	8002e14 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	085b      	lsrs	r3, r3, #1
 8002da4:	001a      	movs	r2, r3
 8002da6:	2301      	movs	r3, #1
 8002da8:	4013      	ands	r3, r2
 8002daa:	d033      	beq.n	8002e14 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	085b      	lsrs	r3, r3, #1
 8002db0:	001a      	movs	r2, r3
 8002db2:	2301      	movs	r3, #1
 8002db4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002db6:	d02d      	beq.n	8002e14 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d018      	beq.n	8002df4 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	781a      	ldrb	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd2:	1c5a      	adds	r2, r3, #1
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	3b01      	subs	r3, #1
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dea:	3b01      	subs	r3, #1
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	851a      	strh	r2, [r3, #40]	; 0x28
 8002df2:	e00f      	b.n	8002e14 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	2380      	movs	r3, #128	; 0x80
 8002df8:	045b      	lsls	r3, r3, #17
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d002      	beq.n	8002e04 <I2C_Slave_ISR_IT+0x200>
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d107      	bne.n	8002e14 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	0018      	movs	r0, r3
 8002e08:	f000 fc28 	bl	800365c <I2C_ITSlaveSeqCplt>
 8002e0c:	e002      	b.n	8002e14 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8002e0e:	46c0      	nop			; (mov r8, r8)
 8002e10:	e000      	b.n	8002e14 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8002e12:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2240      	movs	r2, #64	; 0x40
 8002e18:	2100      	movs	r1, #0
 8002e1a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	0018      	movs	r0, r3
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b006      	add	sp, #24
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	ffff0000 	.word	0xffff0000

08002e2c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002e2c:	b590      	push	{r4, r7, lr}
 8002e2e:	b089      	sub	sp, #36	; 0x24
 8002e30:	af02      	add	r7, sp, #8
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2240      	movs	r2, #64	; 0x40
 8002e3c:	5c9b      	ldrb	r3, [r3, r2]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <I2C_Master_ISR_DMA+0x1a>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e0f7      	b.n	8003036 <I2C_Master_ISR_DMA+0x20a>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2240      	movs	r2, #64	; 0x40
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	091b      	lsrs	r3, r3, #4
 8002e52:	001a      	movs	r2, r3
 8002e54:	2301      	movs	r3, #1
 8002e56:	4013      	ands	r3, r2
 8002e58:	d019      	beq.n	8002e8e <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	091b      	lsrs	r3, r3, #4
 8002e5e:	001a      	movs	r2, r3
 8002e60:	2301      	movs	r3, #1
 8002e62:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002e64:	d013      	beq.n	8002e8e <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2210      	movs	r2, #16
 8002e6c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e72:	2204      	movs	r2, #4
 8002e74:	431a      	orrs	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2120      	movs	r1, #32
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f001 f848 	bl	8003f14 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	0018      	movs	r0, r3
 8002e88:	f000 ffc9 	bl	8003e1e <I2C_Flush_TXDR>
 8002e8c:	e0ce      	b.n	800302c <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	09db      	lsrs	r3, r3, #7
 8002e92:	001a      	movs	r2, r3
 8002e94:	2301      	movs	r3, #1
 8002e96:	4013      	ands	r3, r2
 8002e98:	d100      	bne.n	8002e9c <I2C_Master_ISR_DMA+0x70>
 8002e9a:	e07e      	b.n	8002f9a <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	099b      	lsrs	r3, r3, #6
 8002ea0:	001a      	movs	r2, r3
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002ea6:	d100      	bne.n	8002eaa <I2C_Master_ISR_DMA+0x7e>
 8002ea8:	e077      	b.n	8002f9a <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2140      	movs	r1, #64	; 0x40
 8002eb6:	438a      	bics	r2, r1
 8002eb8:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d055      	beq.n	8002f70 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	2312      	movs	r3, #18
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	0592      	lsls	r2, r2, #22
 8002ed2:	0d92      	lsrs	r2, r2, #22
 8002ed4:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	2bff      	cmp	r3, #255	; 0xff
 8002ede:	d906      	bls.n	8002eee <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	22ff      	movs	r2, #255	; 0xff
 8002ee4:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	045b      	lsls	r3, r3, #17
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	e010      	b.n	8002f10 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efc:	4a50      	ldr	r2, [pc, #320]	; (8003040 <I2C_Master_ISR_DMA+0x214>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d003      	beq.n	8002f0a <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f06:	617b      	str	r3, [r7, #20]
 8002f08:	e002      	b.n	8002f10 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002f0a:	2380      	movs	r3, #128	; 0x80
 8002f0c:	049b      	lsls	r3, r3, #18
 8002f0e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	697c      	ldr	r4, [r7, #20]
 8002f18:	2312      	movs	r3, #18
 8002f1a:	18fb      	adds	r3, r7, r3
 8002f1c:	8819      	ldrh	r1, [r3, #0]
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	2300      	movs	r3, #0
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	0023      	movs	r3, r4
 8002f26:	f000 ffbb 	bl	8003ea0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2241      	movs	r2, #65	; 0x41
 8002f40:	5c9b      	ldrb	r3, [r3, r2]
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b22      	cmp	r3, #34	; 0x22
 8002f46:	d109      	bne.n	8002f5c <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2180      	movs	r1, #128	; 0x80
 8002f54:	0209      	lsls	r1, r1, #8
 8002f56:	430a      	orrs	r2, r1
 8002f58:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002f5a:	e067      	b.n	800302c <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2180      	movs	r1, #128	; 0x80
 8002f68:	01c9      	lsls	r1, r1, #7
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002f6e:	e05d      	b.n	800302c <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	2380      	movs	r3, #128	; 0x80
 8002f78:	049b      	lsls	r3, r3, #18
 8002f7a:	401a      	ands	r2, r3
 8002f7c:	2380      	movs	r3, #128	; 0x80
 8002f7e:	049b      	lsls	r3, r3, #18
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d004      	beq.n	8002f8e <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	0018      	movs	r0, r3
 8002f88:	f000 fb26 	bl	80035d8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002f8c:	e04e      	b.n	800302c <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2140      	movs	r1, #64	; 0x40
 8002f92:	0018      	movs	r0, r3
 8002f94:	f000 fe18 	bl	8003bc8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002f98:	e048      	b.n	800302c <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	099b      	lsrs	r3, r3, #6
 8002f9e:	001a      	movs	r2, r3
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d02e      	beq.n	8003004 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	099b      	lsrs	r3, r3, #6
 8002faa:	001a      	movs	r2, r3
 8002fac:	2301      	movs	r3, #1
 8002fae:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002fb0:	d028      	beq.n	8003004 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d11d      	bne.n	8002ff8 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	2380      	movs	r3, #128	; 0x80
 8002fc4:	049b      	lsls	r3, r3, #18
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	2380      	movs	r3, #128	; 0x80
 8002fca:	049b      	lsls	r3, r3, #18
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d02c      	beq.n	800302a <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	4a1a      	ldr	r2, [pc, #104]	; (8003040 <I2C_Master_ISR_DMA+0x214>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d109      	bne.n	8002fee <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2180      	movs	r1, #128	; 0x80
 8002fe6:	01c9      	lsls	r1, r1, #7
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002fec:	e01d      	b.n	800302a <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f000 faf1 	bl	80035d8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002ff6:	e018      	b.n	800302a <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2140      	movs	r1, #64	; 0x40
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f000 fde3 	bl	8003bc8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003002:	e012      	b.n	800302a <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	095b      	lsrs	r3, r3, #5
 8003008:	001a      	movs	r2, r3
 800300a:	2301      	movs	r3, #1
 800300c:	4013      	ands	r3, r2
 800300e:	d00d      	beq.n	800302c <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	095b      	lsrs	r3, r3, #5
 8003014:	001a      	movs	r2, r3
 8003016:	2301      	movs	r3, #1
 8003018:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800301a:	d007      	beq.n	800302c <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	0011      	movs	r1, r2
 8003022:	0018      	movs	r0, r3
 8003024:	f000 fb80 	bl	8003728 <I2C_ITMasterCplt>
 8003028:	e000      	b.n	800302c <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 800302a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2240      	movs	r2, #64	; 0x40
 8003030:	2100      	movs	r1, #0
 8003032:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	0018      	movs	r0, r3
 8003038:	46bd      	mov	sp, r7
 800303a:	b007      	add	sp, #28
 800303c:	bd90      	pop	{r4, r7, pc}
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	ffff0000 	.word	0xffff0000

08003044 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b089      	sub	sp, #36	; 0x24
 8003048:	af02      	add	r7, sp, #8
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003050:	4b92      	ldr	r3, [pc, #584]	; (800329c <I2C_Mem_ISR_DMA+0x258>)
 8003052:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2240      	movs	r2, #64	; 0x40
 8003058:	5c9b      	ldrb	r3, [r3, r2]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d101      	bne.n	8003062 <I2C_Mem_ISR_DMA+0x1e>
 800305e:	2302      	movs	r3, #2
 8003060:	e118      	b.n	8003294 <I2C_Mem_ISR_DMA+0x250>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2240      	movs	r2, #64	; 0x40
 8003066:	2101      	movs	r1, #1
 8003068:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	091b      	lsrs	r3, r3, #4
 800306e:	001a      	movs	r2, r3
 8003070:	2301      	movs	r3, #1
 8003072:	4013      	ands	r3, r2
 8003074:	d019      	beq.n	80030aa <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	091b      	lsrs	r3, r3, #4
 800307a:	001a      	movs	r2, r3
 800307c:	2301      	movs	r3, #1
 800307e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003080:	d013      	beq.n	80030aa <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2210      	movs	r2, #16
 8003088:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308e:	2204      	movs	r2, #4
 8003090:	431a      	orrs	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2120      	movs	r1, #32
 800309a:	0018      	movs	r0, r3
 800309c:	f000 ff3a 	bl	8003f14 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	0018      	movs	r0, r3
 80030a4:	f000 febb 	bl	8003e1e <I2C_Flush_TXDR>
 80030a8:	e0ef      	b.n	800328a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	085b      	lsrs	r3, r3, #1
 80030ae:	001a      	movs	r2, r3
 80030b0:	2301      	movs	r3, #1
 80030b2:	4013      	ands	r3, r2
 80030b4:	d00f      	beq.n	80030d6 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	085b      	lsrs	r3, r3, #1
 80030ba:	001a      	movs	r2, r3
 80030bc:	2301      	movs	r3, #1
 80030be:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80030c0:	d009      	beq.n	80030d6 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2201      	movs	r2, #1
 80030d0:	4252      	negs	r2, r2
 80030d2:	651a      	str	r2, [r3, #80]	; 0x50
 80030d4:	e0d9      	b.n	800328a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	09db      	lsrs	r3, r3, #7
 80030da:	001a      	movs	r2, r3
 80030dc:	2301      	movs	r3, #1
 80030de:	4013      	ands	r3, r2
 80030e0:	d060      	beq.n	80031a4 <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	099b      	lsrs	r3, r3, #6
 80030e6:	001a      	movs	r2, r3
 80030e8:	2301      	movs	r3, #1
 80030ea:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80030ec:	d05a      	beq.n	80031a4 <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2110      	movs	r1, #16
 80030f2:	0018      	movs	r0, r3
 80030f4:	f000 ff0e 	bl	8003f14 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d04a      	beq.n	8003198 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003106:	b29b      	uxth	r3, r3
 8003108:	2bff      	cmp	r3, #255	; 0xff
 800310a:	d910      	bls.n	800312e <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	22ff      	movs	r2, #255	; 0xff
 8003110:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003116:	b299      	uxth	r1, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311c:	b2da      	uxtb	r2, r3
 800311e:	2380      	movs	r3, #128	; 0x80
 8003120:	045b      	lsls	r3, r3, #17
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	2400      	movs	r4, #0
 8003126:	9400      	str	r4, [sp, #0]
 8003128:	f000 feba 	bl	8003ea0 <I2C_TransferConfig>
 800312c:	e011      	b.n	8003152 <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003132:	b29a      	uxth	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800313c:	b299      	uxth	r1, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003142:	b2da      	uxtb	r2, r3
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	049b      	lsls	r3, r3, #18
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	2400      	movs	r4, #0
 800314c:	9400      	str	r4, [sp, #0]
 800314e:	f000 fea7 	bl	8003ea0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2241      	movs	r2, #65	; 0x41
 8003168:	5c9b      	ldrb	r3, [r3, r2]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b22      	cmp	r3, #34	; 0x22
 800316e:	d109      	bne.n	8003184 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2180      	movs	r1, #128	; 0x80
 800317c:	0209      	lsls	r1, r1, #8
 800317e:	430a      	orrs	r2, r1
 8003180:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003182:	e082      	b.n	800328a <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2180      	movs	r1, #128	; 0x80
 8003190:	01c9      	lsls	r1, r1, #7
 8003192:	430a      	orrs	r2, r1
 8003194:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003196:	e078      	b.n	800328a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2140      	movs	r1, #64	; 0x40
 800319c:	0018      	movs	r0, r3
 800319e:	f000 fd13 	bl	8003bc8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80031a2:	e072      	b.n	800328a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	099b      	lsrs	r3, r3, #6
 80031a8:	001a      	movs	r2, r3
 80031aa:	2301      	movs	r3, #1
 80031ac:	4013      	ands	r3, r2
 80031ae:	d05a      	beq.n	8003266 <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	099b      	lsrs	r3, r3, #6
 80031b4:	001a      	movs	r2, r3
 80031b6:	2301      	movs	r3, #1
 80031b8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80031ba:	d054      	beq.n	8003266 <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2241      	movs	r2, #65	; 0x41
 80031c0:	5c9b      	ldrb	r3, [r3, r2]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b22      	cmp	r3, #34	; 0x22
 80031c6:	d101      	bne.n	80031cc <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 80031c8:	4b35      	ldr	r3, [pc, #212]	; (80032a0 <I2C_Mem_ISR_DMA+0x25c>)
 80031ca:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2bff      	cmp	r3, #255	; 0xff
 80031d4:	d911      	bls.n	80031fa <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	22ff      	movs	r2, #255	; 0xff
 80031da:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031e0:	b299      	uxth	r1, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e6:	b2da      	uxtb	r2, r3
 80031e8:	2380      	movs	r3, #128	; 0x80
 80031ea:	045c      	lsls	r4, r3, #17
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	9300      	str	r3, [sp, #0]
 80031f2:	0023      	movs	r3, r4
 80031f4:	f000 fe54 	bl	8003ea0 <I2C_TransferConfig>
 80031f8:	e012      	b.n	8003220 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031fe:	b29a      	uxth	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003208:	b299      	uxth	r1, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800320e:	b2da      	uxtb	r2, r3
 8003210:	2380      	movs	r3, #128	; 0x80
 8003212:	049c      	lsls	r4, r3, #18
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	0023      	movs	r3, r4
 800321c:	f000 fe40 	bl	8003ea0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003224:	b29a      	uxth	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2241      	movs	r2, #65	; 0x41
 8003236:	5c9b      	ldrb	r3, [r3, r2]
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b22      	cmp	r3, #34	; 0x22
 800323c:	d109      	bne.n	8003252 <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2180      	movs	r1, #128	; 0x80
 800324a:	0209      	lsls	r1, r1, #8
 800324c:	430a      	orrs	r2, r1
 800324e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003250:	e01b      	b.n	800328a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2180      	movs	r1, #128	; 0x80
 800325e:	01c9      	lsls	r1, r1, #7
 8003260:	430a      	orrs	r2, r1
 8003262:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003264:	e011      	b.n	800328a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	095b      	lsrs	r3, r3, #5
 800326a:	001a      	movs	r2, r3
 800326c:	2301      	movs	r3, #1
 800326e:	4013      	ands	r3, r2
 8003270:	d00b      	beq.n	800328a <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	095b      	lsrs	r3, r3, #5
 8003276:	001a      	movs	r2, r3
 8003278:	2301      	movs	r3, #1
 800327a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800327c:	d005      	beq.n	800328a <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	0011      	movs	r1, r2
 8003284:	0018      	movs	r0, r3
 8003286:	f000 fa4f 	bl	8003728 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2240      	movs	r2, #64	; 0x40
 800328e:	2100      	movs	r1, #0
 8003290:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	0018      	movs	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	b007      	add	sp, #28
 800329a:	bd90      	pop	{r4, r7, pc}
 800329c:	80002000 	.word	0x80002000
 80032a0:	80002400 	.word	0x80002400

080032a4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2240      	movs	r2, #64	; 0x40
 80032be:	5c9b      	ldrb	r3, [r3, r2]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <I2C_Slave_ISR_DMA+0x24>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e0dd      	b.n	8003484 <I2C_Slave_ISR_DMA+0x1e0>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2240      	movs	r2, #64	; 0x40
 80032cc:	2101      	movs	r1, #1
 80032ce:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	095b      	lsrs	r3, r3, #5
 80032d4:	001a      	movs	r2, r3
 80032d6:	2301      	movs	r3, #1
 80032d8:	4013      	ands	r3, r2
 80032da:	d00b      	beq.n	80032f4 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	001a      	movs	r2, r3
 80032e2:	2301      	movs	r3, #1
 80032e4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80032e6:	d005      	beq.n	80032f4 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	0011      	movs	r1, r2
 80032ee:	0018      	movs	r0, r3
 80032f0:	f000 faec 	bl	80038cc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	091b      	lsrs	r3, r3, #4
 80032f8:	001a      	movs	r2, r3
 80032fa:	2301      	movs	r3, #1
 80032fc:	4013      	ands	r3, r2
 80032fe:	d100      	bne.n	8003302 <I2C_Slave_ISR_DMA+0x5e>
 8003300:	e0a9      	b.n	8003456 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	091b      	lsrs	r3, r3, #4
 8003306:	001a      	movs	r2, r3
 8003308:	2301      	movs	r3, #1
 800330a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800330c:	d100      	bne.n	8003310 <I2C_Slave_ISR_DMA+0x6c>
 800330e:	e0a2      	b.n	8003456 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	0b9b      	lsrs	r3, r3, #14
 8003314:	001a      	movs	r2, r3
 8003316:	2301      	movs	r3, #1
 8003318:	4013      	ands	r3, r2
 800331a:	d106      	bne.n	800332a <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	0bdb      	lsrs	r3, r3, #15
 8003320:	001a      	movs	r2, r3
 8003322:	2301      	movs	r3, #1
 8003324:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003326:	d100      	bne.n	800332a <I2C_Slave_ISR_DMA+0x86>
 8003328:	e08e      	b.n	8003448 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00d      	beq.n	800334e <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	0bdb      	lsrs	r3, r3, #15
 8003336:	001a      	movs	r2, r3
 8003338:	2301      	movs	r3, #1
 800333a:	4013      	ands	r3, r2
 800333c:	d007      	beq.n	800334e <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 800334a:	2301      	movs	r3, #1
 800334c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00d      	beq.n	8003372 <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	0b9b      	lsrs	r3, r3, #14
 800335a:	001a      	movs	r2, r3
 800335c:	2301      	movs	r3, #1
 800335e:	4013      	ands	r3, r2
 8003360:	d007      	beq.n	8003372 <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 800336e:	2301      	movs	r3, #1
 8003370:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d12d      	bne.n	80033d4 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2241      	movs	r2, #65	; 0x41
 800337c:	5c9b      	ldrb	r3, [r3, r2]
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b28      	cmp	r3, #40	; 0x28
 8003382:	d10b      	bne.n	800339c <I2C_Slave_ISR_DMA+0xf8>
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	2380      	movs	r3, #128	; 0x80
 8003388:	049b      	lsls	r3, r3, #18
 800338a:	429a      	cmp	r2, r3
 800338c:	d106      	bne.n	800339c <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	0011      	movs	r1, r2
 8003394:	0018      	movs	r0, r3
 8003396:	f000 fbbd 	bl	8003b14 <I2C_ITListenCplt>
 800339a:	e054      	b.n	8003446 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2241      	movs	r2, #65	; 0x41
 80033a0:	5c9b      	ldrb	r3, [r3, r2]
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b29      	cmp	r3, #41	; 0x29
 80033a6:	d110      	bne.n	80033ca <I2C_Slave_ISR_DMA+0x126>
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	4a38      	ldr	r2, [pc, #224]	; (800348c <I2C_Slave_ISR_DMA+0x1e8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d00c      	beq.n	80033ca <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2210      	movs	r2, #16
 80033b6:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	0018      	movs	r0, r3
 80033bc:	f000 fd2f 	bl	8003e1e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	0018      	movs	r0, r3
 80033c4:	f000 f94a 	bl	800365c <I2C_ITSlaveSeqCplt>
 80033c8:	e03d      	b.n	8003446 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2210      	movs	r2, #16
 80033d0:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80033d2:	e03e      	b.n	8003452 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2210      	movs	r2, #16
 80033da:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e0:	2204      	movs	r2, #4
 80033e2:	431a      	orrs	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80033e8:	2317      	movs	r3, #23
 80033ea:	18fb      	adds	r3, r7, r3
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	2141      	movs	r1, #65	; 0x41
 80033f0:	5c52      	ldrb	r2, [r2, r1]
 80033f2:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d004      	beq.n	8003404 <I2C_Slave_ISR_DMA+0x160>
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	2380      	movs	r3, #128	; 0x80
 80033fe:	045b      	lsls	r3, r3, #17
 8003400:	429a      	cmp	r2, r3
 8003402:	d126      	bne.n	8003452 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003404:	2217      	movs	r2, #23
 8003406:	18bb      	adds	r3, r7, r2
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b21      	cmp	r3, #33	; 0x21
 800340c:	d003      	beq.n	8003416 <I2C_Slave_ISR_DMA+0x172>
 800340e:	18bb      	adds	r3, r7, r2
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	2b29      	cmp	r3, #41	; 0x29
 8003414:	d103      	bne.n	800341e <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2221      	movs	r2, #33	; 0x21
 800341a:	631a      	str	r2, [r3, #48]	; 0x30
 800341c:	e00b      	b.n	8003436 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800341e:	2217      	movs	r2, #23
 8003420:	18bb      	adds	r3, r7, r2
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b22      	cmp	r3, #34	; 0x22
 8003426:	d003      	beq.n	8003430 <I2C_Slave_ISR_DMA+0x18c>
 8003428:	18bb      	adds	r3, r7, r2
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b2a      	cmp	r3, #42	; 0x2a
 800342e:	d102      	bne.n	8003436 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2222      	movs	r2, #34	; 0x22
 8003434:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	0011      	movs	r1, r2
 800343e:	0018      	movs	r0, r3
 8003440:	f000 fbc2 	bl	8003bc8 <I2C_ITError>
      if (treatdmanack == 1U)
 8003444:	e005      	b.n	8003452 <I2C_Slave_ISR_DMA+0x1ae>
 8003446:	e004      	b.n	8003452 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2210      	movs	r2, #16
 800344e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003450:	e013      	b.n	800347a <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8003452:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003454:	e011      	b.n	800347a <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	08db      	lsrs	r3, r3, #3
 800345a:	001a      	movs	r2, r3
 800345c:	2301      	movs	r3, #1
 800345e:	4013      	ands	r3, r2
 8003460:	d00b      	beq.n	800347a <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	08db      	lsrs	r3, r3, #3
 8003466:	001a      	movs	r2, r3
 8003468:	2301      	movs	r3, #1
 800346a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800346c:	d005      	beq.n	800347a <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	0011      	movs	r1, r2
 8003474:	0018      	movs	r0, r3
 8003476:	f000 f80b 	bl	8003490 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2240      	movs	r2, #64	; 0x40
 800347e:	2100      	movs	r1, #0
 8003480:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	0018      	movs	r0, r3
 8003486:	46bd      	mov	sp, r7
 8003488:	b008      	add	sp, #32
 800348a:	bd80      	pop	{r7, pc}
 800348c:	ffff0000 	.word	0xffff0000

08003490 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003490:	b5b0      	push	{r4, r5, r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2241      	movs	r2, #65	; 0x41
 800349e:	5c9b      	ldrb	r3, [r3, r2]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	001a      	movs	r2, r3
 80034a4:	2328      	movs	r3, #40	; 0x28
 80034a6:	4013      	ands	r3, r2
 80034a8:	2b28      	cmp	r3, #40	; 0x28
 80034aa:	d000      	beq.n	80034ae <I2C_ITAddrCplt+0x1e>
 80034ac:	e088      	b.n	80035c0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	0c1b      	lsrs	r3, r3, #16
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	250f      	movs	r5, #15
 80034ba:	197b      	adds	r3, r7, r5
 80034bc:	2101      	movs	r1, #1
 80034be:	400a      	ands	r2, r1
 80034c0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	200c      	movs	r0, #12
 80034ce:	183b      	adds	r3, r7, r0
 80034d0:	21fe      	movs	r1, #254	; 0xfe
 80034d2:	400a      	ands	r2, r1
 80034d4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	b29a      	uxth	r2, r3
 80034de:	240a      	movs	r4, #10
 80034e0:	193b      	adds	r3, r7, r4
 80034e2:	0592      	lsls	r2, r2, #22
 80034e4:	0d92      	lsrs	r2, r2, #22
 80034e6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	2308      	movs	r3, #8
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	21fe      	movs	r1, #254	; 0xfe
 80034f6:	400a      	ands	r2, r1
 80034f8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d148      	bne.n	8003594 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003502:	0021      	movs	r1, r4
 8003504:	187b      	adds	r3, r7, r1
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	09db      	lsrs	r3, r3, #7
 800350a:	b29a      	uxth	r2, r3
 800350c:	183b      	adds	r3, r7, r0
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	4053      	eors	r3, r2
 8003512:	b29b      	uxth	r3, r3
 8003514:	001a      	movs	r2, r3
 8003516:	2306      	movs	r3, #6
 8003518:	4013      	ands	r3, r2
 800351a:	d120      	bne.n	800355e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 800351c:	183b      	adds	r3, r7, r0
 800351e:	187a      	adds	r2, r7, r1
 8003520:	8812      	ldrh	r2, [r2, #0]
 8003522:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003528:	1c5a      	adds	r2, r3, #1
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003532:	2b02      	cmp	r3, #2
 8003534:	d14c      	bne.n	80035d0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2208      	movs	r2, #8
 8003542:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2240      	movs	r2, #64	; 0x40
 8003548:	2100      	movs	r1, #0
 800354a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800354c:	183b      	adds	r3, r7, r0
 800354e:	881a      	ldrh	r2, [r3, #0]
 8003550:	197b      	adds	r3, r7, r5
 8003552:	7819      	ldrb	r1, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	0018      	movs	r0, r3
 8003558:	f7ff f9da 	bl	8002910 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800355c:	e038      	b.n	80035d0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800355e:	240c      	movs	r4, #12
 8003560:	193b      	adds	r3, r7, r4
 8003562:	2208      	movs	r2, #8
 8003564:	18ba      	adds	r2, r7, r2
 8003566:	8812      	ldrh	r2, [r2, #0]
 8003568:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800356a:	2380      	movs	r3, #128	; 0x80
 800356c:	021a      	lsls	r2, r3, #8
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	0011      	movs	r1, r2
 8003572:	0018      	movs	r0, r3
 8003574:	f000 fd5c 	bl	8004030 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2240      	movs	r2, #64	; 0x40
 800357c:	2100      	movs	r1, #0
 800357e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003580:	193b      	adds	r3, r7, r4
 8003582:	881a      	ldrh	r2, [r3, #0]
 8003584:	230f      	movs	r3, #15
 8003586:	18fb      	adds	r3, r7, r3
 8003588:	7819      	ldrb	r1, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	0018      	movs	r0, r3
 800358e:	f7ff f9bf 	bl	8002910 <HAL_I2C_AddrCallback>
}
 8003592:	e01d      	b.n	80035d0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003594:	2380      	movs	r3, #128	; 0x80
 8003596:	021a      	lsls	r2, r3, #8
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	0011      	movs	r1, r2
 800359c:	0018      	movs	r0, r3
 800359e:	f000 fd47 	bl	8004030 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2240      	movs	r2, #64	; 0x40
 80035a6:	2100      	movs	r1, #0
 80035a8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80035aa:	230c      	movs	r3, #12
 80035ac:	18fb      	adds	r3, r7, r3
 80035ae:	881a      	ldrh	r2, [r3, #0]
 80035b0:	230f      	movs	r3, #15
 80035b2:	18fb      	adds	r3, r7, r3
 80035b4:	7819      	ldrb	r1, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	0018      	movs	r0, r3
 80035ba:	f7ff f9a9 	bl	8002910 <HAL_I2C_AddrCallback>
}
 80035be:	e007      	b.n	80035d0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2208      	movs	r2, #8
 80035c6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2240      	movs	r2, #64	; 0x40
 80035cc:	2100      	movs	r1, #0
 80035ce:	5499      	strb	r1, [r3, r2]
}
 80035d0:	46c0      	nop			; (mov r8, r8)
 80035d2:	46bd      	mov	sp, r7
 80035d4:	b004      	add	sp, #16
 80035d6:	bdb0      	pop	{r4, r5, r7, pc}

080035d8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2242      	movs	r2, #66	; 0x42
 80035e4:	2100      	movs	r1, #0
 80035e6:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2241      	movs	r2, #65	; 0x41
 80035ec:	5c9b      	ldrb	r3, [r3, r2]
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b21      	cmp	r3, #33	; 0x21
 80035f2:	d117      	bne.n	8003624 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2241      	movs	r2, #65	; 0x41
 80035f8:	2120      	movs	r1, #32
 80035fa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2211      	movs	r2, #17
 8003600:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2101      	movs	r1, #1
 800360c:	0018      	movs	r0, r3
 800360e:	f000 fd0f 	bl	8004030 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2240      	movs	r2, #64	; 0x40
 8003616:	2100      	movs	r1, #0
 8003618:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	0018      	movs	r0, r3
 800361e:	f7ff f957 	bl	80028d0 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003622:	e016      	b.n	8003652 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2241      	movs	r2, #65	; 0x41
 8003628:	2120      	movs	r1, #32
 800362a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2212      	movs	r2, #18
 8003630:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2102      	movs	r1, #2
 800363c:	0018      	movs	r0, r3
 800363e:	f000 fcf7 	bl	8004030 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2240      	movs	r2, #64	; 0x40
 8003646:	2100      	movs	r1, #0
 8003648:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	0018      	movs	r0, r3
 800364e:	f7ff f947 	bl	80028e0 <HAL_I2C_MasterRxCpltCallback>
}
 8003652:	46c0      	nop			; (mov r8, r8)
 8003654:	46bd      	mov	sp, r7
 8003656:	b002      	add	sp, #8
 8003658:	bd80      	pop	{r7, pc}
	...

0800365c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2242      	movs	r2, #66	; 0x42
 8003670:	2100      	movs	r1, #0
 8003672:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	0b9b      	lsrs	r3, r3, #14
 8003678:	001a      	movs	r2, r3
 800367a:	2301      	movs	r3, #1
 800367c:	4013      	ands	r3, r2
 800367e:	d008      	beq.n	8003692 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4925      	ldr	r1, [pc, #148]	; (8003720 <I2C_ITSlaveSeqCplt+0xc4>)
 800368c:	400a      	ands	r2, r1
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	e00d      	b.n	80036ae <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	0bdb      	lsrs	r3, r3, #15
 8003696:	001a      	movs	r2, r3
 8003698:	2301      	movs	r3, #1
 800369a:	4013      	ands	r3, r2
 800369c:	d007      	beq.n	80036ae <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	491e      	ldr	r1, [pc, #120]	; (8003724 <I2C_ITSlaveSeqCplt+0xc8>)
 80036aa:	400a      	ands	r2, r1
 80036ac:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2241      	movs	r2, #65	; 0x41
 80036b2:	5c9b      	ldrb	r3, [r3, r2]
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b29      	cmp	r3, #41	; 0x29
 80036b8:	d114      	bne.n	80036e4 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2241      	movs	r2, #65	; 0x41
 80036be:	2128      	movs	r1, #40	; 0x28
 80036c0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2221      	movs	r2, #33	; 0x21
 80036c6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2101      	movs	r1, #1
 80036cc:	0018      	movs	r0, r3
 80036ce:	f000 fcaf 	bl	8004030 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2240      	movs	r2, #64	; 0x40
 80036d6:	2100      	movs	r1, #0
 80036d8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	0018      	movs	r0, r3
 80036de:	f7ff f907 	bl	80028f0 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80036e2:	e019      	b.n	8003718 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2241      	movs	r2, #65	; 0x41
 80036e8:	5c9b      	ldrb	r3, [r3, r2]
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b2a      	cmp	r3, #42	; 0x2a
 80036ee:	d113      	bne.n	8003718 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2241      	movs	r2, #65	; 0x41
 80036f4:	2128      	movs	r1, #40	; 0x28
 80036f6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2222      	movs	r2, #34	; 0x22
 80036fc:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2102      	movs	r1, #2
 8003702:	0018      	movs	r0, r3
 8003704:	f000 fc94 	bl	8004030 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2240      	movs	r2, #64	; 0x40
 800370c:	2100      	movs	r1, #0
 800370e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	0018      	movs	r0, r3
 8003714:	f7ff f8f4 	bl	8002900 <HAL_I2C_SlaveRxCpltCallback>
}
 8003718:	46c0      	nop			; (mov r8, r8)
 800371a:	46bd      	mov	sp, r7
 800371c:	b004      	add	sp, #16
 800371e:	bd80      	pop	{r7, pc}
 8003720:	ffffbfff 	.word	0xffffbfff
 8003724:	ffff7fff 	.word	0xffff7fff

08003728 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2220      	movs	r2, #32
 800373c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2241      	movs	r2, #65	; 0x41
 8003742:	5c9b      	ldrb	r3, [r3, r2]
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b21      	cmp	r3, #33	; 0x21
 8003748:	d108      	bne.n	800375c <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2101      	movs	r1, #1
 800374e:	0018      	movs	r0, r3
 8003750:	f000 fc6e 	bl	8004030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2211      	movs	r2, #17
 8003758:	631a      	str	r2, [r3, #48]	; 0x30
 800375a:	e00d      	b.n	8003778 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2241      	movs	r2, #65	; 0x41
 8003760:	5c9b      	ldrb	r3, [r3, r2]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b22      	cmp	r3, #34	; 0x22
 8003766:	d107      	bne.n	8003778 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2102      	movs	r1, #2
 800376c:	0018      	movs	r0, r3
 800376e:	f000 fc5f 	bl	8004030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2212      	movs	r2, #18
 8003776:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4950      	ldr	r1, [pc, #320]	; (80038c4 <I2C_ITMasterCplt+0x19c>)
 8003784:	400a      	ands	r2, r1
 8003786:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a4d      	ldr	r2, [pc, #308]	; (80038c8 <I2C_ITMasterCplt+0x1a0>)
 8003792:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	001a      	movs	r2, r3
 800379a:	2301      	movs	r3, #1
 800379c:	4013      	ands	r3, r2
 800379e:	d009      	beq.n	80037b4 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2210      	movs	r2, #16
 80037a6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ac:	2204      	movs	r2, #4
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2241      	movs	r2, #65	; 0x41
 80037b8:	5c9b      	ldrb	r3, [r3, r2]
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b60      	cmp	r3, #96	; 0x60
 80037be:	d10b      	bne.n	80037d8 <I2C_ITMasterCplt+0xb0>
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	089b      	lsrs	r3, r3, #2
 80037c4:	001a      	movs	r2, r3
 80037c6:	2301      	movs	r3, #1
 80037c8:	4013      	ands	r3, r2
 80037ca:	d005      	beq.n	80037d8 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80037d6:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	0018      	movs	r0, r3
 80037dc:	f000 fb1f 	bl	8003e1e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e4:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2241      	movs	r2, #65	; 0x41
 80037ea:	5c9b      	ldrb	r3, [r3, r2]
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b60      	cmp	r3, #96	; 0x60
 80037f0:	d002      	beq.n	80037f8 <I2C_ITMasterCplt+0xd0>
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d007      	beq.n	8003808 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	0011      	movs	r1, r2
 8003800:	0018      	movs	r0, r3
 8003802:	f000 f9e1 	bl	8003bc8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003806:	e058      	b.n	80038ba <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2241      	movs	r2, #65	; 0x41
 800380c:	5c9b      	ldrb	r3, [r3, r2]
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b21      	cmp	r3, #33	; 0x21
 8003812:	d126      	bne.n	8003862 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2241      	movs	r2, #65	; 0x41
 8003818:	2120      	movs	r1, #32
 800381a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2242      	movs	r2, #66	; 0x42
 8003826:	5c9b      	ldrb	r3, [r3, r2]
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b40      	cmp	r3, #64	; 0x40
 800382c:	d10c      	bne.n	8003848 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2242      	movs	r2, #66	; 0x42
 8003832:	2100      	movs	r1, #0
 8003834:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2240      	movs	r2, #64	; 0x40
 800383a:	2100      	movs	r1, #0
 800383c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	0018      	movs	r0, r3
 8003842:	f7ff f87d 	bl	8002940 <HAL_I2C_MemTxCpltCallback>
}
 8003846:	e038      	b.n	80038ba <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2242      	movs	r2, #66	; 0x42
 800384c:	2100      	movs	r1, #0
 800384e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2240      	movs	r2, #64	; 0x40
 8003854:	2100      	movs	r1, #0
 8003856:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	0018      	movs	r0, r3
 800385c:	f7ff f838 	bl	80028d0 <HAL_I2C_MasterTxCpltCallback>
}
 8003860:	e02b      	b.n	80038ba <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2241      	movs	r2, #65	; 0x41
 8003866:	5c9b      	ldrb	r3, [r3, r2]
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b22      	cmp	r3, #34	; 0x22
 800386c:	d125      	bne.n	80038ba <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2241      	movs	r2, #65	; 0x41
 8003872:	2120      	movs	r1, #32
 8003874:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2242      	movs	r2, #66	; 0x42
 8003880:	5c9b      	ldrb	r3, [r3, r2]
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b40      	cmp	r3, #64	; 0x40
 8003886:	d10c      	bne.n	80038a2 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2242      	movs	r2, #66	; 0x42
 800388c:	2100      	movs	r1, #0
 800388e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2240      	movs	r2, #64	; 0x40
 8003894:	2100      	movs	r1, #0
 8003896:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	0018      	movs	r0, r3
 800389c:	f7ff f858 	bl	8002950 <HAL_I2C_MemRxCpltCallback>
}
 80038a0:	e00b      	b.n	80038ba <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2242      	movs	r2, #66	; 0x42
 80038a6:	2100      	movs	r1, #0
 80038a8:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2240      	movs	r2, #64	; 0x40
 80038ae:	2100      	movs	r1, #0
 80038b0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	0018      	movs	r0, r3
 80038b6:	f7ff f813 	bl	80028e0 <HAL_I2C_MasterRxCpltCallback>
}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	46bd      	mov	sp, r7
 80038be:	b006      	add	sp, #24
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	fe00e800 	.word	0xfe00e800
 80038c8:	ffff0000 	.word	0xffff0000

080038cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80038e2:	200f      	movs	r0, #15
 80038e4:	183b      	adds	r3, r7, r0
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	2141      	movs	r1, #65	; 0x41
 80038ea:	5c52      	ldrb	r2, [r2, r1]
 80038ec:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2220      	movs	r2, #32
 80038f4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80038f6:	183b      	adds	r3, r7, r0
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	2b21      	cmp	r3, #33	; 0x21
 80038fc:	d003      	beq.n	8003906 <I2C_ITSlaveCplt+0x3a>
 80038fe:	183b      	adds	r3, r7, r0
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b29      	cmp	r3, #41	; 0x29
 8003904:	d109      	bne.n	800391a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003906:	4a7d      	ldr	r2, [pc, #500]	; (8003afc <I2C_ITSlaveCplt+0x230>)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	0011      	movs	r1, r2
 800390c:	0018      	movs	r0, r3
 800390e:	f000 fb8f 	bl	8004030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2221      	movs	r2, #33	; 0x21
 8003916:	631a      	str	r2, [r3, #48]	; 0x30
 8003918:	e011      	b.n	800393e <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800391a:	220f      	movs	r2, #15
 800391c:	18bb      	adds	r3, r7, r2
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	2b22      	cmp	r3, #34	; 0x22
 8003922:	d003      	beq.n	800392c <I2C_ITSlaveCplt+0x60>
 8003924:	18bb      	adds	r3, r7, r2
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b2a      	cmp	r3, #42	; 0x2a
 800392a:	d108      	bne.n	800393e <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800392c:	4a74      	ldr	r2, [pc, #464]	; (8003b00 <I2C_ITSlaveCplt+0x234>)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	0011      	movs	r1, r2
 8003932:	0018      	movs	r0, r3
 8003934:	f000 fb7c 	bl	8004030 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2222      	movs	r2, #34	; 0x22
 800393c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2180      	movs	r1, #128	; 0x80
 800394a:	0209      	lsls	r1, r1, #8
 800394c:	430a      	orrs	r2, r1
 800394e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	496a      	ldr	r1, [pc, #424]	; (8003b04 <I2C_ITSlaveCplt+0x238>)
 800395c:	400a      	ands	r2, r1
 800395e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	0018      	movs	r0, r3
 8003964:	f000 fa5b 	bl	8003e1e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	0b9b      	lsrs	r3, r3, #14
 800396c:	001a      	movs	r2, r3
 800396e:	2301      	movs	r3, #1
 8003970:	4013      	ands	r3, r2
 8003972:	d013      	beq.n	800399c <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4962      	ldr	r1, [pc, #392]	; (8003b08 <I2C_ITSlaveCplt+0x23c>)
 8003980:	400a      	ands	r2, r1
 8003982:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003988:	2b00      	cmp	r3, #0
 800398a:	d020      	beq.n	80039ce <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	b29a      	uxth	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	855a      	strh	r2, [r3, #42]	; 0x2a
 800399a:	e018      	b.n	80039ce <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	0bdb      	lsrs	r3, r3, #15
 80039a0:	001a      	movs	r2, r3
 80039a2:	2301      	movs	r3, #1
 80039a4:	4013      	ands	r3, r2
 80039a6:	d012      	beq.n	80039ce <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4956      	ldr	r1, [pc, #344]	; (8003b0c <I2C_ITSlaveCplt+0x240>)
 80039b4:	400a      	ands	r2, r1
 80039b6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d006      	beq.n	80039ce <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	089b      	lsrs	r3, r3, #2
 80039d2:	001a      	movs	r2, r3
 80039d4:	2301      	movs	r3, #1
 80039d6:	4013      	ands	r3, r2
 80039d8:	d020      	beq.n	8003a1c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2204      	movs	r2, #4
 80039de:	4393      	bics	r3, r2
 80039e0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	b2d2      	uxtb	r2, r2
 80039ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00c      	beq.n	8003a1c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a06:	3b01      	subs	r3, #1
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d005      	beq.n	8003a32 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2a:	2204      	movs	r2, #4
 8003a2c:	431a      	orrs	r2, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2242      	movs	r2, #66	; 0x42
 8003a36:	2100      	movs	r1, #0
 8003a38:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d013      	beq.n	8003a70 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	0011      	movs	r1, r2
 8003a50:	0018      	movs	r0, r3
 8003a52:	f000 f8b9 	bl	8003bc8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2241      	movs	r2, #65	; 0x41
 8003a5a:	5c9b      	ldrb	r3, [r3, r2]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b28      	cmp	r3, #40	; 0x28
 8003a60:	d147      	bne.n	8003af2 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	0011      	movs	r1, r2
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f000 f853 	bl	8003b14 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003a6e:	e040      	b.n	8003af2 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a74:	4a26      	ldr	r2, [pc, #152]	; (8003b10 <I2C_ITSlaveCplt+0x244>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d016      	beq.n	8003aa8 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	f7ff fded 	bl	800365c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a22      	ldr	r2, [pc, #136]	; (8003b10 <I2C_ITSlaveCplt+0x244>)
 8003a86:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2241      	movs	r2, #65	; 0x41
 8003a8c:	2120      	movs	r1, #32
 8003a8e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2240      	movs	r2, #64	; 0x40
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	0018      	movs	r0, r3
 8003aa2:	f7fe ff45 	bl	8002930 <HAL_I2C_ListenCpltCallback>
}
 8003aa6:	e024      	b.n	8003af2 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2241      	movs	r2, #65	; 0x41
 8003aac:	5c9b      	ldrb	r3, [r3, r2]
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b22      	cmp	r3, #34	; 0x22
 8003ab2:	d10f      	bne.n	8003ad4 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2241      	movs	r2, #65	; 0x41
 8003ab8:	2120      	movs	r1, #32
 8003aba:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2240      	movs	r2, #64	; 0x40
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	0018      	movs	r0, r3
 8003ace:	f7fe ff17 	bl	8002900 <HAL_I2C_SlaveRxCpltCallback>
}
 8003ad2:	e00e      	b.n	8003af2 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2241      	movs	r2, #65	; 0x41
 8003ad8:	2120      	movs	r1, #32
 8003ada:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2240      	movs	r2, #64	; 0x40
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	0018      	movs	r0, r3
 8003aee:	f7fe feff 	bl	80028f0 <HAL_I2C_SlaveTxCpltCallback>
}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	46bd      	mov	sp, r7
 8003af6:	b006      	add	sp, #24
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	00008001 	.word	0x00008001
 8003b00:	00008002 	.word	0x00008002
 8003b04:	fe00e800 	.word	0xfe00e800
 8003b08:	ffffbfff 	.word	0xffffbfff
 8003b0c:	ffff7fff 	.word	0xffff7fff
 8003b10:	ffff0000 	.word	0xffff0000

08003b14 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a27      	ldr	r2, [pc, #156]	; (8003bc0 <I2C_ITListenCplt+0xac>)
 8003b22:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2241      	movs	r2, #65	; 0x41
 8003b2e:	2120      	movs	r1, #32
 8003b30:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2242      	movs	r2, #66	; 0x42
 8003b36:	2100      	movs	r1, #0
 8003b38:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	089b      	lsrs	r3, r3, #2
 8003b44:	001a      	movs	r2, r3
 8003b46:	2301      	movs	r3, #1
 8003b48:	4013      	ands	r3, r2
 8003b4a:	d022      	beq.n	8003b92 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d012      	beq.n	8003b92 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8a:	2204      	movs	r2, #4
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003b92:	4a0c      	ldr	r2, [pc, #48]	; (8003bc4 <I2C_ITListenCplt+0xb0>)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	0011      	movs	r1, r2
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f000 fa49 	bl	8004030 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2210      	movs	r2, #16
 8003ba4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2240      	movs	r2, #64	; 0x40
 8003baa:	2100      	movs	r1, #0
 8003bac:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f7fe febd 	bl	8002930 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	b002      	add	sp, #8
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	ffff0000 	.word	0xffff0000
 8003bc4:	00008003 	.word	0x00008003

08003bc8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003bd2:	200f      	movs	r0, #15
 8003bd4:	183b      	adds	r3, r7, r0
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	2141      	movs	r1, #65	; 0x41
 8003bda:	5c52      	ldrb	r2, [r2, r1]
 8003bdc:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2242      	movs	r2, #66	; 0x42
 8003be2:	2100      	movs	r1, #0
 8003be4:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a72      	ldr	r2, [pc, #456]	; (8003db4 <I2C_ITError+0x1ec>)
 8003bea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	431a      	orrs	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003bfe:	183b      	adds	r3, r7, r0
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b28      	cmp	r3, #40	; 0x28
 8003c04:	d007      	beq.n	8003c16 <I2C_ITError+0x4e>
 8003c06:	183b      	adds	r3, r7, r0
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	2b29      	cmp	r3, #41	; 0x29
 8003c0c:	d003      	beq.n	8003c16 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003c0e:	183b      	adds	r3, r7, r0
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b2a      	cmp	r3, #42	; 0x2a
 8003c14:	d10c      	bne.n	8003c30 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2103      	movs	r1, #3
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	f000 fa08 	bl	8004030 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2241      	movs	r2, #65	; 0x41
 8003c24:	2128      	movs	r1, #40	; 0x28
 8003c26:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a63      	ldr	r2, [pc, #396]	; (8003db8 <I2C_ITError+0x1f0>)
 8003c2c:	635a      	str	r2, [r3, #52]	; 0x34
 8003c2e:	e032      	b.n	8003c96 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003c30:	4a62      	ldr	r2, [pc, #392]	; (8003dbc <I2C_ITError+0x1f4>)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	0011      	movs	r1, r2
 8003c36:	0018      	movs	r0, r3
 8003c38:	f000 f9fa 	bl	8004030 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	0018      	movs	r0, r3
 8003c40:	f000 f8ed 	bl	8003e1e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2241      	movs	r2, #65	; 0x41
 8003c48:	5c9b      	ldrb	r3, [r3, r2]
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b60      	cmp	r3, #96	; 0x60
 8003c4e:	d01f      	beq.n	8003c90 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2241      	movs	r2, #65	; 0x41
 8003c54:	2120      	movs	r1, #32
 8003c56:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	4013      	ands	r3, r2
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	d114      	bne.n	8003c90 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	2210      	movs	r2, #16
 8003c6e:	4013      	ands	r3, r2
 8003c70:	2b10      	cmp	r3, #16
 8003c72:	d109      	bne.n	8003c88 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2210      	movs	r2, #16
 8003c7a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c80:	2204      	movs	r2, #4
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d03b      	beq.n	8003d1c <I2C_ITError+0x154>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2b11      	cmp	r3, #17
 8003ca8:	d002      	beq.n	8003cb0 <I2C_ITError+0xe8>
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b21      	cmp	r3, #33	; 0x21
 8003cae:	d135      	bne.n	8003d1c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	2380      	movs	r3, #128	; 0x80
 8003cb8:	01db      	lsls	r3, r3, #7
 8003cba:	401a      	ands	r2, r3
 8003cbc:	2380      	movs	r3, #128	; 0x80
 8003cbe:	01db      	lsls	r3, r3, #7
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d107      	bne.n	8003cd4 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	493c      	ldr	r1, [pc, #240]	; (8003dc0 <I2C_ITError+0x1f8>)
 8003cd0:	400a      	ands	r2, r1
 8003cd2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f7fe faa2 	bl	8002222 <HAL_DMA_GetState>
 8003cde:	0003      	movs	r3, r0
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d016      	beq.n	8003d12 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce8:	4a36      	ldr	r2, [pc, #216]	; (8003dc4 <I2C_ITError+0x1fc>)
 8003cea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2240      	movs	r2, #64	; 0x40
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f7fe fa4d 	bl	8002198 <HAL_DMA_Abort_IT>
 8003cfe:	1e03      	subs	r3, r0, #0
 8003d00:	d051      	beq.n	8003da6 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003d10:	e049      	b.n	8003da6 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	0018      	movs	r0, r3
 8003d16:	f000 f859 	bl	8003dcc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003d1a:	e044      	b.n	8003da6 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d03b      	beq.n	8003d9c <I2C_ITError+0x1d4>
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b12      	cmp	r3, #18
 8003d28:	d002      	beq.n	8003d30 <I2C_ITError+0x168>
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b22      	cmp	r3, #34	; 0x22
 8003d2e:	d135      	bne.n	8003d9c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	2380      	movs	r3, #128	; 0x80
 8003d38:	021b      	lsls	r3, r3, #8
 8003d3a:	401a      	ands	r2, r3
 8003d3c:	2380      	movs	r3, #128	; 0x80
 8003d3e:	021b      	lsls	r3, r3, #8
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d107      	bne.n	8003d54 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	491e      	ldr	r1, [pc, #120]	; (8003dc8 <I2C_ITError+0x200>)
 8003d50:	400a      	ands	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f7fe fa62 	bl	8002222 <HAL_DMA_GetState>
 8003d5e:	0003      	movs	r3, r0
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d016      	beq.n	8003d92 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d68:	4a16      	ldr	r2, [pc, #88]	; (8003dc4 <I2C_ITError+0x1fc>)
 8003d6a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2240      	movs	r2, #64	; 0x40
 8003d70:	2100      	movs	r1, #0
 8003d72:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f7fe fa0d 	bl	8002198 <HAL_DMA_Abort_IT>
 8003d7e:	1e03      	subs	r3, r0, #0
 8003d80:	d013      	beq.n	8003daa <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d8c:	0018      	movs	r0, r3
 8003d8e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d90:	e00b      	b.n	8003daa <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	0018      	movs	r0, r3
 8003d96:	f000 f819 	bl	8003dcc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d9a:	e006      	b.n	8003daa <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 f814 	bl	8003dcc <I2C_TreatErrorCallback>
  }
}
 8003da4:	e002      	b.n	8003dac <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003da6:	46c0      	nop			; (mov r8, r8)
 8003da8:	e000      	b.n	8003dac <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003daa:	46c0      	nop			; (mov r8, r8)
}
 8003dac:	46c0      	nop			; (mov r8, r8)
 8003dae:	46bd      	mov	sp, r7
 8003db0:	b004      	add	sp, #16
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	ffff0000 	.word	0xffff0000
 8003db8:	08002c05 	.word	0x08002c05
 8003dbc:	00008003 	.word	0x00008003
 8003dc0:	ffffbfff 	.word	0xffffbfff
 8003dc4:	08003e63 	.word	0x08003e63
 8003dc8:	ffff7fff 	.word	0xffff7fff

08003dcc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2241      	movs	r2, #65	; 0x41
 8003dd8:	5c9b      	ldrb	r3, [r3, r2]
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b60      	cmp	r3, #96	; 0x60
 8003dde:	d10f      	bne.n	8003e00 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2241      	movs	r2, #65	; 0x41
 8003de4:	2120      	movs	r1, #32
 8003de6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2240      	movs	r2, #64	; 0x40
 8003df2:	2100      	movs	r1, #0
 8003df4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f7fe fdb9 	bl	8002970 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003dfe:	e00a      	b.n	8003e16 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2240      	movs	r2, #64	; 0x40
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	0018      	movs	r0, r3
 8003e12:	f7fe fda5 	bl	8002960 <HAL_I2C_ErrorCallback>
}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	b002      	add	sp, #8
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b082      	sub	sp, #8
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d103      	bne.n	8003e3c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	2201      	movs	r2, #1
 8003e44:	4013      	ands	r3, r2
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d007      	beq.n	8003e5a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699a      	ldr	r2, [r3, #24]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2101      	movs	r1, #1
 8003e56:	430a      	orrs	r2, r1
 8003e58:	619a      	str	r2, [r3, #24]
  }
}
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	b002      	add	sp, #8
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b084      	sub	sp, #16
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	0018      	movs	r0, r3
 8003e94:	f7ff ff9a 	bl	8003dcc <I2C_TreatErrorCallback>
}
 8003e98:	46c0      	nop			; (mov r8, r8)
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b004      	add	sp, #16
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ea0:	b590      	push	{r4, r7, lr}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	0008      	movs	r0, r1
 8003eaa:	0011      	movs	r1, r2
 8003eac:	607b      	str	r3, [r7, #4]
 8003eae:	240a      	movs	r4, #10
 8003eb0:	193b      	adds	r3, r7, r4
 8003eb2:	1c02      	adds	r2, r0, #0
 8003eb4:	801a      	strh	r2, [r3, #0]
 8003eb6:	2009      	movs	r0, #9
 8003eb8:	183b      	adds	r3, r7, r0
 8003eba:	1c0a      	adds	r2, r1, #0
 8003ebc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ebe:	193b      	adds	r3, r7, r4
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	059b      	lsls	r3, r3, #22
 8003ec4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ec6:	183b      	adds	r3, r7, r0
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	0419      	lsls	r1, r3, #16
 8003ecc:	23ff      	movs	r3, #255	; 0xff
 8003ece:	041b      	lsls	r3, r3, #16
 8003ed0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ed2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eda:	4313      	orrs	r3, r2
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	085b      	lsrs	r3, r3, #1
 8003ee0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eea:	0d51      	lsrs	r1, r2, #21
 8003eec:	2280      	movs	r2, #128	; 0x80
 8003eee:	00d2      	lsls	r2, r2, #3
 8003ef0:	400a      	ands	r2, r1
 8003ef2:	4907      	ldr	r1, [pc, #28]	; (8003f10 <I2C_TransferConfig+0x70>)
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	43d2      	mvns	r2, r2
 8003ef8:	401a      	ands	r2, r3
 8003efa:	0011      	movs	r1, r2
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	697a      	ldr	r2, [r7, #20]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	b007      	add	sp, #28
 8003f0c:	bd90      	pop	{r4, r7, pc}
 8003f0e:	46c0      	nop			; (mov r8, r8)
 8003f10:	03ff63ff 	.word	0x03ff63ff

08003f14 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	000a      	movs	r2, r1
 8003f1e:	1cbb      	adds	r3, r7, #2
 8003f20:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f2a:	4b3e      	ldr	r3, [pc, #248]	; (8004024 <I2C_Enable_IRQ+0x110>)
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d035      	beq.n	8003f9c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003f34:	4b3c      	ldr	r3, [pc, #240]	; (8004028 <I2C_Enable_IRQ+0x114>)
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d030      	beq.n	8003f9c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003f3e:	4b3b      	ldr	r3, [pc, #236]	; (800402c <I2C_Enable_IRQ+0x118>)
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d02b      	beq.n	8003f9c <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003f44:	1cbb      	adds	r3, r7, #2
 8003f46:	2200      	movs	r2, #0
 8003f48:	5e9b      	ldrsh	r3, [r3, r2]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	da03      	bge.n	8003f56 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	22b8      	movs	r2, #184	; 0xb8
 8003f52:	4313      	orrs	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003f56:	1cbb      	adds	r3, r7, #2
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	d003      	beq.n	8003f68 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	22f2      	movs	r2, #242	; 0xf2
 8003f64:	4313      	orrs	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003f68:	1cbb      	adds	r3, r7, #2
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d003      	beq.n	8003f7a <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	22f4      	movs	r2, #244	; 0xf4
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003f7a:	1cbb      	adds	r3, r7, #2
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	2b10      	cmp	r3, #16
 8003f80:	d103      	bne.n	8003f8a <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2290      	movs	r2, #144	; 0x90
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003f8a:	1cbb      	adds	r3, r7, #2
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	2b20      	cmp	r3, #32
 8003f90:	d13c      	bne.n	800400c <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2220      	movs	r2, #32
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003f9a:	e037      	b.n	800400c <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003f9c:	1cbb      	adds	r3, r7, #2
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	5e9b      	ldrsh	r3, [r3, r2]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	da03      	bge.n	8003fae <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	22b8      	movs	r2, #184	; 0xb8
 8003faa:	4313      	orrs	r3, r2
 8003fac:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003fae:	1cbb      	adds	r3, r7, #2
 8003fb0:	881b      	ldrh	r3, [r3, #0]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d003      	beq.n	8003fc0 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	22f2      	movs	r2, #242	; 0xf2
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003fc0:	1cbb      	adds	r3, r7, #2
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d003      	beq.n	8003fd2 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	22f4      	movs	r2, #244	; 0xf4
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003fd2:	1cbb      	adds	r3, r7, #2
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	2b10      	cmp	r3, #16
 8003fd8:	d103      	bne.n	8003fe2 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2290      	movs	r2, #144	; 0x90
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003fe2:	1cbb      	adds	r3, r7, #2
 8003fe4:	881b      	ldrh	r3, [r3, #0]
 8003fe6:	2b20      	cmp	r3, #32
 8003fe8:	d103      	bne.n	8003ff2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2260      	movs	r2, #96	; 0x60
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	; (800402c <I2C_Enable_IRQ+0x118>)
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d007      	beq.n	800400c <I2C_Enable_IRQ+0xf8>
 8003ffc:	1cbb      	adds	r3, r7, #2
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	2b40      	cmp	r3, #64	; 0x40
 8004002:	d103      	bne.n	800400c <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2240      	movs	r2, #64	; 0x40
 8004008:	4313      	orrs	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6819      	ldr	r1, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	430a      	orrs	r2, r1
 800401a:	601a      	str	r2, [r3, #0]
}
 800401c:	46c0      	nop			; (mov r8, r8)
 800401e:	46bd      	mov	sp, r7
 8004020:	b004      	add	sp, #16
 8004022:	bd80      	pop	{r7, pc}
 8004024:	08002e2d 	.word	0x08002e2d
 8004028:	080032a5 	.word	0x080032a5
 800402c:	08003045 	.word	0x08003045

08004030 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	000a      	movs	r2, r1
 800403a:	1cbb      	adds	r3, r7, #2
 800403c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004042:	1cbb      	adds	r3, r7, #2
 8004044:	881b      	ldrh	r3, [r3, #0]
 8004046:	2201      	movs	r2, #1
 8004048:	4013      	ands	r3, r2
 800404a:	d010      	beq.n	800406e <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2242      	movs	r2, #66	; 0x42
 8004050:	4313      	orrs	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2241      	movs	r2, #65	; 0x41
 8004058:	5c9b      	ldrb	r3, [r3, r2]
 800405a:	b2db      	uxtb	r3, r3
 800405c:	001a      	movs	r2, r3
 800405e:	2328      	movs	r3, #40	; 0x28
 8004060:	4013      	ands	r3, r2
 8004062:	2b28      	cmp	r3, #40	; 0x28
 8004064:	d003      	beq.n	800406e <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	22b0      	movs	r2, #176	; 0xb0
 800406a:	4313      	orrs	r3, r2
 800406c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800406e:	1cbb      	adds	r3, r7, #2
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	2202      	movs	r2, #2
 8004074:	4013      	ands	r3, r2
 8004076:	d010      	beq.n	800409a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2244      	movs	r2, #68	; 0x44
 800407c:	4313      	orrs	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2241      	movs	r2, #65	; 0x41
 8004084:	5c9b      	ldrb	r3, [r3, r2]
 8004086:	b2db      	uxtb	r3, r3
 8004088:	001a      	movs	r2, r3
 800408a:	2328      	movs	r3, #40	; 0x28
 800408c:	4013      	ands	r3, r2
 800408e:	2b28      	cmp	r3, #40	; 0x28
 8004090:	d003      	beq.n	800409a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	22b0      	movs	r2, #176	; 0xb0
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800409a:	1cbb      	adds	r3, r7, #2
 800409c:	2200      	movs	r2, #0
 800409e:	5e9b      	ldrsh	r3, [r3, r2]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	da03      	bge.n	80040ac <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	22b8      	movs	r2, #184	; 0xb8
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80040ac:	1cbb      	adds	r3, r7, #2
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d103      	bne.n	80040bc <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2290      	movs	r2, #144	; 0x90
 80040b8:	4313      	orrs	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80040bc:	1cbb      	adds	r3, r7, #2
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	2b20      	cmp	r3, #32
 80040c2:	d103      	bne.n	80040cc <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2220      	movs	r2, #32
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80040cc:	1cbb      	adds	r3, r7, #2
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	2b40      	cmp	r3, #64	; 0x40
 80040d2:	d103      	bne.n	80040dc <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2240      	movs	r2, #64	; 0x40
 80040d8:	4313      	orrs	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	43d9      	mvns	r1, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	400a      	ands	r2, r1
 80040ec:	601a      	str	r2, [r3, #0]
}
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	46bd      	mov	sp, r7
 80040f2:	b004      	add	sp, #16
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2241      	movs	r2, #65	; 0x41
 8004106:	5c9b      	ldrb	r3, [r3, r2]
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b20      	cmp	r3, #32
 800410c:	d138      	bne.n	8004180 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2240      	movs	r2, #64	; 0x40
 8004112:	5c9b      	ldrb	r3, [r3, r2]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d101      	bne.n	800411c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004118:	2302      	movs	r3, #2
 800411a:	e032      	b.n	8004182 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2240      	movs	r2, #64	; 0x40
 8004120:	2101      	movs	r1, #1
 8004122:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2241      	movs	r2, #65	; 0x41
 8004128:	2124      	movs	r1, #36	; 0x24
 800412a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2101      	movs	r1, #1
 8004138:	438a      	bics	r2, r1
 800413a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4911      	ldr	r1, [pc, #68]	; (800418c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004148:	400a      	ands	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6819      	ldr	r1, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	430a      	orrs	r2, r1
 800415a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2101      	movs	r1, #1
 8004168:	430a      	orrs	r2, r1
 800416a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2241      	movs	r2, #65	; 0x41
 8004170:	2120      	movs	r1, #32
 8004172:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2240      	movs	r2, #64	; 0x40
 8004178:	2100      	movs	r1, #0
 800417a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	e000      	b.n	8004182 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004180:	2302      	movs	r3, #2
  }
}
 8004182:	0018      	movs	r0, r3
 8004184:	46bd      	mov	sp, r7
 8004186:	b002      	add	sp, #8
 8004188:	bd80      	pop	{r7, pc}
 800418a:	46c0      	nop			; (mov r8, r8)
 800418c:	ffffefff 	.word	0xffffefff

08004190 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2241      	movs	r2, #65	; 0x41
 800419e:	5c9b      	ldrb	r3, [r3, r2]
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b20      	cmp	r3, #32
 80041a4:	d139      	bne.n	800421a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2240      	movs	r2, #64	; 0x40
 80041aa:	5c9b      	ldrb	r3, [r3, r2]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d101      	bne.n	80041b4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041b0:	2302      	movs	r3, #2
 80041b2:	e033      	b.n	800421c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2240      	movs	r2, #64	; 0x40
 80041b8:	2101      	movs	r1, #1
 80041ba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2241      	movs	r2, #65	; 0x41
 80041c0:	2124      	movs	r1, #36	; 0x24
 80041c2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2101      	movs	r1, #1
 80041d0:	438a      	bics	r2, r1
 80041d2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	4a11      	ldr	r2, [pc, #68]	; (8004224 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80041e0:	4013      	ands	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	021b      	lsls	r3, r3, #8
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2101      	movs	r1, #1
 8004202:	430a      	orrs	r2, r1
 8004204:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2241      	movs	r2, #65	; 0x41
 800420a:	2120      	movs	r1, #32
 800420c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2240      	movs	r2, #64	; 0x40
 8004212:	2100      	movs	r1, #0
 8004214:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004216:	2300      	movs	r3, #0
 8004218:	e000      	b.n	800421c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800421a:	2302      	movs	r3, #2
  }
}
 800421c:	0018      	movs	r0, r3
 800421e:	46bd      	mov	sp, r7
 8004220:	b004      	add	sp, #16
 8004222:	bd80      	pop	{r7, pc}
 8004224:	fffff0ff 	.word	0xfffff0ff

08004228 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b088      	sub	sp, #32
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d102      	bne.n	800423c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	f000 fb76 	bl	8004928 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2201      	movs	r2, #1
 8004242:	4013      	ands	r3, r2
 8004244:	d100      	bne.n	8004248 <HAL_RCC_OscConfig+0x20>
 8004246:	e08e      	b.n	8004366 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004248:	4bc5      	ldr	r3, [pc, #788]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	220c      	movs	r2, #12
 800424e:	4013      	ands	r3, r2
 8004250:	2b04      	cmp	r3, #4
 8004252:	d00e      	beq.n	8004272 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004254:	4bc2      	ldr	r3, [pc, #776]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	220c      	movs	r2, #12
 800425a:	4013      	ands	r3, r2
 800425c:	2b08      	cmp	r3, #8
 800425e:	d117      	bne.n	8004290 <HAL_RCC_OscConfig+0x68>
 8004260:	4bbf      	ldr	r3, [pc, #764]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004262:	685a      	ldr	r2, [r3, #4]
 8004264:	23c0      	movs	r3, #192	; 0xc0
 8004266:	025b      	lsls	r3, r3, #9
 8004268:	401a      	ands	r2, r3
 800426a:	2380      	movs	r3, #128	; 0x80
 800426c:	025b      	lsls	r3, r3, #9
 800426e:	429a      	cmp	r2, r3
 8004270:	d10e      	bne.n	8004290 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004272:	4bbb      	ldr	r3, [pc, #748]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	2380      	movs	r3, #128	; 0x80
 8004278:	029b      	lsls	r3, r3, #10
 800427a:	4013      	ands	r3, r2
 800427c:	d100      	bne.n	8004280 <HAL_RCC_OscConfig+0x58>
 800427e:	e071      	b.n	8004364 <HAL_RCC_OscConfig+0x13c>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d000      	beq.n	800428a <HAL_RCC_OscConfig+0x62>
 8004288:	e06c      	b.n	8004364 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	f000 fb4c 	bl	8004928 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d107      	bne.n	80042a8 <HAL_RCC_OscConfig+0x80>
 8004298:	4bb1      	ldr	r3, [pc, #708]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	4bb0      	ldr	r3, [pc, #704]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800429e:	2180      	movs	r1, #128	; 0x80
 80042a0:	0249      	lsls	r1, r1, #9
 80042a2:	430a      	orrs	r2, r1
 80042a4:	601a      	str	r2, [r3, #0]
 80042a6:	e02f      	b.n	8004308 <HAL_RCC_OscConfig+0xe0>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10c      	bne.n	80042ca <HAL_RCC_OscConfig+0xa2>
 80042b0:	4bab      	ldr	r3, [pc, #684]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	4baa      	ldr	r3, [pc, #680]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042b6:	49ab      	ldr	r1, [pc, #684]	; (8004564 <HAL_RCC_OscConfig+0x33c>)
 80042b8:	400a      	ands	r2, r1
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	4ba8      	ldr	r3, [pc, #672]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	4ba7      	ldr	r3, [pc, #668]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042c2:	49a9      	ldr	r1, [pc, #676]	; (8004568 <HAL_RCC_OscConfig+0x340>)
 80042c4:	400a      	ands	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	e01e      	b.n	8004308 <HAL_RCC_OscConfig+0xe0>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b05      	cmp	r3, #5
 80042d0:	d10e      	bne.n	80042f0 <HAL_RCC_OscConfig+0xc8>
 80042d2:	4ba3      	ldr	r3, [pc, #652]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	4ba2      	ldr	r3, [pc, #648]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042d8:	2180      	movs	r1, #128	; 0x80
 80042da:	02c9      	lsls	r1, r1, #11
 80042dc:	430a      	orrs	r2, r1
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	4b9f      	ldr	r3, [pc, #636]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b9e      	ldr	r3, [pc, #632]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042e6:	2180      	movs	r1, #128	; 0x80
 80042e8:	0249      	lsls	r1, r1, #9
 80042ea:	430a      	orrs	r2, r1
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	e00b      	b.n	8004308 <HAL_RCC_OscConfig+0xe0>
 80042f0:	4b9b      	ldr	r3, [pc, #620]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	4b9a      	ldr	r3, [pc, #616]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042f6:	499b      	ldr	r1, [pc, #620]	; (8004564 <HAL_RCC_OscConfig+0x33c>)
 80042f8:	400a      	ands	r2, r1
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	4b98      	ldr	r3, [pc, #608]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	4b97      	ldr	r3, [pc, #604]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004302:	4999      	ldr	r1, [pc, #612]	; (8004568 <HAL_RCC_OscConfig+0x340>)
 8004304:	400a      	ands	r2, r1
 8004306:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d014      	beq.n	800433a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004310:	f7fc ffe8 	bl	80012e4 <HAL_GetTick>
 8004314:	0003      	movs	r3, r0
 8004316:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800431a:	f7fc ffe3 	bl	80012e4 <HAL_GetTick>
 800431e:	0002      	movs	r2, r0
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b64      	cmp	r3, #100	; 0x64
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e2fd      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432c:	4b8c      	ldr	r3, [pc, #560]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	029b      	lsls	r3, r3, #10
 8004334:	4013      	ands	r3, r2
 8004336:	d0f0      	beq.n	800431a <HAL_RCC_OscConfig+0xf2>
 8004338:	e015      	b.n	8004366 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433a:	f7fc ffd3 	bl	80012e4 <HAL_GetTick>
 800433e:	0003      	movs	r3, r0
 8004340:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004344:	f7fc ffce 	bl	80012e4 <HAL_GetTick>
 8004348:	0002      	movs	r2, r0
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b64      	cmp	r3, #100	; 0x64
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e2e8      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004356:	4b82      	ldr	r3, [pc, #520]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	029b      	lsls	r3, r3, #10
 800435e:	4013      	ands	r3, r2
 8004360:	d1f0      	bne.n	8004344 <HAL_RCC_OscConfig+0x11c>
 8004362:	e000      	b.n	8004366 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004364:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2202      	movs	r2, #2
 800436c:	4013      	ands	r3, r2
 800436e:	d100      	bne.n	8004372 <HAL_RCC_OscConfig+0x14a>
 8004370:	e06c      	b.n	800444c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004372:	4b7b      	ldr	r3, [pc, #492]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	220c      	movs	r2, #12
 8004378:	4013      	ands	r3, r2
 800437a:	d00e      	beq.n	800439a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800437c:	4b78      	ldr	r3, [pc, #480]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	220c      	movs	r2, #12
 8004382:	4013      	ands	r3, r2
 8004384:	2b08      	cmp	r3, #8
 8004386:	d11f      	bne.n	80043c8 <HAL_RCC_OscConfig+0x1a0>
 8004388:	4b75      	ldr	r3, [pc, #468]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	23c0      	movs	r3, #192	; 0xc0
 800438e:	025b      	lsls	r3, r3, #9
 8004390:	401a      	ands	r2, r3
 8004392:	2380      	movs	r3, #128	; 0x80
 8004394:	021b      	lsls	r3, r3, #8
 8004396:	429a      	cmp	r2, r3
 8004398:	d116      	bne.n	80043c8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800439a:	4b71      	ldr	r3, [pc, #452]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2202      	movs	r2, #2
 80043a0:	4013      	ands	r3, r2
 80043a2:	d005      	beq.n	80043b0 <HAL_RCC_OscConfig+0x188>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d001      	beq.n	80043b0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e2bb      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043b0:	4b6b      	ldr	r3, [pc, #428]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	22f8      	movs	r2, #248	; 0xf8
 80043b6:	4393      	bics	r3, r2
 80043b8:	0019      	movs	r1, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	00da      	lsls	r2, r3, #3
 80043c0:	4b67      	ldr	r3, [pc, #412]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80043c2:	430a      	orrs	r2, r1
 80043c4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043c6:	e041      	b.n	800444c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d024      	beq.n	800441a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043d0:	4b63      	ldr	r3, [pc, #396]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	4b62      	ldr	r3, [pc, #392]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80043d6:	2101      	movs	r1, #1
 80043d8:	430a      	orrs	r2, r1
 80043da:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fc ff82 	bl	80012e4 <HAL_GetTick>
 80043e0:	0003      	movs	r3, r0
 80043e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e4:	e008      	b.n	80043f8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043e6:	f7fc ff7d 	bl	80012e4 <HAL_GetTick>
 80043ea:	0002      	movs	r2, r0
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e297      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f8:	4b59      	ldr	r3, [pc, #356]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2202      	movs	r2, #2
 80043fe:	4013      	ands	r3, r2
 8004400:	d0f1      	beq.n	80043e6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004402:	4b57      	ldr	r3, [pc, #348]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	22f8      	movs	r2, #248	; 0xf8
 8004408:	4393      	bics	r3, r2
 800440a:	0019      	movs	r1, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	00da      	lsls	r2, r3, #3
 8004412:	4b53      	ldr	r3, [pc, #332]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004414:	430a      	orrs	r2, r1
 8004416:	601a      	str	r2, [r3, #0]
 8004418:	e018      	b.n	800444c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800441a:	4b51      	ldr	r3, [pc, #324]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	4b50      	ldr	r3, [pc, #320]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004420:	2101      	movs	r1, #1
 8004422:	438a      	bics	r2, r1
 8004424:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004426:	f7fc ff5d 	bl	80012e4 <HAL_GetTick>
 800442a:	0003      	movs	r3, r0
 800442c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800442e:	e008      	b.n	8004442 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004430:	f7fc ff58 	bl	80012e4 <HAL_GetTick>
 8004434:	0002      	movs	r2, r0
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e272      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004442:	4b47      	ldr	r3, [pc, #284]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2202      	movs	r2, #2
 8004448:	4013      	ands	r3, r2
 800444a:	d1f1      	bne.n	8004430 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2208      	movs	r2, #8
 8004452:	4013      	ands	r3, r2
 8004454:	d036      	beq.n	80044c4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d019      	beq.n	8004492 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800445e:	4b40      	ldr	r3, [pc, #256]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004460:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004462:	4b3f      	ldr	r3, [pc, #252]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004464:	2101      	movs	r1, #1
 8004466:	430a      	orrs	r2, r1
 8004468:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800446a:	f7fc ff3b 	bl	80012e4 <HAL_GetTick>
 800446e:	0003      	movs	r3, r0
 8004470:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004474:	f7fc ff36 	bl	80012e4 <HAL_GetTick>
 8004478:	0002      	movs	r2, r0
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e250      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004486:	4b36      	ldr	r3, [pc, #216]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448a:	2202      	movs	r2, #2
 800448c:	4013      	ands	r3, r2
 800448e:	d0f1      	beq.n	8004474 <HAL_RCC_OscConfig+0x24c>
 8004490:	e018      	b.n	80044c4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004492:	4b33      	ldr	r3, [pc, #204]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004494:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004496:	4b32      	ldr	r3, [pc, #200]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004498:	2101      	movs	r1, #1
 800449a:	438a      	bics	r2, r1
 800449c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800449e:	f7fc ff21 	bl	80012e4 <HAL_GetTick>
 80044a2:	0003      	movs	r3, r0
 80044a4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a6:	e008      	b.n	80044ba <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044a8:	f7fc ff1c 	bl	80012e4 <HAL_GetTick>
 80044ac:	0002      	movs	r2, r0
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e236      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ba:	4b29      	ldr	r3, [pc, #164]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80044bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044be:	2202      	movs	r2, #2
 80044c0:	4013      	ands	r3, r2
 80044c2:	d1f1      	bne.n	80044a8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2204      	movs	r2, #4
 80044ca:	4013      	ands	r3, r2
 80044cc:	d100      	bne.n	80044d0 <HAL_RCC_OscConfig+0x2a8>
 80044ce:	e0b5      	b.n	800463c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044d0:	201f      	movs	r0, #31
 80044d2:	183b      	adds	r3, r7, r0
 80044d4:	2200      	movs	r2, #0
 80044d6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044d8:	4b21      	ldr	r3, [pc, #132]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80044da:	69da      	ldr	r2, [r3, #28]
 80044dc:	2380      	movs	r3, #128	; 0x80
 80044de:	055b      	lsls	r3, r3, #21
 80044e0:	4013      	ands	r3, r2
 80044e2:	d110      	bne.n	8004506 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044e4:	4b1e      	ldr	r3, [pc, #120]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80044e6:	69da      	ldr	r2, [r3, #28]
 80044e8:	4b1d      	ldr	r3, [pc, #116]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80044ea:	2180      	movs	r1, #128	; 0x80
 80044ec:	0549      	lsls	r1, r1, #21
 80044ee:	430a      	orrs	r2, r1
 80044f0:	61da      	str	r2, [r3, #28]
 80044f2:	4b1b      	ldr	r3, [pc, #108]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 80044f4:	69da      	ldr	r2, [r3, #28]
 80044f6:	2380      	movs	r3, #128	; 0x80
 80044f8:	055b      	lsls	r3, r3, #21
 80044fa:	4013      	ands	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]
 80044fe:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004500:	183b      	adds	r3, r7, r0
 8004502:	2201      	movs	r2, #1
 8004504:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004506:	4b19      	ldr	r3, [pc, #100]	; (800456c <HAL_RCC_OscConfig+0x344>)
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	2380      	movs	r3, #128	; 0x80
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	4013      	ands	r3, r2
 8004510:	d11a      	bne.n	8004548 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004512:	4b16      	ldr	r3, [pc, #88]	; (800456c <HAL_RCC_OscConfig+0x344>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	4b15      	ldr	r3, [pc, #84]	; (800456c <HAL_RCC_OscConfig+0x344>)
 8004518:	2180      	movs	r1, #128	; 0x80
 800451a:	0049      	lsls	r1, r1, #1
 800451c:	430a      	orrs	r2, r1
 800451e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004520:	f7fc fee0 	bl	80012e4 <HAL_GetTick>
 8004524:	0003      	movs	r3, r0
 8004526:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800452a:	f7fc fedb 	bl	80012e4 <HAL_GetTick>
 800452e:	0002      	movs	r2, r0
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b64      	cmp	r3, #100	; 0x64
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e1f5      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453c:	4b0b      	ldr	r3, [pc, #44]	; (800456c <HAL_RCC_OscConfig+0x344>)
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	2380      	movs	r3, #128	; 0x80
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	4013      	ands	r3, r2
 8004546:	d0f0      	beq.n	800452a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d10f      	bne.n	8004570 <HAL_RCC_OscConfig+0x348>
 8004550:	4b03      	ldr	r3, [pc, #12]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004552:	6a1a      	ldr	r2, [r3, #32]
 8004554:	4b02      	ldr	r3, [pc, #8]	; (8004560 <HAL_RCC_OscConfig+0x338>)
 8004556:	2101      	movs	r1, #1
 8004558:	430a      	orrs	r2, r1
 800455a:	621a      	str	r2, [r3, #32]
 800455c:	e036      	b.n	80045cc <HAL_RCC_OscConfig+0x3a4>
 800455e:	46c0      	nop			; (mov r8, r8)
 8004560:	40021000 	.word	0x40021000
 8004564:	fffeffff 	.word	0xfffeffff
 8004568:	fffbffff 	.word	0xfffbffff
 800456c:	40007000 	.word	0x40007000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10c      	bne.n	8004592 <HAL_RCC_OscConfig+0x36a>
 8004578:	4bca      	ldr	r3, [pc, #808]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800457a:	6a1a      	ldr	r2, [r3, #32]
 800457c:	4bc9      	ldr	r3, [pc, #804]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800457e:	2101      	movs	r1, #1
 8004580:	438a      	bics	r2, r1
 8004582:	621a      	str	r2, [r3, #32]
 8004584:	4bc7      	ldr	r3, [pc, #796]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004586:	6a1a      	ldr	r2, [r3, #32]
 8004588:	4bc6      	ldr	r3, [pc, #792]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800458a:	2104      	movs	r1, #4
 800458c:	438a      	bics	r2, r1
 800458e:	621a      	str	r2, [r3, #32]
 8004590:	e01c      	b.n	80045cc <HAL_RCC_OscConfig+0x3a4>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	2b05      	cmp	r3, #5
 8004598:	d10c      	bne.n	80045b4 <HAL_RCC_OscConfig+0x38c>
 800459a:	4bc2      	ldr	r3, [pc, #776]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800459c:	6a1a      	ldr	r2, [r3, #32]
 800459e:	4bc1      	ldr	r3, [pc, #772]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045a0:	2104      	movs	r1, #4
 80045a2:	430a      	orrs	r2, r1
 80045a4:	621a      	str	r2, [r3, #32]
 80045a6:	4bbf      	ldr	r3, [pc, #764]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045a8:	6a1a      	ldr	r2, [r3, #32]
 80045aa:	4bbe      	ldr	r3, [pc, #760]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045ac:	2101      	movs	r1, #1
 80045ae:	430a      	orrs	r2, r1
 80045b0:	621a      	str	r2, [r3, #32]
 80045b2:	e00b      	b.n	80045cc <HAL_RCC_OscConfig+0x3a4>
 80045b4:	4bbb      	ldr	r3, [pc, #748]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045b6:	6a1a      	ldr	r2, [r3, #32]
 80045b8:	4bba      	ldr	r3, [pc, #744]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045ba:	2101      	movs	r1, #1
 80045bc:	438a      	bics	r2, r1
 80045be:	621a      	str	r2, [r3, #32]
 80045c0:	4bb8      	ldr	r3, [pc, #736]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045c2:	6a1a      	ldr	r2, [r3, #32]
 80045c4:	4bb7      	ldr	r3, [pc, #732]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045c6:	2104      	movs	r1, #4
 80045c8:	438a      	bics	r2, r1
 80045ca:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d014      	beq.n	80045fe <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d4:	f7fc fe86 	bl	80012e4 <HAL_GetTick>
 80045d8:	0003      	movs	r3, r0
 80045da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045dc:	e009      	b.n	80045f2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045de:	f7fc fe81 	bl	80012e4 <HAL_GetTick>
 80045e2:	0002      	movs	r2, r0
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	4aaf      	ldr	r2, [pc, #700]	; (80048a8 <HAL_RCC_OscConfig+0x680>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e19a      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f2:	4bac      	ldr	r3, [pc, #688]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	2202      	movs	r2, #2
 80045f8:	4013      	ands	r3, r2
 80045fa:	d0f0      	beq.n	80045de <HAL_RCC_OscConfig+0x3b6>
 80045fc:	e013      	b.n	8004626 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fe:	f7fc fe71 	bl	80012e4 <HAL_GetTick>
 8004602:	0003      	movs	r3, r0
 8004604:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004606:	e009      	b.n	800461c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004608:	f7fc fe6c 	bl	80012e4 <HAL_GetTick>
 800460c:	0002      	movs	r2, r0
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	4aa5      	ldr	r2, [pc, #660]	; (80048a8 <HAL_RCC_OscConfig+0x680>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e185      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461c:	4ba1      	ldr	r3, [pc, #644]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800461e:	6a1b      	ldr	r3, [r3, #32]
 8004620:	2202      	movs	r2, #2
 8004622:	4013      	ands	r3, r2
 8004624:	d1f0      	bne.n	8004608 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004626:	231f      	movs	r3, #31
 8004628:	18fb      	adds	r3, r7, r3
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	2b01      	cmp	r3, #1
 800462e:	d105      	bne.n	800463c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004630:	4b9c      	ldr	r3, [pc, #624]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004632:	69da      	ldr	r2, [r3, #28]
 8004634:	4b9b      	ldr	r3, [pc, #620]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004636:	499d      	ldr	r1, [pc, #628]	; (80048ac <HAL_RCC_OscConfig+0x684>)
 8004638:	400a      	ands	r2, r1
 800463a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2210      	movs	r2, #16
 8004642:	4013      	ands	r3, r2
 8004644:	d063      	beq.n	800470e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d12a      	bne.n	80046a4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800464e:	4b95      	ldr	r3, [pc, #596]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004652:	4b94      	ldr	r3, [pc, #592]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004654:	2104      	movs	r1, #4
 8004656:	430a      	orrs	r2, r1
 8004658:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800465a:	4b92      	ldr	r3, [pc, #584]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800465c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800465e:	4b91      	ldr	r3, [pc, #580]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004660:	2101      	movs	r1, #1
 8004662:	430a      	orrs	r2, r1
 8004664:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004666:	f7fc fe3d 	bl	80012e4 <HAL_GetTick>
 800466a:	0003      	movs	r3, r0
 800466c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004670:	f7fc fe38 	bl	80012e4 <HAL_GetTick>
 8004674:	0002      	movs	r2, r0
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b02      	cmp	r3, #2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e152      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004682:	4b88      	ldr	r3, [pc, #544]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004686:	2202      	movs	r2, #2
 8004688:	4013      	ands	r3, r2
 800468a:	d0f1      	beq.n	8004670 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800468c:	4b85      	ldr	r3, [pc, #532]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800468e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004690:	22f8      	movs	r2, #248	; 0xf8
 8004692:	4393      	bics	r3, r2
 8004694:	0019      	movs	r1, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	00da      	lsls	r2, r3, #3
 800469c:	4b81      	ldr	r3, [pc, #516]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800469e:	430a      	orrs	r2, r1
 80046a0:	635a      	str	r2, [r3, #52]	; 0x34
 80046a2:	e034      	b.n	800470e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	3305      	adds	r3, #5
 80046aa:	d111      	bne.n	80046d0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80046ac:	4b7d      	ldr	r3, [pc, #500]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046b0:	4b7c      	ldr	r3, [pc, #496]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046b2:	2104      	movs	r1, #4
 80046b4:	438a      	bics	r2, r1
 80046b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80046b8:	4b7a      	ldr	r3, [pc, #488]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046bc:	22f8      	movs	r2, #248	; 0xf8
 80046be:	4393      	bics	r3, r2
 80046c0:	0019      	movs	r1, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	00da      	lsls	r2, r3, #3
 80046c8:	4b76      	ldr	r3, [pc, #472]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046ca:	430a      	orrs	r2, r1
 80046cc:	635a      	str	r2, [r3, #52]	; 0x34
 80046ce:	e01e      	b.n	800470e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80046d0:	4b74      	ldr	r3, [pc, #464]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046d4:	4b73      	ldr	r3, [pc, #460]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046d6:	2104      	movs	r1, #4
 80046d8:	430a      	orrs	r2, r1
 80046da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80046dc:	4b71      	ldr	r3, [pc, #452]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046e0:	4b70      	ldr	r3, [pc, #448]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80046e2:	2101      	movs	r1, #1
 80046e4:	438a      	bics	r2, r1
 80046e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046e8:	f7fc fdfc 	bl	80012e4 <HAL_GetTick>
 80046ec:	0003      	movs	r3, r0
 80046ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80046f0:	e008      	b.n	8004704 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80046f2:	f7fc fdf7 	bl	80012e4 <HAL_GetTick>
 80046f6:	0002      	movs	r2, r0
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d901      	bls.n	8004704 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e111      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004704:	4b67      	ldr	r3, [pc, #412]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004708:	2202      	movs	r2, #2
 800470a:	4013      	ands	r3, r2
 800470c:	d1f1      	bne.n	80046f2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2220      	movs	r2, #32
 8004714:	4013      	ands	r3, r2
 8004716:	d05c      	beq.n	80047d2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004718:	4b62      	ldr	r3, [pc, #392]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	220c      	movs	r2, #12
 800471e:	4013      	ands	r3, r2
 8004720:	2b0c      	cmp	r3, #12
 8004722:	d00e      	beq.n	8004742 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004724:	4b5f      	ldr	r3, [pc, #380]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	220c      	movs	r2, #12
 800472a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800472c:	2b08      	cmp	r3, #8
 800472e:	d114      	bne.n	800475a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004730:	4b5c      	ldr	r3, [pc, #368]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	23c0      	movs	r3, #192	; 0xc0
 8004736:	025b      	lsls	r3, r3, #9
 8004738:	401a      	ands	r2, r3
 800473a:	23c0      	movs	r3, #192	; 0xc0
 800473c:	025b      	lsls	r3, r3, #9
 800473e:	429a      	cmp	r2, r3
 8004740:	d10b      	bne.n	800475a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004742:	4b58      	ldr	r3, [pc, #352]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004744:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004746:	2380      	movs	r3, #128	; 0x80
 8004748:	029b      	lsls	r3, r3, #10
 800474a:	4013      	ands	r3, r2
 800474c:	d040      	beq.n	80047d0 <HAL_RCC_OscConfig+0x5a8>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d03c      	beq.n	80047d0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e0e6      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d01b      	beq.n	800479a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004762:	4b50      	ldr	r3, [pc, #320]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004764:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004766:	4b4f      	ldr	r3, [pc, #316]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004768:	2180      	movs	r1, #128	; 0x80
 800476a:	0249      	lsls	r1, r1, #9
 800476c:	430a      	orrs	r2, r1
 800476e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004770:	f7fc fdb8 	bl	80012e4 <HAL_GetTick>
 8004774:	0003      	movs	r3, r0
 8004776:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004778:	e008      	b.n	800478c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800477a:	f7fc fdb3 	bl	80012e4 <HAL_GetTick>
 800477e:	0002      	movs	r2, r0
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e0cd      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800478c:	4b45      	ldr	r3, [pc, #276]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800478e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004790:	2380      	movs	r3, #128	; 0x80
 8004792:	029b      	lsls	r3, r3, #10
 8004794:	4013      	ands	r3, r2
 8004796:	d0f0      	beq.n	800477a <HAL_RCC_OscConfig+0x552>
 8004798:	e01b      	b.n	80047d2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800479a:	4b42      	ldr	r3, [pc, #264]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800479c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800479e:	4b41      	ldr	r3, [pc, #260]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80047a0:	4943      	ldr	r1, [pc, #268]	; (80048b0 <HAL_RCC_OscConfig+0x688>)
 80047a2:	400a      	ands	r2, r1
 80047a4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a6:	f7fc fd9d 	bl	80012e4 <HAL_GetTick>
 80047aa:	0003      	movs	r3, r0
 80047ac:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047b0:	f7fc fd98 	bl	80012e4 <HAL_GetTick>
 80047b4:	0002      	movs	r2, r0
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e0b2      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80047c2:	4b38      	ldr	r3, [pc, #224]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80047c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047c6:	2380      	movs	r3, #128	; 0x80
 80047c8:	029b      	lsls	r3, r3, #10
 80047ca:	4013      	ands	r3, r2
 80047cc:	d1f0      	bne.n	80047b0 <HAL_RCC_OscConfig+0x588>
 80047ce:	e000      	b.n	80047d2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80047d0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d100      	bne.n	80047dc <HAL_RCC_OscConfig+0x5b4>
 80047da:	e0a4      	b.n	8004926 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047dc:	4b31      	ldr	r3, [pc, #196]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	220c      	movs	r2, #12
 80047e2:	4013      	ands	r3, r2
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d100      	bne.n	80047ea <HAL_RCC_OscConfig+0x5c2>
 80047e8:	e078      	b.n	80048dc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d14c      	bne.n	800488c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f2:	4b2c      	ldr	r3, [pc, #176]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	4b2b      	ldr	r3, [pc, #172]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 80047f8:	492e      	ldr	r1, [pc, #184]	; (80048b4 <HAL_RCC_OscConfig+0x68c>)
 80047fa:	400a      	ands	r2, r1
 80047fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fe:	f7fc fd71 	bl	80012e4 <HAL_GetTick>
 8004802:	0003      	movs	r3, r0
 8004804:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004808:	f7fc fd6c 	bl	80012e4 <HAL_GetTick>
 800480c:	0002      	movs	r2, r0
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e086      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800481a:	4b22      	ldr	r3, [pc, #136]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	2380      	movs	r3, #128	; 0x80
 8004820:	049b      	lsls	r3, r3, #18
 8004822:	4013      	ands	r3, r2
 8004824:	d1f0      	bne.n	8004808 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004826:	4b1f      	ldr	r3, [pc, #124]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482a:	220f      	movs	r2, #15
 800482c:	4393      	bics	r3, r2
 800482e:	0019      	movs	r1, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004834:	4b1b      	ldr	r3, [pc, #108]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004836:	430a      	orrs	r2, r1
 8004838:	62da      	str	r2, [r3, #44]	; 0x2c
 800483a:	4b1a      	ldr	r3, [pc, #104]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	4a1e      	ldr	r2, [pc, #120]	; (80048b8 <HAL_RCC_OscConfig+0x690>)
 8004840:	4013      	ands	r3, r2
 8004842:	0019      	movs	r1, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484c:	431a      	orrs	r2, r3
 800484e:	4b15      	ldr	r3, [pc, #84]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004850:	430a      	orrs	r2, r1
 8004852:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004854:	4b13      	ldr	r3, [pc, #76]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	4b12      	ldr	r3, [pc, #72]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800485a:	2180      	movs	r1, #128	; 0x80
 800485c:	0449      	lsls	r1, r1, #17
 800485e:	430a      	orrs	r2, r1
 8004860:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004862:	f7fc fd3f 	bl	80012e4 <HAL_GetTick>
 8004866:	0003      	movs	r3, r0
 8004868:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800486c:	f7fc fd3a 	bl	80012e4 <HAL_GetTick>
 8004870:	0002      	movs	r2, r0
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e054      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800487e:	4b09      	ldr	r3, [pc, #36]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	2380      	movs	r3, #128	; 0x80
 8004884:	049b      	lsls	r3, r3, #18
 8004886:	4013      	ands	r3, r2
 8004888:	d0f0      	beq.n	800486c <HAL_RCC_OscConfig+0x644>
 800488a:	e04c      	b.n	8004926 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800488c:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	4b04      	ldr	r3, [pc, #16]	; (80048a4 <HAL_RCC_OscConfig+0x67c>)
 8004892:	4908      	ldr	r1, [pc, #32]	; (80048b4 <HAL_RCC_OscConfig+0x68c>)
 8004894:	400a      	ands	r2, r1
 8004896:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004898:	f7fc fd24 	bl	80012e4 <HAL_GetTick>
 800489c:	0003      	movs	r3, r0
 800489e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048a0:	e015      	b.n	80048ce <HAL_RCC_OscConfig+0x6a6>
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	40021000 	.word	0x40021000
 80048a8:	00001388 	.word	0x00001388
 80048ac:	efffffff 	.word	0xefffffff
 80048b0:	fffeffff 	.word	0xfffeffff
 80048b4:	feffffff 	.word	0xfeffffff
 80048b8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048bc:	f7fc fd12 	bl	80012e4 <HAL_GetTick>
 80048c0:	0002      	movs	r2, r0
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e02c      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048ce:	4b18      	ldr	r3, [pc, #96]	; (8004930 <HAL_RCC_OscConfig+0x708>)
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	2380      	movs	r3, #128	; 0x80
 80048d4:	049b      	lsls	r3, r3, #18
 80048d6:	4013      	ands	r3, r2
 80048d8:	d1f0      	bne.n	80048bc <HAL_RCC_OscConfig+0x694>
 80048da:	e024      	b.n	8004926 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d101      	bne.n	80048e8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e01f      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80048e8:	4b11      	ldr	r3, [pc, #68]	; (8004930 <HAL_RCC_OscConfig+0x708>)
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80048ee:	4b10      	ldr	r3, [pc, #64]	; (8004930 <HAL_RCC_OscConfig+0x708>)
 80048f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	23c0      	movs	r3, #192	; 0xc0
 80048f8:	025b      	lsls	r3, r3, #9
 80048fa:	401a      	ands	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004900:	429a      	cmp	r2, r3
 8004902:	d10e      	bne.n	8004922 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	220f      	movs	r2, #15
 8004908:	401a      	ands	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800490e:	429a      	cmp	r2, r3
 8004910:	d107      	bne.n	8004922 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	23f0      	movs	r3, #240	; 0xf0
 8004916:	039b      	lsls	r3, r3, #14
 8004918:	401a      	ands	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800491e:	429a      	cmp	r2, r3
 8004920:	d001      	beq.n	8004926 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	0018      	movs	r0, r3
 800492a:	46bd      	mov	sp, r7
 800492c:	b008      	add	sp, #32
 800492e:	bd80      	pop	{r7, pc}
 8004930:	40021000 	.word	0x40021000

08004934 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e0bf      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004948:	4b61      	ldr	r3, [pc, #388]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2201      	movs	r2, #1
 800494e:	4013      	ands	r3, r2
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d911      	bls.n	800497a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b5e      	ldr	r3, [pc, #376]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2201      	movs	r2, #1
 800495c:	4393      	bics	r3, r2
 800495e:	0019      	movs	r1, r3
 8004960:	4b5b      	ldr	r3, [pc, #364]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004968:	4b59      	ldr	r3, [pc, #356]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2201      	movs	r2, #1
 800496e:	4013      	ands	r3, r2
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	429a      	cmp	r2, r3
 8004974:	d001      	beq.n	800497a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e0a6      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2202      	movs	r2, #2
 8004980:	4013      	ands	r3, r2
 8004982:	d015      	beq.n	80049b0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2204      	movs	r2, #4
 800498a:	4013      	ands	r3, r2
 800498c:	d006      	beq.n	800499c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800498e:	4b51      	ldr	r3, [pc, #324]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	4b50      	ldr	r3, [pc, #320]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004994:	21e0      	movs	r1, #224	; 0xe0
 8004996:	00c9      	lsls	r1, r1, #3
 8004998:	430a      	orrs	r2, r1
 800499a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800499c:	4b4d      	ldr	r3, [pc, #308]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	22f0      	movs	r2, #240	; 0xf0
 80049a2:	4393      	bics	r3, r2
 80049a4:	0019      	movs	r1, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	4b4a      	ldr	r3, [pc, #296]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 80049ac:	430a      	orrs	r2, r1
 80049ae:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2201      	movs	r2, #1
 80049b6:	4013      	ands	r3, r2
 80049b8:	d04c      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d107      	bne.n	80049d2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049c2:	4b44      	ldr	r3, [pc, #272]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	2380      	movs	r3, #128	; 0x80
 80049c8:	029b      	lsls	r3, r3, #10
 80049ca:	4013      	ands	r3, r2
 80049cc:	d120      	bne.n	8004a10 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e07a      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d107      	bne.n	80049ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049da:	4b3e      	ldr	r3, [pc, #248]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	2380      	movs	r3, #128	; 0x80
 80049e0:	049b      	lsls	r3, r3, #18
 80049e2:	4013      	ands	r3, r2
 80049e4:	d114      	bne.n	8004a10 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e06e      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	d107      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80049f2:	4b38      	ldr	r3, [pc, #224]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 80049f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049f6:	2380      	movs	r3, #128	; 0x80
 80049f8:	029b      	lsls	r3, r3, #10
 80049fa:	4013      	ands	r3, r2
 80049fc:	d108      	bne.n	8004a10 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e062      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a02:	4b34      	ldr	r3, [pc, #208]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2202      	movs	r2, #2
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d101      	bne.n	8004a10 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e05b      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a10:	4b30      	ldr	r3, [pc, #192]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2203      	movs	r2, #3
 8004a16:	4393      	bics	r3, r2
 8004a18:	0019      	movs	r1, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	4b2d      	ldr	r3, [pc, #180]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004a20:	430a      	orrs	r2, r1
 8004a22:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a24:	f7fc fc5e 	bl	80012e4 <HAL_GetTick>
 8004a28:	0003      	movs	r3, r0
 8004a2a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2c:	e009      	b.n	8004a42 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a2e:	f7fc fc59 	bl	80012e4 <HAL_GetTick>
 8004a32:	0002      	movs	r2, r0
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	4a27      	ldr	r2, [pc, #156]	; (8004ad8 <HAL_RCC_ClockConfig+0x1a4>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e042      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	4b24      	ldr	r3, [pc, #144]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	220c      	movs	r2, #12
 8004a48:	401a      	ands	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d1ec      	bne.n	8004a2e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a54:	4b1e      	ldr	r3, [pc, #120]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d211      	bcs.n	8004a86 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a62:	4b1b      	ldr	r3, [pc, #108]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2201      	movs	r2, #1
 8004a68:	4393      	bics	r3, r2
 8004a6a:	0019      	movs	r1, r3
 8004a6c:	4b18      	ldr	r3, [pc, #96]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 8004a6e:	683a      	ldr	r2, [r7, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a74:	4b16      	ldr	r3, [pc, #88]	; (8004ad0 <HAL_RCC_ClockConfig+0x19c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d001      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e020      	b.n	8004ac8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2204      	movs	r2, #4
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	d009      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004a90:	4b10      	ldr	r3, [pc, #64]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	4a11      	ldr	r2, [pc, #68]	; (8004adc <HAL_RCC_ClockConfig+0x1a8>)
 8004a96:	4013      	ands	r3, r2
 8004a98:	0019      	movs	r1, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	68da      	ldr	r2, [r3, #12]
 8004a9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004aa4:	f000 f820 	bl	8004ae8 <HAL_RCC_GetSysClockFreq>
 8004aa8:	0001      	movs	r1, r0
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <HAL_RCC_ClockConfig+0x1a0>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	091b      	lsrs	r3, r3, #4
 8004ab0:	220f      	movs	r2, #15
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	4a0a      	ldr	r2, [pc, #40]	; (8004ae0 <HAL_RCC_ClockConfig+0x1ac>)
 8004ab6:	5cd3      	ldrb	r3, [r2, r3]
 8004ab8:	000a      	movs	r2, r1
 8004aba:	40da      	lsrs	r2, r3
 8004abc:	4b09      	ldr	r3, [pc, #36]	; (8004ae4 <HAL_RCC_ClockConfig+0x1b0>)
 8004abe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004ac0:	2003      	movs	r0, #3
 8004ac2:	f7fc fbc9 	bl	8001258 <HAL_InitTick>
  
  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	0018      	movs	r0, r3
 8004aca:	46bd      	mov	sp, r7
 8004acc:	b004      	add	sp, #16
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40022000 	.word	0x40022000
 8004ad4:	40021000 	.word	0x40021000
 8004ad8:	00001388 	.word	0x00001388
 8004adc:	fffff8ff 	.word	0xfffff8ff
 8004ae0:	08005ae4 	.word	0x08005ae4
 8004ae4:	20000124 	.word	0x20000124

08004ae8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
 8004af2:	2300      	movs	r3, #0
 8004af4:	60bb      	str	r3, [r7, #8]
 8004af6:	2300      	movs	r3, #0
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	2300      	movs	r3, #0
 8004afc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004b02:	4b2d      	ldr	r3, [pc, #180]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	220c      	movs	r2, #12
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	2b0c      	cmp	r3, #12
 8004b10:	d046      	beq.n	8004ba0 <HAL_RCC_GetSysClockFreq+0xb8>
 8004b12:	d848      	bhi.n	8004ba6 <HAL_RCC_GetSysClockFreq+0xbe>
 8004b14:	2b04      	cmp	r3, #4
 8004b16:	d002      	beq.n	8004b1e <HAL_RCC_GetSysClockFreq+0x36>
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d003      	beq.n	8004b24 <HAL_RCC_GetSysClockFreq+0x3c>
 8004b1c:	e043      	b.n	8004ba6 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b1e:	4b27      	ldr	r3, [pc, #156]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xd4>)
 8004b20:	613b      	str	r3, [r7, #16]
      break;
 8004b22:	e043      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	0c9b      	lsrs	r3, r3, #18
 8004b28:	220f      	movs	r2, #15
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	4a24      	ldr	r2, [pc, #144]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0xd8>)
 8004b2e:	5cd3      	ldrb	r3, [r2, r3]
 8004b30:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004b32:	4b21      	ldr	r3, [pc, #132]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b36:	220f      	movs	r2, #15
 8004b38:	4013      	ands	r3, r2
 8004b3a:	4a22      	ldr	r2, [pc, #136]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0xdc>)
 8004b3c:	5cd3      	ldrb	r3, [r2, r3]
 8004b3e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	23c0      	movs	r3, #192	; 0xc0
 8004b44:	025b      	lsls	r3, r3, #9
 8004b46:	401a      	ands	r2, r3
 8004b48:	2380      	movs	r3, #128	; 0x80
 8004b4a:	025b      	lsls	r3, r3, #9
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d109      	bne.n	8004b64 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b50:	68b9      	ldr	r1, [r7, #8]
 8004b52:	481a      	ldr	r0, [pc, #104]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xd4>)
 8004b54:	f7fb fad8 	bl	8000108 <__udivsi3>
 8004b58:	0003      	movs	r3, r0
 8004b5a:	001a      	movs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4353      	muls	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]
 8004b62:	e01a      	b.n	8004b9a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	23c0      	movs	r3, #192	; 0xc0
 8004b68:	025b      	lsls	r3, r3, #9
 8004b6a:	401a      	ands	r2, r3
 8004b6c:	23c0      	movs	r3, #192	; 0xc0
 8004b6e:	025b      	lsls	r3, r3, #9
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d109      	bne.n	8004b88 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b74:	68b9      	ldr	r1, [r7, #8]
 8004b76:	4814      	ldr	r0, [pc, #80]	; (8004bc8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004b78:	f7fb fac6 	bl	8000108 <__udivsi3>
 8004b7c:	0003      	movs	r3, r0
 8004b7e:	001a      	movs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4353      	muls	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b88:	68b9      	ldr	r1, [r7, #8]
 8004b8a:	4810      	ldr	r0, [pc, #64]	; (8004bcc <HAL_RCC_GetSysClockFreq+0xe4>)
 8004b8c:	f7fb fabc 	bl	8000108 <__udivsi3>
 8004b90:	0003      	movs	r3, r0
 8004b92:	001a      	movs	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4353      	muls	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	613b      	str	r3, [r7, #16]
      break;
 8004b9e:	e005      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004ba0:	4b09      	ldr	r3, [pc, #36]	; (8004bc8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004ba2:	613b      	str	r3, [r7, #16]
      break;
 8004ba4:	e002      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ba6:	4b09      	ldr	r3, [pc, #36]	; (8004bcc <HAL_RCC_GetSysClockFreq+0xe4>)
 8004ba8:	613b      	str	r3, [r7, #16]
      break;
 8004baa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004bac:	693b      	ldr	r3, [r7, #16]
}
 8004bae:	0018      	movs	r0, r3
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	b006      	add	sp, #24
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	00f42400 	.word	0x00f42400
 8004bc0:	08005afc 	.word	0x08005afc
 8004bc4:	08005b0c 	.word	0x08005b0c
 8004bc8:	02dc6c00 	.word	0x02dc6c00
 8004bcc:	007a1200 	.word	0x007a1200

08004bd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bd4:	4b02      	ldr	r3, [pc, #8]	; (8004be0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
}
 8004bd8:	0018      	movs	r0, r3
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	46c0      	nop			; (mov r8, r8)
 8004be0:	20000124 	.word	0x20000124

08004be4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004be8:	f7ff fff2 	bl	8004bd0 <HAL_RCC_GetHCLKFreq>
 8004bec:	0001      	movs	r1, r0
 8004bee:	4b06      	ldr	r3, [pc, #24]	; (8004c08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	0a1b      	lsrs	r3, r3, #8
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	4a04      	ldr	r2, [pc, #16]	; (8004c0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bfa:	5cd3      	ldrb	r3, [r2, r3]
 8004bfc:	40d9      	lsrs	r1, r3
 8004bfe:	000b      	movs	r3, r1
}    
 8004c00:	0018      	movs	r0, r3
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	46c0      	nop			; (mov r8, r8)
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	08005af4 	.word	0x08005af4

08004c10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	2380      	movs	r3, #128	; 0x80
 8004c26:	025b      	lsls	r3, r3, #9
 8004c28:	4013      	ands	r3, r2
 8004c2a:	d100      	bne.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004c2c:	e08e      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004c2e:	2017      	movs	r0, #23
 8004c30:	183b      	adds	r3, r7, r0
 8004c32:	2200      	movs	r2, #0
 8004c34:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c36:	4b67      	ldr	r3, [pc, #412]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004c38:	69da      	ldr	r2, [r3, #28]
 8004c3a:	2380      	movs	r3, #128	; 0x80
 8004c3c:	055b      	lsls	r3, r3, #21
 8004c3e:	4013      	ands	r3, r2
 8004c40:	d110      	bne.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c42:	4b64      	ldr	r3, [pc, #400]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004c44:	69da      	ldr	r2, [r3, #28]
 8004c46:	4b63      	ldr	r3, [pc, #396]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004c48:	2180      	movs	r1, #128	; 0x80
 8004c4a:	0549      	lsls	r1, r1, #21
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	61da      	str	r2, [r3, #28]
 8004c50:	4b60      	ldr	r3, [pc, #384]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004c52:	69da      	ldr	r2, [r3, #28]
 8004c54:	2380      	movs	r3, #128	; 0x80
 8004c56:	055b      	lsls	r3, r3, #21
 8004c58:	4013      	ands	r3, r2
 8004c5a:	60bb      	str	r3, [r7, #8]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c5e:	183b      	adds	r3, r7, r0
 8004c60:	2201      	movs	r2, #1
 8004c62:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c64:	4b5c      	ldr	r3, [pc, #368]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	2380      	movs	r3, #128	; 0x80
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d11a      	bne.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c70:	4b59      	ldr	r3, [pc, #356]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	4b58      	ldr	r3, [pc, #352]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004c76:	2180      	movs	r1, #128	; 0x80
 8004c78:	0049      	lsls	r1, r1, #1
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c7e:	f7fc fb31 	bl	80012e4 <HAL_GetTick>
 8004c82:	0003      	movs	r3, r0
 8004c84:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c86:	e008      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c88:	f7fc fb2c 	bl	80012e4 <HAL_GetTick>
 8004c8c:	0002      	movs	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b64      	cmp	r3, #100	; 0x64
 8004c94:	d901      	bls.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e097      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9a:	4b4f      	ldr	r3, [pc, #316]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	2380      	movs	r3, #128	; 0x80
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	d0f0      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ca6:	4b4b      	ldr	r3, [pc, #300]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004ca8:	6a1a      	ldr	r2, [r3, #32]
 8004caa:	23c0      	movs	r3, #192	; 0xc0
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	4013      	ands	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d034      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	23c0      	movs	r3, #192	; 0xc0
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d02c      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cc8:	4b42      	ldr	r3, [pc, #264]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	4a43      	ldr	r2, [pc, #268]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004cce:	4013      	ands	r3, r2
 8004cd0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cd2:	4b40      	ldr	r3, [pc, #256]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004cd4:	6a1a      	ldr	r2, [r3, #32]
 8004cd6:	4b3f      	ldr	r3, [pc, #252]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004cd8:	2180      	movs	r1, #128	; 0x80
 8004cda:	0249      	lsls	r1, r1, #9
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ce0:	4b3c      	ldr	r3, [pc, #240]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004ce2:	6a1a      	ldr	r2, [r3, #32]
 8004ce4:	4b3b      	ldr	r3, [pc, #236]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004ce6:	493e      	ldr	r1, [pc, #248]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce8:	400a      	ands	r2, r1
 8004cea:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004cec:	4b39      	ldr	r3, [pc, #228]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	d013      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfa:	f7fc faf3 	bl	80012e4 <HAL_GetTick>
 8004cfe:	0003      	movs	r3, r0
 8004d00:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d02:	e009      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d04:	f7fc faee 	bl	80012e4 <HAL_GetTick>
 8004d08:	0002      	movs	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	4a35      	ldr	r2, [pc, #212]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e058      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d18:	4b2e      	ldr	r3, [pc, #184]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	2202      	movs	r2, #2
 8004d1e:	4013      	ands	r3, r2
 8004d20:	d0f0      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d22:	4b2c      	ldr	r3, [pc, #176]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	4a2d      	ldr	r2, [pc, #180]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d28:	4013      	ands	r3, r2
 8004d2a:	0019      	movs	r1, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	4b28      	ldr	r3, [pc, #160]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d32:	430a      	orrs	r2, r1
 8004d34:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004d36:	2317      	movs	r3, #23
 8004d38:	18fb      	adds	r3, r7, r3
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d105      	bne.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d40:	4b24      	ldr	r3, [pc, #144]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d42:	69da      	ldr	r2, [r3, #28]
 8004d44:	4b23      	ldr	r3, [pc, #140]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d46:	4928      	ldr	r1, [pc, #160]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004d48:	400a      	ands	r2, r1
 8004d4a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2201      	movs	r2, #1
 8004d52:	4013      	ands	r3, r2
 8004d54:	d009      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d56:	4b1f      	ldr	r3, [pc, #124]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	2203      	movs	r2, #3
 8004d5c:	4393      	bics	r3, r2
 8004d5e:	0019      	movs	r1, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	4b1b      	ldr	r3, [pc, #108]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d66:	430a      	orrs	r2, r1
 8004d68:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2220      	movs	r2, #32
 8004d70:	4013      	ands	r3, r2
 8004d72:	d009      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d74:	4b17      	ldr	r3, [pc, #92]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d78:	2210      	movs	r2, #16
 8004d7a:	4393      	bics	r3, r2
 8004d7c:	0019      	movs	r1, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	68da      	ldr	r2, [r3, #12]
 8004d82:	4b14      	ldr	r3, [pc, #80]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d84:	430a      	orrs	r2, r1
 8004d86:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	2380      	movs	r3, #128	; 0x80
 8004d8e:	029b      	lsls	r3, r3, #10
 8004d90:	4013      	ands	r3, r2
 8004d92:	d009      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d94:	4b0f      	ldr	r3, [pc, #60]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	2280      	movs	r2, #128	; 0x80
 8004d9a:	4393      	bics	r3, r2
 8004d9c:	0019      	movs	r1, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	695a      	ldr	r2, [r3, #20]
 8004da2:	4b0c      	ldr	r3, [pc, #48]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004da4:	430a      	orrs	r2, r1
 8004da6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	2380      	movs	r3, #128	; 0x80
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	4013      	ands	r3, r2
 8004db2:	d009      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004db4:	4b07      	ldr	r3, [pc, #28]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db8:	2240      	movs	r2, #64	; 0x40
 8004dba:	4393      	bics	r3, r2
 8004dbc:	0019      	movs	r1, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691a      	ldr	r2, [r3, #16]
 8004dc2:	4b04      	ldr	r3, [pc, #16]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	0018      	movs	r0, r3
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b006      	add	sp, #24
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	46c0      	nop			; (mov r8, r8)
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	40007000 	.word	0x40007000
 8004ddc:	fffffcff 	.word	0xfffffcff
 8004de0:	fffeffff 	.word	0xfffeffff
 8004de4:	00001388 	.word	0x00001388
 8004de8:	efffffff 	.word	0xefffffff

08004dec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e042      	b.n	8004e84 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	223d      	movs	r2, #61	; 0x3d
 8004e02:	5c9b      	ldrb	r3, [r3, r2]
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d107      	bne.n	8004e1a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	223c      	movs	r2, #60	; 0x3c
 8004e0e:	2100      	movs	r1, #0
 8004e10:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	0018      	movs	r0, r3
 8004e16:	f7fc f923 	bl	8001060 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	223d      	movs	r2, #61	; 0x3d
 8004e1e:	2102      	movs	r1, #2
 8004e20:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3304      	adds	r3, #4
 8004e2a:	0019      	movs	r1, r3
 8004e2c:	0010      	movs	r0, r2
 8004e2e:	f000 f9dd 	bl	80051ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2246      	movs	r2, #70	; 0x46
 8004e36:	2101      	movs	r1, #1
 8004e38:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	223e      	movs	r2, #62	; 0x3e
 8004e3e:	2101      	movs	r1, #1
 8004e40:	5499      	strb	r1, [r3, r2]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	223f      	movs	r2, #63	; 0x3f
 8004e46:	2101      	movs	r1, #1
 8004e48:	5499      	strb	r1, [r3, r2]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2240      	movs	r2, #64	; 0x40
 8004e4e:	2101      	movs	r1, #1
 8004e50:	5499      	strb	r1, [r3, r2]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2241      	movs	r2, #65	; 0x41
 8004e56:	2101      	movs	r1, #1
 8004e58:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2242      	movs	r2, #66	; 0x42
 8004e5e:	2101      	movs	r1, #1
 8004e60:	5499      	strb	r1, [r3, r2]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2243      	movs	r2, #67	; 0x43
 8004e66:	2101      	movs	r1, #1
 8004e68:	5499      	strb	r1, [r3, r2]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2244      	movs	r2, #68	; 0x44
 8004e6e:	2101      	movs	r1, #1
 8004e70:	5499      	strb	r1, [r3, r2]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2245      	movs	r2, #69	; 0x45
 8004e76:	2101      	movs	r1, #1
 8004e78:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	223d      	movs	r2, #61	; 0x3d
 8004e7e:	2101      	movs	r1, #1
 8004e80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	0018      	movs	r0, r3
 8004e86:	46bd      	mov	sp, r7
 8004e88:	b002      	add	sp, #8
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	223d      	movs	r2, #61	; 0x3d
 8004e98:	5c9b      	ldrb	r3, [r3, r2]
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d001      	beq.n	8004ea4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e036      	b.n	8004f12 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	223d      	movs	r2, #61	; 0x3d
 8004ea8:	2102      	movs	r1, #2
 8004eaa:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68da      	ldr	r2, [r3, #12]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2101      	movs	r1, #1
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a16      	ldr	r2, [pc, #88]	; (8004f1c <HAL_TIM_Base_Start_IT+0x90>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d00a      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x50>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	2380      	movs	r3, #128	; 0x80
 8004ecc:	05db      	lsls	r3, r3, #23
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d004      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x50>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a12      	ldr	r2, [pc, #72]	; (8004f20 <HAL_TIM_Base_Start_IT+0x94>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d111      	bne.n	8004f00 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2207      	movs	r2, #7
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b06      	cmp	r3, #6
 8004eec:	d010      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2101      	movs	r1, #1
 8004efa:	430a      	orrs	r2, r1
 8004efc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004efe:	e007      	b.n	8004f10 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	0018      	movs	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b004      	add	sp, #16
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	46c0      	nop			; (mov r8, r8)
 8004f1c:	40012c00 	.word	0x40012c00
 8004f20:	40000400 	.word	0x40000400

08004f24 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68da      	ldr	r2, [r3, #12]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2101      	movs	r1, #1
 8004f38:	438a      	bics	r2, r1
 8004f3a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	4a0d      	ldr	r2, [pc, #52]	; (8004f78 <HAL_TIM_Base_Stop_IT+0x54>)
 8004f44:	4013      	ands	r3, r2
 8004f46:	d10d      	bne.n	8004f64 <HAL_TIM_Base_Stop_IT+0x40>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	4a0b      	ldr	r2, [pc, #44]	; (8004f7c <HAL_TIM_Base_Stop_IT+0x58>)
 8004f50:	4013      	ands	r3, r2
 8004f52:	d107      	bne.n	8004f64 <HAL_TIM_Base_Stop_IT+0x40>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2101      	movs	r1, #1
 8004f60:	438a      	bics	r2, r1
 8004f62:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	223d      	movs	r2, #61	; 0x3d
 8004f68:	2101      	movs	r1, #1
 8004f6a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	0018      	movs	r0, r3
 8004f70:	46bd      	mov	sp, r7
 8004f72:	b002      	add	sp, #8
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	46c0      	nop			; (mov r8, r8)
 8004f78:	00001111 	.word	0x00001111
 8004f7c:	00000444 	.word	0x00000444

08004f80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	2202      	movs	r2, #2
 8004f90:	4013      	ands	r3, r2
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d124      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d11d      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2203      	movs	r2, #3
 8004faa:	4252      	negs	r2, r2
 8004fac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	2203      	movs	r2, #3
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d004      	beq.n	8004fca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	f000 f8fa 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 8004fc8:	e007      	b.n	8004fda <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	0018      	movs	r0, r3
 8004fce:	f000 f8ed 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f000 f8f9 	bl	80051cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	2204      	movs	r2, #4
 8004fe8:	4013      	ands	r3, r2
 8004fea:	2b04      	cmp	r3, #4
 8004fec:	d125      	bne.n	800503a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	2204      	movs	r2, #4
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d11e      	bne.n	800503a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2205      	movs	r2, #5
 8005002:	4252      	negs	r2, r2
 8005004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2202      	movs	r2, #2
 800500a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699a      	ldr	r2, [r3, #24]
 8005012:	23c0      	movs	r3, #192	; 0xc0
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4013      	ands	r3, r2
 8005018:	d004      	beq.n	8005024 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	0018      	movs	r0, r3
 800501e:	f000 f8cd 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 8005022:	e007      	b.n	8005034 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	0018      	movs	r0, r3
 8005028:	f000 f8c0 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	0018      	movs	r0, r3
 8005030:	f000 f8cc 	bl	80051cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	2208      	movs	r2, #8
 8005042:	4013      	ands	r3, r2
 8005044:	2b08      	cmp	r3, #8
 8005046:	d124      	bne.n	8005092 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	2208      	movs	r2, #8
 8005050:	4013      	ands	r3, r2
 8005052:	2b08      	cmp	r3, #8
 8005054:	d11d      	bne.n	8005092 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2209      	movs	r2, #9
 800505c:	4252      	negs	r2, r2
 800505e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2204      	movs	r2, #4
 8005064:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	2203      	movs	r2, #3
 800506e:	4013      	ands	r3, r2
 8005070:	d004      	beq.n	800507c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	0018      	movs	r0, r3
 8005076:	f000 f8a1 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 800507a:	e007      	b.n	800508c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	0018      	movs	r0, r3
 8005080:	f000 f894 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	0018      	movs	r0, r3
 8005088:	f000 f8a0 	bl	80051cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	2210      	movs	r2, #16
 800509a:	4013      	ands	r3, r2
 800509c:	2b10      	cmp	r3, #16
 800509e:	d125      	bne.n	80050ec <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	2210      	movs	r2, #16
 80050a8:	4013      	ands	r3, r2
 80050aa:	2b10      	cmp	r3, #16
 80050ac:	d11e      	bne.n	80050ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2211      	movs	r2, #17
 80050b4:	4252      	negs	r2, r2
 80050b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2208      	movs	r2, #8
 80050bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	69da      	ldr	r2, [r3, #28]
 80050c4:	23c0      	movs	r3, #192	; 0xc0
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4013      	ands	r3, r2
 80050ca:	d004      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	0018      	movs	r0, r3
 80050d0:	f000 f874 	bl	80051bc <HAL_TIM_IC_CaptureCallback>
 80050d4:	e007      	b.n	80050e6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	0018      	movs	r0, r3
 80050da:	f000 f867 	bl	80051ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	0018      	movs	r0, r3
 80050e2:	f000 f873 	bl	80051cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	2201      	movs	r2, #1
 80050f4:	4013      	ands	r3, r2
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d10f      	bne.n	800511a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	2201      	movs	r2, #1
 8005102:	4013      	ands	r3, r2
 8005104:	2b01      	cmp	r3, #1
 8005106:	d108      	bne.n	800511a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2202      	movs	r2, #2
 800510e:	4252      	negs	r2, r2
 8005110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	0018      	movs	r0, r3
 8005116:	f7fb fe67 	bl	8000de8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	2280      	movs	r2, #128	; 0x80
 8005122:	4013      	ands	r3, r2
 8005124:	2b80      	cmp	r3, #128	; 0x80
 8005126:	d10f      	bne.n	8005148 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	2280      	movs	r2, #128	; 0x80
 8005130:	4013      	ands	r3, r2
 8005132:	2b80      	cmp	r3, #128	; 0x80
 8005134:	d108      	bne.n	8005148 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2281      	movs	r2, #129	; 0x81
 800513c:	4252      	negs	r2, r2
 800513e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	0018      	movs	r0, r3
 8005144:	f000 f8d0 	bl	80052e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	2240      	movs	r2, #64	; 0x40
 8005150:	4013      	ands	r3, r2
 8005152:	2b40      	cmp	r3, #64	; 0x40
 8005154:	d10f      	bne.n	8005176 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	2240      	movs	r2, #64	; 0x40
 800515e:	4013      	ands	r3, r2
 8005160:	2b40      	cmp	r3, #64	; 0x40
 8005162:	d108      	bne.n	8005176 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2241      	movs	r2, #65	; 0x41
 800516a:	4252      	negs	r2, r2
 800516c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	0018      	movs	r0, r3
 8005172:	f000 f833 	bl	80051dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	2220      	movs	r2, #32
 800517e:	4013      	ands	r3, r2
 8005180:	2b20      	cmp	r3, #32
 8005182:	d10f      	bne.n	80051a4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	2220      	movs	r2, #32
 800518c:	4013      	ands	r3, r2
 800518e:	2b20      	cmp	r3, #32
 8005190:	d108      	bne.n	80051a4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2221      	movs	r2, #33	; 0x21
 8005198:	4252      	negs	r2, r2
 800519a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	0018      	movs	r0, r3
 80051a0:	f000 f89a 	bl	80052d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051a4:	46c0      	nop			; (mov r8, r8)
 80051a6:	46bd      	mov	sp, r7
 80051a8:	b002      	add	sp, #8
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051b4:	46c0      	nop			; (mov r8, r8)
 80051b6:	46bd      	mov	sp, r7
 80051b8:	b002      	add	sp, #8
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051c4:	46c0      	nop			; (mov r8, r8)
 80051c6:	46bd      	mov	sp, r7
 80051c8:	b002      	add	sp, #8
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051d4:	46c0      	nop			; (mov r8, r8)
 80051d6:	46bd      	mov	sp, r7
 80051d8:	b002      	add	sp, #8
 80051da:	bd80      	pop	{r7, pc}

080051dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051e4:	46c0      	nop			; (mov r8, r8)
 80051e6:	46bd      	mov	sp, r7
 80051e8:	b002      	add	sp, #8
 80051ea:	bd80      	pop	{r7, pc}

080051ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a30      	ldr	r2, [pc, #192]	; (80052c0 <TIM_Base_SetConfig+0xd4>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d008      	beq.n	8005216 <TIM_Base_SetConfig+0x2a>
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	2380      	movs	r3, #128	; 0x80
 8005208:	05db      	lsls	r3, r3, #23
 800520a:	429a      	cmp	r2, r3
 800520c:	d003      	beq.n	8005216 <TIM_Base_SetConfig+0x2a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a2c      	ldr	r2, [pc, #176]	; (80052c4 <TIM_Base_SetConfig+0xd8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d108      	bne.n	8005228 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2270      	movs	r2, #112	; 0x70
 800521a:	4393      	bics	r3, r2
 800521c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	4313      	orrs	r3, r2
 8005226:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a25      	ldr	r2, [pc, #148]	; (80052c0 <TIM_Base_SetConfig+0xd4>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d014      	beq.n	800525a <TIM_Base_SetConfig+0x6e>
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	2380      	movs	r3, #128	; 0x80
 8005234:	05db      	lsls	r3, r3, #23
 8005236:	429a      	cmp	r2, r3
 8005238:	d00f      	beq.n	800525a <TIM_Base_SetConfig+0x6e>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a21      	ldr	r2, [pc, #132]	; (80052c4 <TIM_Base_SetConfig+0xd8>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d00b      	beq.n	800525a <TIM_Base_SetConfig+0x6e>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a20      	ldr	r2, [pc, #128]	; (80052c8 <TIM_Base_SetConfig+0xdc>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d007      	beq.n	800525a <TIM_Base_SetConfig+0x6e>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a1f      	ldr	r2, [pc, #124]	; (80052cc <TIM_Base_SetConfig+0xe0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d003      	beq.n	800525a <TIM_Base_SetConfig+0x6e>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a1e      	ldr	r2, [pc, #120]	; (80052d0 <TIM_Base_SetConfig+0xe4>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d108      	bne.n	800526c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	4a1d      	ldr	r2, [pc, #116]	; (80052d4 <TIM_Base_SetConfig+0xe8>)
 800525e:	4013      	ands	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	4313      	orrs	r3, r2
 800526a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2280      	movs	r2, #128	; 0x80
 8005270:	4393      	bics	r3, r2
 8005272:	001a      	movs	r2, r3
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	4313      	orrs	r3, r2
 800527a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	689a      	ldr	r2, [r3, #8]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a0a      	ldr	r2, [pc, #40]	; (80052c0 <TIM_Base_SetConfig+0xd4>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d007      	beq.n	80052aa <TIM_Base_SetConfig+0xbe>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a0b      	ldr	r2, [pc, #44]	; (80052cc <TIM_Base_SetConfig+0xe0>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d003      	beq.n	80052aa <TIM_Base_SetConfig+0xbe>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a0a      	ldr	r2, [pc, #40]	; (80052d0 <TIM_Base_SetConfig+0xe4>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d103      	bne.n	80052b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	691a      	ldr	r2, [r3, #16]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	615a      	str	r2, [r3, #20]
}
 80052b8:	46c0      	nop			; (mov r8, r8)
 80052ba:	46bd      	mov	sp, r7
 80052bc:	b004      	add	sp, #16
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40012c00 	.word	0x40012c00
 80052c4:	40000400 	.word	0x40000400
 80052c8:	40002000 	.word	0x40002000
 80052cc:	40014400 	.word	0x40014400
 80052d0:	40014800 	.word	0x40014800
 80052d4:	fffffcff 	.word	0xfffffcff

080052d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052e0:	46c0      	nop			; (mov r8, r8)
 80052e2:	46bd      	mov	sp, r7
 80052e4:	b002      	add	sp, #8
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052f0:	46c0      	nop			; (mov r8, r8)
 80052f2:	46bd      	mov	sp, r7
 80052f4:	b002      	add	sp, #8
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e044      	b.n	8005394 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d107      	bne.n	8005322 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2278      	movs	r2, #120	; 0x78
 8005316:	2100      	movs	r1, #0
 8005318:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	0018      	movs	r0, r3
 800531e:	f7fb fef7 	bl	8001110 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2224      	movs	r2, #36	; 0x24
 8005326:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2101      	movs	r1, #1
 8005334:	438a      	bics	r2, r1
 8005336:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	0018      	movs	r0, r3
 800533c:	f000 f830 	bl	80053a0 <UART_SetConfig>
 8005340:	0003      	movs	r3, r0
 8005342:	2b01      	cmp	r3, #1
 8005344:	d101      	bne.n	800534a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e024      	b.n	8005394 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	0018      	movs	r0, r3
 8005356:	f000 f963 	bl	8005620 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	490d      	ldr	r1, [pc, #52]	; (800539c <HAL_UART_Init+0xa4>)
 8005366:	400a      	ands	r2, r1
 8005368:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	212a      	movs	r1, #42	; 0x2a
 8005376:	438a      	bics	r2, r1
 8005378:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2101      	movs	r1, #1
 8005386:	430a      	orrs	r2, r1
 8005388:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	0018      	movs	r0, r3
 800538e:	f000 f9fb 	bl	8005788 <UART_CheckIdleState>
 8005392:	0003      	movs	r3, r0
}
 8005394:	0018      	movs	r0, r3
 8005396:	46bd      	mov	sp, r7
 8005398:	b002      	add	sp, #8
 800539a:	bd80      	pop	{r7, pc}
 800539c:	ffffb7ff 	.word	0xffffb7ff

080053a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053a8:	231e      	movs	r3, #30
 80053aa:	18fb      	adds	r3, r7, r3
 80053ac:	2200      	movs	r2, #0
 80053ae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	689a      	ldr	r2, [r3, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	431a      	orrs	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a8d      	ldr	r2, [pc, #564]	; (8005604 <UART_SetConfig+0x264>)
 80053d0:	4013      	ands	r3, r2
 80053d2:	0019      	movs	r1, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	430a      	orrs	r2, r1
 80053dc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	4a88      	ldr	r2, [pc, #544]	; (8005608 <UART_SetConfig+0x268>)
 80053e6:	4013      	ands	r3, r2
 80053e8:	0019      	movs	r1, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	697a      	ldr	r2, [r7, #20]
 8005402:	4313      	orrs	r3, r2
 8005404:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	4a7f      	ldr	r2, [pc, #508]	; (800560c <UART_SetConfig+0x26c>)
 800540e:	4013      	ands	r3, r2
 8005410:	0019      	movs	r1, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	430a      	orrs	r2, r1
 800541a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a7b      	ldr	r2, [pc, #492]	; (8005610 <UART_SetConfig+0x270>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d127      	bne.n	8005476 <UART_SetConfig+0xd6>
 8005426:	4b7b      	ldr	r3, [pc, #492]	; (8005614 <UART_SetConfig+0x274>)
 8005428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542a:	2203      	movs	r2, #3
 800542c:	4013      	ands	r3, r2
 800542e:	2b03      	cmp	r3, #3
 8005430:	d00d      	beq.n	800544e <UART_SetConfig+0xae>
 8005432:	d81b      	bhi.n	800546c <UART_SetConfig+0xcc>
 8005434:	2b02      	cmp	r3, #2
 8005436:	d014      	beq.n	8005462 <UART_SetConfig+0xc2>
 8005438:	d818      	bhi.n	800546c <UART_SetConfig+0xcc>
 800543a:	2b00      	cmp	r3, #0
 800543c:	d002      	beq.n	8005444 <UART_SetConfig+0xa4>
 800543e:	2b01      	cmp	r3, #1
 8005440:	d00a      	beq.n	8005458 <UART_SetConfig+0xb8>
 8005442:	e013      	b.n	800546c <UART_SetConfig+0xcc>
 8005444:	231f      	movs	r3, #31
 8005446:	18fb      	adds	r3, r7, r3
 8005448:	2200      	movs	r2, #0
 800544a:	701a      	strb	r2, [r3, #0]
 800544c:	e021      	b.n	8005492 <UART_SetConfig+0xf2>
 800544e:	231f      	movs	r3, #31
 8005450:	18fb      	adds	r3, r7, r3
 8005452:	2202      	movs	r2, #2
 8005454:	701a      	strb	r2, [r3, #0]
 8005456:	e01c      	b.n	8005492 <UART_SetConfig+0xf2>
 8005458:	231f      	movs	r3, #31
 800545a:	18fb      	adds	r3, r7, r3
 800545c:	2204      	movs	r2, #4
 800545e:	701a      	strb	r2, [r3, #0]
 8005460:	e017      	b.n	8005492 <UART_SetConfig+0xf2>
 8005462:	231f      	movs	r3, #31
 8005464:	18fb      	adds	r3, r7, r3
 8005466:	2208      	movs	r2, #8
 8005468:	701a      	strb	r2, [r3, #0]
 800546a:	e012      	b.n	8005492 <UART_SetConfig+0xf2>
 800546c:	231f      	movs	r3, #31
 800546e:	18fb      	adds	r3, r7, r3
 8005470:	2210      	movs	r2, #16
 8005472:	701a      	strb	r2, [r3, #0]
 8005474:	e00d      	b.n	8005492 <UART_SetConfig+0xf2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a67      	ldr	r2, [pc, #412]	; (8005618 <UART_SetConfig+0x278>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d104      	bne.n	800548a <UART_SetConfig+0xea>
 8005480:	231f      	movs	r3, #31
 8005482:	18fb      	adds	r3, r7, r3
 8005484:	2200      	movs	r2, #0
 8005486:	701a      	strb	r2, [r3, #0]
 8005488:	e003      	b.n	8005492 <UART_SetConfig+0xf2>
 800548a:	231f      	movs	r3, #31
 800548c:	18fb      	adds	r3, r7, r3
 800548e:	2210      	movs	r2, #16
 8005490:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	69da      	ldr	r2, [r3, #28]
 8005496:	2380      	movs	r3, #128	; 0x80
 8005498:	021b      	lsls	r3, r3, #8
 800549a:	429a      	cmp	r2, r3
 800549c:	d15c      	bne.n	8005558 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800549e:	231f      	movs	r3, #31
 80054a0:	18fb      	adds	r3, r7, r3
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	2b08      	cmp	r3, #8
 80054a6:	d015      	beq.n	80054d4 <UART_SetConfig+0x134>
 80054a8:	dc18      	bgt.n	80054dc <UART_SetConfig+0x13c>
 80054aa:	2b04      	cmp	r3, #4
 80054ac:	d00d      	beq.n	80054ca <UART_SetConfig+0x12a>
 80054ae:	dc15      	bgt.n	80054dc <UART_SetConfig+0x13c>
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <UART_SetConfig+0x11a>
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d005      	beq.n	80054c4 <UART_SetConfig+0x124>
 80054b8:	e010      	b.n	80054dc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ba:	f7ff fb93 	bl	8004be4 <HAL_RCC_GetPCLK1Freq>
 80054be:	0003      	movs	r3, r0
 80054c0:	61bb      	str	r3, [r7, #24]
        break;
 80054c2:	e012      	b.n	80054ea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054c4:	4b55      	ldr	r3, [pc, #340]	; (800561c <UART_SetConfig+0x27c>)
 80054c6:	61bb      	str	r3, [r7, #24]
        break;
 80054c8:	e00f      	b.n	80054ea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ca:	f7ff fb0d 	bl	8004ae8 <HAL_RCC_GetSysClockFreq>
 80054ce:	0003      	movs	r3, r0
 80054d0:	61bb      	str	r3, [r7, #24]
        break;
 80054d2:	e00a      	b.n	80054ea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054d4:	2380      	movs	r3, #128	; 0x80
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	61bb      	str	r3, [r7, #24]
        break;
 80054da:	e006      	b.n	80054ea <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80054e0:	231e      	movs	r3, #30
 80054e2:	18fb      	adds	r3, r7, r3
 80054e4:	2201      	movs	r2, #1
 80054e6:	701a      	strb	r2, [r3, #0]
        break;
 80054e8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d100      	bne.n	80054f2 <UART_SetConfig+0x152>
 80054f0:	e07a      	b.n	80055e8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	005a      	lsls	r2, r3, #1
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	085b      	lsrs	r3, r3, #1
 80054fc:	18d2      	adds	r2, r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	0019      	movs	r1, r3
 8005504:	0010      	movs	r0, r2
 8005506:	f7fa fdff 	bl	8000108 <__udivsi3>
 800550a:	0003      	movs	r3, r0
 800550c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	2b0f      	cmp	r3, #15
 8005512:	d91c      	bls.n	800554e <UART_SetConfig+0x1ae>
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	2380      	movs	r3, #128	; 0x80
 8005518:	025b      	lsls	r3, r3, #9
 800551a:	429a      	cmp	r2, r3
 800551c:	d217      	bcs.n	800554e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	b29a      	uxth	r2, r3
 8005522:	200e      	movs	r0, #14
 8005524:	183b      	adds	r3, r7, r0
 8005526:	210f      	movs	r1, #15
 8005528:	438a      	bics	r2, r1
 800552a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	b29b      	uxth	r3, r3
 8005532:	2207      	movs	r2, #7
 8005534:	4013      	ands	r3, r2
 8005536:	b299      	uxth	r1, r3
 8005538:	183b      	adds	r3, r7, r0
 800553a:	183a      	adds	r2, r7, r0
 800553c:	8812      	ldrh	r2, [r2, #0]
 800553e:	430a      	orrs	r2, r1
 8005540:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	183a      	adds	r2, r7, r0
 8005548:	8812      	ldrh	r2, [r2, #0]
 800554a:	60da      	str	r2, [r3, #12]
 800554c:	e04c      	b.n	80055e8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800554e:	231e      	movs	r3, #30
 8005550:	18fb      	adds	r3, r7, r3
 8005552:	2201      	movs	r2, #1
 8005554:	701a      	strb	r2, [r3, #0]
 8005556:	e047      	b.n	80055e8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005558:	231f      	movs	r3, #31
 800555a:	18fb      	adds	r3, r7, r3
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	2b08      	cmp	r3, #8
 8005560:	d015      	beq.n	800558e <UART_SetConfig+0x1ee>
 8005562:	dc18      	bgt.n	8005596 <UART_SetConfig+0x1f6>
 8005564:	2b04      	cmp	r3, #4
 8005566:	d00d      	beq.n	8005584 <UART_SetConfig+0x1e4>
 8005568:	dc15      	bgt.n	8005596 <UART_SetConfig+0x1f6>
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <UART_SetConfig+0x1d4>
 800556e:	2b02      	cmp	r3, #2
 8005570:	d005      	beq.n	800557e <UART_SetConfig+0x1de>
 8005572:	e010      	b.n	8005596 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005574:	f7ff fb36 	bl	8004be4 <HAL_RCC_GetPCLK1Freq>
 8005578:	0003      	movs	r3, r0
 800557a:	61bb      	str	r3, [r7, #24]
        break;
 800557c:	e012      	b.n	80055a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800557e:	4b27      	ldr	r3, [pc, #156]	; (800561c <UART_SetConfig+0x27c>)
 8005580:	61bb      	str	r3, [r7, #24]
        break;
 8005582:	e00f      	b.n	80055a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005584:	f7ff fab0 	bl	8004ae8 <HAL_RCC_GetSysClockFreq>
 8005588:	0003      	movs	r3, r0
 800558a:	61bb      	str	r3, [r7, #24]
        break;
 800558c:	e00a      	b.n	80055a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800558e:	2380      	movs	r3, #128	; 0x80
 8005590:	021b      	lsls	r3, r3, #8
 8005592:	61bb      	str	r3, [r7, #24]
        break;
 8005594:	e006      	b.n	80055a4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005596:	2300      	movs	r3, #0
 8005598:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800559a:	231e      	movs	r3, #30
 800559c:	18fb      	adds	r3, r7, r3
 800559e:	2201      	movs	r2, #1
 80055a0:	701a      	strb	r2, [r3, #0]
        break;
 80055a2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d01e      	beq.n	80055e8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	085a      	lsrs	r2, r3, #1
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	18d2      	adds	r2, r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	0019      	movs	r1, r3
 80055ba:	0010      	movs	r0, r2
 80055bc:	f7fa fda4 	bl	8000108 <__udivsi3>
 80055c0:	0003      	movs	r3, r0
 80055c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	2b0f      	cmp	r3, #15
 80055c8:	d90a      	bls.n	80055e0 <UART_SetConfig+0x240>
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	2380      	movs	r3, #128	; 0x80
 80055ce:	025b      	lsls	r3, r3, #9
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d205      	bcs.n	80055e0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	60da      	str	r2, [r3, #12]
 80055de:	e003      	b.n	80055e8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80055e0:	231e      	movs	r3, #30
 80055e2:	18fb      	adds	r3, r7, r3
 80055e4:	2201      	movs	r2, #1
 80055e6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80055f4:	231e      	movs	r3, #30
 80055f6:	18fb      	adds	r3, r7, r3
 80055f8:	781b      	ldrb	r3, [r3, #0]
}
 80055fa:	0018      	movs	r0, r3
 80055fc:	46bd      	mov	sp, r7
 80055fe:	b008      	add	sp, #32
 8005600:	bd80      	pop	{r7, pc}
 8005602:	46c0      	nop			; (mov r8, r8)
 8005604:	efff69f3 	.word	0xefff69f3
 8005608:	ffffcfff 	.word	0xffffcfff
 800560c:	fffff4ff 	.word	0xfffff4ff
 8005610:	40013800 	.word	0x40013800
 8005614:	40021000 	.word	0x40021000
 8005618:	40004400 	.word	0x40004400
 800561c:	007a1200 	.word	0x007a1200

08005620 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562c:	2201      	movs	r2, #1
 800562e:	4013      	ands	r3, r2
 8005630:	d00b      	beq.n	800564a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	4a4a      	ldr	r2, [pc, #296]	; (8005764 <UART_AdvFeatureConfig+0x144>)
 800563a:	4013      	ands	r3, r2
 800563c:	0019      	movs	r1, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564e:	2202      	movs	r2, #2
 8005650:	4013      	ands	r3, r2
 8005652:	d00b      	beq.n	800566c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	4a43      	ldr	r2, [pc, #268]	; (8005768 <UART_AdvFeatureConfig+0x148>)
 800565c:	4013      	ands	r3, r2
 800565e:	0019      	movs	r1, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	430a      	orrs	r2, r1
 800566a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005670:	2204      	movs	r2, #4
 8005672:	4013      	ands	r3, r2
 8005674:	d00b      	beq.n	800568e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	4a3b      	ldr	r2, [pc, #236]	; (800576c <UART_AdvFeatureConfig+0x14c>)
 800567e:	4013      	ands	r3, r2
 8005680:	0019      	movs	r1, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	430a      	orrs	r2, r1
 800568c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005692:	2208      	movs	r2, #8
 8005694:	4013      	ands	r3, r2
 8005696:	d00b      	beq.n	80056b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	4a34      	ldr	r2, [pc, #208]	; (8005770 <UART_AdvFeatureConfig+0x150>)
 80056a0:	4013      	ands	r3, r2
 80056a2:	0019      	movs	r1, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	430a      	orrs	r2, r1
 80056ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	2210      	movs	r2, #16
 80056b6:	4013      	ands	r3, r2
 80056b8:	d00b      	beq.n	80056d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	4a2c      	ldr	r2, [pc, #176]	; (8005774 <UART_AdvFeatureConfig+0x154>)
 80056c2:	4013      	ands	r3, r2
 80056c4:	0019      	movs	r1, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d6:	2220      	movs	r2, #32
 80056d8:	4013      	ands	r3, r2
 80056da:	d00b      	beq.n	80056f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	4a25      	ldr	r2, [pc, #148]	; (8005778 <UART_AdvFeatureConfig+0x158>)
 80056e4:	4013      	ands	r3, r2
 80056e6:	0019      	movs	r1, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f8:	2240      	movs	r2, #64	; 0x40
 80056fa:	4013      	ands	r3, r2
 80056fc:	d01d      	beq.n	800573a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	4a1d      	ldr	r2, [pc, #116]	; (800577c <UART_AdvFeatureConfig+0x15c>)
 8005706:	4013      	ands	r3, r2
 8005708:	0019      	movs	r1, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800571a:	2380      	movs	r3, #128	; 0x80
 800571c:	035b      	lsls	r3, r3, #13
 800571e:	429a      	cmp	r2, r3
 8005720:	d10b      	bne.n	800573a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	4a15      	ldr	r2, [pc, #84]	; (8005780 <UART_AdvFeatureConfig+0x160>)
 800572a:	4013      	ands	r3, r2
 800572c:	0019      	movs	r1, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573e:	2280      	movs	r2, #128	; 0x80
 8005740:	4013      	ands	r3, r2
 8005742:	d00b      	beq.n	800575c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	4a0e      	ldr	r2, [pc, #56]	; (8005784 <UART_AdvFeatureConfig+0x164>)
 800574c:	4013      	ands	r3, r2
 800574e:	0019      	movs	r1, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	605a      	str	r2, [r3, #4]
  }
}
 800575c:	46c0      	nop			; (mov r8, r8)
 800575e:	46bd      	mov	sp, r7
 8005760:	b002      	add	sp, #8
 8005762:	bd80      	pop	{r7, pc}
 8005764:	fffdffff 	.word	0xfffdffff
 8005768:	fffeffff 	.word	0xfffeffff
 800576c:	fffbffff 	.word	0xfffbffff
 8005770:	ffff7fff 	.word	0xffff7fff
 8005774:	ffffefff 	.word	0xffffefff
 8005778:	ffffdfff 	.word	0xffffdfff
 800577c:	ffefffff 	.word	0xffefffff
 8005780:	ff9fffff 	.word	0xff9fffff
 8005784:	fff7ffff 	.word	0xfff7ffff

08005788 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b092      	sub	sp, #72	; 0x48
 800578c:	af02      	add	r7, sp, #8
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2284      	movs	r2, #132	; 0x84
 8005794:	2100      	movs	r1, #0
 8005796:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005798:	f7fb fda4 	bl	80012e4 <HAL_GetTick>
 800579c:	0003      	movs	r3, r0
 800579e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2208      	movs	r2, #8
 80057a8:	4013      	ands	r3, r2
 80057aa:	2b08      	cmp	r3, #8
 80057ac:	d12c      	bne.n	8005808 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057b0:	2280      	movs	r2, #128	; 0x80
 80057b2:	0391      	lsls	r1, r2, #14
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	4a46      	ldr	r2, [pc, #280]	; (80058d0 <UART_CheckIdleState+0x148>)
 80057b8:	9200      	str	r2, [sp, #0]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f000 f88c 	bl	80058d8 <UART_WaitOnFlagUntilTimeout>
 80057c0:	1e03      	subs	r3, r0, #0
 80057c2:	d021      	beq.n	8005808 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057c4:	f3ef 8310 	mrs	r3, PRIMASK
 80057c8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80057ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80057ce:	2301      	movs	r3, #1
 80057d0:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d4:	f383 8810 	msr	PRIMASK, r3
}
 80057d8:	46c0      	nop			; (mov r8, r8)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2180      	movs	r1, #128	; 0x80
 80057e6:	438a      	bics	r2, r1
 80057e8:	601a      	str	r2, [r3, #0]
 80057ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f0:	f383 8810 	msr	PRIMASK, r3
}
 80057f4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2220      	movs	r2, #32
 80057fa:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2278      	movs	r2, #120	; 0x78
 8005800:	2100      	movs	r1, #0
 8005802:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e05f      	b.n	80058c8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2204      	movs	r2, #4
 8005810:	4013      	ands	r3, r2
 8005812:	2b04      	cmp	r3, #4
 8005814:	d146      	bne.n	80058a4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005818:	2280      	movs	r2, #128	; 0x80
 800581a:	03d1      	lsls	r1, r2, #15
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	4a2c      	ldr	r2, [pc, #176]	; (80058d0 <UART_CheckIdleState+0x148>)
 8005820:	9200      	str	r2, [sp, #0]
 8005822:	2200      	movs	r2, #0
 8005824:	f000 f858 	bl	80058d8 <UART_WaitOnFlagUntilTimeout>
 8005828:	1e03      	subs	r3, r0, #0
 800582a:	d03b      	beq.n	80058a4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800582c:	f3ef 8310 	mrs	r3, PRIMASK
 8005830:	60fb      	str	r3, [r7, #12]
  return(result);
 8005832:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005834:	637b      	str	r3, [r7, #52]	; 0x34
 8005836:	2301      	movs	r3, #1
 8005838:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f383 8810 	msr	PRIMASK, r3
}
 8005840:	46c0      	nop			; (mov r8, r8)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4921      	ldr	r1, [pc, #132]	; (80058d4 <UART_CheckIdleState+0x14c>)
 800584e:	400a      	ands	r2, r1
 8005850:	601a      	str	r2, [r3, #0]
 8005852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005854:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f383 8810 	msr	PRIMASK, r3
}
 800585c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800585e:	f3ef 8310 	mrs	r3, PRIMASK
 8005862:	61bb      	str	r3, [r7, #24]
  return(result);
 8005864:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005866:	633b      	str	r3, [r7, #48]	; 0x30
 8005868:	2301      	movs	r3, #1
 800586a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	f383 8810 	msr	PRIMASK, r3
}
 8005872:	46c0      	nop			; (mov r8, r8)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689a      	ldr	r2, [r3, #8]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2101      	movs	r1, #1
 8005880:	438a      	bics	r2, r1
 8005882:	609a      	str	r2, [r3, #8]
 8005884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005886:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	f383 8810 	msr	PRIMASK, r3
}
 800588e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2280      	movs	r2, #128	; 0x80
 8005894:	2120      	movs	r1, #32
 8005896:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2278      	movs	r2, #120	; 0x78
 800589c:	2100      	movs	r1, #0
 800589e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e011      	b.n	80058c8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2280      	movs	r2, #128	; 0x80
 80058ae:	2120      	movs	r1, #32
 80058b0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2278      	movs	r2, #120	; 0x78
 80058c2:	2100      	movs	r1, #0
 80058c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	0018      	movs	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b010      	add	sp, #64	; 0x40
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	01ffffff 	.word	0x01ffffff
 80058d4:	fffffedf 	.word	0xfffffedf

080058d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	1dfb      	adds	r3, r7, #7
 80058e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058e8:	e04b      	b.n	8005982 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	3301      	adds	r3, #1
 80058ee:	d048      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f0:	f7fb fcf8 	bl	80012e4 <HAL_GetTick>
 80058f4:	0002      	movs	r2, r0
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d302      	bcc.n	8005906 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e04b      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2204      	movs	r2, #4
 8005912:	4013      	ands	r3, r2
 8005914:	d035      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	69db      	ldr	r3, [r3, #28]
 800591c:	2208      	movs	r2, #8
 800591e:	4013      	ands	r3, r2
 8005920:	2b08      	cmp	r3, #8
 8005922:	d111      	bne.n	8005948 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2208      	movs	r2, #8
 800592a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	0018      	movs	r0, r3
 8005930:	f000 f83c 	bl	80059ac <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2284      	movs	r2, #132	; 0x84
 8005938:	2108      	movs	r1, #8
 800593a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2278      	movs	r2, #120	; 0x78
 8005940:	2100      	movs	r1, #0
 8005942:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e02c      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	69da      	ldr	r2, [r3, #28]
 800594e:	2380      	movs	r3, #128	; 0x80
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	401a      	ands	r2, r3
 8005954:	2380      	movs	r3, #128	; 0x80
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	429a      	cmp	r2, r3
 800595a:	d112      	bne.n	8005982 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2280      	movs	r2, #128	; 0x80
 8005962:	0112      	lsls	r2, r2, #4
 8005964:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	0018      	movs	r0, r3
 800596a:	f000 f81f 	bl	80059ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2284      	movs	r2, #132	; 0x84
 8005972:	2120      	movs	r1, #32
 8005974:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2278      	movs	r2, #120	; 0x78
 800597a:	2100      	movs	r1, #0
 800597c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e00f      	b.n	80059a2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	4013      	ands	r3, r2
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	425a      	negs	r2, r3
 8005992:	4153      	adcs	r3, r2
 8005994:	b2db      	uxtb	r3, r3
 8005996:	001a      	movs	r2, r3
 8005998:	1dfb      	adds	r3, r7, #7
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	429a      	cmp	r2, r3
 800599e:	d0a4      	beq.n	80058ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	0018      	movs	r0, r3
 80059a4:	46bd      	mov	sp, r7
 80059a6:	b004      	add	sp, #16
 80059a8:	bd80      	pop	{r7, pc}
	...

080059ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08e      	sub	sp, #56	; 0x38
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059b4:	f3ef 8310 	mrs	r3, PRIMASK
 80059b8:	617b      	str	r3, [r7, #20]
  return(result);
 80059ba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059bc:	637b      	str	r3, [r7, #52]	; 0x34
 80059be:	2301      	movs	r3, #1
 80059c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	f383 8810 	msr	PRIMASK, r3
}
 80059c8:	46c0      	nop			; (mov r8, r8)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4926      	ldr	r1, [pc, #152]	; (8005a70 <UART_EndRxTransfer+0xc4>)
 80059d6:	400a      	ands	r2, r1
 80059d8:	601a      	str	r2, [r3, #0]
 80059da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	f383 8810 	msr	PRIMASK, r3
}
 80059e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059e6:	f3ef 8310 	mrs	r3, PRIMASK
 80059ea:	623b      	str	r3, [r7, #32]
  return(result);
 80059ec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ee:	633b      	str	r3, [r7, #48]	; 0x30
 80059f0:	2301      	movs	r3, #1
 80059f2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f6:	f383 8810 	msr	PRIMASK, r3
}
 80059fa:	46c0      	nop			; (mov r8, r8)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689a      	ldr	r2, [r3, #8]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2101      	movs	r1, #1
 8005a08:	438a      	bics	r2, r1
 8005a0a:	609a      	str	r2, [r3, #8]
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a12:	f383 8810 	msr	PRIMASK, r3
}
 8005a16:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d118      	bne.n	8005a52 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a20:	f3ef 8310 	mrs	r3, PRIMASK
 8005a24:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a26:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f383 8810 	msr	PRIMASK, r3
}
 8005a34:	46c0      	nop			; (mov r8, r8)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2110      	movs	r1, #16
 8005a42:	438a      	bics	r2, r1
 8005a44:	601a      	str	r2, [r3, #0]
 8005a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	f383 8810 	msr	PRIMASK, r3
}
 8005a50:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2280      	movs	r2, #128	; 0x80
 8005a56:	2120      	movs	r1, #32
 8005a58:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005a66:	46c0      	nop			; (mov r8, r8)
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	b00e      	add	sp, #56	; 0x38
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	46c0      	nop			; (mov r8, r8)
 8005a70:	fffffedf 	.word	0xfffffedf

08005a74 <__libc_init_array>:
 8005a74:	b570      	push	{r4, r5, r6, lr}
 8005a76:	2600      	movs	r6, #0
 8005a78:	4d0c      	ldr	r5, [pc, #48]	; (8005aac <__libc_init_array+0x38>)
 8005a7a:	4c0d      	ldr	r4, [pc, #52]	; (8005ab0 <__libc_init_array+0x3c>)
 8005a7c:	1b64      	subs	r4, r4, r5
 8005a7e:	10a4      	asrs	r4, r4, #2
 8005a80:	42a6      	cmp	r6, r4
 8005a82:	d109      	bne.n	8005a98 <__libc_init_array+0x24>
 8005a84:	2600      	movs	r6, #0
 8005a86:	f000 f821 	bl	8005acc <_init>
 8005a8a:	4d0a      	ldr	r5, [pc, #40]	; (8005ab4 <__libc_init_array+0x40>)
 8005a8c:	4c0a      	ldr	r4, [pc, #40]	; (8005ab8 <__libc_init_array+0x44>)
 8005a8e:	1b64      	subs	r4, r4, r5
 8005a90:	10a4      	asrs	r4, r4, #2
 8005a92:	42a6      	cmp	r6, r4
 8005a94:	d105      	bne.n	8005aa2 <__libc_init_array+0x2e>
 8005a96:	bd70      	pop	{r4, r5, r6, pc}
 8005a98:	00b3      	lsls	r3, r6, #2
 8005a9a:	58eb      	ldr	r3, [r5, r3]
 8005a9c:	4798      	blx	r3
 8005a9e:	3601      	adds	r6, #1
 8005aa0:	e7ee      	b.n	8005a80 <__libc_init_array+0xc>
 8005aa2:	00b3      	lsls	r3, r6, #2
 8005aa4:	58eb      	ldr	r3, [r5, r3]
 8005aa6:	4798      	blx	r3
 8005aa8:	3601      	adds	r6, #1
 8005aaa:	e7f2      	b.n	8005a92 <__libc_init_array+0x1e>
 8005aac:	08005b1c 	.word	0x08005b1c
 8005ab0:	08005b1c 	.word	0x08005b1c
 8005ab4:	08005b1c 	.word	0x08005b1c
 8005ab8:	08005b20 	.word	0x08005b20

08005abc <memset>:
 8005abc:	0003      	movs	r3, r0
 8005abe:	1882      	adds	r2, r0, r2
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d100      	bne.n	8005ac6 <memset+0xa>
 8005ac4:	4770      	bx	lr
 8005ac6:	7019      	strb	r1, [r3, #0]
 8005ac8:	3301      	adds	r3, #1
 8005aca:	e7f9      	b.n	8005ac0 <memset+0x4>

08005acc <_init>:
 8005acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ace:	46c0      	nop			; (mov r8, r8)
 8005ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ad2:	bc08      	pop	{r3}
 8005ad4:	469e      	mov	lr, r3
 8005ad6:	4770      	bx	lr

08005ad8 <_fini>:
 8005ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ada:	46c0      	nop			; (mov r8, r8)
 8005adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ade:	bc08      	pop	{r3}
 8005ae0:	469e      	mov	lr, r3
 8005ae2:	4770      	bx	lr
