Timing Analyzer report for Elevador_BetaV4
Wed May 24 19:45:30 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'DIV_50MHz_to_1Hz:inst12|inst9'
 14. Slow 1200mV 85C Model Setup: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'
 15. Slow 1200mV 85C Model Hold: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'
 16. Slow 1200mV 85C Model Hold: 'DIV_50MHz_to_1Hz:inst12|inst9'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLK'
 26. Slow 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|inst9'
 27. Slow 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'
 28. Slow 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'
 29. Slow 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|inst9'
 30. Slow 1200mV 0C Model Hold: 'CLK'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLK'
 38. Fast 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|inst9'
 39. Fast 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'
 40. Fast 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'
 41. Fast 1200mV 0C Model Hold: 'CLK'
 42. Fast 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|inst9'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Elevador_BetaV4                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F23C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processor 3            ;   1.5%      ;
;     Processor 4            ;   1.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; CLK                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                  ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DIV_50MHz_to_1Hz:inst12|inst9 }                                                        ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] } ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                  ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 159.97 MHz ; 159.97 MHz      ; CLK                           ;      ;
; 160.21 MHz ; 160.21 MHz      ; DIV_50MHz_to_1Hz:inst12|inst9 ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                           ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                  ; -5.251 ; -110.119      ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -5.242 ; -120.907      ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.150  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -0.388 ; -0.388        ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; 0.385  ; 0.000         ;
; CLK                                                                                  ; 0.633  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                  ; -3.000 ; -35.125       ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -2.693 ; -66.027       ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -1.285 ; -1.285        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.251 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.202      ;
; -5.251 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.202      ;
; -5.251 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.202      ;
; -5.251 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.202      ;
; -5.247 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.043     ; 6.202      ;
; -5.083 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.034      ;
; -5.083 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.034      ;
; -5.083 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.034      ;
; -5.083 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.047     ; 6.034      ;
; -5.079 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.043     ; 6.034      ;
; -4.934 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.804      ;
; -4.934 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.804      ;
; -4.934 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.804      ;
; -4.934 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.804      ;
; -4.934 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.804      ;
; -4.922 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.873      ;
; -4.922 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.873      ;
; -4.922 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.873      ;
; -4.922 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.873      ;
; -4.918 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.873      ;
; -4.909 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.779      ;
; -4.909 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.779      ;
; -4.909 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.779      ;
; -4.909 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.779      ;
; -4.909 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.779      ;
; -4.870 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.740      ;
; -4.870 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.740      ;
; -4.870 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.740      ;
; -4.870 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.740      ;
; -4.870 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.740      ;
; -4.828 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.698      ;
; -4.828 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.698      ;
; -4.828 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.698      ;
; -4.828 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.698      ;
; -4.828 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.698      ;
; -4.821 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.772      ;
; -4.821 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.772      ;
; -4.821 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.772      ;
; -4.821 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.772      ;
; -4.817 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.772      ;
; -4.664 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.534      ;
; -4.664 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.534      ;
; -4.664 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.534      ;
; -4.664 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.534      ;
; -4.664 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.534      ;
; -4.643 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.513      ;
; -4.643 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.513      ;
; -4.643 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.513      ;
; -4.643 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.513      ;
; -4.643 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.513      ;
; -4.527 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.397      ;
; -4.527 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.397      ;
; -4.527 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.397      ;
; -4.527 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.397      ;
; -4.527 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.397      ;
; -4.521 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.391      ;
; -4.521 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.391      ;
; -4.521 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.391      ;
; -4.521 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.391      ;
; -4.521 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.391      ;
; -4.405 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.275      ;
; -4.405 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.275      ;
; -4.405 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.275      ;
; -4.405 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.275      ;
; -4.405 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.275      ;
; -4.374 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.325      ;
; -4.374 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.325      ;
; -4.374 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.325      ;
; -4.374 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.047     ; 5.325      ;
; -4.370 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.325      ;
; -4.365 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.202      ;
; -4.365 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.202      ;
; -4.365 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.202      ;
; -4.365 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.202      ;
; -4.365 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.202      ;
; -4.365 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.202      ;
; -4.365 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.202      ;
; -4.230 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.100      ;
; -4.230 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.100      ;
; -4.230 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.100      ;
; -4.230 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.100      ;
; -4.230 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.128     ; 5.100      ;
; -4.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.034      ;
; -4.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.034      ;
; -4.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.034      ;
; -4.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.034      ;
; -4.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.034      ;
; -4.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.034      ;
; -4.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; 0.839      ; 6.034      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
; -4.101 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.023     ; 5.076      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV_50MHz_to_1Hz:inst12|inst9'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -5.242 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.367     ; 5.873      ;
; -5.242 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.367     ; 5.873      ;
; -5.021 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.076     ; 5.983      ;
; -4.993 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.046      ; 6.037      ;
; -4.820 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.046      ; 5.864      ;
; -4.692 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.021      ; 5.711      ;
; -4.692 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.021      ; 5.711      ;
; -4.692 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.021      ; 5.711      ;
; -4.692 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.021      ; 5.711      ;
; -4.632 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.046      ; 5.676      ;
; -4.520 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.020      ; 5.538      ;
; -4.520 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.020      ; 5.538      ;
; -4.520 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.020      ; 5.538      ;
; -4.520 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.020      ; 5.538      ;
; -4.279 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.053      ; 5.330      ;
; -3.968 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 5.282      ;
; -3.968 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 5.282      ;
; -3.966 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.282      ; 5.286      ;
; -3.928 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 5.242      ;
; -3.928 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 5.242      ;
; -3.927 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.282      ; 5.247      ;
; -3.915 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.218      ;
; -3.840 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.143      ;
; -3.835 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 5.149      ;
; -3.835 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 5.149      ;
; -3.834 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.282      ; 5.154      ;
; -3.800 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.103      ;
; -3.800 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.103      ;
; -3.800 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.103      ;
; -3.793 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.053      ; 4.844      ;
; -3.782 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.085      ;
; -3.725 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.028      ;
; -3.725 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.028      ;
; -3.725 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 5.028      ;
; -3.682 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.081     ; 4.599      ;
; -3.682 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.081     ; 4.599      ;
; -3.667 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.970      ;
; -3.667 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.970      ;
; -3.667 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.970      ;
; -3.602 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 4.916      ;
; -3.602 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 4.916      ;
; -3.601 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.282      ; 4.921      ;
; -3.577 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.511     ; 4.064      ;
; -3.577 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.511     ; 4.064      ;
; -3.568 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.883      ;
; -3.568 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.883      ;
; -3.567 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.283      ; 4.888      ;
; -3.556 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 4.870      ;
; -3.556 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.276      ; 4.870      ;
; -3.554 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.282      ; 4.874      ;
; -3.549 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.864      ;
; -3.549 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.864      ;
; -3.547 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.283      ; 4.868      ;
; -3.545 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.518     ; 4.025      ;
; -3.545 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.518     ; 4.025      ;
; -3.544 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.847      ;
; -3.533 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.848      ;
; -3.533 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.848      ;
; -3.532 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.283      ; 4.853      ;
; -3.524 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.511     ; 4.011      ;
; -3.523 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.511     ; 4.010      ;
; -3.503 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.806      ;
; -3.496 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.800      ;
; -3.446 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.210      ; 4.694      ;
; -3.440 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.744      ;
; -3.433 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.332      ; 4.763      ;
; -3.429 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.732      ;
; -3.429 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.732      ;
; -3.429 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.732      ;
; -3.414 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.718      ;
; -3.404 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.053      ; 4.455      ;
; -3.403 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.737      ;
; -3.403 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.737      ;
; -3.403 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.737      ;
; -3.403 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.737      ;
; -3.388 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.691      ;
; -3.388 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.691      ;
; -3.388 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.305      ; 4.691      ;
; -3.379 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.713      ;
; -3.379 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.713      ;
; -3.379 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.713      ;
; -3.379 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.713      ;
; -3.371 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.675      ;
; -3.371 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.675      ;
; -3.371 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.675      ;
; -3.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.669      ;
; -3.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.668      ;
; -3.361 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.220     ; 4.179      ;
; -3.357 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.661      ;
; -3.328 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.098     ; 4.228      ;
; -3.325 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.629      ;
; -3.325 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.629      ;
; -3.325 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.306      ; 4.629      ;
; -3.317 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.227     ; 4.128      ;
; -3.307 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.220     ; 4.125      ;
; -3.296 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.105     ; 4.189      ;
; -3.286 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.620      ;
; -3.286 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.620      ;
; -3.286 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.620      ;
; -3.286 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.336      ; 4.620      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.150 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.500        ; 3.991      ; 4.581      ;
; 0.739 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 1.000        ; 3.991      ; 4.492      ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.388 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.000        ; 4.176      ; 4.216      ;
; 0.212  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -0.500       ; 4.176      ; 4.316      ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV_50MHz_to_1Hz:inst12|inst9'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.385 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.674      ;
; 0.418 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.685      ;
; 0.420 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.687      ;
; 0.421 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.688      ;
; 0.421 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.688      ;
; 0.421 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.688      ;
; 0.424 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.708      ;
; 0.426 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.709      ;
; 0.455 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.722      ;
; 0.474 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.741      ;
; 0.483 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.750      ;
; 0.607 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.874      ;
; 0.636 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.919      ;
; 0.640 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.923      ;
; 0.641 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.925      ;
; 0.642 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.926      ;
; 0.642 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.925      ;
; 0.645 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.928      ;
; 0.663 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.511      ; 1.360      ;
; 0.663 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.946      ;
; 0.667 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.951      ;
; 0.667 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.934      ;
; 0.668 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 0.951      ;
; 0.686 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.953      ;
; 0.693 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.960      ;
; 0.694 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.511      ; 1.391      ;
; 0.700 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 0.967      ;
; 0.714 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 0.998      ;
; 0.762 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.511      ; 1.459      ;
; 0.772 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.056      ;
; 0.774 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.017      ; 1.013      ;
; 0.783 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.017      ; 1.022      ;
; 0.786 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.017      ; 1.025      ;
; 0.809 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.020     ; 1.011      ;
; 0.828 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.020     ; 1.030      ;
; 0.849 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.020     ; 1.051      ;
; 0.882 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.083      ; 1.151      ;
; 0.952 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 1.211      ;
; 0.953 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.236      ;
; 0.954 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.237      ;
; 0.954 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.237      ;
; 0.958 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.241      ;
; 0.959 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.084      ; 1.229      ;
; 0.959 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.243      ;
; 0.962 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[2]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.084      ; 1.232      ;
; 0.968 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.252      ;
; 0.969 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.252      ;
; 0.971 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.254      ;
; 0.972 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.255      ;
; 0.972 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.255      ;
; 0.976 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.260      ;
; 0.977 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.260      ;
; 1.015 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.299      ;
; 1.027 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.441      ; 1.690      ;
; 1.027 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.311      ;
; 1.029 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.332     ; 0.883      ;
; 1.079 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.362      ;
; 1.080 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.364      ;
; 1.080 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.363      ;
; 1.089 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 1.356      ;
; 1.097 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.381      ;
; 1.098 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.097      ; 1.381      ;
; 1.130 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.130      ; 1.446      ;
; 1.133 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.441      ; 1.796      ;
; 1.141 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.084      ; 1.411      ;
; 1.180 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 1.447      ;
; 1.192 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.476      ;
; 1.195 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.479      ;
; 1.225 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.509      ;
; 1.244 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.091      ; 1.521      ;
; 1.246 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.511      ; 1.943      ;
; 1.262 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.098      ; 1.546      ;
; 1.289 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.017      ; 1.528      ;
; 1.303 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.329     ; 1.160      ;
; 1.303 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.441      ; 1.966      ;
; 1.324 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 1.583      ;
; 1.332 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[2]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.084      ; 1.602      ;
; 1.337 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.130      ; 1.653      ;
; 1.341 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[0]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.084      ; 1.611      ;
; 1.354 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.065      ; 1.605      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.633 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 0.903      ;
; 0.639 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 0.906      ;
; 0.645 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 1.028      ; 1.859      ;
; 0.661 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 0.928      ;
; 0.680 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 0.909      ;
; 0.681 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 0.910      ;
; 0.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 0.921      ;
; 0.697 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 0.926      ;
; 0.755 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 1.028      ; 1.969      ;
; 0.802 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 1.028      ; 2.016      ;
; 0.840 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.069      ;
; 0.844 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.073      ;
; 0.859 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.088      ;
; 0.861 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.090      ;
; 0.861 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.090      ;
; 0.864 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.093      ;
; 0.864 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.093      ;
; 0.925 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.239      ;
; 0.951 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.218      ;
; 0.953 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.220      ;
; 0.962 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.229      ;
; 0.964 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 1.028      ; 2.178      ;
; 0.965 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.232      ;
; 0.966 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.233      ;
; 0.967 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.234      ;
; 0.970 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.237      ;
; 0.992 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.227      ;
; 1.002 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.237      ;
; 1.007 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.242      ;
; 1.010 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.239      ;
; 1.018 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.253      ;
; 1.023 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.258      ;
; 1.046 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.360      ;
; 1.051 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.365      ;
; 1.060 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.289      ;
; 1.072 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.339      ;
; 1.074 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.341      ;
; 1.077 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.344      ;
; 1.088 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.355      ;
; 1.091 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.358      ;
; 1.096 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.363      ;
; 1.106 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.335      ;
; 1.128 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.363      ;
; 1.133 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.368      ;
; 1.144 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.379      ;
; 1.149 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.384      ;
; 1.152 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.387      ;
; 1.172 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.486      ;
; 1.173 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.408      ;
; 1.175 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.410      ;
; 1.175 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.410      ;
; 1.177 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.491      ;
; 1.180 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.415      ;
; 1.182 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.417      ;
; 1.185 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.420      ;
; 1.187 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.422      ;
; 1.198 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.465      ;
; 1.204 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.471      ;
; 1.217 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.484      ;
; 1.223 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.490      ;
; 1.254 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.489      ;
; 1.259 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.494      ;
; 1.270 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.505      ;
; 1.271 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.506      ;
; 1.275 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.510      ;
; 1.278 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.513      ;
; 1.278 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.513      ;
; 1.282 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.511      ;
; 1.284 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.519      ;
; 1.285 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.520      ;
; 1.298 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.612      ;
; 1.299 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.534      ;
; 1.301 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.536      ;
; 1.301 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.536      ;
; 1.303 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.617      ;
; 1.306 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.535      ;
; 1.306 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.541      ;
; 1.308 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.543      ;
; 1.311 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.546      ;
; 1.313 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.548      ;
; 1.316 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.000        ; 3.058      ; 4.812      ;
; 1.322 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.557      ;
; 1.331 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.598      ;
; 1.333 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.043      ; 1.562      ;
; 1.345 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.081      ; 1.612      ;
; 1.369 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.604      ;
; 1.386 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.621      ;
; 1.396 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.631      ;
; 1.397 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.632      ;
; 1.401 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.636      ;
; 1.404 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.639      ;
; 1.410 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.645      ;
; 1.411 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.646      ;
; 1.424 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.128      ; 1.738      ;
; 1.424 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.659      ;
; 1.425 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.660      ;
; 1.427 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.049      ; 1.662      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                   ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 174.95 MHz ; 174.95 MHz      ; CLK                           ;      ;
; 175.25 MHz ; 175.25 MHz      ; DIV_50MHz_to_1Hz:inst12|inst9 ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                  ; -4.716 ; -99.209       ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -4.706 ; -107.108      ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.228  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -0.422 ; -0.422        ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; 0.338  ; 0.000         ;
; CLK                                                                                  ; 0.578  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                  ; -3.000 ; -35.125       ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -2.649 ; -65.851       ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -1.285 ; -1.285        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.716 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.673      ;
; -4.716 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.673      ;
; -4.716 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.673      ;
; -4.716 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.673      ;
; -4.713 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 5.673      ;
; -4.567 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.524      ;
; -4.567 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.524      ;
; -4.567 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.524      ;
; -4.567 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.524      ;
; -4.564 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 5.524      ;
; -4.449 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.406      ;
; -4.449 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.406      ;
; -4.449 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.406      ;
; -4.449 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.406      ;
; -4.447 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.332      ;
; -4.447 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.332      ;
; -4.447 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.332      ;
; -4.447 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.332      ;
; -4.447 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.332      ;
; -4.446 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 5.406      ;
; -4.445 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.330      ;
; -4.445 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.330      ;
; -4.445 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.330      ;
; -4.445 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.330      ;
; -4.445 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.330      ;
; -4.438 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.323      ;
; -4.438 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.323      ;
; -4.438 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.323      ;
; -4.438 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.323      ;
; -4.438 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.323      ;
; -4.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.273      ;
; -4.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.273      ;
; -4.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.273      ;
; -4.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.273      ;
; -4.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.273      ;
; -4.366 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.323      ;
; -4.366 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.323      ;
; -4.366 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.323      ;
; -4.366 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 5.323      ;
; -4.363 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 5.323      ;
; -4.262 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.147      ;
; -4.262 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.147      ;
; -4.262 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.147      ;
; -4.262 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.147      ;
; -4.262 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.147      ;
; -4.243 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.128      ;
; -4.243 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.128      ;
; -4.243 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.128      ;
; -4.243 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.128      ;
; -4.243 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 5.128      ;
; -4.070 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.955      ;
; -4.070 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.955      ;
; -4.070 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.955      ;
; -4.070 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.955      ;
; -4.070 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.955      ;
; -4.047 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.932      ;
; -4.047 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.932      ;
; -4.047 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.932      ;
; -4.047 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.932      ;
; -4.047 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.932      ;
; -3.970 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.855      ;
; -3.970 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.855      ;
; -3.970 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.855      ;
; -3.970 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.855      ;
; -3.970 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.855      ;
; -3.948 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.673      ;
; -3.948 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.673      ;
; -3.948 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.673      ;
; -3.948 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.673      ;
; -3.948 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.673      ;
; -3.948 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.673      ;
; -3.948 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.673      ;
; -3.935 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 4.892      ;
; -3.935 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 4.892      ;
; -3.935 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 4.892      ;
; -3.935 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.042     ; 4.892      ;
; -3.932 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 4.892      ;
; -3.829 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.714      ;
; -3.829 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.714      ;
; -3.829 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.714      ;
; -3.829 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.714      ;
; -3.829 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 4.714      ;
; -3.799 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.524      ;
; -3.799 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.524      ;
; -3.799 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.524      ;
; -3.799 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.524      ;
; -3.799 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.524      ;
; -3.799 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.524      ;
; -3.799 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; 0.726      ; 5.524      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
; -3.692 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.021     ; 4.670      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|inst9'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -4.706 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.324     ; 5.381      ;
; -4.705 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.324     ; 5.380      ;
; -4.497 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.067     ; 5.460      ;
; -4.450 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.053      ; 5.502      ;
; -4.320 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.053      ; 5.372      ;
; -4.197 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.028      ; 5.224      ;
; -4.197 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.028      ; 5.224      ;
; -4.197 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.028      ; 5.224      ;
; -4.197 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.028      ; 5.224      ;
; -4.139 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.053      ; 5.191      ;
; -4.051 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.027      ; 5.077      ;
; -4.051 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.027      ; 5.077      ;
; -4.051 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.027      ; 5.077      ;
; -4.051 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.027      ; 5.077      ;
; -3.795 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.060      ; 4.854      ;
; -3.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.823      ;
; -3.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.823      ;
; -3.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.246      ; 4.828      ;
; -3.542 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.813      ;
; -3.542 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.813      ;
; -3.542 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.246      ; 4.818      ;
; -3.439 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.710      ;
; -3.439 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.710      ;
; -3.439 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.246      ; 4.715      ;
; -3.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.678      ;
; -3.366 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.642      ;
; -3.355 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.060      ; 4.414      ;
; -3.348 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.624      ;
; -3.348 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.624      ;
; -3.348 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.624      ;
; -3.338 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.614      ;
; -3.338 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.614      ;
; -3.338 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.614      ;
; -3.313 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.589      ;
; -3.285 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.073     ; 4.211      ;
; -3.285 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.073     ; 4.211      ;
; -3.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.523      ;
; -3.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.523      ;
; -3.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.246      ; 4.528      ;
; -3.241 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.517      ;
; -3.241 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.517      ;
; -3.241 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.517      ;
; -3.210 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.242      ; 4.482      ;
; -3.210 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.242      ; 4.482      ;
; -3.210 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.247      ; 4.487      ;
; -3.209 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.242      ; 4.481      ;
; -3.209 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.242      ; 4.481      ;
; -3.209 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.247      ; 4.486      ;
; -3.177 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.242      ; 4.449      ;
; -3.177 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.242      ; 4.449      ;
; -3.177 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.247      ; 4.454      ;
; -3.172 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.465     ; 3.706      ;
; -3.171 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.465     ; 3.705      ;
; -3.161 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.472     ; 3.688      ;
; -3.160 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.472     ; 3.687      ;
; -3.160 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.431      ;
; -3.160 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.241      ; 4.431      ;
; -3.160 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.246      ; 4.436      ;
; -3.150 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.465     ; 3.684      ;
; -3.149 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.465     ; 3.683      ;
; -3.076 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.352      ;
; -3.061 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.184      ; 4.275      ;
; -3.058 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.304      ; 4.361      ;
; -3.048 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.355      ;
; -3.048 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.355      ;
; -3.048 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.355      ;
; -3.048 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.355      ;
; -3.048 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.324      ;
; -3.048 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.324      ;
; -3.048 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.324      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.315      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.315      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.315      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.315      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.345      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.345      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.345      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.345      ;
; -3.037 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.314      ;
; -3.037 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.314      ;
; -3.037 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.314      ;
; -3.037 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.314      ;
; -3.034 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.310      ;
; -3.001 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.278      ;
; -2.997 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.060      ; 4.056      ;
; -2.973 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.250      ;
; -2.973 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.250      ;
; -2.973 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.278      ; 4.250      ;
; -2.963 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.208     ; 3.785      ;
; -2.962 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.238      ;
; -2.962 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.238      ;
; -2.962 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.277      ; 4.238      ;
; -2.946 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.215     ; 3.761      ;
; -2.937 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.088     ; 3.848      ;
; -2.935 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.242      ;
; -2.935 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.242      ;
; -2.935 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.242      ;
; -2.935 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.308      ; 4.242      ;
; -2.935 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.208     ; 3.757      ;
; -2.911 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.095     ; 3.815      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.228 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.500        ; 3.695      ; 4.189      ;
; 0.832 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 1.000        ; 3.695      ; 4.085      ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'                                                                                                                      ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.422 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.000        ; 3.868      ; 3.840      ;
; 0.185  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -0.500       ; 3.868      ; 3.947      ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|inst9'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.338 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.608      ;
; 0.378 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.622      ;
; 0.379 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.623      ;
; 0.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.624      ;
; 0.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.624      ;
; 0.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.624      ;
; 0.384 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.643      ;
; 0.385 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.643      ;
; 0.417 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.661      ;
; 0.436 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.680      ;
; 0.447 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.691      ;
; 0.559 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.803      ;
; 0.582 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.840      ;
; 0.584 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.842      ;
; 0.585 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.844      ;
; 0.585 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.844      ;
; 0.588 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.847      ;
; 0.590 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.848      ;
; 0.606 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.864      ;
; 0.609 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.853      ;
; 0.611 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.870      ;
; 0.611 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.465      ; 1.247      ;
; 0.611 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 0.869      ;
; 0.626 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.870      ;
; 0.627 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.465      ; 1.263      ;
; 0.632 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.876      ;
; 0.642 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 0.886      ;
; 0.667 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.926      ;
; 0.696 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.465      ; 1.332      ;
; 0.716 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 0.975      ;
; 0.744 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.007      ; 0.952      ;
; 0.753 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.007      ; 0.961      ;
; 0.756 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.007      ; 0.964      ;
; 0.779 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.027     ; 0.953      ;
; 0.783 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.074      ; 1.028      ;
; 0.794 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.027     ; 0.968      ;
; 0.814 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.027     ; 0.988      ;
; 0.866 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.065      ; 1.102      ;
; 0.869 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.127      ;
; 0.869 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.127      ;
; 0.870 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.128      ;
; 0.871 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.129      ;
; 0.873 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.132      ;
; 0.874 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.132      ;
; 0.875 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.134      ;
; 0.878 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.136      ;
; 0.878 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.137      ;
; 0.882 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[2]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.075      ; 1.128      ;
; 0.883 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.075      ; 1.129      ;
; 0.883 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.141      ;
; 0.884 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.142      ;
; 0.889 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.147      ;
; 0.889 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.148      ;
; 0.924 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.183      ;
; 0.941 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.304     ; 0.808      ;
; 0.941 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.200      ;
; 0.950 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.394      ; 1.545      ;
; 0.970 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.228      ;
; 0.974 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.233      ;
; 0.980 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.238      ;
; 0.988 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.087      ; 1.246      ;
; 0.988 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.247      ;
; 0.992 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 1.236      ;
; 1.031 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.120      ; 1.322      ;
; 1.058 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.394      ; 1.653      ;
; 1.066 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.075      ; 1.312      ;
; 1.083 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.342      ;
; 1.087 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.073      ; 1.331      ;
; 1.108 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.367      ;
; 1.118 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.081      ; 1.370      ;
; 1.122 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.381      ;
; 1.146 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.465      ; 1.782      ;
; 1.165 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.088      ; 1.424      ;
; 1.185 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.007      ; 1.393      ;
; 1.202 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.065      ; 1.438      ;
; 1.206 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.302     ; 1.075      ;
; 1.227 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.120      ; 1.518      ;
; 1.229 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.394      ; 1.824      ;
; 1.233 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.055      ; 1.459      ;
; 1.234 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[2]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.075      ; 1.480      ;
; 1.235 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[0]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.075      ; 1.481      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.578 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.822      ;
; 0.579 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.823      ;
; 0.582 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.826      ;
; 0.582 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.826      ;
; 0.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.828      ;
; 0.604 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.848      ;
; 0.620 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.830      ;
; 0.621 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.831      ;
; 0.631 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.841      ;
; 0.635 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.896      ; 1.702      ;
; 0.636 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.846      ;
; 0.752 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.896      ; 1.819      ;
; 0.759 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.969      ;
; 0.766 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.896      ; 1.833      ;
; 0.779 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.989      ;
; 0.793 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.003      ;
; 0.796 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.006      ;
; 0.796 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.006      ;
; 0.800 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.010      ;
; 0.800 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.010      ;
; 0.842 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.127      ;
; 0.864 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.108      ;
; 0.867 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.111      ;
; 0.869 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.113      ;
; 0.871 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.115      ;
; 0.872 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.116      ;
; 0.878 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.122      ;
; 0.882 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.126      ;
; 0.902 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.117      ;
; 0.903 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.118      ;
; 0.914 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.129      ;
; 0.917 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.896      ; 1.984      ;
; 0.919 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.134      ;
; 0.930 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.145      ;
; 0.939 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.149      ;
; 0.941 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.226      ;
; 0.952 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.237      ;
; 0.959 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.169      ;
; 0.963 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.207      ;
; 0.968 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.212      ;
; 0.974 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.218      ;
; 0.977 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.221      ;
; 0.981 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.225      ;
; 0.985 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.195      ;
; 0.992 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.236      ;
; 1.013 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.228      ;
; 1.024 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.239      ;
; 1.029 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.244      ;
; 1.040 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.255      ;
; 1.051 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.336      ;
; 1.059 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.274      ;
; 1.060 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.275      ;
; 1.062 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.347      ;
; 1.071 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.286      ;
; 1.073 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.317      ;
; 1.077 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.292      ;
; 1.082 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.297      ;
; 1.082 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.297      ;
; 1.087 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.302      ;
; 1.089 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.333      ;
; 1.090 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.305      ;
; 1.091 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.335      ;
; 1.103 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.347      ;
; 1.123 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.338      ;
; 1.133 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.348      ;
; 1.134 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.349      ;
; 1.139 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.354      ;
; 1.140 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.355      ;
; 1.145 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.360      ;
; 1.145 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.360      ;
; 1.146 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.356      ;
; 1.150 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.365      ;
; 1.158 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.368      ;
; 1.161 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.446      ;
; 1.169 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.384      ;
; 1.170 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.385      ;
; 1.172 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.457      ;
; 1.179 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.039      ; 1.389      ;
; 1.181 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.396      ;
; 1.187 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.402      ;
; 1.192 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.407      ;
; 1.192 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.407      ;
; 1.197 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.412      ;
; 1.199 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.443      ;
; 1.200 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.415      ;
; 1.208 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.452      ;
; 1.218 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.433      ;
; 1.227 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.442      ;
; 1.244 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.459      ;
; 1.249 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.464      ;
; 1.250 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.465      ;
; 1.255 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.470      ;
; 1.255 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.470      ;
; 1.260 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.475      ;
; 1.268 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.483      ;
; 1.271 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.556      ;
; 1.279 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.494      ;
; 1.282 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 0.000        ; 0.114      ; 1.567      ;
; 1.283 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.498      ;
; 1.297 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.512      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                  ; -2.196 ; -43.662       ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -1.854 ; -38.112       ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.160  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -0.006 ; -0.006        ;
; CLK                                                                                  ; 0.151  ; 0.000         ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; 0.173  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                  ; -3.000 ; -28.935       ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -1.000 ; -47.000       ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -1.000 ; -1.000        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.196 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.159      ;
; -2.196 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.159      ;
; -2.196 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.159      ;
; -2.196 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.159      ;
; -2.194 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.022     ; 3.159      ;
; -2.110 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.073      ;
; -2.110 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.073      ;
; -2.110 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.073      ;
; -2.110 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.073      ;
; -2.108 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.022     ; 3.073      ;
; -2.045 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.961      ;
; -2.045 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.961      ;
; -2.045 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.961      ;
; -2.045 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.961      ;
; -2.045 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.961      ;
; -2.038 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.001      ;
; -2.038 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.001      ;
; -2.038 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.001      ;
; -2.038 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 3.001      ;
; -2.036 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.022     ; 3.001      ;
; -2.034 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.950      ;
; -2.034 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.950      ;
; -2.034 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.950      ;
; -2.034 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.950      ;
; -2.034 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.950      ;
; -2.016 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.932      ;
; -2.016 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.932      ;
; -2.016 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.932      ;
; -2.016 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.932      ;
; -2.016 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.932      ;
; -2.004 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.967      ;
; -2.004 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.967      ;
; -2.004 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.967      ;
; -2.004 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.967      ;
; -2.002 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.022     ; 2.967      ;
; -1.985 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.901      ;
; -1.985 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.901      ;
; -1.985 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.901      ;
; -1.985 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.901      ;
; -1.985 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.901      ;
; -1.910 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.826      ;
; -1.910 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.826      ;
; -1.910 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.826      ;
; -1.910 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.826      ;
; -1.910 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.826      ;
; -1.902 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.818      ;
; -1.902 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.818      ;
; -1.902 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.818      ;
; -1.902 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.818      ;
; -1.902 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.818      ;
; -1.848 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.764      ;
; -1.848 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.764      ;
; -1.848 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.764      ;
; -1.848 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.764      ;
; -1.848 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.764      ;
; -1.840 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.756      ;
; -1.840 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.756      ;
; -1.840 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.756      ;
; -1.840 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.756      ;
; -1.840 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.756      ;
; -1.802 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.049      ; 3.443      ;
; -1.776 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.692      ;
; -1.776 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.692      ;
; -1.776 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.692      ;
; -1.776 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.692      ;
; -1.776 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.692      ;
; -1.755 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.718      ;
; -1.755 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.718      ;
; -1.755 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.718      ;
; -1.755 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.024     ; 2.718      ;
; -1.753 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.022     ; 2.718      ;
; -1.738 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.049      ; 3.379      ;
; -1.734 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.049      ; 3.375      ;
; -1.698 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.614      ;
; -1.698 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.614      ;
; -1.698 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.614      ;
; -1.698 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.614      ;
; -1.698 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 1.000        ; -0.071     ; 2.614      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.049      ; 3.311      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.159      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.159      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.159      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.159      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.159      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.159      ;
; -1.670 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.159      ;
; -1.666 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.049      ; 3.307      ;
; -1.602 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.049      ; 3.243      ;
; -1.598 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.049      ; 3.239      ;
; -1.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.073      ;
; -1.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.073      ;
; -1.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.073      ;
; -1.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.073      ;
; -1.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.073      ;
; -1.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.073      ;
; -1.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 1.000        ; 0.502      ; 3.073      ;
; -1.544 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.018      ; 3.154      ;
; -1.544 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.018      ; 3.154      ;
; -1.544 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.018      ; 3.154      ;
; -1.544 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.500        ; 1.018      ; 3.154      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|inst9'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.854 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.184     ; 2.657      ;
; -1.853 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.184     ; 2.656      ;
; -1.733 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.011      ; 2.731      ;
; -1.710 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.041     ; 2.678      ;
; -1.651 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.011      ; 2.649      ;
; -1.573 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.011      ; 2.571      ;
; -1.538 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.526      ;
; -1.538 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.526      ;
; -1.538 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.526      ;
; -1.538 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.526      ;
; -1.475 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.616      ;
; -1.475 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.616      ;
; -1.473 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.617      ;
; -1.454 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.442      ;
; -1.454 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.442      ;
; -1.454 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.442      ;
; -1.454 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.001      ; 2.442      ;
; -1.439 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.580      ;
; -1.439 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.580      ;
; -1.437 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.581      ;
; -1.431 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.560      ;
; -1.395 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.524      ;
; -1.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.521      ;
; -1.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.521      ;
; -1.378 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.522      ;
; -1.370 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.499      ;
; -1.370 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.499      ;
; -1.370 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.499      ;
; -1.364 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.042     ; 2.309      ;
; -1.363 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.042     ; 2.308      ;
; -1.336 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.465      ;
; -1.334 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.463      ;
; -1.334 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.463      ;
; -1.334 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.463      ;
; -1.325 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.015      ; 2.327      ;
; -1.301 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.245     ; 2.043      ;
; -1.300 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.245     ; 2.042      ;
; -1.296 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.437      ;
; -1.296 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.437      ;
; -1.294 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.435      ;
; -1.294 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.435      ;
; -1.294 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.438      ;
; -1.292 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.245     ; 2.034      ;
; -1.292 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.436      ;
; -1.291 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.245     ; 2.033      ;
; -1.278 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.419      ;
; -1.278 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.419      ;
; -1.276 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.420      ;
; -1.275 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.404      ;
; -1.275 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.404      ;
; -1.275 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.404      ;
; -1.269 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.249     ; 2.007      ;
; -1.268 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.249     ; 2.006      ;
; -1.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.381      ;
; -1.250 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.379      ;
; -1.243 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.153      ; 2.383      ;
; -1.234 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.363      ;
; -1.230 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.371      ;
; -1.230 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.371      ;
; -1.228 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.372      ;
; -1.220 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.101      ; 2.330      ;
; -1.214 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.355      ;
; -1.214 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.132      ; 2.355      ;
; -1.212 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.135      ; 2.356      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.318      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.318      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.318      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.318      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.318      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.318      ;
; -1.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.329      ;
; -1.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.329      ;
; -1.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.329      ;
; -1.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.329      ;
; -1.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.315      ;
; -1.180 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.050     ; 2.117      ;
; -1.173 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.302      ;
; -1.173 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.302      ;
; -1.173 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.302      ;
; -1.171 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.050     ; 2.108      ;
; -1.170 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.299      ;
; -1.161 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.153      ; 2.301      ;
; -1.157 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.102     ; 2.064      ;
; -1.150 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.293      ;
; -1.150 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.293      ;
; -1.150 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.293      ;
; -1.150 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.156      ; 2.293      ;
; -1.148 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.054     ; 2.081      ;
; -1.146 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.042     ; 2.091      ;
; -1.145 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.042     ; 2.090      ;
; -1.144 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.102     ; 2.051      ;
; -1.125 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.254      ;
; -1.125 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.254      ;
; -1.125 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.254      ;
; -1.120 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.106     ; 2.023      ;
; -1.113 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.015      ; 2.115      ;
; -1.107 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.236      ;
; -1.107 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.236      ;
; -1.107 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; 0.142      ; 2.236      ;
; -1.098 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 1.000        ; -0.050     ; 2.035      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.160 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.500        ; 1.842      ; 2.284      ;
; 0.686 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 1.000        ; 1.842      ; 2.258      ;
+-------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]'                                                                                                                      ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.006 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.000        ; 1.926      ; 2.119      ;
; 0.526  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; -0.500       ; 1.926      ; 2.151      ;
+--------+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.151 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.604      ; 0.839      ;
; 0.218 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.604      ; 0.906      ;
; 0.224 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.604      ; 0.912      ;
; 0.287 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.415      ;
; 0.297 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[8]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.604      ; 0.985      ;
; 0.300 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.426      ;
; 0.313 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.419      ;
; 0.318 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.424      ;
; 0.320 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.426      ;
; 0.372 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.478      ;
; 0.378 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.484      ;
; 0.387 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.493      ;
; 0.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.494      ;
; 0.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.494      ;
; 0.388 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.494      ;
; 0.389 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.495      ;
; 0.418 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.071      ; 0.573      ;
; 0.436 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.562      ;
; 0.437 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.563      ;
; 0.446 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.573      ;
; 0.449 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.576      ;
; 0.454 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.560      ;
; 0.458 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.568      ;
; 0.467 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.577      ;
; 0.470 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.580      ;
; 0.472 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.578      ;
; 0.474 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.584      ;
; 0.477 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.587      ;
; 0.481 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.071      ; 0.636      ;
; 0.484 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.071      ; 0.639      ;
; 0.494 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.600      ;
; 0.499 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.625      ;
; 0.500 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.626      ;
; 0.502 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.628      ;
; 0.504 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK         ; 0.000        ; 1.622      ; 2.335      ;
; 0.512 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.639      ;
; 0.516 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.642      ;
; 0.523 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.633      ;
; 0.532 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.642      ;
; 0.533 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.643      ;
; 0.533 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.643      ;
; 0.534 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.644      ;
; 0.536 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.646      ;
; 0.540 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.650      ;
; 0.542 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.652      ;
; 0.542 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.652      ;
; 0.543 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.653      ;
; 0.545 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.655      ;
; 0.545 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.655      ;
; 0.547 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.071      ; 0.702      ;
; 0.550 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.071      ; 0.705      ;
; 0.565 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[1]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.691      ;
; 0.569 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.695      ;
; 0.573 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[6]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.679      ;
; 0.579 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[0]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[5]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.705      ;
; 0.582 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[4]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.708      ;
; 0.584 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[9]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.690      ;
; 0.586 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.696      ;
; 0.589 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.699      ;
; 0.591 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[7]  ; CLK                                                                                  ; CLK         ; 0.000        ; 0.022      ; 0.697      ;
; 0.595 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.705      ;
; 0.596 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.706      ;
; 0.597 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.707      ;
; 0.598 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.708      ;
; 0.599 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.709      ;
; 0.599 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.709      ;
; 0.599 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.709      ;
; 0.600 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.710      ;
; 0.602 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.712      ;
; 0.606 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.716      ;
; 0.608 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.718      ;
; 0.608 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.718      ;
; 0.609 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[12] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.719      ;
; 0.611 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[14] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.721      ;
; 0.611 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[20] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.721      ;
; 0.613 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.071      ; 0.768      ;
; 0.616 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[11] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.071      ; 0.771      ;
; 0.626 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.736      ;
; 0.629 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.739      ;
; 0.635 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[3]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.761      ;
; 0.647 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[2]  ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.042      ; 0.773      ;
; 0.648 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.758      ;
; 0.651 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[16] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.761      ;
; 0.661 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[23] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.771      ;
; 0.662 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.772      ;
; 0.662 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.772      ;
; 0.663 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[21] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.773      ;
; 0.664 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[19] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[24] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.774      ;
; 0.665 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[15] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.775      ;
; 0.665 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[13] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[18] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.775      ;
; 0.666 ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[17] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[22] ; CLK                                                                                  ; CLK         ; 0.000        ; 0.026      ; 0.776      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV_50MHz_to_1Hz:inst12|inst9'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.173 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.325      ;
; 0.191 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.325      ;
; 0.191 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.319      ;
; 0.201 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.327      ;
; 0.212 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.338      ;
; 0.220 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.346      ;
; 0.279 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.405      ;
; 0.289 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.423      ;
; 0.292 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.426      ;
; 0.297 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.245      ; 0.626      ;
; 0.301 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.245      ; 0.630      ;
; 0.302 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.437      ;
; 0.305 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.439      ;
; 0.306 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.439      ;
; 0.314 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.448      ;
; 0.317 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.443      ;
; 0.319 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.445      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.455      ;
; 0.342 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.476      ;
; 0.346 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.026      ; 0.476      ;
; 0.351 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.026      ; 0.481      ;
; 0.353 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.026      ; 0.483      ;
; 0.370 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.245      ; 0.699      ;
; 0.372 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.001     ; 0.475      ;
; 0.384 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.001     ; 0.487      ;
; 0.387 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.513      ;
; 0.388 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.001     ; 0.491      ;
; 0.433 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.043      ; 0.560      ;
; 0.435 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[2]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.043      ; 0.562      ;
; 0.438 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.572      ;
; 0.439 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.037      ; 0.560      ;
; 0.440 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.574      ;
; 0.441 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.574      ;
; 0.442 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.576      ;
; 0.450 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.584      ;
; 0.451 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.585      ;
; 0.452 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.586      ;
; 0.453 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.586      ;
; 0.453 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.587      ;
; 0.455 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.589      ;
; 0.456 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.589      ;
; 0.466 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.600      ;
; 0.469 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.603      ;
; 0.477 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.153     ; 0.408      ;
; 0.486 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.612      ;
; 0.504 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.637      ;
; 0.505 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.639      ;
; 0.506 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.640      ;
; 0.511 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.226      ; 0.841      ;
; 0.516 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.064      ; 0.664      ;
; 0.518 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.043      ; 0.645      ;
; 0.518 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.652      ;
; 0.519 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.049      ; 0.652      ;
; 0.526 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.042      ; 0.652      ;
; 0.528 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.226      ; 0.858      ;
; 0.532 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.666      ;
; 0.564 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.698      ;
; 0.565 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.699      ;
; 0.566 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.046      ; 0.696      ;
; 0.568 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.050      ; 0.702      ;
; 0.574 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.226      ; 0.904      ;
; 0.577 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.026      ; 0.707      ;
; 0.584 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.245      ; 0.913      ;
; 0.592 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[1]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; -0.152     ; 0.524      ;
; 0.602 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.064      ; 0.750      ;
; 0.602 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.226      ; 0.932      ;
; 0.603 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[0]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.043      ; 0.730      ;
; 0.603 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|lpm_add_sub:inst2|add_sub_t9l:auto_generated|pipeline_dffe[2]                                                     ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.043      ; 0.730      ;
; 0.613 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; DIV_50MHz_to_1Hz:inst12|inst9 ; DIV_50MHz_to_1Hz:inst12|inst9 ; 0.000        ; 0.037      ; 0.734      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -5.251   ; -0.422 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                                                                  ; -5.251   ; 0.151  ; N/A      ; N/A     ; -3.000              ;
;  DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -5.242   ; 0.173  ; N/A      ; N/A     ; -2.693              ;
;  DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.150    ; -0.422 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                                       ; -231.026 ; -0.422 ; 0.0      ; 0.0     ; -102.437            ;
;  CLK                                                                                  ; -110.119 ; 0.000  ; N/A      ; N/A     ; -35.125             ;
;  DIV_50MHz_to_1Hz:inst12|inst9                                                        ; -120.907 ; 0.000  ; N/A      ; N/A     ; -66.027             ;
;  DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 0.000    ; -0.422 ; N/A      ; N/A     ; -1.285              ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OB            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OF            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OG            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AM            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BE[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AM            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AM            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AM            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                  ; CLK                                                                                  ; 785      ; 0        ; 0        ; 0        ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; 40       ; 40       ; 0        ; 0        ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; 1757     ; 0        ; 0        ; 0        ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                  ; CLK                                                                                  ; 785      ; 0        ; 0        ; 0        ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; CLK                                                                                  ; 40       ; 40       ; 0        ; 0        ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; 1757     ; 0        ; 0        ; 0        ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+
; Target                                                                               ; Clock                                                                                ; Type ; Status      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+
; CLK                                                                                  ; CLK                                                                                  ; Base ; Constrained ;
; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; DIV_50MHz_to_1Hz:inst12|inst9                                                        ; Base ; Constrained ;
; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] ; Base ; Constrained ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AM          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AM          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 24 19:45:26 2023
Info: Command: quartus_sta Elevador_BetaV4 -c Elevador_BetaV4
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Elevador_BetaV4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DIV_50MHz_to_1Hz:inst12|inst9 DIV_50MHz_to_1Hz:inst12|inst9
    Info (332105): create_clock -period 1.000 -name DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10]
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.251            -110.119 CLK 
    Info (332119):    -5.242            -120.907 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):     0.150               0.000 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
Info (332146): Worst-case hold slack is -0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.388              -0.388 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
    Info (332119):     0.385               0.000 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):     0.633               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 CLK 
    Info (332119):    -2.693             -66.027 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):    -1.285              -1.285 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.716             -99.209 CLK 
    Info (332119):    -4.706            -107.108 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):     0.228               0.000 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
Info (332146): Worst-case hold slack is -0.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.422              -0.422 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
    Info (332119):     0.338               0.000 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):     0.578               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 CLK 
    Info (332119):    -2.649             -65.851 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):    -1.285              -1.285 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.196             -43.662 CLK 
    Info (332119):    -1.854             -38.112 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):     0.160               0.000 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
Info (332146): Worst-case hold slack is -0.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.006              -0.006 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
    Info (332119):     0.151               0.000 CLK 
    Info (332119):     0.173               0.000 DIV_50MHz_to_1Hz:inst12|inst9 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.935 CLK 
    Info (332119):    -1.000             -47.000 DIV_50MHz_to_1Hz:inst12|inst9 
    Info (332119):    -1.000              -1.000 DIV_50MHz_to_1Hz:inst12|lpm_counter:inst|cntr_2ig:auto_generated|counter_reg_bit[10] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Wed May 24 19:45:30 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


