/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module DFlipFlops(clk, d, q);
  input clk;
  wire clk;
  input [7:0] d;
  wire [7:0] d;
  output [7:0] q;
  reg [7:0] q;
  always @(posedge clk)
    q[0] <= d[0];
  always @(posedge clk)
    q[1] <= d[1];
  always @(posedge clk)
    q[2] <= d[2];
  always @(posedge clk)
    q[3] <= d[3];
  always @(posedge clk)
    q[4] <= d[4];
  always @(posedge clk)
    q[5] <= d[5];
  always @(posedge clk)
    q[6] <= d[6];
  always @(posedge clk)
    q[7] <= d[7];
endmodule
