# Custom SoC/MCU Project - From Silicon to System

![SkyWater 130nm Technology](https://img.shields.io/badge/SkyWater-130nm-blue?style=for-the-badge)
![Google Partnership](https://img.shields.io/badge/Google-Partner-4285f4?style=for-the-badge)
![Open Source](https://img.shields.io/badge/Open%20Source-Hardware-green?style=for-the-badge)

This project focuses on developing a custom chip (SoC/MCU) along with a complete PCB design using **Google's SkyWater 130nm open-source PDK**. The goal is to create a simple yet functional chip for embedded applications with modern communication capabilities.

## ğŸ¤ Partnership & Technology

<div align="center">

![SkyWater Logo](https://skywater-pdk.readthedocs.io/en/main/_static/skywater_logo.png)

**Manufactured in partnership with Google using SkyWater 130nm technology**

</div>

This project leverages the **SkyWater Sky130 Process Design Kit (PDK)**, an open-source 130nm process technology made available through Google's partnership with SkyWater Technology. This enables accessible silicon fabrication for open-source hardware projects.

### ğŸ­ Manufacturing Details
- **Process Node**: SkyWater Sky130 (130nm)
- **Technology**: CMOS
- **Voltage**: 1.8V/3.3V mixed-signal capable
- **Partner**: Google Open Source Silicon Initiative
- **Foundry**: SkyWater Technology

## ğŸ¯ Project Objective

Design and manufacture a custom chip with a minimalist but practical design focused on computational power and implementation simplicity, utilizing the open-source SkyWater 130nm process.

## ğŸ”§ Chip Architecture (SoC/MCU)

<div align="center">

```mermaid
graph TB
    subgraph "Custom SoC (Sky130)"
        CPU1[CPU Core 1<br/>RISC-V]
        CPU2[CPU Core 2<br/>RISC-V]
        SRAM[SRAM<br/>1 MB]
        FLASH[Flash<br/>10 MB]
        GPIO[GPIO<br/>10-20 pins]
        UART[UART<br/>Debug]
        SPI[SPI<br/>External Comms]
        CLK[Clock Gen<br/>+ PLL]
        PMU[Power Mgmt<br/>Unit]
        
        CPU1 <--> SRAM
        CPU2 <--> SRAM
        CPU1 <--> FLASH
        CPU2 <--> FLASH
        CLK --> CPU1
        CLK --> CPU2
        PMU --> CPU1
        PMU --> CPU2
    end
```

</div>

### CPU Cores
- **2Ã— Custom Design** - RISC-V ISA optimized for Sky130
- Focus on efficiency and 130nm process optimization
- Dual-core architecture for parallel processing

### Memory Subsystem
- **SRAM**: 1 MB (fast internal memory for program execution and data)
  - Optimized for Sky130 memory compilers
- **Flash**: 10 MB internal (if achievable with Sky130, otherwise external via SPI)

### Peripherals
- **GPIO**: 10-20 universal pins for basic inputs/outputs
- **UART**: For debug communication and bootloader (mandatory)
- **SPI**: For connecting external flash, sensors, and modules

### Support Systems
- **Clock Generator**: Basic oscillator with PLL (Sky130 analog IP)
- **Power Management Unit (PMU)**: Voltage regulation optimized for 130nm

> ğŸ’¡ **Design Philosophy**: The chip is designed as a pure computational brain without complex analog components, leveraging Sky130's digital-focused capabilities.

## ğŸ”Œ PCB Board - External Components

<div align="center">

```mermaid
graph LR
    subgraph "Custom SoC"
        CHIP[Sky130 SoC<br/>130nm]
    end
    
    subgraph "Power Management"
        REG1[1.8V Regulator<br/>Core]
        REG2[3.3V Regulator<br/>IO]
    end
    
    subgraph "Communication"
        WIFI[ESP32-C3<br/>Wi-Fi/BLE]
        ANT[Antenna]
    end
    
    subgraph "Storage"
        FLASH_EXT[External Flash<br/>8-16MB SPI]
    end
    
    subgraph "Connectivity"
        GPIO_CONN[GPIO Headers]
        XTAL[Crystal<br/>Oscillator]
    end
    
    REG1 --> CHIP
    REG2 --> CHIP
    CHIP <--> WIFI
    WIFI --> ANT
    CHIP <--> FLASH_EXT
    CHIP <--> GPIO_CONN
    XTAL --> CHIP
```

</div>

### Power Supply
- **Power Regulators**: Optimized for Sky130 voltage requirements
  - 1.8V for CPU core (Sky130 standard)
  - 3.3V for I/O peripherals
  - Low dropout regulators for clean power

### Storage
- **External SPI Flash**: 8-16 MB (backup solution for internal flash)
- Standard industry chips compatible with Sky130 I/O

### Communication Modules
- **Wi-Fi/Bluetooth/Zigbee/Thread/Matter Module**
  - ESP32-C3 as coprocessor
  - Nordic nRF52/53
  - Silicon Labs modules
- **Antenna**: Directly connected to communication module

## ğŸ“ Project Structure

```
â”œâ”€â”€ hardware/
â”‚   â”œâ”€â”€ sky130/              # SkyWater 130nm specific files
â”‚   â”‚   â”œâ”€â”€ pdk/            # Process design kit files
â”‚   â”‚   â”œâ”€â”€ libs/           # Standard cell libraries
â”‚   â”‚   â””â”€â”€ io/             # I/O pad libraries
â”‚   â”œâ”€â”€ soc/                # Chip design (HDL files)
â”‚   â”‚   â”œâ”€â”€ cpu/            # RISC-V core implementation
â”‚   â”‚   â”œâ”€â”€ memory/         # Memory controllers (Sky130 optimized)
â”‚   â”‚   â”œâ”€â”€ peripherals/    # GPIO, UART, SPI modules
â”‚   â”‚   â””â”€â”€ pmu/            # Power management
â”‚   â”œâ”€â”€ pcb/                # Schematics and layout
â”‚   â”‚   â”œâ”€â”€ schematics/     # Circuit diagrams
â”‚   â”‚   â”œâ”€â”€ layout/         # PCB layout files
â”‚   â”‚   â””â”€â”€ bom/            # Bill of materials
â”‚   â””â”€â”€ simulation/         # Testbenches and verification
â”œâ”€â”€ software/
â”‚   â”œâ”€â”€ bootloader/         # Custom bootloader
â”‚   â”œâ”€â”€ drivers/            # Hardware abstraction layer
â”‚   â”œâ”€â”€ examples/           # Sample applications
â”‚   â””â”€â”€ tools/              # Development utilities
â”œâ”€â”€ fabrication/
â”‚   â”œâ”€â”€ gds/                # GDS files for Sky130
â”‚   â”œâ”€â”€ lef/                # Layout exchange format
â”‚   â””â”€â”€ assembly/           # PCB assembly instructions
â””â”€â”€ documentation/
    â”œâ”€â”€ sky130/             # SkyWater specific documentation
    â”œâ”€â”€ architecture/       # System architecture docs
    â””â”€â”€ getting-started/    # Setup guides
```

## ğŸš€ Development Phases

### Phase 1: Design & Simulation âœ…
- [x] CPU core architecture definition (RISC-V)
- [x] Sky130 PDK integration
- [ ] Memory subsystem design (Sky130 memory compilers)
- [ ] Peripheral interfaces implementation
- [ ] System-level simulation and verification

### Phase 2: Silicon Implementation ğŸ”„
- [ ] RTL synthesis with Sky130 libraries
- [ ] Place & route using OpenLane flow
- [ ] Timing closure and power analysis
- [ ] DRC/LVS verification with Sky130 rules
- [ ] Tape-out preparation for SkyWater fab

### Phase 3: PCB Development
- [ ] System-level schematic design
- [ ] Component selection (Sky130 compatible)
- [ ] PCB layout and routing
- [ ] Prototype assembly and testing

### Phase 4: Software Stack
- [ ] Bootloader development
- [ ] Hardware abstraction layer
- [ ] Driver implementation
- [ ] Example applications

## ğŸ› ï¸ Tools & Technologies

### Sky130 Design Flow
- **PDK**: SkyWater Sky130 Open Source PDK
- **Design Flow**: OpenLane (Google's open-source ASIC flow)
- **Synthesis**: Yosys + ABC
- **Place & Route**: OpenROAD
- **Verification**: Magic (DRC/LVS), Netgen, XSchem

### Hardware Design
- **HDL**: Verilog/SystemVerilog (Sky130 compatible)
- **Simulation**: Icarus Verilog, Verilator
- **PCB Design**: KiCad

### Software Development
- **Toolchain**: GCC RISC-V
- **Debugger**: OpenOCD + GDB
- **Build System**: Make/CMake

## ğŸ“Š Specifications

| Component | Specification |
|-----------|---------------|
| **Process Technology** | SkyWater Sky130 (130nm CMOS) |
| **CPU Cores** | 2Ã— Custom RISC-V |
| **SRAM** | 1 MB (Sky130 memory compiler) |
| **Flash** | 10 MB (internal/external) |
| **GPIO** | 10-20 pins |
| **Communication** | UART, SPI |
| **Core Voltage** | 1.8V (Sky130 standard) |
| **IO Voltage** | 3.3V |
| **Package** | QFN64/QFN48 (TBD) |
| **Die Size** | ~2-3 mmÂ² (estimated) |

## ğŸ­ Manufacturing Partnership

<div align="center">

![Google Open Source Silicon](https://developers.google.com/static/open-source/images/logo_lockup_open_source_horizontal.png)

</div>

This project is part of **Google's Open Source Silicon Initiative**, which provides:

- ğŸ†“ **Free access** to SkyWater 130nm PDK
- ğŸ­ **Shuttle runs** for prototype fabrication
- ğŸ“š **Comprehensive documentation** and design resources
- ğŸ› ï¸ **Open-source toolchain** (OpenLane, OpenROAD)

### SkyWater Sky130 Advantages
- **Mature Process**: Proven 130nm technology
- **Mixed Signal**: Support for analog and digital designs
- **Open Source**: Full PDK available on GitHub
- **Cost Effective**: Accessible for educational/research projects

## ğŸ¤ Contributing

This is an open hardware project following Google's open-source silicon methodology. Contributions welcome in:

- RTL design and verification
- Sky130 PDK optimization
- PCB design improvements
- Software drivers and examples
- Documentation and tutorials

## ğŸ“„ License

This project is licensed under **Apache 2.0** - see the LICENSE file for details.
SkyWater PDK components are licensed under their respective open-source licenses.

## ğŸ“ Contact

- **Author**: Prokop Å afrÃ¡nek
- **GitHub**: [@prokopsafranek](https://github.com/prokopsafranek)
- **Project Repository**: [prokopsafranek/chip](https://github.com/prokopsafranek/chip)

## ğŸ”— Resources

- [SkyWater Sky130 PDK](https://github.com/google/skywater-pdk)
- [OpenLane Design Flow](https://github.com/The-OpenROAD-Project/OpenLane)
- [Google Open Source Silicon](https://developers.google.com/silicon)
- [RISC-V International](https://riscv.org/)

---

<div align="center">

![Sky130 Process](https://img.shields.io/badge/Fabricated%20on-SkyWater%20Sky130-blue?style=flat-square)
![Open Source Hardware](https://img.shields.io/badge/Open%20Source-Hardware-green?style=flat-square)
![RISC-V](https://img.shields.io/badge/ISA-RISC--V-orange?style=flat-square)

**Built with â¤ï¸ using Google's open-source silicon ecosystem**

</div>

> âš ï¸ **Note**: This project is currently in development phase. Silicon fabrication is planned through Google's shuttle program with SkyWater Technology.
