{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642173424396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642173424402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 14 16:17:04 2022 " "Processing started: Fri Jan 14 16:17:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642173424402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642173424402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642173424403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1642173425568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_v3-behaviour " "Found design unit 1: spi_v3-behaviour" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/spi_v3.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/spi_v3.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 spi_v3 " "Found entity 1: spi_v3" {  } { { "../VHDL/spi_v3.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/stable_map.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/stable_map.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 stable_map " "Found entity 1: stable_map" {  } { { "../VHDL/stable_map.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stable_map-behaviour " "Found design unit 1: stable_map-behaviour" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/not_arduino.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/not_arduino.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 not_arduino " "Found entity 1: not_arduino" {  } { { "../VHDL/not_arduino.vhd" "" { Text "/home/trjschram/epo3/VHDL/not_arduino.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/not_arduino-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/not_arduino-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_arduino-behaviour " "Found design unit 1: not_arduino-behaviour" {  } { { "../VHDL/not_arduino-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/not_arduino-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/module_test-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_test-behaviour " "Found design unit 1: module_test-behaviour" {  } { { "../VHDL/module_test-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/module_test.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/module_test.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 module_test " "Found entity 1: module_test" {  } { { "../VHDL/module_test.vhd" "" { Text "/home/trjschram/epo3/VHDL/module_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/player_fsm.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/player_fsm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 player_fsm " "Found entity 1: player_fsm" {  } { { "../VHDL/player_fsm.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player_fsm-behaviour " "Found design unit 1: player_fsm-behaviour" {  } { { "../VHDL/player_fsm-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427497 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_test.vhd " "Can't analyze file -- file ../VHDL/vga_test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173427512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/vga.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/trjschram/epo3/VHDL/vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/vga-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/vga-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behaviour " "Found design unit 1: VGA-behaviour" {  } { { "../VHDL/vga-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/vga-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427606 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_test-behaviour.vhd " "Can't analyze file -- file ../VHDL/vga_test-behaviour.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173427621 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_tb.vhd " "Can't analyze file -- file ../VHDL/vga_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173427635 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_tb-behaviour.vhd " "Can't analyze file -- file ../VHDL/vga_tb-behaviour.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642173427650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/tile_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/tile_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tile_ctrl " "Found entity 1: tile_ctrl" {  } { { "../VHDL/tile_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/tile_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tile_ctrl-behavioural " "Found design unit 1: tile_ctrl-behavioural" {  } { { "../VHDL/tile_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/texture_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/texture_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 texture_ctrl " "Found entity 1: texture_ctrl" {  } { { "../VHDL/texture_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 texture_ctrl-behaviour " "Found design unit 1: texture_ctrl-behaviour" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/display_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/display_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "../VHDL/display_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/display_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_ctrl-behavioural " "Found design unit 1: display_ctrl-behavioural" {  } { { "../VHDL/display_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/color_ctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/color_ctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 color_ctrl " "Found entity 1: color_ctrl" {  } { { "../VHDL/color_ctrl.vhd" "" { Text "/home/trjschram/epo3/VHDL/color_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173427961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173427961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_ctrl-behavioural " "Found design unit 1: color_ctrl-behavioural" {  } { { "../VHDL/color_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173428004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173428004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173428037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173428037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173428077 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173428077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173428077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173428118 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173428118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173428118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642173429237 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[9..0\] " "Not all bits in bus \"LEDR\[9..0\]\" are used" {  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 440 912 1088 456 "LEDR\[9\]" "" } { 472 912 1088 488 "LEDR\[5\]" "" } { 504 912 1088 520 "LEDR\[4\]" "" } { 536 912 1088 552 "LEDR\[3..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1642173429248 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDR " "Converted elements in bus name \"LEDR\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[9\] LEDR9 " "Converted element name(s) from \"LEDR\[9\]\" to \"LEDR9\"" {  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 440 912 1088 456 "LEDR\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[5\] LEDR5 " "Converted element name(s) from \"LEDR\[5\]\" to \"LEDR5\"" {  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 472 912 1088 488 "LEDR\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[4\] LEDR4 " "Converted element name(s) from \"LEDR\[4\]\" to \"LEDR4\"" {  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 504 912 1088 520 "LEDR\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429249 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[3..0\] LEDR3..0 " "Converted element name(s) from \"LEDR\[3..0\]\" to \"LEDR3..0\"" {  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 536 912 1088 552 "LEDR\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429249 ""}  } { { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 440 912 1088 456 "LEDR\[9\]" "" } { 472 912 1088 488 "LEDR\[5\]" "" } { 504 912 1088 520 "LEDR\[4\]" "" } { 536 912 1088 552 "LEDR\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1642173429249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_test module_test:inst " "Elaborating entity \"module_test\" for hierarchy \"module_test:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 184 536 736 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429263 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "map_updated module_test-behaviour.vhd(118) " "VHDL Signal Declaration warning at module_test-behaviour.vhd(118): used implicit default value for signal \"map_updated\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/module_test-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1642173429266 "|top_de1|module_test:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_fsm module_test:inst\|player_fsm:fsm_com " "Elaborating entity \"player_fsm\" for hierarchy \"module_test:inst\|player_fsm:fsm_com\"" {  } { { "../VHDL/module_test-behaviour.vhd" "fsm_com" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga module_test:inst\|vga:vga_com " "Elaborating entity \"vga\" for hierarchy \"module_test:inst\|vga:vga_com\"" {  } { { "../VHDL/module_test-behaviour.vhd" "vga_com" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "texture_ctrl module_test:inst\|vga:vga_com\|texture_ctrl:texture_module " "Elaborating entity \"texture_ctrl\" for hierarchy \"module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\"" {  } { { "../VHDL/vga-behaviour.vhd" "texture_module" { Text "/home/trjschram/epo3/VHDL/vga-behaviour.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_ctrl module_test:inst\|vga:vga_com\|tile_ctrl:tile_module " "Elaborating entity \"tile_ctrl\" for hierarchy \"module_test:inst\|vga:vga_com\|tile_ctrl:tile_module\"" {  } { { "../VHDL/vga-behaviour.vhd" "tile_module" { Text "/home/trjschram/epo3/VHDL/vga-behaviour.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_ctrl module_test:inst\|vga:vga_com\|color_ctrl:color_driver_module " "Elaborating entity \"color_ctrl\" for hierarchy \"module_test:inst\|vga:vga_com\|color_ctrl:color_driver_module\"" {  } { { "../VHDL/vga-behaviour.vhd" "color_driver_module" { Text "/home/trjschram/epo3/VHDL/vga-behaviour.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl module_test:inst\|vga:vga_com\|display_ctrl:display_controller_module " "Elaborating entity \"display_ctrl\" for hierarchy \"module_test:inst\|vga:vga_com\|display_ctrl:display_controller_module\"" {  } { { "../VHDL/vga-behaviour.vhd" "display_controller_module" { Text "/home/trjschram/epo3/VHDL/vga-behaviour.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_v3 module_test:inst\|spi_v3:spi_com " "Elaborating entity \"spi_v3\" for hierarchy \"module_test:inst\|spi_v3:spi_com\"" {  } { { "../VHDL/module_test-behaviour.vhd" "spi_com" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stable_map module_test:inst\|stable_map:stable_map_com " "Elaborating entity \"stable_map\" for hierarchy \"module_test:inst\|stable_map:stable_map_com\"" {  } { { "../VHDL/module_test-behaviour.vhd" "stable_map_com" { Text "/home/trjschram/epo3/VHDL/module_test-behaviour.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz gen25mhz:inst1 " "Elaborating entity \"gen25mhz\" for hierarchy \"gen25mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 72 488 664 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173429486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3q14 " "Found entity 1: altsyncram_3q14" {  } { { "db/altsyncram_3q14.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/altsyncram_3q14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173430723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173430723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173431126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173431126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173431274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173431274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173431765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173431765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173431857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173431857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173432440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173432440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173432881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173432881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173432980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173432980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173433404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173433404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173433535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173433535 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642173433706 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Mult1\"" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "Mult1" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642173435638 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Mult0\"" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "Mult0" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642173435638 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1642173435638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|lpm_mult:Mult1\"" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|lpm_mult:Mult1 " "Instantiated megafunction \"module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642173435709 ""}  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642173435709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k5t " "Found entity 1: mult_k5t" {  } { { "db/mult_k5t.tdf" "" { Text "/home/trjschram/epo3/quartus_DE1/db/mult_k5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642173435817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642173435817 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1642173443484 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1642173443525 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1642173443525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642173443567 "|top_de1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1642173443567 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 39 0 0 6 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1642173444871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642173444910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642173444910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2910 " "Implemented 2910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642173445248 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642173445248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2839 " "Implemented 2839 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642173445248 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1642173445248 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1642173445248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642173445248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642173445318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 14 16:17:25 2022 " "Processing ended: Fri Jan 14 16:17:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642173445318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642173445318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642173445318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642173445318 ""}
