Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: MC3PU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MC3PU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MC3PU"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : MC3PU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/C3PUlib.vhdl" in Library work.
Architecture c3pulib of Entity c3pulib is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/Reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/TriRegister.vhd" in Library work.
Architecture behavioral of Entity triregister is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/RegisterOE.vhd" in Library work.
Architecture behavioral of Entity registeroe is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/registerarray.vhd" in Library work.
Architecture behavioral of Entity registerarray is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/shf.vhd" in Library work.
Architecture behavioral of Entity shf is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/ControlUnit.vhd" in Library work.
Architecture behavioral of Entity controlunit is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/clockcontrol.vhd" in Library work.
Architecture behavioral of Entity clockcontrol is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/Cpu_blackbox.vhd" in Library work.
Architecture behavioral of Entity cpu_blackbox is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/perco.vhd" in Library work.
Architecture rtl of Entity perco is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/ledcontroller.vhd" in Library work.
Architecture behavioral of Entity ledcontroller is up to date.
Compiling vhdl file "/home/ivan/Dropbox/S3/C3PU/MC3PU.vhd" in Library work.
Entity <mc3pu> compiled.
Entity <mc3pu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MC3PU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clockcontrol> in library <work> (architecture <behavioral>) with generics.
	numTicks = 2500000

Analyzing hierarchy for entity <Cpu_blackbox> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <perco> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ledcontroller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TriRegister> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterOE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comparator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registerarray> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controlunit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MC3PU> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/ivan/Dropbox/S3/C3PU/MC3PU.vhd" line 115: Unconnected output port 'irq_out' of component 'perco'.
WARNING:Xst:753 - "/home/ivan/Dropbox/S3/C3PU/MC3PU.vhd" line 117: Unconnected output port 'led' of component 'ledcontroller'.
Entity <MC3PU> analyzed. Unit <MC3PU> generated.

Analyzing generic Entity <clockcontrol> in library <work> (Architecture <behavioral>).
	numTicks = 2500000
Entity <clockcontrol> analyzed. Unit <clockcontrol> generated.

Analyzing Entity <Cpu_blackbox> in library <work> (Architecture <behavioral>).
Entity <Cpu_blackbox> analyzed. Unit <Cpu_blackbox> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Reg> in library <work> (Architecture <behavioral>).
Entity <Reg> analyzed. Unit <Reg> generated.

Analyzing Entity <TriRegister> in library <work> (Architecture <behavioral>).
Entity <TriRegister> analyzed. Unit <TriRegister> generated.

Analyzing Entity <RegisterOE> in library <work> (Architecture <behavioral>).
Entity <RegisterOE> analyzed. Unit <RegisterOE> generated.

Analyzing Entity <comparator> in library <work> (Architecture <behavioral>).
Entity <comparator> analyzed. Unit <comparator> generated.

Analyzing Entity <registerarray> in library <work> (Architecture <behavioral>).
Entity <registerarray> analyzed. Unit <registerarray> generated.

Analyzing Entity <shf> in library <work> (Architecture <behavioral>).
Entity <shf> analyzed. Unit <shf> generated.

Analyzing Entity <controlunit> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <Ctrl_Op<1>> in unit <controlunit> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <perco> in library <work> (Architecture <rtl>).
Entity <perco> analyzed. Unit <perco> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/ivan/Dropbox/S3/C3PU/RAM.vhd" line 119: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/ivan/Dropbox/S3/C3PU/RAM.vhd" line 121: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <ready> in unit <RAM> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing Entity <ledcontroller> in library <work> (Architecture <behavioral>).
Entity <ledcontroller> analyzed. Unit <ledcontroller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clockcontrol>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/clockcontrol.vhd".
    Found 1-bit register for signal <outValue>.
    Found 26-bit up counter for signal <tickCount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clockcontrol> synthesized.


Synthesizing Unit <perco>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/perco.vhd".
    Found 4-bit shifter logical left for signal <sel_out>.
    Found 1-bit 4-to-1 multiplexer for signal <ready_out>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <perco> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/RAM.vhd".
WARNING:Xst:647 - Input <ADDR<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12x16-bit single-port RAM <Mram_RAM_data> for signal <RAM_data>.
    Found 16-bit tristate buffer for signal <data>.
    Found 16-bit register for signal <Mtridata_data> created at line 121.
    Found 1-bit register for signal <Mtrien_data> created at line 121.
    Summary:
	inferred   1 RAM(s).
	inferred  17 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <RAM> synthesized.


Synthesizing Unit <ledcontroller>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/ledcontroller.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <led_mem_data_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <led_mem_data_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit tristate buffer for signal <data>.
    Summary:
	inferred  16 Tristate(s).
Unit <ledcontroller> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/ALU.vhd".
    Found 16-bit addsub for signal <y$addsub0000>.
    Found 16-bit xor2 for signal <y$xor0000> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Reg>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/Reg.vhd".
    Found 16-bit register for signal <curr>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Reg> synthesized.


Synthesizing Unit <TriRegister>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/TriRegister.vhd".
    Found 16-bit tristate buffer for signal <currentState>.
    Found 16-bit register for signal <Mtridata_currentState> created at line 47.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <TriRegister> synthesized.


Synthesizing Unit <RegisterOE>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/RegisterOE.vhd".
    Found 16-bit tristate buffer for signal <Q>.
    Found 16-bit register for signal <currentState>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <RegisterOE> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/comparator.vhd".
    Found 16-bit comparator equal for signal <y$cmp_eq0001> created at line 18.
    Found 16-bit comparator greatequal for signal <y$cmp_ge0000> created at line 39.
    Found 16-bit comparator greater for signal <y$cmp_gt0000> created at line 32.
    Found 16-bit comparator lessequal for signal <y$cmp_le0000> created at line 53.
    Found 16-bit comparator less for signal <y$cmp_lt0000> created at line 46.
    Found 16-bit comparator not equal for signal <y$cmp_ne0000> created at line 25.
    Summary:
	inferred   6 Comparator(s).
Unit <comparator> synthesized.


Synthesizing Unit <registerarray>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/registerarray.vhd".
    Found 8x16-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit tristate buffer for signal <Q>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 Tristate(s).
Unit <registerarray> synthesized.


Synthesizing Unit <shf>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/shf.vhd".
Unit <shf> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/ControlUnit.vhd".
INFO:Xst:1799 - State jmpc14 is never reached in FSM <current_s>.
INFO:Xst:1799 - State exec is never reached in FSM <current_s>.
    Found finite state machine <FSM_0> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 119                                            |
    | Transitions        | 150                                            |
    | Inputs             | 26                                             |
    | Outputs            | 117                                            |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | res1                                           |
    | Power Up State     | res1                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 16-bit latch for signal <exeOperation>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <Ctrl_Comp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 16-bit latch for signal <Mtridata_dataOut> created at line 110. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <exeOperation>.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_dataOut> created at line 110. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_ACC_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_ACC_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_ACC_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <Ctrl_Instr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <Ctrl_Shift>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <regsel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RW>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_Op_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <Ctrl_PC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <Ctrl_ALU>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <CE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_Address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <Ctrl_Instr$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_2$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_1$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_RegArray_0$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <dataOut>.
    Found 4-bit comparator greater for signal <current_s$cmp_gt0000> created at line 148.
    Found 4-bit adder for signal <regsel$addsub0000> created at line 154.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <controlunit> synthesized.


Synthesizing Unit <Cpu_blackbox>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/Cpu_blackbox.vhd".
WARNING:Xst:1780 - Signal <dataaddress> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Cpu_blackbox> synthesized.


Synthesizing Unit <MC3PU>.
    Related source file is "/home/ivan/Dropbox/S3/C3PU/MC3PU.vhd".
WARNING:Xst:646 - Signal <percoSelect<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <percoReady<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <percoIRQ> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <clockDivided> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MC3PU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 12x16-bit single-port RAM                             : 1
 8x16-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 2
 16-bit register                                       : 6
# Latches                                              : 28
 1-bit latch                                           : 17
 16-bit latch                                          : 4
 2-bit latch                                           : 2
 3-bit latch                                           : 3
 4-bit latch                                           : 2
# Comparators                                          : 7
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Tristates                                            : 8
 16-bit tristate buffer                                : 8
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cpuComponent/CU/current_s/FSM> on signal <current_s[1:119]> with one-hot encoding.
-------------------------------------------------------------------------------------------------------------------------------------
 State    | Encoding
-------------------------------------------------------------------------------------------------------------------------------------
 res1     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 res2     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 res3     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
 res31    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
 res4     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
 res5     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000
 res6     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000
 res7     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
 res8     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
 fet1     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000
 fet10    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
 fet11    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
 fet2     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000
 fet3     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000
 decode   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
 load1    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
 load11   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000
 load2    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000
 load3    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000
 load4    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000
 load5    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000
 load6    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000
 loadi1   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
 loadi2   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000
 loadi3   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
 loadi4   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
 loadi5   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000
 loadi6   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
 loadi7   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000
 loadi8   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000
 loadi9   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000
 loadi10  | 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
 loadi11  | 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
 loadi12  | 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
 loadi13  | 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000
 loadi14  | 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000
 loadi15  | 00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000
 loadi16  | 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
 loadi17  | 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000
 loadi18  | 00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
 store1   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
 store2   | 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000
 store3   | 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000
 store4   | 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
 store5   | 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000
 store6   | 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000
 store7   | 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000
 store8   | 00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000
 storei1  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000
 storei2  | 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000
 storei3  | 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000
 storei4  | 00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000
 storei5  | 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000
 storei6  | 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000
 storei7  | 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000
 storei8  | 00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000
 storei9  | 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000
 storei10 | 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
 storei11 | 00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000
 storei12 | 00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
 storei13 | 00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000
 storei14 | 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
 storei15 | 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000
 storei16 | 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
 storei17 | 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
 storei18 | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
 storei19 | 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000
 mov1     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000
 mov2     | 00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
 mov3     | 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000
 mov4     | 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000
 mov5     | 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000
 mov6     | 00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000
 mov7     | 00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmp1     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
 jmp2     | 00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmp3     | 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmp4     | 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc1    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000
 jmpc2    | 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc3    | 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc4    | 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc5    | 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc6    | 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc61   | 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc7    | 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc8    | 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc9    | 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc10   | 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc11   | 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc12   | 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc13   | 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 jmpc14   | unreached
 add1     | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000
 add2     | 00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add3     | 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add4     | 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add5     | 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add6     | 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add7     | 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add8     | 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add9     | 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add10    | 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add11    | 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 add12    | 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 inc      | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000
 inc1     | 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 inc2     | 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 inc3     | 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 inc4     | 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 inc5     | 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 inc6     | 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 inc7     | 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 pcinc1   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000
 pcinc2   | 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 pcinc3   | 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 pcinc4   | 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 pcinc5   | 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 pcinc6   | 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 pcinc7   | 10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 exec     | unreached
-------------------------------------------------------------------------------------------------------------------------------------
WARNING:Xst:1290 - Hierarchical block <clockComponent> is unconnected in block <MC3PU>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Ctrl_RegArray_2_mux0000>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <curr_4> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_5> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_6> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_7> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_8> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_9> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_10> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_11> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_12> of sequential type is unconnected in block <Reg_Address>.
WARNING:Xst:2677 - Node <curr_13> of sequential type is unconnected in block <Reg_Address>.

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_RAM_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 16-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE_0>          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <registerarray>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <data>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <registerarray> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 2
 12x16-bit single-port distributed RAM                 : 1
 8x16-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Latches                                              : 28
 1-bit latch                                           : 17
 16-bit latch                                          : 4
 2-bit latch                                           : 2
 3-bit latch                                           : 3
 4-bit latch                                           : 2
# Comparators                                          : 7
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Ctrl_RegArray_1_mux0000> in Unit <controlunit> is equivalent to the following 2 FFs/Latches, which will be removed : <Ctrl_Instr_mux0000_0> <Ctrl_Instr_mux0000_1> 
WARNING:Xst:1710 - FF/Latch <Ctrl_RegArray_2_mux0000> (without init value) has a constant value of 0 in block <controlunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clockComponent/outValue> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/CU/exeOperation_0> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2042 - Unit MC3PU: 24 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, cpuComponent/dataCtrlUnit<0>, cpuComponent/dataCtrlUnit<10>, cpuComponent/dataCtrlUnit<11>, cpuComponent/dataCtrlUnit<12>, cpuComponent/dataCtrlUnit<13>, cpuComponent/dataCtrlUnit<14>, cpuComponent/dataCtrlUnit<15>, cpuComponent/dataCtrlUnit<1>, cpuComponent/dataCtrlUnit<2>, cpuComponent/dataCtrlUnit<3>, cpuComponent/dataCtrlUnit<4>, cpuComponent/dataCtrlUnit<5>, cpuComponent/dataCtrlUnit<6>, cpuComponent/dataCtrlUnit<7>, cpuComponent/dataCtrlUnit<8>, cpuComponent/dataCtrlUnit<9>.
WARNING:Xst:2040 - Unit MC3PU: 16 multi-source signals are replaced by logic (pull-up yes): databus<10>, databus<11>, databus<12>, databus<13>, databus<14>, databus<15>, databus<8>, databus<9>, led<0>_MLTSRCEDGE, led<1>_MLTSRCEDGE, led<2>_MLTSRCEDGE, led<3>_MLTSRCEDGE, led<4>_MLTSRCEDGE, led<5>_MLTSRCEDGE, led<6>_MLTSRCEDGE, led<7>_MLTSRCEDGE.

Optimizing unit <MC3PU> ...

Optimizing unit <ALU> ...

Optimizing unit <Reg> ...

Optimizing unit <comparator> ...
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_13> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_12> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_11> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_10> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_9> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_8> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_7> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_6> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_5> of sequential type is unconnected in block <MC3PU>.
WARNING:Xst:2677 - Node <cpuComponent/Reg_Address/curr_4> of sequential type is unconnected in block <MC3PU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MC3PU, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 206
 Flip-Flops                                            : 206

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MC3PU.ngr
Top Level Output File Name         : MC3PU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 738
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 56
#      LUT2_L                      : 14
#      LUT3                        : 113
#      LUT4                        : 367
#      LUT4_D                      : 18
#      LUT4_L                      : 19
#      MUXCY                       : 89
#      MUXF5                       : 42
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 303
#      FD                          : 38
#      FDC                         : 118
#      FDE                         : 49
#      FDP                         : 1
#      LD                          : 49
#      LDCP_1                      : 16
#      LDE                         : 16
#      LDE_1                       : 16
# RAMS                             : 32
#      RAM16X1S                    : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                      358  out of   5888     6%  
 Number of Slice Flip Flops:            303  out of  11776     2%  
 Number of 4 input LUTs:                621  out of  11776     5%  
    Number used as logic:               589
    Number used as RAMs:                 32
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    372     2%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Clock Signal                                                                        | Clock buffer(FF name)                               | Load  |
------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
clock                                                                               | BUFGP                                               | 152   |
cpuComponent/Reg_Address/curr_01                                                    | BUFG                                                | 32    |
ready(percoController/Mmux_ready_out21:O)                                           | NONE(*)(cpuComponent/CU/Ctrl_RegArray_1_mux0000)    | 1     |
cpuComponent/CU/Ctrl_Address_or0000(cpuComponent/CU/Ctrl_Address_or0000_wg_cy<7>:O) | NONE(*)(cpuComponent/CU/Ctrl_Address)               | 1     |
cpuComponent/CU/RW_or0000(cpuComponent/CU/RW_or000010:O)                            | NONE(*)(cpuComponent/CU/CE)                         | 2     |
cpuComponent/CU/Ctrl_Op_0_or0000(cpuComponent/CU/Ctrl_Op_0_or000010:O)              | NONE(*)(cpuComponent/CU/Ctrl_Op_0)                  | 1     |
cpuComponent/CU/Ctrl_RegArray_0_or0000(cpuComponent/CU/Ctrl_RegArray_0_or0000_f5:O) | NONE(*)(cpuComponent/CU/Ctrl_RegArray_0)            | 1     |
cpuComponent/CU/Ctrl_RegArray_1_or0000(cpuComponent/CU/Ctrl_RegArray_1_or00001:O)   | NONE(*)(cpuComponent/CU/Ctrl_RegArray_1)            | 1     |
cpuComponent/CU/Ctrl_RegArray_2_not0001(cpuComponent/CU/Ctrl_RegArray_2_not000130:O)| NONE(*)(cpuComponent/CU/Ctrl_RegArray_2)            | 1     |
cpuComponent/CU/Ctrl_RegArray_5_or0000(cpuComponent/CU/Ctrl_RegArray_5_or0000:O)    | NONE(*)(cpuComponent/CU/Ctrl_RegArray_3)            | 3     |
cpuComponent/CU/Ctrl_ACC_0_or0000(cpuComponent/CU/Ctrl_ACC_0_or0000_wg_cy<8>:O)     | NONE(*)(cpuComponent/CU/Ctrl_ACC_0)                 | 1     |
cpuComponent/CU/Ctrl_ACC_2_or0000(cpuComponent/CU/Ctrl_ACC_2_or0000_wg_cy<8>:O)     | NONE(*)(cpuComponent/CU/Ctrl_ACC_1)                 | 2     |
cpuComponent/CU/Mtrien_dataOut_not0001(cpuComponent/CU/Mtrien_dataOut_not000125:O)  | NONE(*)(cpuComponent/CU/Mtrien_dataOut)             | 1     |
cpuComponent/CU/Ctrl_Shift_or0000(cpuComponent/CU/Ctrl_Shift_or0000:O)              | NONE(*)(cpuComponent/CU/Ctrl_ALU_0)                 | 7     |
cpuComponent/CU/regsel_or0000(cpuComponent/CU/regsel_or00001:O)                     | NONE(*)(cpuComponent/CU/regsel_0)                   | 4     |
cpuComponent/CU/Ctrl_Instr_or0000(cpuComponent/CU/Ctrl_Instr_or000013_f5:O)         | NONE(*)(cpuComponent/CU/Ctrl_Instr_0)               | 2     |
cpuComponent/CU/Ctrl_PC_or0000(cpuComponent/CU/Ctrl_PC_or0000:O)                    | NONE(*)(cpuComponent/CU/Ctrl_PC_0)                  | 3     |
cpuComponent/CU/current_s_FSM_FFd32                                                 | NONE(cpuComponent/CU/Ctrl_Comp_0)                   | 3     |
N1                                                                                  | NONE(cpuComponent/CU/Mtridata_dataOut_0)            | 16    |
cpuComponent/CU/current_s_FSM_FFd105                                                | NONE(cpuComponent/CU/exeOperation_1)                | 15    |
cpuComponent/CU/Ctrl_RegArray_0                                                     | NONE(cpuComponent/Regbank/Mram_ram1)                | 16    |
cpuComponent/CU/Ctrl_PC_0                                                           | NONE(cpuComponent/PC/currentState_0)                | 16    |
cpuComponent/CU/Ctrl_ACC_0                                                          | NONE(cpuComponent/Acc_reg/currentState_0)           | 16    |
cpuComponent/CU/Ctrl_Instr_0                                                        | NONE(cpuComponent/Instr_reg/Mtridata_currentState_0)| 16    |
cpuComponent/CU/Ctrl_Op_0                                                           | NONE(cpuComponent/Reg_OP/Mtridata_currentState_0)   | 16    |
cpuComponent/CU/Ctrl_Address                                                        | NONE(cpuComponent/Reg_Address/curr_15)              | 6     |
------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
(*) These 15 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------+------------------------------------------+-------+
Control Signal                                                                               | Buffer(FF name)                          | Load  |
---------------------------------------------------------------------------------------------+------------------------------------------+-------+
reset                                                                                        | IBUF                                     | 119   |
cpuComponent/CU/Mtridata_dataOut_0__and0000(cpuComponent/CU/Mtridata_dataOut_0__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_0) | 1     |
cpuComponent/CU/Mtridata_dataOut_0__and0001(cpuComponent/CU/Mtridata_dataOut_0__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_0) | 1     |
cpuComponent/CU/Mtridata_dataOut_10__and0000(cpuComponent/CU/Mtridata_dataOut_10__and00001:O)| NONE(cpuComponent/CU/Mtridata_dataOut_10)| 1     |
cpuComponent/CU/Mtridata_dataOut_10__and0001(cpuComponent/CU/Mtridata_dataOut_10__and00011:O)| NONE(cpuComponent/CU/Mtridata_dataOut_10)| 1     |
cpuComponent/CU/Mtridata_dataOut_11__and0000(cpuComponent/CU/Mtridata_dataOut_11__and00001:O)| NONE(cpuComponent/CU/Mtridata_dataOut_11)| 1     |
cpuComponent/CU/Mtridata_dataOut_11__and0001(cpuComponent/CU/Mtridata_dataOut_11__and00011:O)| NONE(cpuComponent/CU/Mtridata_dataOut_11)| 1     |
cpuComponent/CU/Mtridata_dataOut_12__and0000(cpuComponent/CU/Mtridata_dataOut_12__and00001:O)| NONE(cpuComponent/CU/Mtridata_dataOut_12)| 1     |
cpuComponent/CU/Mtridata_dataOut_12__and0001(cpuComponent/CU/Mtridata_dataOut_12__and00011:O)| NONE(cpuComponent/CU/Mtridata_dataOut_12)| 1     |
cpuComponent/CU/Mtridata_dataOut_13__and0000(cpuComponent/CU/Mtridata_dataOut_13__and00001:O)| NONE(cpuComponent/CU/Mtridata_dataOut_13)| 1     |
cpuComponent/CU/Mtridata_dataOut_13__and0001(cpuComponent/CU/Mtridata_dataOut_13__and00011:O)| NONE(cpuComponent/CU/Mtridata_dataOut_13)| 1     |
cpuComponent/CU/Mtridata_dataOut_14__and0000(cpuComponent/CU/Mtridata_dataOut_14__and00001:O)| NONE(cpuComponent/CU/Mtridata_dataOut_14)| 1     |
cpuComponent/CU/Mtridata_dataOut_14__and0001(cpuComponent/CU/Mtridata_dataOut_14__and00011:O)| NONE(cpuComponent/CU/Mtridata_dataOut_14)| 1     |
cpuComponent/CU/Mtridata_dataOut_15__and0000(cpuComponent/CU/Mtridata_dataOut_15__and00001:O)| NONE(cpuComponent/CU/Mtridata_dataOut_15)| 1     |
cpuComponent/CU/Mtridata_dataOut_15__and0001(cpuComponent/CU/Mtridata_dataOut_15__and00011:O)| NONE(cpuComponent/CU/Mtridata_dataOut_15)| 1     |
cpuComponent/CU/Mtridata_dataOut_1__and0000(cpuComponent/CU/Mtridata_dataOut_1__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_1) | 1     |
cpuComponent/CU/Mtridata_dataOut_1__and0001(cpuComponent/CU/Mtridata_dataOut_1__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_1) | 1     |
cpuComponent/CU/Mtridata_dataOut_2__and0000(cpuComponent/CU/Mtridata_dataOut_2__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_2) | 1     |
cpuComponent/CU/Mtridata_dataOut_2__and0001(cpuComponent/CU/Mtridata_dataOut_2__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_2) | 1     |
cpuComponent/CU/Mtridata_dataOut_3__and0000(cpuComponent/CU/Mtridata_dataOut_3__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_3) | 1     |
cpuComponent/CU/Mtridata_dataOut_3__and0001(cpuComponent/CU/Mtridata_dataOut_3__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_3) | 1     |
cpuComponent/CU/Mtridata_dataOut_4__and0000(cpuComponent/CU/Mtridata_dataOut_4__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_4) | 1     |
cpuComponent/CU/Mtridata_dataOut_4__and0001(cpuComponent/CU/Mtridata_dataOut_4__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_4) | 1     |
cpuComponent/CU/Mtridata_dataOut_5__and0000(cpuComponent/CU/Mtridata_dataOut_5__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_5) | 1     |
cpuComponent/CU/Mtridata_dataOut_5__and0001(cpuComponent/CU/Mtridata_dataOut_5__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_5) | 1     |
cpuComponent/CU/Mtridata_dataOut_6__and0000(cpuComponent/CU/Mtridata_dataOut_6__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_6) | 1     |
cpuComponent/CU/Mtridata_dataOut_6__and0001(cpuComponent/CU/Mtridata_dataOut_6__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_6) | 1     |
cpuComponent/CU/Mtridata_dataOut_7__and0000(cpuComponent/CU/Mtridata_dataOut_7__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_7) | 1     |
cpuComponent/CU/Mtridata_dataOut_7__and0001(cpuComponent/CU/Mtridata_dataOut_7__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_7) | 1     |
cpuComponent/CU/Mtridata_dataOut_8__and0000(cpuComponent/CU/Mtridata_dataOut_8__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_8) | 1     |
cpuComponent/CU/Mtridata_dataOut_8__and0001(cpuComponent/CU/Mtridata_dataOut_8__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_8) | 1     |
cpuComponent/CU/Mtridata_dataOut_9__and0000(cpuComponent/CU/Mtridata_dataOut_9__and00001:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_9) | 1     |
cpuComponent/CU/Mtridata_dataOut_9__and0001(cpuComponent/CU/Mtridata_dataOut_9__and00011:O)  | NONE(cpuComponent/CU/Mtridata_dataOut_9) | 1     |
---------------------------------------------------------------------------------------------+------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.896ns (Maximum Frequency: 91.779MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 11.911ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 10.896ns (frequency: 91.779MHz)
  Total number of paths / destination ports: 1118 / 151
-------------------------------------------------------------------------
Delay:               10.896ns (Levels of Logic = 20)
  Source:            ramComponent/Mtrien_data (FF)
  Destination:       cpuComponent/CU/current_s_FSM_FFd95 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: ramComponent/Mtrien_data to cpuComponent/CU/current_s_FSM_FFd95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.591   1.255  ramComponent/Mtrien_data (ramComponent/Mtrien_data)
     LUT4:I3->O           37   0.648   1.267  databus<10>LogicTrst1 (N141)
     LUT4:I3->O           13   0.648   0.983  N16LogicTrst1 (N16)
     MUXCY:DI->O           1   0.787   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<1> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<2> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<3> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<4> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<5> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<6> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<7> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<8> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<9> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<10> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<11> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<12> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<13> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<14> (cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<14>)
     MUXCY:CI->O           3   0.269   0.534  cpuComponent/comp/Mcompar_y_cmp_ge0000_cy<15> (cpuComponent/comp/y_cmp_ge0000)
     LUT4:I3->O            2   0.648   0.450  cpuComponent/comp/y54 (cpuComponent/comp/y54)
     LUT4:I3->O            1   0.648   0.423  cpuComponent/comp/y89_SW2 (N198)
     LUT4:I3->O            1   0.648   0.000  cpuComponent/CU/current_s_FSM_FFd95-In50 (cpuComponent/CU/current_s_FSM_FFd95-In)
     FDC:D                     0.252          cpuComponent/CU/current_s_FSM_FFd95
    ----------------------------------------
    Total                     10.896ns (5.984ns logic, 4.912ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpuComponent/Reg_Address/curr_01'
  Clock period: 6.780ns (frequency: 147.493MHz)
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Delay:               3.390ns (Levels of Logic = 2)
  Source:            ledComponent/led_mem_data_0_1 (LATCH)
  Destination:       ledComponent/led_mem_data_1_1 (LATCH)
  Source Clock:      cpuComponent/Reg_Address/curr_01 rising
  Destination Clock: cpuComponent/Reg_Address/curr_01 falling

  Data Path: ledComponent/led_mem_data_0_1 to ledComponent/led_mem_data_1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.728   0.452  ledComponent/led_mem_data_0_1 (ledComponent/led_mem_data_0_1)
     LUT4:I2->O            4   0.648   0.667  led<1>_MLTSRCEDGELogicTrst27 (led<1>_MLTSRCEDGELogicTrst27)
     LUT4:I1->O           13   0.643   0.000  N16LogicTrst1 (N16)
     LDE:D                     0.252          ledComponent/led_mem_data_1_1
    ----------------------------------------
    Total                      3.390ns (2.271ns logic, 1.119ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpuComponent/CU/regsel_or0000'
  Clock period: 2.612ns (frequency: 382.848MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 2)
  Source:            cpuComponent/CU/regsel_1 (LATCH)
  Destination:       cpuComponent/CU/regsel_3 (LATCH)
  Source Clock:      cpuComponent/CU/regsel_or0000 falling
  Destination Clock: cpuComponent/CU/regsel_or0000 falling

  Data Path: cpuComponent/CU/regsel_1 to cpuComponent/CU/regsel_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.728   0.713  cpuComponent/CU/regsel_1 (cpuComponent/CU/regsel_1)
     LUT4:I1->O            1   0.643   0.000  cpuComponent/CU/regsel_mux0000<3>2 (cpuComponent/CU/regsel_mux0000<3>2)
     MUXF5:I0->O           1   0.276   0.000  cpuComponent/CU/regsel_mux0000<3>_f5 (cpuComponent/CU/regsel_mux0000<3>)
     LD:D                      0.252          cpuComponent/CU/regsel_3
    ----------------------------------------
    Total                      2.612ns (1.899ns logic, 0.713ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpuComponent/CU/current_s_FSM_FFd105'
  Clock period: 2.290ns (frequency: 436.681MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               2.290ns (Levels of Logic = 1)
  Source:            cpuComponent/CU/exeOperation_15 (LATCH)
  Destination:       cpuComponent/CU/exeOperation_15 (LATCH)
  Source Clock:      cpuComponent/CU/current_s_FSM_FFd105 falling
  Destination Clock: cpuComponent/CU/current_s_FSM_FFd105 falling

  Data Path: cpuComponent/CU/exeOperation_15 to cpuComponent/CU/exeOperation_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.728   0.667  cpuComponent/CU/exeOperation_15 (cpuComponent/CU/exeOperation_15)
     LUT4:I1->O            1   0.643   0.000  cpuComponent/CU/exeOperation_mux0000<0> (cpuComponent/CU/exeOperation_mux0000<0>)
     LD:D                      0.252          cpuComponent/CU/exeOperation_15
    ----------------------------------------
    Total                      2.290ns (1.623ns logic, 0.667ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpuComponent/CU/Ctrl_RegArray_0'
  Clock period: 4.126ns (frequency: 242.365MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               4.126ns (Levels of Logic = 2)
  Source:            cpuComponent/Regbank/Mram_ram2 (RAM)
  Destination:       cpuComponent/Regbank/Mram_ram2 (RAM)
  Source Clock:      cpuComponent/CU/Ctrl_RegArray_0 rising
  Destination Clock: cpuComponent/CU/Ctrl_RegArray_0 rising

  Data Path: cpuComponent/Regbank/Mram_ram2 to cpuComponent/Regbank/Mram_ram2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1S:WCLK->O      2   1.677   0.479  cpuComponent/Regbank/Mram_ram2 (cpuComponent/Regbank/_varindex0000<1>)
     LUT3:I2->O            3   0.648   0.674  led<1>_MLTSRCEDGELogicTrst10 (led<1>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O           13   0.648   0.000  N16LogicTrst1 (N16)
     RAM16X1S:D               -0.063          cpuComponent/Regbank/Mram_ram2
    ----------------------------------------
    Total                      4.126ns (2.973ns logic, 1.153ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpuComponent/CU/Ctrl_PC_0'
  Clock period: 4.614ns (frequency: 216.732MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               4.614ns (Levels of Logic = 3)
  Source:            cpuComponent/PC/currentState_1 (FF)
  Destination:       cpuComponent/PC/currentState_1 (FF)
  Source Clock:      cpuComponent/CU/Ctrl_PC_0 rising
  Destination Clock: cpuComponent/CU/Ctrl_PC_0 rising

  Data Path: cpuComponent/PC/currentState_1 to cpuComponent/PC/currentState_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.563  cpuComponent/PC/currentState_1 (cpuComponent/PC/currentState_1)
     LUT4:I0->O            2   0.648   0.590  led<1>_MLTSRCEDGELogicTrst7 (led<1>_MLTSRCEDGELogicTrst7)
     LUT3:I0->O            3   0.648   0.674  led<1>_MLTSRCEDGELogicTrst10 (led<1>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O           13   0.648   0.000  N16LogicTrst1 (N16)
     FDE:D                     0.252          cpuComponent/PC/currentState_1
    ----------------------------------------
    Total                      4.614ns (2.787ns logic, 1.827ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpuComponent/CU/Ctrl_ACC_0'
  Clock period: 9.838ns (frequency: 101.647MHz)
  Total number of paths / destination ports: 1224 / 16
-------------------------------------------------------------------------
Delay:               9.838ns (Levels of Logic = 9)
  Source:            cpuComponent/Acc_reg/currentState_0 (FF)
  Destination:       cpuComponent/Acc_reg/currentState_15 (FF)
  Source Clock:      cpuComponent/CU/Ctrl_ACC_0 rising
  Destination Clock: cpuComponent/CU/Ctrl_ACC_0 rising

  Data Path: cpuComponent/Acc_reg/currentState_0 to cpuComponent/Acc_reg/currentState_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.452  cpuComponent/Acc_reg/currentState_0 (cpuComponent/Acc_reg/currentState_0)
     LUT4:I2->O            2   0.648   0.479  led<0>_MLTSRCEDGELogicTrst59_SW0 (N88)
     LUT4:I2->O           15   0.648   1.049  N17LogicTrst1 (N17)
     LUT3:I2->O            1   0.648   0.000  cpuComponent/alunit/Maddsub_y_addsub0000_lut<0> (cpuComponent/alunit/Maddsub_y_addsub0000_lut<0>)
     XORCY:LI->O           1   0.720   0.423  cpuComponent/alunit/Maddsub_y_addsub0000_xor<0> (cpuComponent/alunit/y_addsub0000<0>)
     LUT4_D:I3->LO         1   0.648   0.103  cpuComponent/alunit/y<0>7 (N282)
     LUT4:I3->O            3   0.648   0.534  cpuComponent/alunit/y<0>128 (cpuComponent/dataShift<0>)
     LUT4:I3->O            1   0.648   0.423  cpuComponent/alunit/y<15>137_SW2 (N117)
     LUT4:I3->O            1   0.648   0.000  cpuComponent/dataACC<15>_f5_G (N233)
     MUXF5:I1->O           1   0.276   0.000  cpuComponent/dataACC<15>_f5 (cpuComponent/dataACC<15>)
     FDE:D                     0.252          cpuComponent/Acc_reg/currentState_15
    ----------------------------------------
    Total                      9.838ns (6.375ns logic, 3.463ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpuComponent/CU/Ctrl_Address'
  Clock period: 6.450ns (frequency: 155.029MHz)
  Total number of paths / destination ports: 30 / 6
-------------------------------------------------------------------------
Delay:               6.450ns (Levels of Logic = 3)
  Source:            cpuComponent/Reg_Address/curr_14 (FF)
  Destination:       cpuComponent/Reg_Address/curr_15 (FF)
  Source Clock:      cpuComponent/CU/Ctrl_Address rising
  Destination Clock: cpuComponent/CU/Ctrl_Address rising

  Data Path: cpuComponent/Reg_Address/curr_14 to cpuComponent/Reg_Address/curr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.104  cpuComponent/Reg_Address/curr_14 (cpuComponent/Reg_Address/curr_14)
     LUT4:I0->O           27   0.648   1.293  ledComponent/data_and00001 (percoReady<1>)
     LUT4:I2->O           37   0.648   1.267  databus<10>LogicTrst1 (N141)
     LUT4:I3->O           13   0.648   0.000  N16LogicTrst1 (N16)
     FD:D                      0.252          cpuComponent/Reg_Address/curr_1
    ----------------------------------------
    Total                      6.450ns (2.787ns logic, 3.663ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_PC_0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.597ns (Levels of Logic = 5)
  Source:            cpuComponent/PC/currentState_2 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_PC_0 rising

  Data Path: cpuComponent/PC/currentState_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.563  cpuComponent/PC/currentState_2 (cpuComponent/PC/currentState_2)
     LUT4:I0->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst7 (led<2>_MLTSRCEDGELogicTrst7)
     LUT3:I0->O            3   0.648   0.674  led<2>_MLTSRCEDGELogicTrst10 (led<2>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     10.597ns (7.703ns logic, 2.894ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_PC_or0000'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              11.314ns (Levels of Logic = 5)
  Source:            cpuComponent/CU/Ctrl_PC_2 (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_PC_or0000 falling

  Data Path: cpuComponent/CU/Ctrl_PC_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              18   0.728   1.148  cpuComponent/CU/Ctrl_PC_2 (cpuComponent/CU/Ctrl_PC_2)
     LUT4:I1->O            1   0.643   0.563  led<2>_MLTSRCEDGELogicTrst7 (led<2>_MLTSRCEDGELogicTrst7)
     LUT3:I0->O            3   0.648   0.674  led<2>_MLTSRCEDGELogicTrst10 (led<2>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     11.314ns (7.835ns logic, 3.479ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Mtrien_dataOut_not0001'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              11.305ns (Levels of Logic = 5)
  Source:            cpuComponent/CU/Mtrien_dataOut (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/CU/Mtrien_dataOut_not0001 falling

  Data Path: cpuComponent/CU/Mtrien_dataOut to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              20   0.728   1.134  cpuComponent/CU/Mtrien_dataOut (cpuComponent/CU/Mtrien_dataOut)
     LUT4:I2->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst7 (led<2>_MLTSRCEDGELogicTrst7)
     LUT3:I0->O            3   0.648   0.674  led<2>_MLTSRCEDGELogicTrst10 (led<2>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     11.305ns (7.840ns logic, 3.465ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'N1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.594ns (Levels of Logic = 5)
  Source:            cpuComponent/CU/Mtridata_dataOut_2 (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      N1 rising

  Data Path: cpuComponent/CU/Mtridata_dataOut_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP_1:G->Q           1   0.728   0.423  cpuComponent/CU/Mtridata_dataOut_2 (cpuComponent/CU/Mtridata_dataOut<2>)
     LUT4:I3->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst7 (led<2>_MLTSRCEDGELogicTrst7)
     LUT3:I0->O            3   0.648   0.674  led<2>_MLTSRCEDGELogicTrst10 (led<2>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     10.594ns (7.840ns logic, 2.754ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_RegArray_2_not0001'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              10.964ns (Levels of Logic = 4)
  Source:            cpuComponent/CU/Ctrl_RegArray_2 (LATCH)
  Destination:       led<1> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_RegArray_2_not0001 falling

  Data Path: cpuComponent/CU/Ctrl_RegArray_2 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              21   0.728   1.271  cpuComponent/CU/Ctrl_RegArray_2 (cpuComponent/CU/Ctrl_RegArray_2)
     LUT3:I0->O            3   0.648   0.674  databus<10>LogicTrst1_SW0_SW0 (N92)
     LUT4:I0->O           37   0.648   1.407  databus<10>LogicTrst1 (N141)
     LUT4:I0->O            1   0.648   0.420  led<1>_MLTSRCEDGELogicTrst70 (led<1>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_1_OBUFT (led<1>)
    ----------------------------------------
    Total                     10.964ns (7.192ns logic, 3.772ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_RegArray_0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.361ns (Levels of Logic = 4)
  Source:            cpuComponent/Regbank/Mram_ram3 (RAM)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_RegArray_0 rising

  Data Path: cpuComponent/Regbank/Mram_ram3 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1S:WCLK->O      1   1.677   0.452  cpuComponent/Regbank/Mram_ram3 (cpuComponent/Regbank/_varindex0000<2>)
     LUT3:I2->O            3   0.648   0.674  led<2>_MLTSRCEDGELogicTrst10 (led<2>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     10.361ns (8.141ns logic, 2.220ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_RegArray_5_or0000'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              11.682ns (Levels of Logic = 5)
  Source:            cpuComponent/CU/Ctrl_RegArray_3 (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_RegArray_5_or0000 falling

  Data Path: cpuComponent/CU/Ctrl_RegArray_3 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.728   1.262  cpuComponent/CU/Ctrl_RegArray_3 (cpuComponent/CU/Ctrl_RegArray_3)
     RAM16X1S:A0->O        1   1.008   0.452  cpuComponent/Regbank/Mram_ram3 (cpuComponent/Regbank/_varindex0000<2>)
     LUT3:I2->O            3   0.648   0.674  led<2>_MLTSRCEDGELogicTrst10 (led<2>_MLTSRCEDGELogicTrst10)
     LUT4:I0->O            1   0.648   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     11.682ns (8.200ns logic, 3.482ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_Address'
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Offset:              11.911ns (Levels of Logic = 5)
  Source:            cpuComponent/Reg_Address/curr_14 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_Address rising

  Data Path: cpuComponent/Reg_Address/curr_14 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.104  cpuComponent/Reg_Address/curr_14 (cpuComponent/Reg_Address/curr_14)
     LUT4:I0->O           27   0.648   1.404  ledComponent/data_and00001 (percoReady<1>)
     LUT4:I0->O            3   0.648   0.611  led<2>_MLTSRCEDGELogicTrst27 (led<2>_MLTSRCEDGELogicTrst27)
     LUT4:I1->O            1   0.643   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     11.911ns (7.698ns logic, 4.213ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/RW_or0000'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              11.688ns (Levels of Logic = 5)
  Source:            cpuComponent/CU/CE (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/CU/RW_or0000 falling

  Data Path: cpuComponent/CU/CE to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.728   0.749  cpuComponent/CU/CE (cpuComponent/CU/CE)
     LUT4:I1->O           27   0.643   1.404  ledComponent/data_and00001 (percoReady<1>)
     LUT4:I0->O            3   0.648   0.611  led<2>_MLTSRCEDGELogicTrst27 (led<2>_MLTSRCEDGELogicTrst27)
     LUT4:I1->O            1   0.643   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                     11.688ns (7.830ns logic, 3.858ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/Reg_Address/curr_01'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              9.344ns (Levels of Logic = 4)
  Source:            ledComponent/led_mem_data_0_2 (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      cpuComponent/Reg_Address/curr_01 rising

  Data Path: ledComponent/led_mem_data_0_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.728   0.452  ledComponent/led_mem_data_0_2 (ledComponent/led_mem_data_0_2)
     LUT4:I2->O            3   0.648   0.611  led<2>_MLTSRCEDGELogicTrst27 (led<2>_MLTSRCEDGELogicTrst27)
     LUT4:I1->O            1   0.643   0.563  led<2>_MLTSRCEDGELogicTrst70_SW1 (N126)
     LUT4:I0->O            3   0.648   0.531  led<2>_MLTSRCEDGELogicTrst70 (led<2>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_2_OBUFT (led<2>)
    ----------------------------------------
    Total                      9.344ns (7.187ns logic, 2.157ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_ACC_0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.980ns (Levels of Logic = 3)
  Source:            cpuComponent/Acc_reg/currentState_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_ACC_0 rising

  Data Path: cpuComponent/Acc_reg/currentState_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.479  cpuComponent/Acc_reg/currentState_7 (cpuComponent/Acc_reg/currentState_7)
     LUT4:I2->O            1   0.648   0.563  led<7>_MLTSRCEDGELogicTrst70_SW1 (N165)
     LUT4:I0->O            3   0.648   0.531  led<7>_MLTSRCEDGELogicTrst70 (led<7>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_7_OBUFT (led<7>)
    ----------------------------------------
    Total                      7.980ns (6.407ns logic, 1.573ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpuComponent/CU/Ctrl_ACC_2_or0000'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              10.889ns (Levels of Logic = 4)
  Source:            cpuComponent/CU/Ctrl_ACC_2 (LATCH)
  Destination:       led<1> (PAD)
  Source Clock:      cpuComponent/CU/Ctrl_ACC_2_or0000 falling

  Data Path: cpuComponent/CU/Ctrl_ACC_2 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              22   0.728   1.196  cpuComponent/CU/Ctrl_ACC_2 (cpuComponent/CU/Ctrl_ACC_2)
     LUT3:I2->O            3   0.648   0.674  databus<10>LogicTrst1_SW0_SW0 (N92)
     LUT4:I0->O           37   0.648   1.407  databus<10>LogicTrst1 (N141)
     LUT4:I0->O            1   0.648   0.420  led<1>_MLTSRCEDGELogicTrst70 (led<1>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_1_OBUFT (led<1>)
    ----------------------------------------
    Total                     10.889ns (7.192ns logic, 3.697ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Offset:              9.489ns (Levels of Logic = 3)
  Source:            ramComponent/Mtrien_data (FF)
  Destination:       led<1> (PAD)
  Source Clock:      clock rising

  Data Path: ramComponent/Mtrien_data to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.591   1.255  ramComponent/Mtrien_data (ramComponent/Mtrien_data)
     LUT4:I3->O           37   0.648   1.407  databus<10>LogicTrst1 (N141)
     LUT4:I0->O            1   0.648   0.420  led<1>_MLTSRCEDGELogicTrst70 (led<1>_MLTSRCEDGE)
     OBUFT:I->O                4.520          led_1_OBUFT (led<1>)
    ----------------------------------------
    Total                      9.489ns (6.407ns logic, 3.082ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.52 secs
 
--> 


Total memory usage is 559164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :   34 (   0 filtered)

