
---------- Begin Simulation Statistics ----------
final_tick                               156245687000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320912                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712624                       # Number of bytes of host memory used
host_op_rate                                   321552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   311.61                       # Real time elapsed on the host
host_tick_rate                              501411135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156246                       # Number of seconds simulated
sim_ticks                                156245687000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569685                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104242                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113336                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83524                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635610                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              393                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390083                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66034                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.562457                       # CPI: cycles per instruction
system.cpu.discardedOps                        196736                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628779                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485593                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033925                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24030087                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.640018                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156245687                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132215600                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        106167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          320                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       532460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           98                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1065204                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            100                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35509                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13470                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42862                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42862                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       163355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 163355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47460864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47460864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             57188                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   57188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               57188                       # Request fanout histogram
system.membus.respLayer1.occupancy         1907257500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1242455000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            246434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       550735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           989                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       245445                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1595015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1597950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       996352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    536055296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              537051648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49077                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18180608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           581823                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027113                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 581401     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    420      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             581823                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9324132000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9039875993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16813000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               474833                       # number of demand (read+write) hits
system.l2.demand_hits::total                   475551                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 718                       # number of overall hits
system.l2.overall_hits::.cpu.data              474833                       # number of overall hits
system.l2.overall_hits::total                  475551                       # number of overall hits
system.l2.demand_misses::.cpu.inst                271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              56924                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57195                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               271                       # number of overall misses
system.l2.overall_misses::.cpu.data             56924                       # number of overall misses
system.l2.overall_misses::total                 57195                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39580000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11164130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11203710000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39580000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11164130000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11203710000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           531757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               532746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          531757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              532746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.274014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.107049                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.274014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.107049                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 146051.660517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 196123.427728                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 195886.178862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 146051.660517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 196123.427728                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 195886.178862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35509                       # number of writebacks
system.l2.writebacks::total                     35509                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         56917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57188                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        56917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57188                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34160000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10024883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10059043000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34160000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10024883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10059043000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.274014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.107036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107346                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.274014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.107036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107346                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 126051.660517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 176131.612699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 175894.296006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 126051.660517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 176131.612699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 175894.296006                       # average overall mshr miss latency
system.l2.replacements                          49077                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       515226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           515226                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       515226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       515226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          794                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              794                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          794                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            243450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                243450                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42862                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9007110000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9007110000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.149704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.149704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 210142.083897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 210142.083897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8149870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8149870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.149704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.149704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 190142.083897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 190142.083897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39580000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39580000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.274014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.274014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 146051.660517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 146051.660517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34160000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34160000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.274014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.274014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 126051.660517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 126051.660517                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        231383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            231383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2157020000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2157020000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       245445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        245445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.057292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 153393.542882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 153393.542882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1875013000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1875013000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.057263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 133405.407328                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133405.407328                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8051.578937                       # Cycle average of tags in use
system.l2.tags.total_refs                     1064875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.594266                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.775517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.197233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7975.606187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982859                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17095413                       # Number of tag accesses
system.l2.tags.data_accesses                 17095413                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         138752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29141504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29280256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       138752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        138752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18180608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18180608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           56917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        35509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            888037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         186510774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             187398811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       888037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           888037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116359103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116359103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116359103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           888037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        186510774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            303757914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    284072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    455328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.120542684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              559158                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             267632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57188                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35509                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   284072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17792                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37783880750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2287480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46361930750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     82588.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101338.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   423448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  260073                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               284072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   41826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   43833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   15542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  13334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    818.022063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   748.009124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.406662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          675      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1168      2.01%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          747      1.29%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2212      3.81%      8.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14902     25.69%     33.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1694      2.92%     36.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          645      1.11%     37.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          855      1.47%     39.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35118     60.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58016                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.400638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.600110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    343.837636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        16603     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16611                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.099573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.934641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.630774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13402     80.68%     80.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      0.33%     81.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              898      5.41%     86.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              407      2.45%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.02%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.13%     89.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              111      0.67%     89.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.13%     89.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1373      8.27%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.21%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              258      1.55%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               13      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29279744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18178624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29280256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18180608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       187.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    187.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  144532191000                       # Total gap between requests
system.mem_ctrls.avgGap                    1559189.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       138752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29140992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18178624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 888037.312671549153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 186507497.003741294146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116346405.133090168238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       455336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       284072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    122908000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  46239022750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3464755731000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     56691.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    101549.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12196751.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            206246040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            109622370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1630490400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          738906660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12333366240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10113372060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51481820160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76613823930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.342008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133647738250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5217160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17380788750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            207988200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            110548350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1636031040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          743787360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12333366240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9948773730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51620429280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76600924200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        490.259448                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134011077250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5217160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17017449750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7426046                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7426046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7426046                       # number of overall hits
system.cpu.icache.overall_hits::total         7426046                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          989                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            989                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          989                       # number of overall misses
system.cpu.icache.overall_misses::total           989                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62575000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62575000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62575000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62575000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7427035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7427035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7427035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7427035                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63270.980789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63270.980789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63270.980789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63270.980789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          957                       # number of writebacks
system.cpu.icache.writebacks::total               957                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          989                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60597000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60597000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000133                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61270.980789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61270.980789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61270.980789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61270.980789                       # average overall mshr miss latency
system.cpu.icache.replacements                    957                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7426046                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7426046                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          989                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           989                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7427035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7427035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63270.980789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63270.980789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61270.980789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61270.980789                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.998963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7427035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               989                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7509.641052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.998963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14855059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14855059                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51590499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51590499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51595044                       # number of overall hits
system.cpu.dcache.overall_hits::total        51595044                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       539289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         539289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       543165                       # number of overall misses
system.cpu.dcache.overall_misses::total        543165                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25626762000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25626762000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25626762000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25626762000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52129788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52129788                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52138209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52138209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47519.534053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47519.534053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47180.436884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47180.436884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       515226                       # number of writebacks
system.cpu.dcache.writebacks::total            515226                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8524                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       530765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       530765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       531757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       531757                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23377087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23377087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23515588000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23515588000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010182                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010182                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010199                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44044.138178                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44044.138178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44222.432427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44222.432427                       # average overall mshr miss latency
system.cpu.dcache.replacements                 531501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40906004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40906004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       245619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        245619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8986512000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8986512000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41151623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41151623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36587.202130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36587.202130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       244453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       244453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8384577000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8384577000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34299.341796                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34299.341796                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10684495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10684495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       293670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       293670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16640250000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16640250000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56663.091225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56663.091225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14992510000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14992510000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52364.239012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52364.239012                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.460278                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.460278                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    138501000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    138501000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 139617.943548                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 139617.943548                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.215526                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52126877                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            531757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.027627                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.215526                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834744317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834744317                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156245687000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
