// Seed: 2480532135
module module_0;
  localparam id_1 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd98
) (
    input tri1 id_0,
    output uwire id_1,
    output tri0 void id_2,
    output tri1 id_3,
    input tri0 id_4
    , id_9,
    output wire id_5[1  /  id_6 : -1 'b0],
    input tri _id_6,
    output logic id_7
);
  assign id_9.id_9 = id_4;
  reg [-1 : -1] id_10;
  final id_7 = id_10;
  bit id_11;
  ;
  assign id_5 = id_10;
  module_0 modCall_1 ();
  always if (1) id_11 = id_9;
  initial begin : LABEL_0
    id_10 <= 1;
  end
  localparam id_12 = -1;
  logic id_13;
  wire [-1 : ""] id_14;
endmodule
