===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.7674 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8943 ( 17.0%)    3.8943 ( 20.8%)  FIR Parser
    8.8934 ( 38.9%)    6.3073 ( 33.6%)  'firrtl.circuit' Pipeline
    1.6176 (  7.1%)    0.8097 (  4.3%)    'firrtl.module' Pipeline
    1.4481 (  6.3%)    0.7259 (  3.9%)      CSE
    0.0011 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1655 (  0.7%)    0.0835 (  0.4%)      LowerCHIRRTL
    0.1505 (  0.7%)    0.1505 (  0.8%)    InferWidths
    0.6853 (  3.0%)    0.6853 (  3.7%)    InferResets
    0.0509 (  0.2%)    0.0509 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0510 (  0.2%)    0.0510 (  0.3%)    PrefixModules
    0.5464 (  2.4%)    0.5464 (  2.9%)    LowerFIRRTLTypes
    2.3423 ( 10.2%)    1.1743 (  6.3%)    'firrtl.module' Pipeline
    0.8447 (  3.7%)    0.4497 (  2.4%)      ExpandWhens
    1.4935 (  6.5%)    0.7711 (  4.1%)      Canonicalizer
    0.3999 (  1.7%)    0.3999 (  2.1%)    Inliner
    1.5148 (  6.6%)    1.5148 (  8.1%)    IMConstProp
    0.0477 (  0.2%)    0.0477 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.2144 (  5.3%)    0.6085 (  3.2%)    'firrtl.module' Pipeline
    1.2121 (  5.3%)    0.6073 (  3.2%)      Canonicalizer
    0.3609 (  1.6%)    0.3609 (  1.9%)    CreateSiFiveMetadata
    1.2384 (  5.4%)    1.2384 (  6.6%)  LowerFIRRTLToHW
    0.2827 (  1.2%)    0.2827 (  1.5%)  HWMemSimImpl
    3.0182 ( 13.2%)    1.5098 (  8.0%)  'hw.module' Pipeline
    0.0910 (  0.4%)    0.0530 (  0.3%)    HWCleanup
    0.8418 (  3.7%)    0.4248 (  2.3%)    CSE
    0.0012 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.6514 (  7.2%)    0.8284 (  4.4%)    Canonicalizer
    0.0196 (  0.1%)    0.0122 (  0.1%)    HWLegalizeModules
    0.4034 (  1.8%)    0.2101 (  1.1%)    PrettifyVerilog
    5.5276 ( 24.2%)    5.5276 ( 29.5%)  ExportVerilog
    0.0053 (  0.0%)    0.0053 (  0.0%)  Rest
   22.8619 (100.0%)   18.7674 (100.0%)  Total

{
  totalTime: 18.803,
  maxMemory: 812691456
}
