(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[2305],{538:(e,n,i)=>{Promise.resolve().then(i.bind(i,8952))},8952:(e,n,i)=>{"use strict";i.r(n),i.d(n,{default:()=>r});var a=i(5155);i(2115);var t=i(4055),s=i(8370),o=i(2872);let r=()=>(0,a.jsxs)("div",{className:"bg-gray-100 min-h-screen flex flex-col",children:[(0,a.jsx)("div",{className:"bg-black",children:(0,a.jsx)(s.default,{})}),(0,a.jsx)(o.A,{title:"Foundry Compliance and Tapeout Qualification of Analog, Digital, and Mixed-Signal IC Designs for SCL 180nm CMOS Technology Node",duration:"180 minutes",speakers:["Venkata Reddy Kolagatla","Vivian Desalphine"],format:"Presentation",abstract:"ChipIN Centre under Chips to Startup (C2S) Programme was set up at C-DAC Bangalore by Ministry of Electronics and Information Technology (MeitY), Government of India, to catalyze chip designing in India by catering to fabless chip design ecosystem in the country. The facility provides Multi-Project Wafer (MPW) support to Academic Institutions, Startups and MSMEs by enabling access to SCL foundry and overseas foundries. It provides centralized EDA Design Tools (Synopsys, Cadence, and Siemens-EDA, Xilinx, Ansys, Keysight, Silvaco) for IC design flow. The facility also provides design services like Fab compliance checks, validation, integration of designs, coordinating with identified firm for packaging of fabricated chips and enabling characterization and prototyping in a centralized manner. A significant component of this effort is exposing Academia, Govt. R&D organizations, and Startups/MSMEs to the entire VLSI Design flow necessary to have their designs ready for fabrication at SCL Foundry.",domain:"Electronics Design Automation, Testing and Verification, Packaging and Manufacturing",keywords:"SCL 180nm CMOS process, Digital and Analog/Mixed-Signal ASIC designs, Design for Manufacturability (DFM), Reliability and Integrity, Physical Verification and Validation, Tape-out, Packaging",learningOutcomes:["Provides a detailed overview of the essential tapeout checks required for successfully designing and tape-out of Digital, Analog, and Mixed-Signal VLSI circuit designs using SCL 180nm technology.","It serves as a comprehensive guide for designers, offering critical insights and necessary inputs for preparing and submitting designs to SCL foundry.","This resource aims to ensure clarity and facilitate the seamless execution of tapeout processes, thereby enhancing the overall quality and reliability of integrated circuit fabrication for SCL 180nm Process Design Kit (PDK).","Vital resource for designers preparing to submit their designs to SCL, offering invaluable guidance and clarity.","Students and professionals working in the fields of ASIC design and verification, electronics product development, and related fields have a great opportunity to learn about Digital, Analog/Mixed-Signal design verification and validation flow targeting SCL 180nm technology node."],targetAudience:"The tutorial caters to a diverse audience, including VLSI professionals, experts, researchers, physical designers, custom layout developers, tech enthusiasts, students and lecturers.",prerequisites:"Should be familiar with basics of VLSI, Foundry Process and Technology, Digital and Analog Systems, basic knowledge of Digital VLSI ASIC design, and custom CMOS Analog/Mixed-Signal circuit design.",speakerBiographies:["Venkata Reddy Kolagatla is a Scientist-D working at C-DAC Bangalore for the past seven years.\nEarlier, he worked with Synopsys India Pvt. Ltd. for one year as Senior Analog Design Engineer\nand prior to that, for three years at Sandisk India Pvt Ltd as Design Engineer II. He is Gold\nMedalist from the prestigious NIT Tiruchirappalli in his masters in the VLSI Systems\nspecialization. He completed his B.Tech from Vignan’s Engineering College affiliated to JNTU\nKakinada in Electronics and Communication Engineering (ECE).\nDuring his professional career at Synopsys and Sandisk, he worked on SDR/DDR1/DDR2/DDR3\nindustry standard Signal/Power Integrity aware IO Designs (Input receivers and Output\ntransmitters) with Electrostatic discharge (ESD) and Latch-up considerations. His contributions\ninvolve design & development of peripherals (include Analog mixers, Duty Cycle Correctors,\nFrequency Dividers, Signal Drivers, On-Die Termination (ODT) Circuits, Calibration Circuits for\nProcess Voltage & Temperature variations) for Single Data Rate (SDR), Double Data Rate\n(DDR), DDR2 and DDR3 speeds of 2D/3D NAND flash memories.\nCurrently at C-DAC Bangalore, Mr. Venkat has worked in the areas of Cryptography, tamper\nresistant Crypto IP Cores Design, Development and Validation, System-On-Chip (SoC) Design\nand Development, SoC Peripherals such as Serial Peripheral Interface (SPI), Quad SPI (QSPI),\nPulse Width Modulator (PWM), General Purpose Input Output Circuits (GPIOs), Timers,\nWatchdog Timer (WDT) Design and Implementation, Digital ASIC Physical Design and Physical\nVerification, etc.\nHe played a key role in earlier SMDP C2SD project where he was instrumental in establishing\nRTL to GDS II IC Design flow using SCL 180nm PDK with the Cadence and Siemens EDA Tools.\nThe experience gained was tremendously valuable in the physical verification of the various\ndesigns from academic institutes across the country. As part of Chip Centre, he led a team\n\nthat carried out the physical design of SPI enabled AES Encryptor and IEEE 754 FPU (Single-\nPrecision) Digital ASICs from RTL design to GDS-II generation using SCL 180nm foundry PDK\n\nand successfully completed the tapeout for both the designs to SCL Foundry. As part of ChipIN\nCentre activities under Chips to Start-up (C2S) Programme, he is involved in design and\n\ndevelopment activities targeting ASIC and technically supporting various academic institutes\nacross the country.\nHis technical strengths and interests include FPGA and ASIC based design and development,\nAnalog and Mixed-Signal Design, IP core development of algorithms for Cryptanalysis/\nCryptography, Post Quantum Cryptography, Signal Integrity, and Power Integrity aware IO\ndesign, SoC design and development. He has numerous publications in reputed international\njournals and conferences, and he has presented at various seminars, workshops, and\ninternational conferences; he is widely recognized for his impactful research contributions.","Vivian Desalphine is Scientist-F at Centre for Development of Advanced Computing (C-DAC),\nBangalore with 20 years of experience. He is currently involved in Chips-to-Startup\nProgramme, Design Linked Incentive and RISC-V based GPU development. He has been\ninvolved in various projects and programmes of national importance, viz. Microprocessor\nDevelopment Programme, Chip-Centre for SMDP Chips-to-Systems Design, Cryptographic\nModule Validation Technologies, Enhanced Decryption Tool on Heterogeneous Platform,\n\nDesign and Development of a Cooperative High Performance Traffic Generator for Time-\nSensitive Network Analysis, Advanced Research in Ubiquitous Computing, Cryptanalysis:\n\nNovel Approaches and Intelligent techniques. His research interests include Computer\nArchitecture, VLSI design and implementation, embedded processor subsystem design,\ncaches, secure microprocessor architectures, SoC design, memory controllers, wired and\nwireless network media access controller design, hardware acceleration of domain-specific\napplications, ASIC & FPGA-based digital designs, etc.\nHis professional experience includes Digital VLSI design and development, IP core design and\ndevelopment of hardware modules for RISC-V based microprocessor and GPU, FIPS 140-2\nsecurity compliant IP core design and development, IP integration and tapeout activities for\nDigital Design tapeout as part of Chip-Centre, IP core design and development of algorithms\nfor Cryptanalysis/Cryptography, IP Core design and development for next-generation Gigabit\n(10GbE/40GbE) Ethernet MACs and IEEE 802.15.4 MAC hardware primitives, etc.\nHe holds a B.Tech in Electronics and Communications Engineering from the University of\nKerala, and has completed his Masters in Digital Signal Processing from the Department of\nElectronic & Electrical Engineering, University of Strathclyde, United Kingdom. His research\nhas been published in several international conferences, and he has presented at various\nseminars, workshops, and international conferences. In addition, he has filed a patent and\nalso been involved in numerous efforts towards industry transfer of technology."],basicStructure:"The tutorial titled:\n“Foundry Compliance and Tapeout Qualification of Analog, Digital, and Mixed‑Signal IC Designs for SCL 180nm CMOS Technology Node”\nwill be highly relevant to students, researchers and professionals working in the area of ASIC design.\n\n1. Introduction and Overview of Physical Validation (30 Mins)\n   a. Introduction to ChipIN Centre and Physical verification & validation of designs for SCL 180nm PDK\n   b. Digital and Analog/Mixed‑Signal ASICs fabricated at SCL 180nm foundry\n\n2. Procedures Prior To Physical Verification for the Digital & Analog/Mixed‑Signal Designs Using SCL 180nm PDK (60 Mins)\n   a. Insertion of Silicon Number\n   b. Seal‑ring Placement\n   c. Die Protection requirements\n   d. Pad pitch Requirements\n   e. Crystal Oscillator Pads and their placement\n   f. Power pads and Filler Cells requirements\n   g. Clock Pads (Clock buffers) requirements and placement\n   h. Output pads drive strength requirements to drive the load\n   i. Input pads termination circuitry requirements to avoid signal reflections\n   j. Dummy Cells Placement\n   k. Powering the Full‑Chip for SCL 180nm technology\n   l. IO Pad Ring Establishment with Cut‑cells (pvcf)\n   m. IO Pad Ring Establishment with Cut‑cells (pvce)\n\n3. Physical Verification of the Digital & Analog/Mixed‑Signal Designs Using SCL 180nm Technology PDK (50 Mins)\n   a. Design Rule Checks\n   b. Electrical Rule Checks\n   c. Antenna Checks\n   d. Layout versus Schematic\n   e. PEX Extraction\n   f. Spice Simulations (for all PVT variations)\n   g. Design for Manufacturability\n   h. Design for Reliability\n   i. Design for Integrity\n   j. Design for Assembly\n   k. Timing Sign‑off\n   l. Tape‑out Sign‑off\n   m. Tapeout submission form checklist\n   n. Reticle Definitions\n   o. MPW Shuttles for Fabrication\n\n4. Packaging Requirements (30 Mins)\n   a. QFN Packaging Definitions\n   b. Bond Pad Rules\n   c. Rules for Bond wire\n   d. Bonding Diagram\n   e. Labelling\n   f. Segmentation\n\n5. Critical Checklist for Tape‑out and Packaging (10 Mins)\n   a. For Analog Designs\n   b. For Digital Designs\n   c. For Mixed‑Signal Designs\n   d. For Packaging",youtubeVideoId:"GLBVMeprEbY",videoId:"GLBVMeprEbY",videoType:"youtube"}),(0,a.jsx)(t.A,{})]})}},e=>{var n=n=>e(e.s=n);e.O(0,[6711,6851,9921,1028,2872,8441,1517,7358],()=>n(538)),_N_E=e.O()}]);