<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_afec1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_afec1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__afec1_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__afec1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6242fe1f22ae6503131b29c14b34a5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a6242fe1f22ae6503131b29c14b34a5ce">REG_AFEC1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064000U)</td></tr>
<tr class="memdesc:a6242fe1f22ae6503131b29c14b34a5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Control Register  <a href="#a6242fe1f22ae6503131b29c14b34a5ce">More...</a><br /></td></tr>
<tr class="separator:a6242fe1f22ae6503131b29c14b34a5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d526ec92b8d56b2756a4d61c92818e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a80d526ec92b8d56b2756a4d61c92818e">REG_AFEC1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064004U)</td></tr>
<tr class="memdesc:a80d526ec92b8d56b2756a4d61c92818e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Mode Register  <a href="#a80d526ec92b8d56b2756a4d61c92818e">More...</a><br /></td></tr>
<tr class="separator:a80d526ec92b8d56b2756a4d61c92818e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9dcbb52963bbd01916f119fd147159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a9c9dcbb52963bbd01916f119fd147159">REG_AFEC1_EMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064008U)</td></tr>
<tr class="memdesc:a9c9dcbb52963bbd01916f119fd147159"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Extended Mode Register  <a href="#a9c9dcbb52963bbd01916f119fd147159">More...</a><br /></td></tr>
<tr class="separator:a9c9dcbb52963bbd01916f119fd147159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c9f4c44d466f188545213f84e77513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#af4c9f4c44d466f188545213f84e77513">REG_AFEC1_SEQ1R</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4006400CU)</td></tr>
<tr class="memdesc:af4c9f4c44d466f188545213f84e77513"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Sequence 1 Register  <a href="#af4c9f4c44d466f188545213f84e77513">More...</a><br /></td></tr>
<tr class="separator:af4c9f4c44d466f188545213f84e77513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0b244e8e12be5b7aa13e9b79baee05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#aea0b244e8e12be5b7aa13e9b79baee05">REG_AFEC1_SEQ2R</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064010U)</td></tr>
<tr class="memdesc:aea0b244e8e12be5b7aa13e9b79baee05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Sequence 2 Register  <a href="#aea0b244e8e12be5b7aa13e9b79baee05">More...</a><br /></td></tr>
<tr class="separator:aea0b244e8e12be5b7aa13e9b79baee05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa523103de8ff609769bb50ccc749b300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#aa523103de8ff609769bb50ccc749b300">REG_AFEC1_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064014U)</td></tr>
<tr class="memdesc:aa523103de8ff609769bb50ccc749b300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Enable Register  <a href="#aa523103de8ff609769bb50ccc749b300">More...</a><br /></td></tr>
<tr class="separator:aa523103de8ff609769bb50ccc749b300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfb7a316d97a65c9569e73ced17ff2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a4dfb7a316d97a65c9569e73ced17ff2e">REG_AFEC1_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064018U)</td></tr>
<tr class="memdesc:a4dfb7a316d97a65c9569e73ced17ff2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Disable Register  <a href="#a4dfb7a316d97a65c9569e73ced17ff2e">More...</a><br /></td></tr>
<tr class="separator:a4dfb7a316d97a65c9569e73ced17ff2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e49cedf33fa9e416834cee3d4875b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a3e49cedf33fa9e416834cee3d4875b39">REG_AFEC1_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4006401CU)</td></tr>
<tr class="memdesc:a3e49cedf33fa9e416834cee3d4875b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Status Register  <a href="#a3e49cedf33fa9e416834cee3d4875b39">More...</a><br /></td></tr>
<tr class="separator:a3e49cedf33fa9e416834cee3d4875b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e311722a6c3de6a6e7f66e0882ebb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a2e311722a6c3de6a6e7f66e0882ebb4c">REG_AFEC1_LCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40064020U)</td></tr>
<tr class="memdesc:a2e311722a6c3de6a6e7f66e0882ebb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Last Converted Data Register  <a href="#a2e311722a6c3de6a6e7f66e0882ebb4c">More...</a><br /></td></tr>
<tr class="separator:a2e311722a6c3de6a6e7f66e0882ebb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af625643524f18ecb3d012951f816cd5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#af625643524f18ecb3d012951f816cd5f">REG_AFEC1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064024U)</td></tr>
<tr class="memdesc:af625643524f18ecb3d012951f816cd5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Interrupt Enable Register  <a href="#af625643524f18ecb3d012951f816cd5f">More...</a><br /></td></tr>
<tr class="separator:af625643524f18ecb3d012951f816cd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb3cbebebc649cd6b83de627ea7ad8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#abfb3cbebebc649cd6b83de627ea7ad8b">REG_AFEC1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064028U)</td></tr>
<tr class="memdesc:abfb3cbebebc649cd6b83de627ea7ad8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Interrupt Disable Register  <a href="#abfb3cbebebc649cd6b83de627ea7ad8b">More...</a><br /></td></tr>
<tr class="separator:abfb3cbebebc649cd6b83de627ea7ad8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c41c6a1e12cf96767e0a2ae69f321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a21c41c6a1e12cf96767e0a2ae69f321c">REG_AFEC1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4006402CU)</td></tr>
<tr class="memdesc:a21c41c6a1e12cf96767e0a2ae69f321c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Interrupt Mask Register  <a href="#a21c41c6a1e12cf96767e0a2ae69f321c">More...</a><br /></td></tr>
<tr class="separator:a21c41c6a1e12cf96767e0a2ae69f321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942424819003b618b086b580901b7489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a942424819003b618b086b580901b7489">REG_AFEC1_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40064030U)</td></tr>
<tr class="memdesc:a942424819003b618b086b580901b7489"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Interrupt Status Register  <a href="#a942424819003b618b086b580901b7489">More...</a><br /></td></tr>
<tr class="separator:a942424819003b618b086b580901b7489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd2ca5d9e84c251fc0259b603dd79e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#abfd2ca5d9e84c251fc0259b603dd79e9">REG_AFEC1_OVER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4006404CU)</td></tr>
<tr class="memdesc:abfd2ca5d9e84c251fc0259b603dd79e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Overrun Status Register  <a href="#abfd2ca5d9e84c251fc0259b603dd79e9">More...</a><br /></td></tr>
<tr class="separator:abfd2ca5d9e84c251fc0259b603dd79e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabce9586dcff58a58334b10be4e52f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#aabce9586dcff58a58334b10be4e52f1f">REG_AFEC1_CWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064050U)</td></tr>
<tr class="memdesc:aabce9586dcff58a58334b10be4e52f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Compare Window Register  <a href="#aabce9586dcff58a58334b10be4e52f1f">More...</a><br /></td></tr>
<tr class="separator:aabce9586dcff58a58334b10be4e52f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce7b9f88914d8d9c9989284d06ff420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#adce7b9f88914d8d9c9989284d06ff420">REG_AFEC1_CGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064054U)</td></tr>
<tr class="memdesc:adce7b9f88914d8d9c9989284d06ff420"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Gain Register  <a href="#adce7b9f88914d8d9c9989284d06ff420">More...</a><br /></td></tr>
<tr class="separator:adce7b9f88914d8d9c9989284d06ff420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac894c37acbd86e033faab2ca625b6677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ac894c37acbd86e033faab2ca625b6677">REG_AFEC1_DIFFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064060U)</td></tr>
<tr class="memdesc:ac894c37acbd86e033faab2ca625b6677"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Differential Register  <a href="#ac894c37acbd86e033faab2ca625b6677">More...</a><br /></td></tr>
<tr class="separator:ac894c37acbd86e033faab2ca625b6677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec0869d184ee90ee4780a53b873ab3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#aaec0869d184ee90ee4780a53b873ab3c">REG_AFEC1_CSELR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064064U)</td></tr>
<tr class="memdesc:aaec0869d184ee90ee4780a53b873ab3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Selection Register  <a href="#aaec0869d184ee90ee4780a53b873ab3c">More...</a><br /></td></tr>
<tr class="separator:aaec0869d184ee90ee4780a53b873ab3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6bb755c17668c1fa40eee55bd0a0f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ad6bb755c17668c1fa40eee55bd0a0f63">REG_AFEC1_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40064068U)</td></tr>
<tr class="memdesc:ad6bb755c17668c1fa40eee55bd0a0f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Data Register  <a href="#ad6bb755c17668c1fa40eee55bd0a0f63">More...</a><br /></td></tr>
<tr class="separator:ad6bb755c17668c1fa40eee55bd0a0f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64bfba911446511e4bc318461142a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ab64bfba911446511e4bc318461142a49">REG_AFEC1_COCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4006406CU)</td></tr>
<tr class="memdesc:ab64bfba911446511e4bc318461142a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Offset Compensation Register  <a href="#ab64bfba911446511e4bc318461142a49">More...</a><br /></td></tr>
<tr class="separator:ab64bfba911446511e4bc318461142a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1da91807f3f8f3b5f19db2ab644a806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ad1da91807f3f8f3b5f19db2ab644a806">REG_AFEC1_TEMPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064070U)</td></tr>
<tr class="memdesc:ad1da91807f3f8f3b5f19db2ab644a806"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Temperature Sensor Mode Register  <a href="#ad1da91807f3f8f3b5f19db2ab644a806">More...</a><br /></td></tr>
<tr class="separator:ad1da91807f3f8f3b5f19db2ab644a806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2946d35cfb5a0a8ba71de1baeb46e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ab2946d35cfb5a0a8ba71de1baeb46e30">REG_AFEC1_TEMPCWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064074U)</td></tr>
<tr class="memdesc:ab2946d35cfb5a0a8ba71de1baeb46e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Temperature Compare Window Register  <a href="#ab2946d35cfb5a0a8ba71de1baeb46e30">More...</a><br /></td></tr>
<tr class="separator:ab2946d35cfb5a0a8ba71de1baeb46e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac195863a9f7732099fd8423d7071ba1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ac195863a9f7732099fd8423d7071ba1e">REG_AFEC1_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064094U)</td></tr>
<tr class="memdesc:ac195863a9f7732099fd8423d7071ba1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Analog Control Register  <a href="#ac195863a9f7732099fd8423d7071ba1e">More...</a><br /></td></tr>
<tr class="separator:ac195863a9f7732099fd8423d7071ba1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03922731c53a72436b8e5c4903c5461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#af03922731c53a72436b8e5c4903c5461">REG_AFEC1_SHMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640A0U)</td></tr>
<tr class="memdesc:af03922731c53a72436b8e5c4903c5461"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Sample &amp; Hold Mode Register  <a href="#af03922731c53a72436b8e5c4903c5461">More...</a><br /></td></tr>
<tr class="separator:af03922731c53a72436b8e5c4903c5461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0b94b1a8d5ccf51ae2c1b365dbf04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a9d0b94b1a8d5ccf51ae2c1b365dbf04b">REG_AFEC1_COSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640D0U)</td></tr>
<tr class="memdesc:a9d0b94b1a8d5ccf51ae2c1b365dbf04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Correction Select Register  <a href="#a9d0b94b1a8d5ccf51ae2c1b365dbf04b">More...</a><br /></td></tr>
<tr class="separator:a9d0b94b1a8d5ccf51ae2c1b365dbf04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5b20fec1c211d5bf7287986589875e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a6e5b20fec1c211d5bf7287986589875e">REG_AFEC1_CVR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640D4U)</td></tr>
<tr class="memdesc:a6e5b20fec1c211d5bf7287986589875e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Correction Values Register  <a href="#a6e5b20fec1c211d5bf7287986589875e">More...</a><br /></td></tr>
<tr class="separator:a6e5b20fec1c211d5bf7287986589875e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a209875dc9a5570b2157a05acd480c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ab3a209875dc9a5570b2157a05acd480c">REG_AFEC1_CECR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640D8U)</td></tr>
<tr class="memdesc:ab3a209875dc9a5570b2157a05acd480c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Channel Error Correction Register  <a href="#ab3a209875dc9a5570b2157a05acd480c">More...</a><br /></td></tr>
<tr class="separator:ab3a209875dc9a5570b2157a05acd480c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653beaf27e00f7078d8999d33f72e1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#a653beaf27e00f7078d8999d33f72e1db">REG_AFEC1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640E4U)</td></tr>
<tr class="memdesc:a653beaf27e00f7078d8999d33f72e1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Write Protection Mode Register  <a href="#a653beaf27e00f7078d8999d33f72e1db">More...</a><br /></td></tr>
<tr class="separator:a653beaf27e00f7078d8999d33f72e1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27b72e8ee7ac04d6fa04b3ea25bee3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__afec1_8h.xhtml#ad27b72e8ee7ac04d6fa04b3ea25bee3d">REG_AFEC1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400640E8U)</td></tr>
<tr class="memdesc:ad27b72e8ee7ac04d6fa04b3ea25bee3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC1) AFEC Write Protection Status Register  <a href="#ad27b72e8ee7ac04d6fa04b3ea25bee3d">More...</a><br /></td></tr>
<tr class="separator:ad27b72e8ee7ac04d6fa04b3ea25bee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac195863a9f7732099fd8423d7071ba1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac195863a9f7732099fd8423d7071ba1e">&sect;&nbsp;</a></span>REG_AFEC1_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_ACR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Analog Control Register </p>

</div>
</div>
<a id="ad6bb755c17668c1fa40eee55bd0a0f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6bb755c17668c1fa40eee55bd0a0f63">&sect;&nbsp;</a></span>REG_AFEC1_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40064068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Data Register </p>

</div>
</div>
<a id="ab3a209875dc9a5570b2157a05acd480c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a209875dc9a5570b2157a05acd480c">&sect;&nbsp;</a></span>REG_AFEC1_CECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CECR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Error Correction Register </p>

</div>
</div>
<a id="adce7b9f88914d8d9c9989284d06ff420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce7b9f88914d8d9c9989284d06ff420">&sect;&nbsp;</a></span>REG_AFEC1_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Gain Register </p>

</div>
</div>
<a id="a4dfb7a316d97a65c9569e73ced17ff2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfb7a316d97a65c9569e73ced17ff2e">&sect;&nbsp;</a></span>REG_AFEC1_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CHDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Disable Register </p>

</div>
</div>
<a id="aa523103de8ff609769bb50ccc749b300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa523103de8ff609769bb50ccc749b300">&sect;&nbsp;</a></span>REG_AFEC1_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CHER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Enable Register </p>

</div>
</div>
<a id="a3e49cedf33fa9e416834cee3d4875b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e49cedf33fa9e416834cee3d4875b39">&sect;&nbsp;</a></span>REG_AFEC1_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CHSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4006401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Status Register </p>

</div>
</div>
<a id="ab64bfba911446511e4bc318461142a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64bfba911446511e4bc318461142a49">&sect;&nbsp;</a></span>REG_AFEC1_COCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_COCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4006406CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Offset Compensation Register </p>

</div>
</div>
<a id="a9d0b94b1a8d5ccf51ae2c1b365dbf04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0b94b1a8d5ccf51ae2c1b365dbf04b">&sect;&nbsp;</a></span>REG_AFEC1_COSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_COSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Correction Select Register </p>

</div>
</div>
<a id="a6242fe1f22ae6503131b29c14b34a5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6242fe1f22ae6503131b29c14b34a5ce">&sect;&nbsp;</a></span>REG_AFEC1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Control Register </p>

</div>
</div>
<a id="aaec0869d184ee90ee4780a53b873ab3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec0869d184ee90ee4780a53b873ab3c">&sect;&nbsp;</a></span>REG_AFEC1_CSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CSELR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Selection Register </p>

</div>
</div>
<a id="a6e5b20fec1c211d5bf7287986589875e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5b20fec1c211d5bf7287986589875e">&sect;&nbsp;</a></span>REG_AFEC1_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CVR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Correction Values Register </p>

</div>
</div>
<a id="aabce9586dcff58a58334b10be4e52f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabce9586dcff58a58334b10be4e52f1f">&sect;&nbsp;</a></span>REG_AFEC1_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_CWR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Compare Window Register </p>

</div>
</div>
<a id="ac894c37acbd86e033faab2ca625b6677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac894c37acbd86e033faab2ca625b6677">&sect;&nbsp;</a></span>REG_AFEC1_DIFFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_DIFFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Differential Register </p>

</div>
</div>
<a id="a9c9dcbb52963bbd01916f119fd147159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9dcbb52963bbd01916f119fd147159">&sect;&nbsp;</a></span>REG_AFEC1_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_EMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Extended Mode Register </p>

</div>
</div>
<a id="abfb3cbebebc649cd6b83de627ea7ad8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb3cbebebc649cd6b83de627ea7ad8b">&sect;&nbsp;</a></span>REG_AFEC1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Interrupt Disable Register </p>

</div>
</div>
<a id="af625643524f18ecb3d012951f816cd5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af625643524f18ecb3d012951f816cd5f">&sect;&nbsp;</a></span>REG_AFEC1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40064024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Interrupt Enable Register </p>

</div>
</div>
<a id="a21c41c6a1e12cf96767e0a2ae69f321c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c41c6a1e12cf96767e0a2ae69f321c">&sect;&nbsp;</a></span>REG_AFEC1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4006402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Interrupt Mask Register </p>

</div>
</div>
<a id="a942424819003b618b086b580901b7489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942424819003b618b086b580901b7489">&sect;&nbsp;</a></span>REG_AFEC1_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_ISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40064030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Interrupt Status Register </p>

</div>
</div>
<a id="a2e311722a6c3de6a6e7f66e0882ebb4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e311722a6c3de6a6e7f66e0882ebb4c">&sect;&nbsp;</a></span>REG_AFEC1_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_LCDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40064020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Last Converted Data Register </p>

</div>
</div>
<a id="a80d526ec92b8d56b2756a4d61c92818e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d526ec92b8d56b2756a4d61c92818e">&sect;&nbsp;</a></span>REG_AFEC1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Mode Register </p>

</div>
</div>
<a id="abfd2ca5d9e84c251fc0259b603dd79e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd2ca5d9e84c251fc0259b603dd79e9">&sect;&nbsp;</a></span>REG_AFEC1_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_OVER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4006404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Overrun Status Register </p>

</div>
</div>
<a id="af4c9f4c44d466f188545213f84e77513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c9f4c44d466f188545213f84e77513">&sect;&nbsp;</a></span>REG_AFEC1_SEQ1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_SEQ1R&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4006400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Sequence 1 Register </p>

</div>
</div>
<a id="aea0b244e8e12be5b7aa13e9b79baee05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0b244e8e12be5b7aa13e9b79baee05">&sect;&nbsp;</a></span>REG_AFEC1_SEQ2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_SEQ2R&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Channel Sequence 2 Register </p>

</div>
</div>
<a id="af03922731c53a72436b8e5c4903c5461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03922731c53a72436b8e5c4903c5461">&sect;&nbsp;</a></span>REG_AFEC1_SHMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_SHMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Sample &amp; Hold Mode Register </p>

</div>
</div>
<a id="ab2946d35cfb5a0a8ba71de1baeb46e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2946d35cfb5a0a8ba71de1baeb46e30">&sect;&nbsp;</a></span>REG_AFEC1_TEMPCWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_TEMPCWR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Temperature Compare Window Register </p>

</div>
</div>
<a id="ad1da91807f3f8f3b5f19db2ab644a806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1da91807f3f8f3b5f19db2ab644a806">&sect;&nbsp;</a></span>REG_AFEC1_TEMPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_TEMPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40064070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Temperature Sensor Mode Register </p>

</div>
</div>
<a id="a653beaf27e00f7078d8999d33f72e1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a653beaf27e00f7078d8999d33f72e1db">&sect;&nbsp;</a></span>REG_AFEC1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400640E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Write Protection Mode Register </p>

</div>
</div>
<a id="ad27b72e8ee7ac04d6fa04b3ea25bee3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27b72e8ee7ac04d6fa04b3ea25bee3d">&sect;&nbsp;</a></span>REG_AFEC1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC1_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400640E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC1) AFEC Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
