Analysis & Synthesis report for testRam
Tue Dec 01 15:58:05 2020
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated
 13. Source assignments for testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated
 14. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer
 15. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri
 16. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0
 17. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1
 18. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri
 19. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0
 20. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2
 21. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri
 22. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0
 23. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay
 24. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i
 25. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
 26. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter
 27. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri
 28. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1
 29. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi
 30. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 31. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1
 32. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1
 33. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2
 34. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2|alt_dspbuilder_SBF:Outputi
 35. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 36. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator
 37. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator|alt_dspbuilder_SBusLogical:LogicalBusOperatori
 38. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2
 39. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i
 40. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
 41. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus
 42. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus|alt_dspbuilder_SBF:Outputi
 43. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 44. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1
 45. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i
 46. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
 47. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter
 48. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri
 49. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram
 50. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1
 51. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5
 52. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i
 53. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
 54. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4
 55. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i
 56. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
 57. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3
 58. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i
 59. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0
 60. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0
 61. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi
 62. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 63. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1
 64. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1|alt_dspbuilder_SBF:Outputi
 65. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 66. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2
 67. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2|alt_dspbuilder_SBF:Outputi
 68. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 69. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3
 70. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3|alt_dspbuilder_SBF:Outputi
 71. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 72. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4
 73. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4|alt_dspbuilder_SBF:Outputi
 74. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 75. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5
 76. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi
 77. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 78. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6
 79. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6|alt_dspbuilder_SBF:Outputi
 80. Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 81. altsyncram Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi"
 83. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
 84. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi"
 85. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i"
 86. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter"
 87. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i"
 88. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
 89. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi"
 90. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter"
 91. Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i"
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 01 15:58:05 2020           ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Revision Name                      ; testRam                                         ;
; Top-level Entity Name              ; testRam                                         ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 134                                             ;
;     Total combinational functions  ; 94                                              ;
;     Dedicated logic registers      ; 68                                              ;
; Total registers                    ; 68                                              ;
; Total pins                         ; 76                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 480,000                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; testRam            ; testRam            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+--------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+--------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; hdl/testRam_GN.vhd                               ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd                               ;         ;
; hdl/testRam_GN_testRam_ram.vhd                   ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd                   ;         ;
; hdl/testRam_GN_testRam_ram_counter1.vhd          ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter1.vhd          ;         ;
; hdl/testRam_GN_testRam_ram_counter.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter.vhd           ;         ;
; hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd           ;         ;
; hdl/alt_dspbuilder_SBF.vhd                       ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBF.vhd                       ;         ;
; hdl/alt_dspbuilder_sAltrPropagate.vhd            ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd            ;         ;
; hdl/alt_dspbuilder_cast_GNA7YF6ZOH.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GNA7YF6ZOH.vhd           ;         ;
; hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd           ;         ;
; hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd          ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd          ;         ;
; hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd          ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd          ;         ;
; hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd        ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd        ;         ;
; hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd          ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd          ;         ;
; hdl/alt_dspbuilder_SDelay.vhd                    ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd                    ;         ;
; hdl/alt_dspbuilder_delay_GNLRSWL7NV.vhd          ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNLRSWL7NV.vhd          ;         ;
; hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd          ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd          ;         ;
; hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd        ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd        ;         ;
; hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd        ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd        ;         ;
; hdl/alt_dspbuilder_gnd_GN.vhd                    ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd                    ;         ;
; hdl/alt_dspbuilder_logical_bus_op_GNOC3X2UWP.vhd ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNOC3X2UWP.vhd ;         ;
; hdl/alt_dspbuilder_SBusLogical.vhd               ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd               ;         ;
; hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd    ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd    ;         ;
; hdl/alt_dspbuilder_sMuxAltr.vhd                  ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd                  ;         ;
; hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd    ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd    ;         ;
; hdl/alt_dspbuilder_port_GN2CABCRLL.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GN2CABCRLL.vhd           ;         ;
; hdl/alt_dspbuilder_port_GN37ALZBS4.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd           ;         ;
; hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd           ;         ;
; hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd           ;         ;
; hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd           ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd           ;         ;
; hdl/alt_dspbuilder_vcc_GN.vhd                    ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd                    ;         ;
; hdl/testRam.vhd                                  ; yes             ; User VHDL File               ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd                                  ;         ;
; lpm_mux.tdf                                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;         ;
; aglobal160.inc                                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                ;         ;
; muxlut.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/muxlut.inc                                                    ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                                                  ;         ;
; altshift.inc                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                                                  ;         ;
; db/mux_cbe.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/mux_cbe.tdf                                   ;         ;
; db/mux_1de.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/mux_1de.tdf                                   ;         ;
; lpm_counter.tdf                                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;         ;
; lpm_constant.inc                                 ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                              ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;         ;
; cmpconst.inc                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                  ;         ;
; lpm_compare.inc                                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                               ;         ;
; lpm_counter.inc                                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                               ;         ;
; dffeea.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                                    ;         ;
; alt_counter_stratix.inc                          ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;         ;
; db/cntr_50o.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/cntr_50o.tdf                                  ;         ;
; db/cmpr_5mc.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/cmpr_5mc.tdf                                  ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_0uu3.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_0uu3.tdf                           ;         ;
; db/decode_d0b.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/decode_d0b.tdf                                ;         ;
; db/decode_6ca.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/decode_6ca.tdf                                ;         ;
; db/mux_bsb.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/mux_bsb.tdf                                   ;         ;
; db/altsyncram_9qu3.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_9qu3.tdf                           ;         ;
+--------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 76               ;
; Total memory bits        ; 480000           ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; Clock~input      ;
; Maximum fan-out          ; 164              ;
; Total fan-out            ; 3464             ;
; Average fan-out          ; 8.45             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                   ; Entity Name                           ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |testRam                                                          ; 94 (1)            ; 68 (0)       ; 480000      ; 0            ; 0       ; 0         ; 0         ; 76   ; 0            ; |testRam                                                                                                                                                                                                                                              ; testRam                               ; work         ;
;    |testRam_GN:\testRam_GN_0:inst_testRam_GN_0|                   ; 93 (0)            ; 68 (0)       ; 480000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0                                                                                                                                                                                                   ; testRam_GN                            ; work         ;
;       |testRam_GN_testRam_ram:testram_ram_0|                      ; 93 (0)            ; 68 (0)       ; 480000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0                                                                                                                                                              ; testRam_GN_testRam_ram                ; work         ;
;          |alt_dspbuilder_delay_GNGQ56ZS4N:delay3|                 ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3                                                                                                                       ; alt_dspbuilder_delay_GNGQ56ZS4N       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNGQ56ZS4N:delay5|                 ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5                                                                                                                       ; alt_dspbuilder_delay_GNGQ56ZS4N       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNLRSWL7NV:delay2|                 ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2                                                                                                                       ; alt_dspbuilder_delay_GNLRSWL7NV       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNQBXYU75H:delay1|                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1                                                                                                                       ; alt_dspbuilder_delay_GNQBXYU75H       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_delay_GNQBXYU75H:delay4|                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4                                                                                                                       ; alt_dspbuilder_delay_GNQBXYU75H       ; work         ;
;             |alt_dspbuilder_SDelay:Delay1i|                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i                                                                                         ; alt_dspbuilder_SDelay                 ; work         ;
;          |alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|       ; 2 (0)             ; 0 (0)        ; 240000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1                                                                                                             ; alt_dspbuilder_dualram_GNPI5EKKTA     ; work         ;
;             |altsyncram:u1|                                       ; 2 (0)             ; 0 (0)        ; 240000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1                                                                                               ; altsyncram                            ; work         ;
;                |altsyncram_0uu3:auto_generated|                   ; 2 (0)             ; 0 (0)        ; 240000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated                                                                ; altsyncram_0uu3                       ; work         ;
;                   |decode_d0b:decode2|                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2                                             ; decode_d0b                            ; work         ;
;          |alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|        ; 0 (0)             ; 2 (0)        ; 240000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram                                                                                                              ; alt_dspbuilder_dualram_GNYFEXMTMW     ; work         ;
;             |altsyncram:u1|                                       ; 0 (0)             ; 2 (0)        ; 240000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1                                                                                                ; altsyncram                            ; work         ;
;                |altsyncram_9qu3:auto_generated|                   ; 0 (0)             ; 2 (2)        ; 240000      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated                                                                 ; altsyncram_9qu3                       ; work         ;
;          |alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1                                                                                                           ; alt_dspbuilder_multiplexer_GNAIWAHV3K ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                  ; alt_dspbuilder_sMuxAltr               ; work         ;
;                |lpm_mux:\gc:U0|                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                                   ; lpm_mux                               ; work         ;
;                   |mux_cbe:auto_generated|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_cbe:auto_generated                            ; mux_cbe                               ; work         ;
;          |alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer                                                                                                            ; alt_dspbuilder_multiplexer_GNAIWAHV3K ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                   ; alt_dspbuilder_sMuxAltr               ; work         ;
;                |lpm_mux:\gc:U0|                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                                    ; lpm_mux                               ; work         ;
;                   |mux_cbe:auto_generated|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_cbe:auto_generated                             ; mux_cbe                               ; work         ;
;          |alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|     ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2                                                                                                           ; alt_dspbuilder_multiplexer_GNCALBUTDR ; work         ;
;             |alt_dspbuilder_sMuxAltr:nto1Multiplexeri|            ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri                                                                  ; alt_dspbuilder_sMuxAltr               ; work         ;
;                |lpm_mux:\gc:U0|                                   ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0                                                   ; lpm_mux                               ; work         ;
;                   |mux_1de:auto_generated|                        ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated                            ; mux_1de                               ; work         ;
;          |testRam_GN_testRam_ram_counter1:testram_ram_counter1_0| ; 20 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0                                                                                                       ; testRam_GN_testRam_ram_counter1       ; work         ;
;             |alt_dspbuilder_counter_GNIBE3FG2X:counter|           ; 20 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter                                                             ; alt_dspbuilder_counter_GNIBE3FG2X     ; work         ;
;                |lpm_counter:Counteri|                             ; 20 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri                                        ; lpm_counter                           ; work         ;
;                   |cntr_50o:auto_generated|                       ; 20 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated                ; cntr_50o                              ; work         ;
;                      |cmpr_5mc:cmpr1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|cmpr_5mc:cmpr1 ; cmpr_5mc                              ; work         ;
;          |testRam_GN_testRam_ram_counter:testram_ram_counter_0|   ; 21 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0                                                                                                         ; testRam_GN_testRam_ram_counter        ; work         ;
;             |alt_dspbuilder_counter_GNIBE3FG2X:counter|           ; 21 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter                                                               ; alt_dspbuilder_counter_GNIBE3FG2X     ; work         ;
;                |lpm_counter:Counteri|                             ; 21 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri                                          ; lpm_counter                           ; work         ;
;                   |cntr_50o:auto_generated|                       ; 21 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated                  ; cntr_50o                              ; work         ;
;                      |cmpr_5mc:cmpr1|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|lpm_counter:Counteri|cntr_50o:auto_generated|cmpr_5mc:cmpr1   ; cmpr_5mc                              ; work         ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 10000        ; 24           ; 10000        ; 24           ; 240000 ; None ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 10000        ; 24           ; 10000        ; 24           ; 240000 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|address_reg_b[0]     ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|address_reg_b[0]     ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|out_address_reg_b[0] ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated|out_address_reg_b[0] ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][13]                             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][0]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][1]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][2]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][3]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][4]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][5]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][6]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][7]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][8]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][9]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][10]                             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][11]                             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[1][12]                             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][13]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][13]                             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][0]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][1]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][2]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][3]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][3]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][4]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][4]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][5]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][5]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][6]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][7]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][7]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][8]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                                ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][9]                              ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][10]                             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][11]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][11]                             ;
; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][12]                               ; Merged with testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|DelayLine[0][12]                             ;
; Total Number of Removed Registers = 30                                                                                                                                                             ;                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |testRam|testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_1de:auto_generated|result_node[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer ;
+------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                                                                                               ;
+------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+
; number_inputs          ; 2                ; Signed Integer                                                                                                                     ;
; pipeline               ; 0                ; Signed Integer                                                                                                                     ;
; width                  ; 1                ; Signed Integer                                                                                                                     ;
; hdltype                ; STD_LOGIC_VECTOR ; String                                                                                                                             ;
; use_one_hot_select_bus ; 0                ; Signed Integer                                                                                                                     ;
+------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_pipeline   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; lpm_size       ; 2     ; Signed Integer                                                                                                                                                                                 ;
; lpm_widths     ; 1     ; Signed Integer                                                                                                                                                                                 ;
; lpm_width      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; selonehot      ; 0     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0 ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                          ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                ;
; LPM_WIDTH              ; 1             ; Signed Integer                                                                                                                                                                                ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                                                                                                                                ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                ;
; CBXI_PARAMETER         ; mux_cbe       ; Untyped                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                       ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1 ;
+------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                                                                                                ;
+------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; number_inputs          ; 2                ; Signed Integer                                                                                                                      ;
; pipeline               ; 0                ; Signed Integer                                                                                                                      ;
; width                  ; 1                ; Signed Integer                                                                                                                      ;
; hdltype                ; STD_LOGIC_VECTOR ; String                                                                                                                              ;
; use_one_hot_select_bus ; 0                ; Signed Integer                                                                                                                      ;
+------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_pipeline   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; lpm_size       ; 2     ; Signed Integer                                                                                                                                                                                  ;
; lpm_widths     ; 1     ; Signed Integer                                                                                                                                                                                  ;
; lpm_width      ; 1     ; Signed Integer                                                                                                                                                                                  ;
; selonehot      ; 0     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                 ;
; LPM_WIDTH              ; 1             ; Signed Integer                                                                                                                                                                                 ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; mux_cbe       ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                        ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2 ;
+------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value            ; Type                                                                                                                                ;
+------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; number_inputs          ; 2                ; Signed Integer                                                                                                                      ;
; pipeline               ; 0                ; Signed Integer                                                                                                                      ;
; width                  ; 24               ; Signed Integer                                                                                                                      ;
; hdltype                ; STD_LOGIC_VECTOR ; String                                                                                                                              ;
; use_one_hot_select_bus ; 0                ; Signed Integer                                                                                                                      ;
+------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_pipeline   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; lpm_size       ; 2     ; Signed Integer                                                                                                                                                                                  ;
; lpm_widths     ; 1     ; Signed Integer                                                                                                                                                                                  ;
; lpm_width      ; 24    ; Signed Integer                                                                                                                                                                                  ;
; selonehot      ; 0     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                 ;
; LPM_WIDTH              ; 24            ; Signed Integer                                                                                                                                                                                 ;
; LPM_SIZE               ; 2             ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHS             ; 1             ; Signed Integer                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; mux_1de       ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                        ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                             ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
; clockphase     ; 1              ; String                                                                                                                           ;
; bitpattern     ; 00000000000001 ; String                                                                                                                           ;
; width          ; 14             ; Signed Integer                                                                                                                   ;
; use_init       ; 0              ; Signed Integer                                                                                                                   ;
; delay          ; 2              ; Signed Integer                                                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 14    ; Signed Integer                                                                                                                                                          ;
; lpm_delay      ; 2     ; Signed Integer                                                                                                                                                          ;
; sequencelength ; 1     ; Signed Integer                                                                                                                                                          ;
; sequencevalue  ; 1     ; Unsigned Binary                                                                                                                                                         ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14          ; Signed Integer                                                                                                                                                                                     ;
; qtb            ; on          ; String                                                                                                                                                                                             ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                             ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; svalue         ; 1     ; String                                                                                                                                                                                               ;
; use_cnt_ena    ; true  ; String                                                                                                                                                                                               ;
; use_cout       ; false ; String                                                                                                                                                                                               ;
; modulus        ; 10000 ; Signed Integer                                                                                                                                                                                       ;
; use_sclr       ; true  ; String                                                                                                                                                                                               ;
; ndirection     ; 1     ; Signed Integer                                                                                                                                                                                       ;
; use_usr_aclr   ; false ; String                                                                                                                                                                                               ;
; width          ; 14    ; Signed Integer                                                                                                                                                                                       ;
; use_ena        ; false ; String                                                                                                                                                                                               ;
; use_sset       ; false ; String                                                                                                                                                                                               ;
; use_aload      ; false ; String                                                                                                                                                                                               ;
; avalue         ; 0     ; String                                                                                                                                                                                               ;
; use_aset       ; false ; String                                                                                                                                                                                               ;
; use_sload      ; false ; String                                                                                                                                                                                               ;
; use_cin        ; false ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri ;
+------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                                                                                                  ;
+------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                        ;
; LPM_WIDTH              ; 14                ; Signed Integer                                                                                                                                                                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                                                                                                               ;
; LPM_MODULUS            ; 10000             ; Signed Integer                                                                                                                                                                                        ;
; LPM_AVALUE             ; 0                 ; Untyped                                                                                                                                                                                               ;
; LPM_SVALUE             ; 1                 ; Untyped                                                                                                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV GX     ; Untyped                                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                                                                                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                                                                                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                                                                                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; cntr_50o          ; Untyped                                                                                                                                                                                               ;
+------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                             ;
; saturate       ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                          ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 19            ; Signed Integer                                                                                                                                                ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                                ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                                ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                                ;
; round          ; 0             ; Signed Integer                                                                                                                                                ;
; satur          ; 0             ; Signed Integer                                                                                                                                                ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                    ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19          ; Signed Integer                                                                                                                                                                                   ;
; qtb            ; on          ; String                                                                                                                                                                                           ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                           ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1 ;
+------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                                                                       ;
+------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clockphase       ; 1             ; String                                                                                                                                     ;
; numwords         ; 10000         ; Signed Integer                                                                                                                             ;
; register_outputs ; 1             ; Signed Integer                                                                                                                             ;
; data_width       ; 24            ; Signed Integer                                                                                                                             ;
; supportrom       ; 1             ; Signed Integer                                                                                                                             ;
; ram_block_type   ; M10K          ; String                                                                                                                                     ;
; use_ena          ; 0             ; Signed Integer                                                                                                                             ;
; xfile            ; input.hex     ; String                                                                                                                                     ;
; initialization   ; Blank         ; String                                                                                                                                     ;
; dont_care        ; 1             ; Signed Integer                                                                                                                             ;
; family           ; Cyclone IV GX ; String                                                                                                                                     ;
+------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                         ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                                                                  ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                  ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                                                                                  ;
; NUMWORDS_B                         ; 10000                ; Signed Integer                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_0uu3      ; Untyped                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                             ;
; saturate       ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                          ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 19            ; Signed Integer                                                                                                                                                ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                                ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                                ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                                ;
; round          ; 0             ; Signed Integer                                                                                                                                                ;
; satur          ; 0             ; Signed Integer                                                                                                                                                ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                    ;
+----------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19          ; Signed Integer                                                                                                                                                                                   ;
; qtb            ; on          ; String                                                                                                                                                                                           ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                           ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator ;
+------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value              ; Type                                                                                                                                               ;
+------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_op       ; AltShiftRight      ; String                                                                                                                                             ;
; lpm_width        ; 18                 ; Signed Integer                                                                                                                                     ;
; shift_amount     ; 1                  ; Signed Integer                                                                                                                                     ;
; mask_value       ; 111111111111111011 ; String                                                                                                                                             ;
; signextendrshift ; 0                  ; Signed Integer                                                                                                                                     ;
+------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator|alt_dspbuilder_SBusLogical:LogicalBusOperatori ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                                                                                ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 18                 ; Signed Integer                                                                                                                                                                                      ;
; lop            ; AltShiftRight      ; Enumerated                                                                                                                                                                                          ;
; mask           ; 1                  ; Signed Integer                                                                                                                                                                                      ;
; valmask        ; 111111111111111011 ; Unsigned Binary                                                                                                                                                                                     ;
; sgnext_rshift  ; 0                  ; Signed Integer                                                                                                                                                                                      ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; clockphase     ; 1              ; String                                                                                                                            ;
; bitpattern     ; 00000000000001 ; String                                                                                                                            ;
; width          ; 14             ; Signed Integer                                                                                                                    ;
; use_init       ; 0              ; Signed Integer                                                                                                                    ;
; delay          ; 2              ; Signed Integer                                                                                                                    ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 14    ; Signed Integer                                                                                                                                                           ;
; lpm_delay      ; 2     ; Signed Integer                                                                                                                                                           ;
; sequencelength ; 1     ; Signed Integer                                                                                                                                                           ;
; sequencevalue  ; 1     ; Unsigned Binary                                                                                                                                                          ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay2|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14          ; Signed Integer                                                                                                                                                                                      ;
; qtb            ; on          ; String                                                                                                                                                                                              ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                              ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                            ;
; saturate       ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                         ;
+----------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 19            ; Signed Integer                                                                                                                                               ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                               ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                               ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                               ;
; round          ; 0             ; Signed Integer                                                                                                                                               ;
; satur          ; 0             ; Signed Integer                                                                                                                                               ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                   ;
+----------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19          ; Signed Integer                                                                                                                                                                                  ;
; qtb            ; on          ; String                                                                                                                                                                                          ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                          ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clockphase     ; 1     ; String                                                                                                                                     ;
; bitpattern     ; 1     ; String                                                                                                                                     ;
; width          ; 1     ; Signed Integer                                                                                                                             ;
; use_init       ; 0     ; Signed Integer                                                                                                                             ;
; delay          ; 4     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 1     ; Signed Integer                                                                                                                                                           ;
; lpm_delay      ; 4     ; Signed Integer                                                                                                                                                           ;
; sequencelength ; 1     ; Signed Integer                                                                                                                                                           ;
; sequencevalue  ; 1     ; Unsigned Binary                                                                                                                                                          ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1           ; Signed Integer                                                                                                                                                                                      ;
; qtb            ; on          ; String                                                                                                                                                                                              ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                              ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; svalue         ; 1     ; String                                                                                                                                                                                             ;
; use_cnt_ena    ; true  ; String                                                                                                                                                                                             ;
; use_cout       ; false ; String                                                                                                                                                                                             ;
; modulus        ; 10000 ; Signed Integer                                                                                                                                                                                     ;
; use_sclr       ; true  ; String                                                                                                                                                                                             ;
; ndirection     ; 1     ; Signed Integer                                                                                                                                                                                     ;
; use_usr_aclr   ; false ; String                                                                                                                                                                                             ;
; width          ; 14    ; Signed Integer                                                                                                                                                                                     ;
; use_ena        ; false ; String                                                                                                                                                                                             ;
; use_sset       ; false ; String                                                                                                                                                                                             ;
; use_aload      ; false ; String                                                                                                                                                                                             ;
; avalue         ; 0     ; String                                                                                                                                                                                             ;
; use_aset       ; false ; String                                                                                                                                                                                             ;
; use_sload      ; false ; String                                                                                                                                                                                             ;
; use_cin        ; false ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                                                                                                ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                      ;
; LPM_WIDTH              ; 14                ; Signed Integer                                                                                                                                                                                      ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                                                                                                             ;
; LPM_MODULUS            ; 10000             ; Signed Integer                                                                                                                                                                                      ;
; LPM_AVALUE             ; 0                 ; Untyped                                                                                                                                                                                             ;
; LPM_SVALUE             ; 1                 ; Untyped                                                                                                                                                                                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV GX     ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                                                                                                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                                                                                                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                                                                                                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                                                                                                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; cntr_50o          ; Untyped                                                                                                                                                                                             ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram ;
+------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value         ; Type                                                                                                                                      ;
+------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; clockphase       ; 1             ; String                                                                                                                                    ;
; numwords         ; 10000         ; Signed Integer                                                                                                                            ;
; register_outputs ; 1             ; Signed Integer                                                                                                                            ;
; data_width       ; 24            ; Signed Integer                                                                                                                            ;
; supportrom       ; 1             ; Signed Integer                                                                                                                            ;
; ram_block_type   ; M10K          ; String                                                                                                                                    ;
; use_ena          ; 0             ; Signed Integer                                                                                                                            ;
; xfile            ; input.hex     ; String                                                                                                                                    ;
; initialization   ; Blank         ; String                                                                                                                                    ;
; dont_care        ; 0             ; Signed Integer                                                                                                                            ;
; family           ; Cyclone IV GX ; String                                                                                                                                    ;
+------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                                                                 ;
; NUMWORDS_A                         ; 10000                ; Signed Integer                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                 ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                                                                                 ;
; NUMWORDS_B                         ; 10000                ; Signed Integer                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9qu3      ; Untyped                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clockphase     ; 1     ; String                                                                                                                                     ;
; bitpattern     ; 1     ; String                                                                                                                                     ;
; width          ; 1     ; Signed Integer                                                                                                                             ;
; use_init       ; 0     ; Signed Integer                                                                                                                             ;
; delay          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 1     ; Signed Integer                                                                                                                                                           ;
; lpm_delay      ; 1     ; Signed Integer                                                                                                                                                           ;
; sequencelength ; 1     ; Signed Integer                                                                                                                                                           ;
; sequencevalue  ; 1     ; Unsigned Binary                                                                                                                                                          ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1           ; Signed Integer                                                                                                                                                                                      ;
; qtb            ; on          ; String                                                                                                                                                                                              ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                              ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clockphase     ; 1     ; String                                                                                                                                     ;
; bitpattern     ; 1     ; String                                                                                                                                     ;
; width          ; 1     ; Signed Integer                                                                                                                             ;
; use_init       ; 0     ; Signed Integer                                                                                                                             ;
; delay          ; 4     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 1     ; Signed Integer                                                                                                                                                           ;
; lpm_delay      ; 4     ; Signed Integer                                                                                                                                                           ;
; sequencelength ; 1     ; Signed Integer                                                                                                                                                           ;
; sequencevalue  ; 1     ; Unsigned Binary                                                                                                                                                          ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay4|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1           ; Signed Integer                                                                                                                                                                                      ;
; qtb            ; on          ; String                                                                                                                                                                                              ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                              ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clockphase     ; 1     ; String                                                                                                                                     ;
; bitpattern     ; 1     ; String                                                                                                                                     ;
; width          ; 1     ; Signed Integer                                                                                                                             ;
; use_init       ; 0     ; Signed Integer                                                                                                                             ;
; delay          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 1     ; Signed Integer                                                                                                                                                           ;
; lpm_delay      ; 1     ; Signed Integer                                                                                                                                                           ;
; sequencelength ; 1     ; Signed Integer                                                                                                                                                           ;
; sequencevalue  ; 1     ; Unsigned Binary                                                                                                                                                          ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay3|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1           ; Signed Integer                                                                                                                                                                                      ;
; qtb            ; on          ; String                                                                                                                                                                                              ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                              ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                           ;
; saturate       ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                        ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 2             ; Signed Integer                                                                                                                                              ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                              ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                              ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                              ;
; round          ; 0             ; Signed Integer                                                                                                                                              ;
; satur          ; 0             ; Signed Integer                                                                                                                                              ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                  ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2           ; Signed Integer                                                                                                                                                                                 ;
; qtb            ; on          ; String                                                                                                                                                                                         ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                         ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                           ;
; saturate       ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                        ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 2             ; Signed Integer                                                                                                                                              ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                              ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                              ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                              ;
; round          ; 0             ; Signed Integer                                                                                                                                              ;
; satur          ; 0             ; Signed Integer                                                                                                                                              ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                  ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2           ; Signed Integer                                                                                                                                                                                 ;
; qtb            ; on          ; String                                                                                                                                                                                         ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                         ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                           ;
; saturate       ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                        ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 2             ; Signed Integer                                                                                                                                              ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                              ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                              ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                              ;
; round          ; 0             ; Signed Integer                                                                                                                                              ;
; satur          ; 0             ; Signed Integer                                                                                                                                              ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                  ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2           ; Signed Integer                                                                                                                                                                                 ;
; qtb            ; on          ; String                                                                                                                                                                                         ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                         ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                           ;
; saturate       ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                        ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 2             ; Signed Integer                                                                                                                                              ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                              ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                              ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                              ;
; round          ; 0             ; Signed Integer                                                                                                                                              ;
; satur          ; 0             ; Signed Integer                                                                                                                                              ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                  ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast3|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2           ; Signed Integer                                                                                                                                                                                 ;
; qtb            ; on          ; String                                                                                                                                                                                         ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                         ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                           ;
; saturate       ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                                                        ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 2             ; Signed Integer                                                                                                                                              ;
; width_inr      ; 0             ; Signed Integer                                                                                                                                              ;
; width_outl     ; 1             ; Signed Integer                                                                                                                                              ;
; width_outr     ; 0             ; Signed Integer                                                                                                                                              ;
; round          ; 0             ; Signed Integer                                                                                                                                              ;
; satur          ; 0             ; Signed Integer                                                                                                                                              ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                                                                  ;
+----------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast4|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2           ; Signed Integer                                                                                                                                                                                 ;
; qtb            ; on          ; String                                                                                                                                                                                         ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                         ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                      ;
; saturate       ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                   ;
+----------------+---------------+------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 2             ; Signed Integer                                                                                                         ;
; width_inr      ; 0             ; Signed Integer                                                                                                         ;
; width_outl     ; 1             ; Signed Integer                                                                                                         ;
; width_outr     ; 0             ; Signed Integer                                                                                                         ;
; round          ; 0             ; Signed Integer                                                                                                         ;
; satur          ; 0             ; Signed Integer                                                                                                         ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                             ;
+----------------+---------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2           ; Signed Integer                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                      ;
; saturate       ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6|alt_dspbuilder_SBF:Outputi ;
+----------------+---------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value         ; Type                                                                                                                   ;
+----------------+---------------+------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 2             ; Signed Integer                                                                                                         ;
; width_inr      ; 0             ; Signed Integer                                                                                                         ;
; width_outl     ; 1             ; Signed Integer                                                                                                         ;
; width_outr     ; 0             ; Signed Integer                                                                                                         ;
; round          ; 0             ; Signed Integer                                                                                                         ;
; satur          ; 0             ; Signed Integer                                                                                                         ;
; lpm_signed     ; BusIsUnsigned ; Enumerated                                                                                                             ;
+----------------+---------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast6|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2           ; Signed Integer                                                                                                                                            ;
; qtb            ; on          ; String                                                                                                                                                    ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                    ;
; qtb_version    ; 7.2         ; String                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                              ;
; Entity Instance                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                      ;
;     -- WIDTH_A                            ; 24                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 10000                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 24                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 10000                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                      ;
;     -- WIDTH_A                            ; 24                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 10000                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 24                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 10000                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5|alt_dspbuilder_SBF:Outputi" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------+
; xin[1] ; Input ; Info     ; Stuck at GND                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; r[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                         ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; xin[1] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0|alt_dspbuilder_counter_GNIBE3FG2X:counter" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; r[18..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; xin[18] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                          ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 68                          ;
;     ENA CLR           ; 38                          ;
;     ENA CLR SLD       ; 28                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 94                          ;
;     arith             ; 28                          ;
;         2 data inputs ; 28                          ;
;     normal            ; 66                          ;
;         0 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 58                          ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 3.40                        ;
; Average LUT depth     ; 1.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Dec 01 15:57:53 2020
Info: Command: quartus_map testRam
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hdl/testram_gn.vhd
    Info (12022): Found design unit 1: testRam_GN-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 27
    Info (12023): Found entity 1: testRam_GN File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/testram_gn_testram_ram.vhd
    Info (12022): Found design unit 1: testRam_GN_testRam_ram-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 25
    Info (12023): Found entity 1: testRam_GN_testRam_ram File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/testram_gn_testram_ram_counter1.vhd
    Info (12022): Found design unit 1: testRam_GN_testRam_ram_counter1-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter1.vhd Line: 19
    Info (12023): Found entity 1: testRam_GN_testRam_ram_counter1 File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter1.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/testram_gn_testram_ram_counter.vhd
    Info (12022): Found design unit 1: testRam_GN_testRam_ram_counter-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter.vhd Line: 19
    Info (12023): Found entity 1: testRam_GN_testRam_ram_counter File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd Line: 22
    Info (12023): Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbf.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBF.vhd Line: 43
    Info (12023): Found entity 1: alt_dspbuilder_SBF File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBF.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_asat.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd Line: 38
    Info (12023): Found entity 1: alt_dspbuilder_ASAT File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrpropagate.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd Line: 36
    Info (12023): Found entity 1: alt_dspbuilder_sAltrPropagate File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_around.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd Line: 37
    Info (12023): Found entity 1: alt_dspbuilder_AROUND File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gna7yf6zoh.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNA7YF6ZOH-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GNA7YF6ZOH.vhd Line: 22
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNA7YF6ZOH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GNA7YF6ZOH.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd Line: 22
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnf343oquj.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd Line: 24
    Info (12023): Found entity 1: alt_dspbuilder_clock_GNF343OQUJ File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd Line: 24
    Info (12023): Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_counter_gnibe3fg2x.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_counter_GNIBE3FG2X-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd Line: 46
    Info (12023): Found entity 1: alt_dspbuilder_counter_GNIBE3FG2X File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gngq56zs4n.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_delay_GNGQ56ZS4N-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd Line: 27
    Info (12023): Found entity 1: alt_dspbuilder_delay_GNGQ56ZS4N File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdelay.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd Line: 43
    Info (12023): Found entity 1: alt_dspbuilder_SDelay File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sinitdelay.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd Line: 46
    Info (12023): Found entity 1: alt_dspbuilder_SInitDelay File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrbitpropagate.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd Line: 35
    Info (12023): Found entity 1: alt_dspbuilder_sAltrBitPropagate File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vecseq.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd Line: 40
    Info (12023): Found entity 1: alt_dspbuilder_vecseq File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnlrswl7nv.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_delay_GNLRSWL7NV-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNLRSWL7NV.vhd Line: 27
    Info (12023): Found entity 1: alt_dspbuilder_delay_GNLRSWL7NV File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNLRSWL7NV.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnqbxyu75h.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_delay_GNQBXYU75H-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd Line: 27
    Info (12023): Found entity 1: alt_dspbuilder_delay_GNQBXYU75H File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_dualram_gnpi5ekkta.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_dualram_GNPI5EKKTA-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd Line: 43
    Info (12023): Found entity 1: alt_dspbuilder_dualram_GNPI5EKKTA File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_dualram_gnyfexmtmw.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_dualram_GNYFEXMTMW-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd Line: 43
    Info (12023): Found entity 1: alt_dspbuilder_dualram_GNYFEXMTMW File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd_gn.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_gnd_GN-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd Line: 18
    Info (12023): Found entity 1: alt_dspbuilder_gnd_GN File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bus_op_gnoc3x2uwp.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_logical_bus_op_GNOC3X2UWP-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNOC3X2UWP.vhd Line: 23
    Info (12023): Found entity 1: alt_dspbuilder_logical_bus_op_GNOC3X2UWP File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNOC3X2UWP.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbuslogical.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd Line: 41
    Info (12023): Found entity 1: alt_dspbuilder_SBusLogical File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gnaiwahv3k.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiplexer_GNAIWAHV3K-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd Line: 29
    Info (12023): Found entity 1: alt_dspbuilder_multiplexer_GNAIWAHV3K File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smuxaltr.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sMuxAltr-synth File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 42
    Info (12023): Found entity 1: alt_dspbuilder_sMuxAltr File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gncalbutdr.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiplexer_GNCALBUTDR-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd Line: 29
    Info (12023): Found entity 1: alt_dspbuilder_multiplexer_GNCALBUTDR File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn2cabcrll.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GN2CABCRLL-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GN2CABCRLL.vhd Line: 21
    Info (12023): Found entity 1: alt_dspbuilder_port_GN2CABCRLL File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GN2CABCRLL.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn37alzbs4.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd Line: 21
    Info (12023): Found entity 1: alt_dspbuilder_port_GN37ALZBS4 File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnboox3jqy.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNBOOX3JQY-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd Line: 21
    Info (12023): Found entity 1: alt_dspbuilder_port_GNBOOX3JQY File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNOC3SGKQJ-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd Line: 21
    Info (12023): Found entity 1: alt_dspbuilder_port_GNOC3SGKQJ File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnxaokdykc.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNXAOKDYKC-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd Line: 21
    Info (12023): Found entity 1: alt_dspbuilder_port_GNXAOKDYKC File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc_gn.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vcc_GN-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd Line: 18
    Info (12023): Found entity 1: alt_dspbuilder_vcc_GN File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bus_op.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_logical_bus_op-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd Line: 25
    Info (12023): Found entity 1: alt_dspbuilder_logical_bus_op File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_logical_bus_op.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vcc-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_vcc.vhd Line: 17
    Info (12023): Found entity 1: alt_dspbuilder_vcc File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_vcc.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_counter.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_counter-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter.vhd Line: 48
    Info (12023): Found entity 1: alt_dspbuilder_counter File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_delay-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay.vhd Line: 29
    Info (12023): Found entity 1: alt_dspbuilder_delay File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock.vhd Line: 25
    Info (12023): Found entity 1: alt_dspbuilder_clock File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_clock.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/testram.vhd
    Info (12022): Found design unit 1: testRam-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 29
    Info (12023): Found entity 1: testRam File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_gnd-rtl File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_gnd.vhd Line: 17
    Info (12023): Found entity 1: alt_dspbuilder_gnd File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_gnd.vhd Line: 11
Info (12127): Elaborating entity "testRam" for the top level hierarchy
Info (12128): Elaborating entity "testRam_GN" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 52
Info (12128): Elaborating entity "alt_dspbuilder_clock_GNF343OQUJ" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_clock_GNF343OQUJ:clock_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 103
Info (12128): Elaborating entity "alt_dspbuilder_port_GN37ALZBS4" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_valid_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 111
Info (12128): Elaborating entity "alt_dspbuilder_port_GNOC3SGKQJ" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_source_data_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 117
Info (12128): Elaborating entity "alt_dspbuilder_port_GN2CABCRLL" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_port_GN2CABCRLL:input_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 135
Info (12128): Elaborating entity "testRam_GN_testRam_ram" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 141
Info (12128): Elaborating entity "alt_dspbuilder_clock_GNQFU4PUDH" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_clock_GNQFU4PUDH:clock_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 324
Info (12128): Elaborating entity "alt_dspbuilder_port_GNXAOKDYKC" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 338
Info (12128): Elaborating entity "alt_dspbuilder_multiplexer_GNAIWAHV3K" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 344
Info (12128): Elaborating entity "alt_dspbuilder_sMuxAltr" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object "aclr_i" assigned a value but never read File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 59
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 98
Info (12133): Instantiated megafunction "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0" with the following parameter: File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 98
    Info (12134): Parameter "LPM_WIDTH" = "1"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_cbe.tdf
    Info (12023): Found entity 1: mux_cbe File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/mux_cbe.tdf Line: 23
Info (12128): Elaborating entity "mux_cbe" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0|mux_cbe:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "alt_dspbuilder_gnd_GN" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 363
Info (12128): Elaborating entity "alt_dspbuilder_vcc_GN" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_vcc_GN:multiplexerenavcc" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 368
Info (12128): Elaborating entity "alt_dspbuilder_multiplexer_GNCALBUTDR" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 408
Info (12128): Elaborating entity "alt_dspbuilder_sMuxAltr" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object "aclr_i" assigned a value but never read File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 59
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 98
Info (12133): Instantiated megafunction "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0" with the following parameter: File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd Line: 98
    Info (12134): Parameter "LPM_WIDTH" = "24"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1de.tdf
    Info (12023): Found entity 1: mux_1de File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/mux_1de.tdf Line: 23
Info (12128): Elaborating entity "mux_1de" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri|LPM_MUX:\gc:U0|mux_1de:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "alt_dspbuilder_delay_GNLRSWL7NV" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 437
Info (12128): Elaborating entity "alt_dspbuilder_SDelay" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNLRSWL7NV.vhd Line: 32
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNLRSWL7NV:delay|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd Line: 56
Info (12128): Elaborating entity "testRam_GN_testRam_ram_counter1" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 465
Info (12128): Elaborating entity "alt_dspbuilder_counter_GNIBE3FG2X" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter1.vhd Line: 103
Warning (10541): VHDL Signal Declaration warning at alt_dspbuilder_counter_GNIBE3FG2X.vhd(35): used implicit default value for signal "cout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd Line: 35
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd Line: 53
Info (12130): Elaborated megafunction instantiation "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd Line: 53
Info (12133): Instantiated megafunction "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri" with the following parameter: File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_counter_GNIBE3FG2X.vhd Line: 53
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "LPM_MODULUS" = "10000"
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
    Info (12134): Parameter "LPM_AVALUE" = "0"
    Info (12134): Parameter "LPM_SVALUE" = "1"
    Info (12134): Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_50o.tdf
    Info (12023): Found entity 1: cntr_50o File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/cntr_50o.tdf Line: 28
Info (12128): Elaborating entity "cntr_50o" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri|cntr_50o:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5mc.tdf
    Info (12023): Found entity 1: cmpr_5mc File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/cmpr_5mc.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5mc" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_counter_GNIBE3FG2X:counter|LPM_COUNTER:Counteri|cntr_50o:auto_generated|cmpr_5mc:cmpr1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/cntr_50o.tdf Line: 108
Info (12128): Elaborating entity "alt_dspbuilder_port_GNBOOX3JQY" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter1:testram_ram_counter1_0|alt_dspbuilder_port_GNBOOX3JQY:col_out_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram_counter1.vhd Line: 136
Info (12128): Elaborating entity "alt_dspbuilder_cast_GNA7YF6ZOH" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 474
Info (12128): Elaborating entity "alt_dspbuilder_SBF" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GNA7YF6ZOH.vhd Line: 26
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GNA7YF6ZOH:altbus1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBF.vhd Line: 52
Info (12128): Elaborating entity "alt_dspbuilder_dualram_GNPI5EKKTA" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 484
Warning (272007): Device family Cyclone IV GX does not have M10K blocks -- using available memory blocks File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd Line: 62
Info (12133): Instantiated megafunction "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1" with the following parameter: File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNPI5EKKTA.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "numwords_b" = "10000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Device family Cyclone IV GX does not have M10K blocks -- using available memory blocks File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_0uu3.tdf Line: 1720
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0uu3.tdf
    Info (12023): Found entity 1: altsyncram_0uu3 File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_0uu3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0uu3" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf
    Info (12023): Found entity 1: decode_d0b File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/decode_d0b.tdf Line: 23
Info (12128): Elaborating entity "decode_d0b" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_d0b:decode2" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_0uu3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6ca.tdf
    Info (12023): Found entity 1: decode_6ca File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/decode_6ca.tdf Line: 23
Info (12128): Elaborating entity "decode_6ca" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|decode_6ca:rden_decode_b" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_0uu3.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bsb.tdf
    Info (12023): Found entity 1: mux_bsb File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/mux_bsb.tdf Line: 23
Info (12128): Elaborating entity "mux_bsb" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNPI5EKKTA:dual_port_ram1|altsyncram:u1|altsyncram_0uu3:auto_generated|mux_bsb:mux3" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_0uu3.tdf Line: 50
Info (12128): Elaborating entity "alt_dspbuilder_logical_bus_op_GNOC3X2UWP" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 524
Info (12128): Elaborating entity "alt_dspbuilder_SBusLogical" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_logical_bus_op_GNOC3X2UWP:logical_bus_operator|alt_dspbuilder_SBusLogical:LogicalBusOperatori" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_logical_bus_op_GNOC3X2UWP.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object "busmask" assigned a value but never read File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBusLogical.vhd Line: 43
Info (12128): Elaborating entity "alt_dspbuilder_delay_GNQBXYU75H" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 569
Info (12128): Elaborating entity "alt_dspbuilder_SDelay" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd Line: 32
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNQBXYU75H:delay1|alt_dspbuilder_SDelay:Delay1i|alt_dspbuilder_sAltrPropagate:u0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd Line: 56
Info (12128): Elaborating entity "testRam_GN_testRam_ram_counter" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|testRam_GN_testRam_ram_counter:testram_ram_counter_0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 603
Info (12128): Elaborating entity "alt_dspbuilder_dualram_GNYFEXMTMW" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 618
Warning (272007): Device family Cyclone IV GX does not have M10K blocks -- using available memory blocks File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd Line: 62
Info (12133): Instantiated megafunction "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1" with the following parameter: File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_dualram_GNYFEXMTMW.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "10000"
    Info (12134): Parameter "numwords_b" = "10000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Device family Cyclone IV GX does not have M10K blocks -- using available memory blocks File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_9qu3.tdf Line: 1610
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9qu3.tdf
    Info (12023): Found entity 1: altsyncram_9qu3 File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/db/altsyncram_9qu3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_9qu3" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_dualram_GNYFEXMTMW:dual_port_ram|altsyncram:u1|altsyncram_9qu3:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "alt_dspbuilder_delay_GNGQ56ZS4N" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 648
Info (12128): Elaborating entity "alt_dspbuilder_SDelay" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_delay_GNGQ56ZS4N:delay5|alt_dspbuilder_SDelay:Delay1i" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd Line: 32
Info (12128): Elaborating entity "alt_dspbuilder_cast_GN46N4UJ5S" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN_testRam_ram.vhd Line: 726
Info (12128): Elaborating entity "alt_dspbuilder_SBF" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd Line: 26
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|testRam_GN_testRam_ram:testram_ram_0|alt_dspbuilder_cast_GN46N4UJ5S:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/alt_dspbuilder_SBF.vhd Line: 52
Info (12128): Elaborating entity "alt_dspbuilder_cast_GNSB3OXIQS" for hierarchy "testRam_GN:\testRam_GN_0:inst_testRam_GN_0|alt_dspbuilder_cast_GNSB3OXIQS:cast5" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam_GN.vhd Line: 192
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (286030): Timing-Driven Synthesis is running
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Warning (114001): Time value "6.666666666666667 ns" truncated to "6.666 ns"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Input[2]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[3]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[4]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[5]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[6]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[7]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[8]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[9]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[10]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[11]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[12]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[13]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[14]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[15]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[16]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
    Warning (15610): No output dependent on input pin "Input[17]" File: C:/Users/ASUS/Desktop/sift_fpga/Octave_2/testRam_dspbuilder/hdl/testRam.vhd Line: 24
Info (21057): Implemented 306 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 134 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 5090 megabytes
    Info: Processing ended: Tue Dec 01 15:58:05 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


