Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jul 23 19:34:23 2023
| Host         : LAPTOP-THP0N2ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file four_digit_counter_timing_summary_routed.rpt -pb four_digit_counter_timing_summary_routed.pb -rpx four_digit_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : four_digit_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Count_Spd/My_Clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MyClock1/My_Clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: selector_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: selector_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.916        0.000                      0                  130        0.261        0.000                      0                  130        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.916        0.000                      0                  130        0.261        0.000                      0                  130        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.846%)  route 3.594ns (80.154%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.112     9.629    MyClock1/clear
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.844    MyClock1/CLK
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[28]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.545    MyClock1/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.846%)  route 3.594ns (80.154%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.112     9.629    MyClock1/clear
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.844    MyClock1/CLK
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[29]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.545    MyClock1/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.846%)  route 3.594ns (80.154%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.112     9.629    MyClock1/clear
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.844    MyClock1/CLK
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[30]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.545    MyClock1/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.846%)  route 3.594ns (80.154%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.112     9.629    MyClock1/clear
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503    14.844    MyClock1/CLK
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[31]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.545    MyClock1/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.974     9.490    MyClock1/clear
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.501    14.842    MyClock1/CLK
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[24]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.543    MyClock1/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.974     9.490    MyClock1/clear
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.501    14.842    MyClock1/CLK
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.543    MyClock1/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.974     9.490    MyClock1/clear
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.501    14.842    MyClock1/CLK
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[26]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.543    MyClock1/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.478%)  route 3.456ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.974     9.490    MyClock1/clear
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.501    14.842    MyClock1/CLK
    SLICE_X60Y25         FDRE                                         r  MyClock1/COUNT_reg[27]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.543    MyClock1/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.890ns (21.345%)  route 3.280ns (78.655%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.797     9.314    MyClock1/clear
    SLICE_X60Y24         FDRE                                         r  MyClock1/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.501    14.842    MyClock1/CLK
    SLICE_X60Y24         FDRE                                         r  MyClock1/COUNT_reg[20]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    MyClock1/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 MyClock1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.890ns (21.345%)  route 3.280ns (78.655%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.144    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  MyClock1/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.091     6.753    MyClock1/COUNT_reg[8]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.877 r  MyClock1/COUNT[0]_i_7__0/O
                         net (fo=2, routed)           0.816     7.694    MyClock1/COUNT[0]_i_7__0_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  MyClock1/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.575     8.392    MyClock1/COUNT[0]_i_4_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.516 r  MyClock1/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.797     9.314    MyClock1/clear
    SLICE_X60Y24         FDRE                                         r  MyClock1/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.501    14.842    MyClock1/CLK
    SLICE_X60Y24         FDRE                                         r  MyClock1/COUNT_reg[21]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    MyClock1/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Count_Spd/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Spd/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.584     1.467    Count_Spd/CLK
    SLICE_X59Y22         FDRE                                         r  Count_Spd/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Count_Spd/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.725    Count_Spd/COUNT_reg[31]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  Count_Spd/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    Count_Spd/COUNT_reg[28]_i_1__0_n_4
    SLICE_X59Y22         FDRE                                         r  Count_Spd/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.851     1.978    Count_Spd/CLK
    SLICE_X59Y22         FDRE                                         r  Count_Spd/COUNT_reg[31]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    Count_Spd/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MyClock1/My_Clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/My_Clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.468    MyClock1/CLK
    SLICE_X61Y20         FDRE                                         r  MyClock1/My_Clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MyClock1/My_Clock_reg/Q
                         net (fo=5, routed)           0.168     1.777    MyClock1/selector_reg[3]
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  MyClock1/My_Clock_i_1/O
                         net (fo=1, routed)           0.000     1.822    MyClock1/My_Clock_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  MyClock1/My_Clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.980    MyClock1/CLK
    SLICE_X61Y20         FDRE                                         r  MyClock1/My_Clock_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091     1.559    MyClock1/My_Clock_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Count_Spd/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Spd/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.584     1.467    Count_Spd/CLK
    SLICE_X59Y21         FDRE                                         r  Count_Spd/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Count_Spd/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.728    Count_Spd/COUNT_reg[27]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  Count_Spd/COUNT_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    Count_Spd/COUNT_reg[24]_i_1__0_n_4
    SLICE_X59Y21         FDRE                                         r  Count_Spd/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.852     1.979    Count_Spd/CLK
    SLICE_X59Y21         FDRE                                         r  Count_Spd/COUNT_reg[27]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    Count_Spd/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Count_Spd/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Spd/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.472    Count_Spd/CLK
    SLICE_X59Y16         FDRE                                         r  Count_Spd/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Count_Spd/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.733    Count_Spd/COUNT_reg[7]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  Count_Spd/COUNT_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    Count_Spd/COUNT_reg[4]_i_1__0_n_4
    SLICE_X59Y16         FDRE                                         r  Count_Spd/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.857     1.984    Count_Spd/CLK
    SLICE_X59Y16         FDRE                                         r  Count_Spd/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    Count_Spd/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Count_Spd/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Spd/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.471    Count_Spd/CLK
    SLICE_X59Y17         FDRE                                         r  Count_Spd/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Count_Spd/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.732    Count_Spd/COUNT_reg[11]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  Count_Spd/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.840    Count_Spd/COUNT_reg[8]_i_1__0_n_4
    SLICE_X59Y17         FDRE                                         r  Count_Spd/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.983    Count_Spd/CLK
    SLICE_X59Y17         FDRE                                         r  Count_Spd/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    Count_Spd/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Count_Spd/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Spd/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.586     1.469    Count_Spd/CLK
    SLICE_X59Y19         FDRE                                         r  Count_Spd/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Count_Spd/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.120     1.730    Count_Spd/COUNT_reg[19]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  Count_Spd/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    Count_Spd/COUNT_reg[16]_i_1__0_n_4
    SLICE_X59Y19         FDRE                                         r  Count_Spd/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.981    Count_Spd/CLK
    SLICE_X59Y19         FDRE                                         r  Count_Spd/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    Count_Spd/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Count_Spd/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Spd/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.473    Count_Spd/CLK
    SLICE_X59Y15         FDRE                                         r  Count_Spd/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Count_Spd/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.734    Count_Spd/COUNT_reg[3]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  Count_Spd/COUNT_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.842    Count_Spd/COUNT_reg[0]_i_2__0_n_4
    SLICE_X59Y15         FDRE                                         r  Count_Spd/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.858     1.985    Count_Spd/CLK
    SLICE_X59Y15         FDRE                                         r  Count_Spd/COUNT_reg[3]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    Count_Spd/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MyClock1/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.584     1.467    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  MyClock1/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.125     1.757    MyClock1/COUNT_reg[10]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  MyClock1/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    MyClock1/COUNT_reg[8]_i_1_n_5
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.852     1.979    MyClock1/CLK
    SLICE_X60Y21         FDRE                                         r  MyClock1/COUNT_reg[10]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    MyClock1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MyClock1/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.581     1.464    MyClock1/CLK
    SLICE_X60Y24         FDRE                                         r  MyClock1/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  MyClock1/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.754    MyClock1/COUNT_reg[22]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  MyClock1/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    MyClock1/COUNT_reg[20]_i_1_n_5
    SLICE_X60Y24         FDRE                                         r  MyClock1/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.848     1.975    MyClock1/CLK
    SLICE_X60Y24         FDRE                                         r  MyClock1/COUNT_reg[22]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    MyClock1/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MyClock1/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyClock1/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.582     1.465    MyClock1/CLK
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  MyClock1/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.125     1.755    MyClock1/COUNT_reg[30]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  MyClock1/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    MyClock1/COUNT_reg[28]_i_1_n_5
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.849     1.976    MyClock1/CLK
    SLICE_X60Y26         FDRE                                         r  MyClock1/COUNT_reg[30]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134     1.599    MyClock1/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   Count_Spd/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   Count_Spd/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   Count_Spd/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   Count_Spd/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   Count_Spd/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   Count_Spd/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   Count_Spd/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   Count_Spd/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   Count_Spd/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   Count_Spd/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   Count_Spd/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   Count_Spd/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   Count_Spd/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   Count_Spd/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   Count_Spd/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   Count_Spd/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   Count_Spd/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   MyClock1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   MyClock1/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   Count_Spd/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   Count_Spd/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_Spd/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_Spd/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   Count_Spd/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   Count_Spd/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   Count_Spd/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   Count_Spd/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   Count_Spd/COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   Count_Spd/COUNT_reg[2]/C



