#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 20 00:57:23 2018
# Process ID: 4832
# Current directory: D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12468 D:\nicol\Documents\GitHub\ProjetVision\VHDL\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 787.906 ; gain = 118.434
update_compile_order -fileset sources_1
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/design_gaussian_filter/design_gaussian_filter.bd}
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_3
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_4
Adding cell -- xilinx.com:module_ref:Normalize_gaussian_operation:1.0 - Normalize_gaussian_o_0
INFO: [BD 41-1728] Could not find a module with name: design_gaussian_filter_Normalize_gaussian_o_0_0 
Adding cell -- xilinx.com:module_ref:rdc_5x8bits:1.0 - rdc_5x8bits_0
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_0
Successfully read diagram <design_gaussian_filter> from BD file <D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/design_gaussian_filter/design_gaussian_filter.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/design_gaussian_filter/ui/bd_6d4f719b.ui> 
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 896.730 ; gain = 102.938
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:Filtrage:1.0 - Filtrage_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Successfully read diagram <HDMI_bd> from BD file <D:/nicol/Documents/GitHub/ProjetVision/VHDL/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 00:59:14 2018...
