From 1509a66a78cbf2a2c8c133869729009c29fd7662 Mon Sep 17 00:00:00 2001
From: vinothneevee <vinoth@neeveetech.com>
Date: Sat, 2 Mar 2024 13:51:26 +0530
Subject: [PATCH] uart kernel change

---
 arch/arm/boot/dts/imx7-colibri.dtsi | 26 ++++++++++++++++++++++----
 1 file changed, 22 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/imx7-colibri.dtsi b/arch/arm/boot/dts/imx7-colibri.dtsi
index a77c70a1771d..4857e26af7bd 100644
--- a/arch/arm/boot/dts/imx7-colibri.dtsi
+++ b/arch/arm/boot/dts/imx7-colibri.dtsi
@@ -606,6 +606,16 @@ &uart3 {
 	pinctrl-0 = <&pinctrl_uart3>;
 };
 
+/* Colibri UART_G */
+&uart7 {
+	assigned-clocks = <&clks IMX7D_UART7_ROOT_SRC>;
+	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
+	fsl,dte-mode;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart7>;
+	uart-has-rtscts;
+};
+
 /* Colibri USBC */
 &usbotg1 {
 	dr_mode = "otg";
@@ -761,7 +771,7 @@ MX7D_PAD_EPDC_DATA08__GPIO2_IO8		0x74 /* SODIMM 91 */
 			MX7D_PAD_EPDC_DATA09__GPIO2_IO9		0x14 /* SODIMM 89 */
 			MX7D_PAD_EPDC_DATA10__GPIO2_IO10	0x74 /* SODIMM 105 */
 			MX7D_PAD_EPDC_DATA11__GPIO2_IO11	0x14 /* SODIMM 152 */
-			MX7D_PAD_EPDC_DATA12__GPIO2_IO12	0x14 /* SODIMM 150 */
+		/*	MX7D_PAD_EPDC_DATA12__GPIO2_IO12	0x14 *//* Anztec SODIMM 150 */
 			MX7D_PAD_EPDC_DATA14__GPIO2_IO14	0x14 /* SODIMM 126 */
 			MX7D_PAD_EPDC_GDCLK__GPIO2_IO24		0x14 /* SODIMM 132 */
 			MX7D_PAD_EPDC_GDOE__GPIO2_IO25		0x14 /* SODIMM 134 */
@@ -795,8 +805,8 @@ MX7D_PAD_ECSPI1_MISO__GPIO4_IO18	0x14 /* SODIMM 79 */
 			MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17	0x14 /* SODIMM 103 */
 			MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16	0x14 /* SODIMM 101 */
 			MX7D_PAD_ECSPI1_SS0__GPIO4_IO19		0x14 /* SODIMM 97 */
-			MX7D_PAD_ECSPI2_MISO__GPIO4_IO22	0x14 /* SODIMM 85 */
-			MX7D_PAD_ECSPI2_SS0__GPIO4_IO23		0x14 /* SODIMM 65 */
+		/*	MX7D_PAD_ECSPI2_MISO__GPIO4_IO22	0x14 *//* Anztec SODIMM 85 */
+		/*	MX7D_PAD_ECSPI2_SS0__GPIO4_IO23		0x14 *//* Anztec SODIMM 65 */
 			MX7D_PAD_I2C3_SCL__GPIO4_IO12		0x14 /* SODIMM 81 */
 			MX7D_PAD_I2C3_SDA__GPIO4_IO13		0x14 /* SODIMM 94 */
 			MX7D_PAD_I2C4_SCL__GPIO4_IO14		0x14 /* SODIMM 96 */
@@ -924,7 +934,7 @@ pinctrl_lvds_transceiver: lvdstx {
 			MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2     0x14 /* SODIMM 63 */
 			MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3     0x74 /* SODIMM 55 */
 			MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11    0x14 /* SODIMM 99 */
-			MX7D_PAD_EPDC_DATA13__GPIO2_IO13        0x14 /* SODIMM 95 */
+		/*	MX7D_PAD_EPDC_DATA13__GPIO2_IO13        0x14 *//* Anztec SODIMM 95 */
 		>;
 	};
 
@@ -970,6 +980,14 @@ MX7D_PAD_SD2_DATA1__GPIO5_IO15		0x14 /* SODIMM 31 / DCD */
 		>;
 	};
 
+	pinctrl_uart7: uart7grp {
+		fsl,pins = <
+			MX7D_PAD_EPDC_DATA12__UART7_DTE_TX	0x79 /* SODIMM 150 */
+			MX7D_PAD_EPDC_DATA13__UART7_DTE_RX	0x79 /* SODIMM 95 */
+			MX7D_PAD_ECSPI2_MISO__UART7_DTE_CTS	0x79 /* SODIMM 85 */
+			MX7D_PAD_ECSPI2_SS0__UART7_DTE_RTS	0x79 /* SODIMM 65 */
+		>;
+	};
 	pinctrl_uart2: uart2grp {
 		fsl,pins = <
 			MX7D_PAD_SAI2_RX_DATA__UART2_DTE_RTS	0x79 /* SODIMM 32 / CTS */
-- 
2.25.1

