// Seed: 445345446
module module_0;
  wand id_2 = 1 || 1 && id_1 || 1;
  assign id_2 = id_2;
  assign id_2 = id_2 ? 1 : 1 - id_2 ? 1 : 1 == 1 ? id_2 : (id_1) ~^ id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  function automatic id_4(input id_5, input int id_6);
    id_5 = id_5 == id_4;
  endfunction
  always @(*) begin : LABEL_0
    id_1 <= id_5;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
