<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>neoreg.h source code [netbsd/sys/dev/pci/neoreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/neoreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='neoreg.h.html'>neoreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: neoreg.h,v 1.1 2000/11/05 06:43:46 thorpej Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999 Cameron Grant &lt;gandalf@vilnya.demon.co.uk&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Derived from the public domain Linux driver</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="19">19</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="20">20</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="21">21</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="22">22</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="23">23</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="24">24</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="25">25</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHERIN CONTRACT, STRICT</i></td></tr>
<tr><th id="26">26</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THEPOSSIBILITY OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> *</i></td></tr>
<tr><th id="30">30</th><td><i> * OpenBSD: neoreg.h,v 1.1 2000/04/13 00:10:52 csapuntz Exp</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_NEOREG_H_">_DEV_PCI_NEOREG_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_NEOREG_H_" data-ref="_M/_DEV_PCI_NEOREG_H_">_DEV_PCI_NEOREG_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* The BIOS signature. */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/NM_SIGNATURE" data-ref="_M/NM_SIGNATURE">NM_SIGNATURE</dfn> 0x4e4d0000</u></td></tr>
<tr><th id="38">38</th><td><i>/* Signature mask. */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/NM_SIG_MASK" data-ref="_M/NM_SIG_MASK">NM_SIG_MASK</dfn> 0xffff0000</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* Size of the second memory area. */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NM_PORT2_SIZE" data-ref="_M/NM_PORT2_SIZE">NM_PORT2_SIZE</dfn> 4096</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/* The base offset of the mixer in the second memory area. */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/NM_MIXER_OFFSET" data-ref="_M/NM_MIXER_OFFSET">NM_MIXER_OFFSET</dfn> 0x600</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* The maximum size of a coefficient entry. */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NM_MAX_COEFFICIENT" data-ref="_M/NM_MAX_COEFFICIENT">NM_MAX_COEFFICIENT</dfn> 0x5000</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* The interrupt register. */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/NM_INT_REG" data-ref="_M/NM_INT_REG">NM_INT_REG</dfn> 0xa04</u></td></tr>
<tr><th id="52">52</th><td><i>/* And its bits. */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/NM_PLAYBACK_INT" data-ref="_M/NM_PLAYBACK_INT">NM_PLAYBACK_INT</dfn> 0x40</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/NM_RECORD_INT" data-ref="_M/NM_RECORD_INT">NM_RECORD_INT</dfn> 0x100</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/NM_MISC_INT_1" data-ref="_M/NM_MISC_INT_1">NM_MISC_INT_1</dfn> 0x4000</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/NM_MISC_INT_2" data-ref="_M/NM_MISC_INT_2">NM_MISC_INT_2</dfn> 0x1</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* The AV's "mixer ready" status bit and location. */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/NM_MIXER_STATUS_OFFSET" data-ref="_M/NM_MIXER_STATUS_OFFSET">NM_MIXER_STATUS_OFFSET</dfn> 0xa04</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/NM_MIXER_READY_MASK" data-ref="_M/NM_MIXER_READY_MASK">NM_MIXER_READY_MASK</dfn> 0x0800</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*</i></td></tr>
<tr><th id="63">63</th><td><i> * For the ZX.  It uses the same interrupt register, but it holds 32</i></td></tr>
<tr><th id="64">64</th><td><i> * bits instead of 16.</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/NM2_PLAYBACK_INT" data-ref="_M/NM2_PLAYBACK_INT">NM2_PLAYBACK_INT</dfn> 0x10000</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/NM2_RECORD_INT" data-ref="_M/NM2_RECORD_INT">NM2_RECORD_INT</dfn> 0x80000</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/NM2_MISC_INT_1" data-ref="_M/NM2_MISC_INT_1">NM2_MISC_INT_1</dfn> 0x8</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/NM2_MISC_INT_2" data-ref="_M/NM2_MISC_INT_2">NM2_MISC_INT_2</dfn> 0x2</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* The ZX's "mixer ready" status bit and location. */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/NM2_MIXER_STATUS_OFFSET" data-ref="_M/NM2_MIXER_STATUS_OFFSET">NM2_MIXER_STATUS_OFFSET</dfn> 0xa06</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/NM2_MIXER_READY_MASK" data-ref="_M/NM2_MIXER_READY_MASK">NM2_MIXER_READY_MASK</dfn> 0x0800</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* The playback registers start from here. */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/NM_PLAYBACK_REG_OFFSET" data-ref="_M/NM_PLAYBACK_REG_OFFSET">NM_PLAYBACK_REG_OFFSET</dfn> 0x0</u></td></tr>
<tr><th id="77">77</th><td><i>/* The record registers start from here. */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/NM_RECORD_REG_OFFSET" data-ref="_M/NM_RECORD_REG_OFFSET">NM_RECORD_REG_OFFSET</dfn> 0x200</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* The rate register is located 2 bytes from the start of the register area. */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/NM_RATE_REG_OFFSET" data-ref="_M/NM_RATE_REG_OFFSET">NM_RATE_REG_OFFSET</dfn> 2</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/* Mono/stereo flag, number of bits on playback, and rate mask. */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/NM_RATE_STEREO" data-ref="_M/NM_RATE_STEREO">NM_RATE_STEREO</dfn> 1</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/NM_RATE_BITS_16" data-ref="_M/NM_RATE_BITS_16">NM_RATE_BITS_16</dfn> 2</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/NM_RATE_MASK" data-ref="_M/NM_RATE_MASK">NM_RATE_MASK</dfn> 0xf0</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* Playback enable register. */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/NM_PLAYBACK_ENABLE_REG" data-ref="_M/NM_PLAYBACK_ENABLE_REG">NM_PLAYBACK_ENABLE_REG</dfn> (NM_PLAYBACK_REG_OFFSET + 0x1)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/NM_PLAYBACK_ENABLE_FLAG" data-ref="_M/NM_PLAYBACK_ENABLE_FLAG">NM_PLAYBACK_ENABLE_FLAG</dfn> 1</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NM_PLAYBACK_ONESHOT" data-ref="_M/NM_PLAYBACK_ONESHOT">NM_PLAYBACK_ONESHOT</dfn> 2</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/NM_PLAYBACK_FREERUN" data-ref="_M/NM_PLAYBACK_FREERUN">NM_PLAYBACK_FREERUN</dfn> 4</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/* Mutes the audio output. */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NM_AUDIO_MUTE_REG" data-ref="_M/NM_AUDIO_MUTE_REG">NM_AUDIO_MUTE_REG</dfn> (NM_PLAYBACK_REG_OFFSET + 0x18)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/NM_AUDIO_MUTE_LEFT" data-ref="_M/NM_AUDIO_MUTE_LEFT">NM_AUDIO_MUTE_LEFT</dfn> 0x8000</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/NM_AUDIO_MUTE_RIGHT" data-ref="_M/NM_AUDIO_MUTE_RIGHT">NM_AUDIO_MUTE_RIGHT</dfn> 0x0080</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/NM_AUDIO_MUTE_BOTH" data-ref="_M/NM_AUDIO_MUTE_BOTH">NM_AUDIO_MUTE_BOTH</dfn> 0x8080</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* Recording enable register. */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/NM_RECORD_ENABLE_REG" data-ref="_M/NM_RECORD_ENABLE_REG">NM_RECORD_ENABLE_REG</dfn> (NM_RECORD_REG_OFFSET + 0)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/NM_RECORD_ENABLE_FLAG" data-ref="_M/NM_RECORD_ENABLE_FLAG">NM_RECORD_ENABLE_FLAG</dfn> 1</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/NM_RECORD_FREERUN" data-ref="_M/NM_RECORD_FREERUN">NM_RECORD_FREERUN</dfn> 2</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/NM_RBUFFER_START" data-ref="_M/NM_RBUFFER_START">NM_RBUFFER_START</dfn> (NM_RECORD_REG_OFFSET + 0x4)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/NM_RBUFFER_END" data-ref="_M/NM_RBUFFER_END">NM_RBUFFER_END</dfn>   (NM_RECORD_REG_OFFSET + 0x10)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/NM_RBUFFER_WMARK" data-ref="_M/NM_RBUFFER_WMARK">NM_RBUFFER_WMARK</dfn> (NM_RECORD_REG_OFFSET + 0xc)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/NM_RBUFFER_CURRP" data-ref="_M/NM_RBUFFER_CURRP">NM_RBUFFER_CURRP</dfn> (NM_RECORD_REG_OFFSET + 0x8)</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/NM_PBUFFER_START" data-ref="_M/NM_PBUFFER_START">NM_PBUFFER_START</dfn> (NM_PLAYBACK_REG_OFFSET + 0x4)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/NM_PBUFFER_END" data-ref="_M/NM_PBUFFER_END">NM_PBUFFER_END</dfn>   (NM_PLAYBACK_REG_OFFSET + 0x14)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/NM_PBUFFER_WMARK" data-ref="_M/NM_PBUFFER_WMARK">NM_PBUFFER_WMARK</dfn> (NM_PLAYBACK_REG_OFFSET + 0xc)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/NM_PBUFFER_CURRP" data-ref="_M/NM_PBUFFER_CURRP">NM_PBUFFER_CURRP</dfn> (NM_PLAYBACK_REG_OFFSET + 0x8)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_PCI_NEOREG_H_ */</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='neo.c.html'>netbsd/sys/dev/pci/neo.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
