Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 21 20:45:38 2019
| Host         : ECE-LAB304 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab7_top_timing_summary_routed.rpt -rpx lab7_top_timing_summary_routed.rpx
| Design       : lab7_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 55 register/latch pins with no clock driven by root clock pin: CDIV1/cout_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CDIV2/cout_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.657      -17.725                      7                  778        0.122        0.000                      0                  778        4.500        0.000                       0                   317  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.784        0.000                      0                  771        0.122        0.000                      0                  771        4.500        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                -2.657      -17.725                      7                    7        3.472        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.952ns (16.650%)  route 4.766ns (83.350%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.161    10.797    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.444    14.785    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y17         FDRE (Setup_fdre_C_R)       -0.429    14.581    CDIV2/count3_reg[10]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.952ns (16.650%)  route 4.766ns (83.350%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.161    10.797    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.444    14.785    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[11]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y17         FDRE (Setup_fdre_C_R)       -0.429    14.581    CDIV2/count3_reg[11]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.952ns (16.650%)  route 4.766ns (83.350%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.161    10.797    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.444    14.785    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y17         FDRE (Setup_fdre_C_R)       -0.429    14.581    CDIV2/count3_reg[8]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.952ns (16.650%)  route 4.766ns (83.350%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.161    10.797    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.444    14.785    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  CDIV2/count3_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y17         FDRE (Setup_fdre_C_R)       -0.429    14.581    CDIV2/count3_reg[9]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.952ns (16.794%)  route 4.717ns (83.206%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.112    10.748    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.442    14.783    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[12]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_R)       -0.429    14.579    CDIV2/count3_reg[12]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.952ns (16.794%)  route 4.717ns (83.206%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.112    10.748    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.442    14.783    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_R)       -0.429    14.579    CDIV2/count3_reg[13]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.952ns (16.794%)  route 4.717ns (83.206%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.112    10.748    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.442    14.783    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[14]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_R)       -0.429    14.579    CDIV2/count3_reg[14]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 CDIV2/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.952ns (16.794%)  route 4.717ns (83.206%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.558     5.079    CDIV2/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  CDIV2/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CDIV2/count0_reg[2]/Q
                         net (fo=2, routed)           0.966     6.501    CDIV2/count0_reg[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.625 r  CDIV2/count0[0]_i_13__0/O
                         net (fo=1, routed)           0.573     7.198    CDIV2/count0[0]_i_13__0_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.322 r  CDIV2/count0[0]_i_5__0/O
                         net (fo=1, routed)           0.615     7.937    CDIV2/count0[0]_i_5__0_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.061 f  CDIV2/count0[0]_i_1__0/O
                         net (fo=68, routed)          1.451     9.512    CDIV2/count0[0]_i_1__0_n_0
    SLICE_X55Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.636 r  CDIV2/count3[0]_i_1__0/O
                         net (fo=32, routed)          1.112    10.748    CDIV2/count3[0]_i_1__0_n_0
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.442    14.783    CDIV2/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  CDIV2/count3_reg[15]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_R)       -0.429    14.579    CDIV2/count3_reg[15]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 CDIV1/count1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV1/count1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.014ns (18.309%)  route 4.524ns (81.691%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.534     5.055    CDIV1/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  CDIV1/count1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 f  CDIV1/count1_reg[26]/Q
                         net (fo=2, routed)           0.959     6.532    CDIV1/count1_reg[26]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.656 f  CDIV1/d_i_24/O
                         net (fo=1, routed)           0.433     7.089    CDIV1/d_i_24_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  CDIV1/d_i_14/O
                         net (fo=1, routed)           0.963     8.176    CDIV1/d_i_14_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.124     8.300 r  CDIV1/d_i_5/O
                         net (fo=4, routed)           0.835     9.135    CDIV1/d_i_5_n_0
    SLICE_X44Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.259 r  CDIV1/count1[0]_i_1/O
                         net (fo=64, routed)          1.334    10.593    CDIV1/count1[0]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  CDIV1/count1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.420    14.761    CDIV1/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  CDIV1/count1_reg[24]/C
                         clock pessimism              0.294    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.496    CDIV1/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 CDIV1/count1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV1/count1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.014ns (18.309%)  route 4.524ns (81.691%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.534     5.055    CDIV1/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  CDIV1/count1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     5.573 f  CDIV1/count1_reg[26]/Q
                         net (fo=2, routed)           0.959     6.532    CDIV1/count1_reg[26]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.656 f  CDIV1/d_i_24/O
                         net (fo=1, routed)           0.433     7.089    CDIV1/d_i_24_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  CDIV1/d_i_14/O
                         net (fo=1, routed)           0.963     8.176    CDIV1/d_i_14_n_0
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.124     8.300 r  CDIV1/d_i_5/O
                         net (fo=4, routed)           0.835     9.135    CDIV1/d_i_5_n_0
    SLICE_X44Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.259 r  CDIV1/count1[0]_i_1/O
                         net (fo=64, routed)          1.334    10.593    CDIV1/count1[0]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  CDIV1/count1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.420    14.761    CDIV1/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  CDIV1/count1_reg[25]/C
                         clock pessimism              0.294    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.496    CDIV1/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CDIV2/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.557     1.440    CDIV2/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  CDIV2/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CDIV2/d_reg/Q
                         net (fo=2, routed)           0.056     1.637    CDIV2/d_reg_n_0
    SLICE_X55Y20         FDRE                                         r  CDIV2/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.826     1.953    CDIV2/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  CDIV2/cout_reg/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.075     1.515    CDIV2/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CDIV1/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV1/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.554     1.437    CDIV1/clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  CDIV1/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CDIV1/d_reg/Q
                         net (fo=2, routed)           0.076     1.655    CDIV1/d_reg_n_0
    SLICE_X44Y69         FDRE                                         r  CDIV1/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.822     1.949    CDIV1/clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  CDIV1/cout_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.075     1.512    CDIV1/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 COD/cz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/z_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.250%)  route 0.128ns (40.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.585     1.468    COD/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  COD/cz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  COD/cz_reg/Q
                         net (fo=17, routed)          0.128     1.737    COD/cz
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  COD/z[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    COD/z[2]_i_1__0_n_0
    SLICE_X63Y21         FDRE                                         r  COD/z_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.854     1.981    COD/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  COD/z_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.091     1.573    COD/z_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 COD/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.588     1.471    COD/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  COD/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  COD/x_reg[11]/Q
                         net (fo=3, routed)           0.117     1.729    COD/new_x[11]
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  COD/x[11]_i_1/O
                         net (fo=1, routed)           0.000     1.774    COD/x[11]_i_1_n_0
    SLICE_X63Y18         FDRE                                         r  COD/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.857     1.984    COD/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  COD/x_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.091     1.562    COD/x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 COD/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.584     1.467    COD/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  COD/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  COD/y_reg[10]/Q
                         net (fo=2, routed)           0.127     1.758    COD/new_y[10]
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  COD/y[10]_i_1/O
                         net (fo=1, routed)           0.000     1.803    COD/y[10]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  COD/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.852     1.979    COD/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  COD/y_reg[10]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.121     1.588    COD/y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 COD/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.403%)  route 0.132ns (41.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.589     1.472    COD/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  COD/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  COD/x_reg[9]/Q
                         net (fo=3, routed)           0.132     1.746    COD/new_x[9]
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  COD/x[9]_i_1/O
                         net (fo=1, routed)           0.000     1.791    COD/x[9]_i_1_n_0
    SLICE_X65Y17         FDRE                                         r  COD/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.858     1.985    COD/clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  COD/x_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.092     1.564    COD/x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 COD/z_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/z_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.469    COD/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  COD/z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  COD/z_reg[1]/Q
                         net (fo=2, routed)           0.149     1.782    COD/new_z[1]
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  COD/z[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    COD/z[1]_i_1__0_n_0
    SLICE_X60Y19         FDRE                                         r  COD/z_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.854     1.981    COD/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  COD/z_reg[1]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121     1.590    COD/z_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 COD/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.588     1.471    COD/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  COD/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  COD/x_reg[3]/Q
                         net (fo=3, routed)           0.160     1.795    COD/new_x[3]
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  COD/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    COD/x[3]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  COD/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.857     1.984    COD/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  COD/x_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.121     1.592    COD/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 COD/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.408%)  route 0.162ns (43.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.584     1.467    COD/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  COD/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  COD/y_reg[2]/Q
                         net (fo=2, routed)           0.162     1.793    COD/new_y[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  COD/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    COD/y[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  COD/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.852     1.979    COD/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  COD/y_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.121     1.588    COD/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 COD/i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COD/i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.463%)  route 0.198ns (51.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.584     1.467    COD/clk_IBUF_BUFG
    SLICE_X61Y22         FDSE                                         r  COD/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  COD/i_reg[1]/Q
                         net (fo=39, routed)          0.198     1.806    COD/i_reg_n_0_[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  COD/i[3]_i_3/O
                         net (fo=1, routed)           0.000     1.851    COD/i[3]_i_3_n_0
    SLICE_X62Y22         FDSE                                         r  COD/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.853     1.980    COD/clk_IBUF_BUFG
    SLICE_X62Y22         FDSE                                         r  COD/i_reg[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y22         FDSE (Hold_fdse_C_D)         0.092     1.594    COD/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y68   CDIV1/count0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y70   CDIV1/count0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y70   CDIV1/count0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y71   CDIV1/count0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y75   CDIV1/count0_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y68   CDIV1/count0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y75   CDIV1/count0_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y75   CDIV1/count0_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y68   CDIV1/count0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y70   CDIV1/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y70   CDIV1/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y69   CDIV1/count0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y69   CDIV1/count0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y69   CDIV1/count0_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y69   CDIV1/count0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y70   CDIV1/count0_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   CDIV1/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   CDIV1/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   CDIV1/count2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75   CDIV1/count0_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75   CDIV1/count0_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75   CDIV1/count0_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72   CDIV1/count1_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72   CDIV1/count1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72   CDIV1/count1_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72   CDIV1/count1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   CDIV1/count1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   CDIV1/count1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   CDIV1/count1_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            7  Failing Endpoints,  Worst Slack       -2.657ns,  Total Violation      -17.725ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.657ns  (required time - arrival time)
  Source:                 COD/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[6]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.483ns  (logic 4.277ns (57.149%)  route 3.207ns (42.851%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 15.148 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.627    15.148    COD/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  COD/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518    15.666 r  COD/x_reg[3]/Q
                         net (fo=3, routed)           0.690    16.357    COD/new_x[3]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  COD/seven_seg1_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.854    17.334    COD/LED7/in_num__11[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    17.458 r  COD/seven_seg1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663    19.121    seven_seg1_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    22.632 r  seven_seg1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.632    seven_seg1[6]
    W7                                                                r  seven_seg1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                 -2.657    

Slack (VIOLATED) :        -2.650ns  (required time - arrival time)
  Source:                 COD/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[0]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.477ns  (logic 4.235ns (56.648%)  route 3.241ns (43.352%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 15.148 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.627    15.148    COD/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  COD/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456    15.604 r  COD/x_reg[0]/Q
                         net (fo=3, routed)           0.701    16.306    COD/new_x[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124    16.430 r  COD/seven_seg1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.877    17.307    COD/LED7/in_num__11[0]
    SLICE_X65Y11         LUT4 (Prop_lut4_I0_O)        0.124    17.431 r  COD/seven_seg1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663    19.094    seven_seg1_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    22.625 r  seven_seg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.625    seven_seg1[0]
    U7                                                                r  seven_seg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -22.625    
  -------------------------------------------------------------------
                         slack                                 -2.650    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 COD/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[5]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.465ns  (logic 4.233ns (56.704%)  route 3.232ns (43.296%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 15.148 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.627    15.148    COD/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  COD/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456    15.604 r  COD/x_reg[0]/Q
                         net (fo=3, routed)           0.701    16.306    COD/new_x[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124    16.430 r  COD/seven_seg1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.868    17.298    COD/LED7/in_num__11[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124    17.422 r  COD/seven_seg1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663    19.084    seven_seg1_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.614 r  seven_seg1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.614    seven_seg1[5]
    W6                                                                r  seven_seg1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.509ns  (required time - arrival time)
  Source:                 COD/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[3]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.335ns  (logic 4.240ns (57.797%)  route 3.096ns (42.203%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 15.148 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.627    15.148    COD/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  COD/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456    15.604 r  COD/x_reg[0]/Q
                         net (fo=3, routed)           0.701    16.306    COD/new_x[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124    16.430 r  COD/seven_seg1_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.869    17.299    COD/LED7/in_num__11[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124    17.423 r  COD/seven_seg1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525    18.948    seven_seg1_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    22.484 r  seven_seg1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.484    seven_seg1[3]
    V8                                                                r  seven_seg1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -22.484    
  -------------------------------------------------------------------
                         slack                                 -2.509    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 COD/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[4]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.329ns  (logic 4.301ns (58.690%)  route 3.027ns (41.310%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 15.148 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.627    15.148    COD/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  COD/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518    15.666 r  COD/x_reg[3]/Q
                         net (fo=3, routed)           0.690    16.357    COD/new_x[3]
    SLICE_X65Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  COD/seven_seg1_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    17.292    COD/LED7/in_num__11[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124    17.416 r  COD/seven_seg1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.525    18.942    seven_seg1_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.477 r  seven_seg1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.477    seven_seg1[4]
    U8                                                                r  seven_seg1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 COD/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[2]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.216ns  (logic 4.286ns (59.395%)  route 2.930ns (40.605%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 15.150 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.629    15.150    COD/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  COD/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    15.668 f  COD/x_reg[1]/Q
                         net (fo=3, routed)           0.694    16.363    COD/new_x[1]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    16.487 f  COD/seven_seg1_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.570    17.057    COD/LED7/in_num__11[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.181 r  COD/seven_seg1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.665    18.846    seven_seg1_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    22.366 r  seven_seg1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.366    seven_seg1[2]
    U5                                                                r  seven_seg1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -22.366    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -2.378ns  (required time - arrival time)
  Source:                 COD/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[1]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.203ns  (logic 4.270ns (59.286%)  route 2.933ns (40.714%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 15.150 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.629    15.150    COD/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  COD/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    15.668 r  COD/x_reg[1]/Q
                         net (fo=3, routed)           0.694    16.363    COD/new_x[1]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    16.487 r  COD/seven_seg1_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.579    17.066    COD/LED7/in_num__11[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124    17.190 r  COD/seven_seg1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.659    18.849    seven_seg1_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.353 r  seven_seg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.353    seven_seg1[1]
    V5                                                                r  seven_seg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                 -2.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.472ns  (arrival time - required time)
  Source:                 COD/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[1]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 1.460ns (72.038%)  route 0.567ns (27.962%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.588     1.471    COD/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  COD/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  COD/x_reg[15]/Q
                         net (fo=3, routed)           0.073     1.709    COD/new_x[15]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  COD/seven_seg1_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.167     1.921    COD/LED7/in_num__11[3]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.966 r  COD/seven_seg1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.292    seven_seg1_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.497 r  seven_seg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.497    seven_seg1[1]
    V5                                                                r  seven_seg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.498ns  (arrival time - required time)
  Source:                 COD/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[2]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.475ns (71.887%)  route 0.577ns (28.113%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.588     1.471    COD/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  COD/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  COD/x_reg[15]/Q
                         net (fo=3, routed)           0.073     1.709    COD/new_x[15]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.754 f  COD/seven_seg1_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.169     1.923    COD/LED7/in_num__11[3]
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.968 r  COD/seven_seg1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.334     2.302    seven_seg1_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.523 r  seven_seg1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.523    seven_seg1[2]
    U5                                                                r  seven_seg1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.531ns  (arrival time - required time)
  Source:                 COD/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[3]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.467ns (70.316%)  route 0.619ns (29.684%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.469    COD/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  COD/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  COD/x_reg[14]/Q
                         net (fo=3, routed)           0.173     1.783    COD/new_x[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  COD/seven_seg1_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.167     1.994    COD/LED7/in_num__11[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.039 r  COD/seven_seg1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.320    seven_seg1_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.556 r  seven_seg1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.556    seven_seg1[3]
    V8                                                                r  seven_seg1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.584ns  (arrival time - required time)
  Source:                 COD/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[0]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 1.486ns (69.544%)  route 0.651ns (30.456%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.589     1.472    COD/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  COD/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  COD/x_reg[13]/Q
                         net (fo=3, routed)           0.075     1.712    COD/new_x[13]
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  COD/seven_seg1_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.245     2.001    COD/LED7/in_num__11[1]
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.046 r  COD/seven_seg1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.377    seven_seg1_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.609 r  seven_seg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.609    seven_seg1[0]
    U7                                                                r  seven_seg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.608ns  (arrival time - required time)
  Source:                 COD/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[4]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 1.490ns (68.949%)  route 0.671ns (31.051%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.589     1.472    COD/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  COD/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  COD/x_reg[13]/Q
                         net (fo=3, routed)           0.075     1.712    COD/new_x[13]
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  COD/seven_seg1_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.315     2.072    COD/LED7/in_num__11[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.117 r  COD/seven_seg1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.397    seven_seg1_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.633 r  seven_seg1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.633    seven_seg1[4]
    U8                                                                r  seven_seg1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 COD/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[6]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 1.443ns (66.371%)  route 0.731ns (33.629%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.469    COD/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  COD/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  COD/x_reg[14]/Q
                         net (fo=3, routed)           0.173     1.783    COD/new_x[14]
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  COD/seven_seg1_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.228     2.055    COD/LED7/in_num__11[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.100 r  COD/seven_seg1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.431    seven_seg1_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.643 r  seven_seg1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.643    seven_seg1[6]
    W7                                                                r  seven_seg1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.643    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 COD/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg1[5]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 1.484ns (68.360%)  route 0.687ns (31.640%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.589     1.472    COD/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  COD/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  COD/x_reg[13]/Q
                         net (fo=3, routed)           0.075     1.712    COD/new_x[13]
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  COD/seven_seg1_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.281     2.037    COD/LED7/in_num__11[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.082 r  COD/seven_seg1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.413    seven_seg1_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.643 r  seven_seg1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.643    seven_seg1[5]
    W6                                                                r  seven_seg1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.643    
  -------------------------------------------------------------------
                         slack                                  3.618    





