void\r\nF_1 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 )\r\n{\r\nASSERT ( V_2 -> V_3 != V_1 ) ;\r\nASSERT ( F_2 ( V_2 ) ) ;\r\nASSERT ( V_2 -> V_4 . V_5 == V_2 ) ;\r\nF_3 ( V_1 , & V_2 -> V_4 . V_6 ) ;\r\nV_2 -> V_3 = V_1 ;\r\n}\r\nvoid\r\nF_4 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 )\r\n{\r\nASSERT ( V_2 -> V_3 == V_1 ) ;\r\nASSERT ( F_2 ( V_2 ) ) ;\r\nV_1 -> V_7 |= V_8 ;\r\nV_2 -> V_4 . V_6 . V_9 -> V_10 |= V_11 ;\r\n}\r\nvoid\r\nF_5 (\r\nT_1 * V_12 ,\r\nT_1 * V_13 )\r\n{\r\nT_3 * V_14 , * V_15 ;\r\nint V_16 , V_17 ;\r\nT_3 * V_18 , * V_19 ;\r\nif ( ! V_12 -> V_20 )\r\nreturn;\r\nF_6 ( V_13 ) ;\r\nV_18 = V_12 -> V_20 -> V_21 ;\r\nV_19 = V_13 -> V_20 -> V_21 ;\r\nif( V_12 -> V_7 & V_22 )\r\nV_13 -> V_7 |= V_22 ;\r\nfor ( V_17 = 0 ; V_17 < 2 ; V_17 ++ ) {\r\nfor ( V_16 = 0 ; V_16 < V_23 ; V_16 ++ ) {\r\nif ( V_18 [ V_16 ] . V_24 == NULL )\r\nbreak;\r\nV_14 = & V_18 [ V_16 ] ;\r\nV_15 = & V_19 [ V_16 ] ;\r\nV_15 -> V_24 = V_14 -> V_24 ;\r\nV_15 -> V_25 = V_15 -> V_26 = 0 ;\r\nV_15 -> V_27 = 0 ;\r\nV_15 -> V_28 = V_14 -> V_28 - V_14 -> V_29 ;\r\nV_14 -> V_28 = V_14 -> V_29 ;\r\nV_15 -> V_30 = V_14 -> V_30 -\r\nV_14 -> V_31 ;\r\nV_14 -> V_30 = V_14 -> V_31 ;\r\nV_15 -> V_32 = V_14 -> V_32 - V_14 -> V_33 ;\r\nV_14 -> V_32 = V_14 -> V_33 ;\r\n}\r\nV_18 = V_12 -> V_20 -> V_34 ;\r\nV_19 = V_13 -> V_20 -> V_34 ;\r\n}\r\n}\r\nvoid\r\nF_7 (\r\nT_1 * V_1 ,\r\nT_4 * V_35 ,\r\nT_5 V_36 ,\r\nlong V_37 )\r\n{\r\nT_6 * V_38 = V_1 -> V_39 ;\r\nif ( ! F_8 ( V_38 ) ||\r\n! F_9 ( V_38 ) ||\r\nV_35 -> V_40 == V_38 -> V_41 . V_42 ||\r\nV_35 -> V_40 == V_38 -> V_41 . V_43 )\r\nreturn;\r\nif ( V_1 -> V_20 == NULL )\r\nF_6 ( V_1 ) ;\r\nif ( F_10 ( V_38 ) && V_35 -> V_44 )\r\n( void ) F_11 ( V_1 , V_35 -> V_44 , V_36 , V_37 ) ;\r\nif ( F_12 ( V_38 ) && V_35 -> V_45 )\r\n( void ) F_11 ( V_1 , V_35 -> V_45 , V_36 , V_37 ) ;\r\n}\r\nSTATIC T_3 *\r\nF_13 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 )\r\n{\r\nint V_16 ;\r\nT_3 * V_46 ;\r\nV_46 = F_14 ( V_2 ) ?\r\nV_1 -> V_20 -> V_21 : V_1 -> V_20 -> V_34 ;\r\nfor ( V_16 = 0 ; V_16 < V_23 ; V_16 ++ ) {\r\nif ( V_46 [ V_16 ] . V_24 == NULL ||\r\nV_46 [ V_16 ] . V_24 == V_2 )\r\nreturn & V_46 [ V_16 ] ;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid\r\nF_11 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 ,\r\nT_5 V_36 ,\r\nlong V_37 )\r\n{\r\nT_3 * V_47 ;\r\nASSERT ( V_1 ) ;\r\nASSERT ( F_8 ( V_1 -> V_39 ) ) ;\r\nV_47 = NULL ;\r\nif ( V_1 -> V_20 == NULL )\r\nF_6 ( V_1 ) ;\r\nV_47 = F_13 ( V_1 , V_2 ) ;\r\nASSERT ( V_47 ) ;\r\nif ( V_47 -> V_24 == NULL )\r\nV_47 -> V_24 = V_2 ;\r\nswitch ( V_36 ) {\r\ncase V_48 :\r\nV_47 -> V_28 += ( V_49 ) V_37 ;\r\nbreak;\r\ncase V_50 :\r\nV_47 -> V_32 += ( V_49 ) V_37 ;\r\nbreak;\r\ncase V_51 :\r\nif ( V_47 -> V_28 && V_37 > 0 ) {\r\nV_47 -> V_29 += ( V_49 ) V_37 ;\r\nASSERT ( V_47 -> V_28 >= V_47 -> V_29 ) ;\r\n}\r\nV_47 -> V_25 += V_37 ;\r\nbreak;\r\ncase V_52 :\r\nV_47 -> V_53 += V_37 ;\r\nbreak;\r\ncase V_54 :\r\nif ( V_47 -> V_32 && V_37 > 0 ) {\r\nV_47 -> V_33 += ( V_49 ) V_37 ;\r\nASSERT ( V_47 -> V_32 >= V_47 -> V_33 ) ;\r\n}\r\nV_47 -> V_26 += V_37 ;\r\nbreak;\r\ncase V_55 :\r\nV_47 -> V_30 += ( V_49 ) V_37 ;\r\nbreak;\r\ncase V_56 :\r\nif ( V_47 -> V_30 && V_37 > 0 ) {\r\nV_47 -> V_31 += ( V_49 ) V_37 ;\r\nASSERT ( V_47 -> V_30 >= V_47 -> V_31 ) ;\r\n}\r\nV_47 -> V_27 += V_37 ;\r\nbreak;\r\ncase V_57 :\r\nV_47 -> V_58 += V_37 ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\n}\r\nV_1 -> V_7 |= V_22 ;\r\n}\r\nSTATIC void\r\nF_15 (\r\nT_1 * V_1 ,\r\nT_3 * V_59 )\r\n{\r\nASSERT ( V_59 [ 0 ] . V_24 != NULL ) ;\r\nif ( V_59 [ 1 ] . V_24 == NULL ) {\r\nF_16 ( V_59 [ 0 ] . V_24 ) ;\r\nF_1 ( V_1 , V_59 [ 0 ] . V_24 ) ;\r\n} else {\r\nASSERT ( V_23 == 2 ) ;\r\nF_17 ( V_59 [ 0 ] . V_24 , V_59 [ 1 ] . V_24 ) ;\r\nF_1 ( V_1 , V_59 [ 0 ] . V_24 ) ;\r\nF_1 ( V_1 , V_59 [ 1 ] . V_24 ) ;\r\n}\r\n}\r\nvoid\r\nF_18 (\r\nT_1 * V_1 )\r\n{\r\nint V_16 , V_17 ;\r\nT_2 * V_2 ;\r\nT_3 * V_47 , * V_46 ;\r\nT_7 * V_60 ;\r\nlong V_61 ;\r\nlong V_62 ;\r\nif ( ! ( V_1 -> V_7 & V_22 ) )\r\nreturn;\r\nASSERT ( V_1 -> V_20 ) ;\r\nV_46 = V_1 -> V_20 -> V_21 ;\r\nfor ( V_17 = 0 ; V_17 < 2 ; V_17 ++ ) {\r\nif ( V_46 [ 0 ] . V_24 == NULL ) {\r\nV_46 = V_1 -> V_20 -> V_34 ;\r\ncontinue;\r\n}\r\nF_15 ( V_1 , V_46 ) ;\r\nfor ( V_16 = 0 ; V_16 < V_23 ; V_16 ++ ) {\r\nV_47 = & V_46 [ V_16 ] ;\r\nif ( ( V_2 = V_47 -> V_24 ) == NULL )\r\nbreak;\r\nASSERT ( F_2 ( V_2 ) ) ;\r\nASSERT ( V_2 -> V_3 == V_1 ) ;\r\nV_60 = & V_2 -> V_63 ;\r\nV_61 = V_47 -> V_25 +\r\nV_47 -> V_53 ;\r\nV_62 = V_47 -> V_27 +\r\nV_47 -> V_58 ;\r\n#ifdef F_19\r\nif ( V_61 < 0 )\r\nASSERT ( F_20 ( V_60 -> V_64 ) >=\r\n- V_61 ) ;\r\nif ( V_62 < 0 )\r\nASSERT ( F_20 ( V_60 -> V_65 ) >=\r\n- V_62 ) ;\r\nif ( V_47 -> V_26 < 0 )\r\nASSERT ( F_20 ( V_60 -> V_66 ) >=\r\n- V_47 -> V_26 ) ;\r\n#endif\r\nif ( V_61 )\r\nF_21 ( & V_60 -> V_64 , ( V_67 ) V_61 ) ;\r\nif ( V_47 -> V_26 )\r\nF_21 ( & V_60 -> V_66 , ( V_67 ) V_47 -> V_26 ) ;\r\nif ( V_62 )\r\nF_21 ( & V_60 -> V_65 , ( V_67 ) V_62 ) ;\r\nif ( V_60 -> V_68 ) {\r\nF_22 ( V_1 -> V_39 , V_60 ) ;\r\nF_23 ( V_1 -> V_39 , V_60 ) ;\r\n}\r\nV_2 -> V_69 |= V_70 ;\r\nF_4 ( V_1 , V_2 ) ;\r\nif ( V_47 -> V_28 != 0 ) {\r\nif ( V_47 -> V_28 != V_47 -> V_29 ) {\r\nif ( V_47 -> V_28 >\r\nV_47 -> V_29 )\r\nV_2 -> V_71 -= ( V_67 )\r\n( V_47 -> V_28 -\r\nV_47 -> V_29 ) ;\r\nelse\r\nV_2 -> V_71 -= ( V_67 )\r\n( V_47 -> V_29 -\r\nV_47 -> V_28 ) ;\r\n}\r\n} else {\r\nif ( V_47 -> V_25 ) {\r\nV_2 -> V_71 +=\r\n( V_67 ) V_47 -> V_25 ;\r\n}\r\n}\r\nif ( V_47 -> V_30 != 0 ) {\r\nif ( V_47 -> V_30 != V_47 -> V_31 ) {\r\nif ( V_47 -> V_30 >\r\nV_47 -> V_31 )\r\nV_2 -> V_72 -= ( V_67 )\r\n( V_47 -> V_30 -\r\nV_47 -> V_31 ) ;\r\nelse\r\nV_2 -> V_72 -= ( V_67 )\r\n( V_47 -> V_31 -\r\nV_47 -> V_30 ) ;\r\n}\r\n} else {\r\nif ( V_47 -> V_27 )\r\nV_2 -> V_72 +=\r\n( V_67 ) V_47 -> V_27 ;\r\n}\r\nif ( V_47 -> V_32 != 0 ) {\r\nASSERT ( V_47 -> V_32 >=\r\nV_47 -> V_33 ) ;\r\nif ( V_47 -> V_32 > V_47 -> V_33 )\r\nV_2 -> V_73 -= ( V_67 )\r\n( V_47 -> V_32 -\r\nV_47 -> V_33 ) ;\r\n} else {\r\nif ( V_47 -> V_26 )\r\nV_2 -> V_73 +=\r\n( V_67 ) V_47 -> V_26 ;\r\n}\r\nASSERT ( V_2 -> V_71 >=\r\nF_20 ( V_2 -> V_63 . V_64 ) ) ;\r\nASSERT ( V_2 -> V_73 >=\r\nF_20 ( V_2 -> V_63 . V_66 ) ) ;\r\nASSERT ( V_2 -> V_72 >=\r\nF_20 ( V_2 -> V_63 . V_65 ) ) ;\r\n}\r\nV_46 = V_1 -> V_20 -> V_34 ;\r\n}\r\n}\r\nvoid\r\nF_24 (\r\nT_1 * V_1 )\r\n{\r\nint V_16 , V_17 ;\r\nT_2 * V_2 ;\r\nT_3 * V_47 , * V_46 ;\r\nT_8 V_74 ;\r\nif ( ! V_1 -> V_20 || ! ( V_1 -> V_7 & V_22 ) )\r\nreturn;\r\nV_46 = V_1 -> V_20 -> V_21 ;\r\nfor ( V_17 = 0 ; V_17 < 2 ; V_17 ++ ) {\r\nfor ( V_16 = 0 ; V_16 < V_23 ; V_16 ++ ) {\r\nV_47 = & V_46 [ V_16 ] ;\r\nif ( ( V_2 = V_47 -> V_24 ) == NULL )\r\nbreak;\r\nV_74 = V_75 ;\r\nif ( V_47 -> V_28 ) {\r\nF_16 ( V_2 ) ;\r\nV_74 = V_76 ;\r\nV_2 -> V_71 -=\r\n( V_67 ) V_47 -> V_28 ;\r\n}\r\nif ( V_47 -> V_32 ) {\r\nif ( ! V_74 ) {\r\nF_16 ( V_2 ) ;\r\nV_74 = V_76 ;\r\n}\r\nV_2 -> V_73 -=\r\n( V_67 ) V_47 -> V_32 ;\r\n}\r\nif ( V_47 -> V_30 ) {\r\nif ( ! V_74 ) {\r\nF_16 ( V_2 ) ;\r\nV_74 = V_76 ;\r\n}\r\nV_2 -> V_72 -=\r\n( V_67 ) V_47 -> V_30 ;\r\n}\r\nif ( V_74 )\r\nF_25 ( V_2 ) ;\r\n}\r\nV_46 = V_1 -> V_20 -> V_34 ;\r\n}\r\n}\r\nSTATIC void\r\nF_26 (\r\nstruct V_77 * V_38 ,\r\nstruct V_78 * V_2 ,\r\nint type )\r\n{\r\nif ( V_2 -> V_69 & V_79 )\r\nreturn;\r\nF_27 ( ( V_2 -> V_69 & V_80 ) ? V_81 : V_82 ,\r\nF_28 ( V_2 -> V_63 . V_68 ) , V_38 -> V_83 -> V_84 ,\r\ntype ) ;\r\n}\r\nSTATIC int\r\nF_29 (\r\nT_1 * V_1 ,\r\nT_6 * V_38 ,\r\nT_2 * V_2 ,\r\nlong V_85 ,\r\nlong V_86 ,\r\nT_5 V_87 )\r\n{\r\nV_67 V_88 ;\r\nV_67 V_89 ;\r\nT_9 V_90 ;\r\nT_10 V_91 ;\r\nT_10 V_92 ;\r\nV_67 V_93 ;\r\nV_67 * V_94 ;\r\nT_11 * V_59 = V_38 -> V_95 ;\r\nF_16 ( V_2 ) ;\r\nif ( V_87 & V_48 ) {\r\nV_88 = F_20 ( V_2 -> V_63 . V_96 ) ;\r\nif ( ! V_88 )\r\nV_88 = V_59 -> V_97 ;\r\nV_89 = F_20 ( V_2 -> V_63 . V_98 ) ;\r\nif ( ! V_89 )\r\nV_89 = V_59 -> V_99 ;\r\nV_90 = F_28 ( V_2 -> V_63 . V_100 ) ;\r\nV_91 = F_30 ( V_2 -> V_63 . V_101 ) ;\r\nV_92 = V_2 -> V_102 -> V_95 -> V_103 ;\r\nV_94 = & V_2 -> V_71 ;\r\n} else {\r\nASSERT ( V_87 & V_55 ) ;\r\nV_88 = F_20 ( V_2 -> V_63 . V_104 ) ;\r\nif ( ! V_88 )\r\nV_88 = V_59 -> V_105 ;\r\nV_89 = F_20 ( V_2 -> V_63 . V_106 ) ;\r\nif ( ! V_89 )\r\nV_89 = V_59 -> V_107 ;\r\nV_90 = F_28 ( V_2 -> V_63 . V_108 ) ;\r\nV_91 = F_30 ( V_2 -> V_63 . V_109 ) ;\r\nV_92 = V_2 -> V_102 -> V_95 -> V_110 ;\r\nV_94 = & V_2 -> V_72 ;\r\n}\r\nif ( ( V_87 & V_111 ) == 0 &&\r\nV_2 -> V_63 . V_68 &&\r\n( ( F_31 ( V_2 -> V_102 ) && F_14 ( V_2 ) ) ||\r\n( F_32 ( V_2 -> V_102 ) &&\r\n( F_33 ( V_2 ) || F_34 ( V_2 ) ) ) ) ) {\r\nif ( V_85 > 0 ) {\r\nif ( V_88 > 0ULL &&\r\nV_88 <= V_85 + * V_94 ) {\r\nF_26 ( V_38 , V_2 , V_112 ) ;\r\ngoto V_113;\r\n}\r\nif ( V_89 > 0ULL &&\r\nV_89 <= V_85 + * V_94 ) {\r\nif ( ( V_90 != 0 && F_35 () > V_90 ) ||\r\n( V_91 != 0 && V_91 >= V_92 ) ) {\r\nF_26 ( V_38 , V_2 ,\r\nV_114 ) ;\r\ngoto V_113;\r\n}\r\nF_26 ( V_38 , V_2 , V_115 ) ;\r\n}\r\n}\r\nif ( V_86 > 0 ) {\r\nV_93 = F_20 ( V_2 -> V_63 . V_66 ) ;\r\nV_90 = F_28 ( V_2 -> V_63 . V_116 ) ;\r\nV_91 = F_30 ( V_2 -> V_63 . V_117 ) ;\r\nV_92 = V_2 -> V_102 -> V_95 -> V_118 ;\r\nV_88 = F_20 ( V_2 -> V_63 . V_119 ) ;\r\nif ( ! V_88 )\r\nV_88 = V_59 -> V_120 ;\r\nV_89 = F_20 ( V_2 -> V_63 . V_121 ) ;\r\nif ( ! V_89 )\r\nV_89 = V_59 -> V_122 ;\r\nif ( V_88 > 0ULL && V_93 >= V_88 ) {\r\nF_26 ( V_38 , V_2 , V_123 ) ;\r\ngoto V_113;\r\n}\r\nif ( V_89 > 0ULL && V_93 >= V_89 ) {\r\nif ( ( V_90 != 0 && F_35 () > V_90 ) ||\r\n( V_91 != 0 && V_91 >= V_92 ) ) {\r\nF_26 ( V_38 , V_2 ,\r\nV_124 ) ;\r\ngoto V_113;\r\n}\r\nF_26 ( V_38 , V_2 , V_125 ) ;\r\n}\r\n}\r\n}\r\n( * V_94 ) += ( V_67 ) V_85 ;\r\nif ( V_86 != 0 )\r\nV_2 -> V_73 += ( V_67 ) V_86 ;\r\nif ( V_1 ) {\r\nASSERT ( V_1 -> V_20 ) ;\r\nASSERT ( V_87 & V_126 ) ;\r\nif ( V_85 != 0 )\r\nF_11 ( V_1 , V_2 ,\r\nV_87 & V_126 ,\r\nV_85 ) ;\r\nif ( V_86 != 0 )\r\nF_11 ( V_1 , V_2 ,\r\nV_50 ,\r\nV_86 ) ;\r\n}\r\nASSERT ( V_2 -> V_71 >= F_20 ( V_2 -> V_63 . V_64 ) ) ;\r\nASSERT ( V_2 -> V_72 >= F_20 ( V_2 -> V_63 . V_65 ) ) ;\r\nASSERT ( V_2 -> V_73 >= F_20 ( V_2 -> V_63 . V_66 ) ) ;\r\nF_25 ( V_2 ) ;\r\nreturn 0 ;\r\nV_113:\r\nF_25 ( V_2 ) ;\r\nif ( V_87 & V_127 )\r\nreturn V_128 ;\r\nreturn V_129 ;\r\n}\r\nint\r\nF_36 (\r\nT_1 * V_1 ,\r\nT_6 * V_38 ,\r\nT_2 * V_130 ,\r\nT_2 * V_131 ,\r\nlong V_85 ,\r\nlong V_86 ,\r\nT_5 V_87 )\r\n{\r\nint V_132 = 0 , error ;\r\nif ( ! F_8 ( V_38 ) || ! F_9 ( V_38 ) )\r\nreturn 0 ;\r\nif ( V_1 && V_1 -> V_20 == NULL )\r\nF_6 ( V_1 ) ;\r\nASSERT ( V_87 & V_126 ) ;\r\nif ( V_130 ) {\r\nerror = F_29 ( V_1 , V_38 , V_130 , V_85 , V_86 ,\r\n( V_87 & ~ V_127 ) ) ;\r\nif ( error )\r\nreturn error ;\r\nV_132 = 1 ;\r\n}\r\nif ( V_131 ) {\r\nerror = F_29 ( V_1 , V_38 , V_131 , V_85 , V_86 , V_87 ) ;\r\nif ( error ) {\r\nif ( V_132 ) {\r\nV_87 |= V_111 ;\r\nF_29 ( V_1 , V_38 , V_130 ,\r\n- V_85 , - V_86 , V_87 ) ;\r\n}\r\nreturn error ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_37 (\r\nstruct V_133 * V_1 ,\r\nstruct V_134 * V_35 ,\r\nlong V_85 ,\r\nlong V_86 ,\r\nT_5 V_87 )\r\n{\r\nstruct V_77 * V_38 = V_35 -> V_135 ;\r\nif ( ! F_8 ( V_38 ) || ! F_9 ( V_38 ) )\r\nreturn 0 ;\r\nif ( F_38 ( V_38 ) )\r\nV_87 |= V_127 ;\r\nASSERT ( V_35 -> V_40 != V_38 -> V_41 . V_42 ) ;\r\nASSERT ( V_35 -> V_40 != V_38 -> V_41 . V_43 ) ;\r\nASSERT ( F_39 ( V_35 , V_136 ) ) ;\r\nASSERT ( ( V_87 & ~ ( V_111 | V_127 ) ) ==\r\nV_55 ||\r\n( V_87 & ~ ( V_111 | V_127 ) ) ==\r\nV_48 ) ;\r\nreturn F_36 ( V_1 , V_38 ,\r\nV_35 -> V_44 , V_35 -> V_45 ,\r\nV_85 , V_86 , V_87 ) ;\r\n}\r\nT_12 *\r\nF_40 (\r\nT_1 * V_1 ,\r\nT_12 * V_137 ,\r\nT_5 V_87 )\r\n{\r\nT_12 * V_59 ;\r\nASSERT ( V_1 != NULL ) ;\r\nV_59 = F_41 ( V_1 -> V_39 , V_137 , V_87 ) ;\r\nASSERT ( V_59 != NULL ) ;\r\nF_3 ( V_1 , & V_59 -> V_138 ) ;\r\nreturn V_59 ;\r\n}\r\nvoid\r\nF_42 (\r\nT_1 * V_1 ,\r\nT_12 * V_139 )\r\n{\r\nV_1 -> V_7 |= V_8 ;\r\nV_139 -> V_138 . V_9 -> V_10 |= V_11 ;\r\n}\r\nSTATIC void\r\nF_6 (\r\nT_1 * V_1 )\r\n{\r\nV_1 -> V_20 = F_43 ( V_140 -> V_141 , V_142 ) ;\r\n}\r\nvoid\r\nF_44 (\r\nT_1 * V_1 )\r\n{\r\nif ( ! V_1 -> V_20 )\r\nreturn;\r\nF_45 ( V_140 -> V_141 , V_1 -> V_20 ) ;\r\nV_1 -> V_20 = NULL ;\r\n}
