# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 15\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUInstructionSyntax.rst:3
msgid "AMDGPU Instruction Syntax"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:11
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:14
#: ../../../AMDGPUInstructionSyntax.rst:166
#: ../../../AMDGPUInstructionSyntax.rst:176
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:16
msgid "An instruction has the following syntax:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:18
msgid ""
"``<``\\ *opcode mnemonic*\\ ``>    <``\\ *operand0*\\ ``>, <``\\ "
"*operand1*\\ ``>,...    <``\\ *modifier0*\\ ``> <``\\ *modifier1*\\ ``>...``"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:20
msgid ""
":doc:`Operands<AMDGPUOperandSyntax>` are normally comma-separated while :doc:"
"`modifiers<AMDGPUModifierSyntax>` are space-separated."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:23
msgid ""
"The order of *operands* and *modifiers* is fixed. Most *modifiers* are "
"optional and may be omitted."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:29
msgid "Opcode Mnemonic"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:31
msgid ""
"Opcode mnemonic describes opcode semantics and may include one or more "
"suffices in this order:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:33
msgid ":ref:`Packing suffix<amdgpu_syn_instruction_pk>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:34
msgid ":ref:`Destination operand type suffix<amdgpu_syn_instruction_type>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:35
msgid ":ref:`Source operand type suffix<amdgpu_syn_instruction_type>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:36
msgid ":ref:`Encoding suffix<amdgpu_syn_instruction_enc>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:41
msgid "Packing Suffix"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:43
msgid ""
"Most instructions which operate on packed data have a *_pk* suffix. Unless "
"otherwise :ref:`noted<amdgpu_syn_instruction_operand_tags>`, these "
"instructions operate on and produce packed data composed of two values. The "
"type of values is indicated by :ref:`type "
"suffices<amdgpu_syn_instruction_type>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:49
msgid ""
"For example, the following instruction sums up two pairs of f16 values and "
"produces a pair of f16 values:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:59
msgid "Type and Size Suffices"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:61
msgid ""
"Instructions which operate with data have an implied type of *data* "
"operands. This data type is specified as a suffix of instruction mnemonic."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:64
msgid ""
"There are instructions which have 2 type suffices: the first is the data "
"type of the destination operand, the second is the data type of source "
"*data* operand(s)."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:68
msgid ""
"Note that data type specified by an instruction does not apply to other "
"kinds of operands such as *addresses*, *offsets* and so on."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:71
msgid "The following table enumerates the most frequently used type suffices."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:74
msgid "Type Suffices"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:74
msgid "Packed instruction?"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:74
msgid "Data Type"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:76
msgid "_b512, _b256, _b128, _b64, _b32, _b16, _b8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:76
#: ../../../AMDGPUInstructionSyntax.rst:77
#: ../../../AMDGPUInstructionSyntax.rst:78
#: ../../../AMDGPUInstructionSyntax.rst:79
msgid "No"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:76
msgid "Bits."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:77
msgid "_u64, _u32, _u16, _u8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:77
msgid "Unsigned integer."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:78
msgid "_i64, _i32, _i16, _i8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:78
msgid "Signed integer."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:79
msgid "_f64, _f32, _f16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:79
msgid "Floating-point."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:80
msgid "_b16, _u16, _i16, _f16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:80
msgid "Yes"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:80
msgid "Packed (b16x2, u16x2, etc)."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:83
msgid ""
"Instructions which have no type suffices are assumed to operate with "
"typeless data. The size of data is specified by size suffices:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:87
msgid "Size Suffix"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:87
msgid "Implied data type"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:87
msgid "Required register size in dwords"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:89
msgid "\\-"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:89
#: ../../../AMDGPUInstructionSyntax.rst:95
msgid "b32"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:89
#: ../../../AMDGPUInstructionSyntax.rst:95
#: ../../../AMDGPUInstructionSyntax.rst:99
msgid "1"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:90
msgid "x2"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:90
#: ../../../AMDGPUInstructionSyntax.rst:96
msgid "b64"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:90
#: ../../../AMDGPUInstructionSyntax.rst:96
msgid "2"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:91
msgid "x3"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:91
#: ../../../AMDGPUInstructionSyntax.rst:97
msgid "b96"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:91
#: ../../../AMDGPUInstructionSyntax.rst:97
msgid "3"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:92
msgid "x4"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:92
#: ../../../AMDGPUInstructionSyntax.rst:98
msgid "b128"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:92
#: ../../../AMDGPUInstructionSyntax.rst:98
msgid "4"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:93
msgid "x8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:93
msgid "b256"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:93
msgid "8"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:94
msgid "x16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:94
msgid "b512"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:94
msgid "16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:95
msgid "x"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:96
msgid "xy"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:97
msgid "xyz"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:98
msgid "xyzw"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:99
msgid "d16_x"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:99
msgid "b16"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:100
msgid "d16_xy"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:100
msgid "b16x2"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:100
msgid "2 for GFX8.0, 1 for GFX8.1 and GFX9+"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:101
msgid "d16_xyz"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:101
msgid "b16x3"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:101
msgid "3 for GFX8.0, 2 for GFX8.1 and GFX9+"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:102
msgid "d16_xyzw"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:102
msgid "b16x4"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:102
msgid "4 for GFX8.0, 2 for GFX8.1 and GFX9+"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:106
msgid ""
"There are exceptions from rules described above. Operands which have type "
"different from type specified by the opcode are :ref:"
"`tagged<amdgpu_syn_instruction_operand_tags>` in the description."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:110
msgid ""
"Examples of instructions with different types of source and destination "
"operands:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:117
msgid "Examples of instructions with one data type:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:124
msgid "Examples of instructions which operate with packed data:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:132
msgid "Examples of typeless instructions which operate on b128 data:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:142
msgid "Encoding Suffices"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:144
msgid ""
"Most *VOP1*, *VOP2* and *VOPC* instructions have several variants: they may "
"also be encoded in *VOP3*, *DPP* and *SDWA* formats."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:147
msgid ""
"The assembler will automatically use optimal encoding based on instruction "
"operands. To force specific encoding, one can add a suffix to the opcode of "
"the instruction:"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:151
msgid "Encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:151
msgid "Encoding Suffix"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:153
msgid "*VOP1*, *VOP2* and *VOPC* (32-bit) encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:153
msgid "_e32"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:154
msgid "*VOP3* (64-bit) encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:154
msgid "_e64"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:155
msgid "*DPP* encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:155
msgid "_dpp"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:156
msgid "*SDWA* encoding"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:156
msgid "_sdwa"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:159
msgid ""
"These suffices are used in this reference to indicate the assumed encoding. "
"When no suffix is specified, native instruction encoding is implied."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:163
msgid "Operands"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:168
msgid ""
"Syntax of generic operands is described :doc:`in this "
"document<AMDGPUOperandSyntax>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:170
msgid ""
"For detailed information about operands follow *operand links* in GPU-"
"specific documents."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:173
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:178
msgid ""
"Syntax of modifiers is described :doc:`in this "
"document<AMDGPUModifierSyntax>`."
msgstr ""

#: ../../../AMDGPUInstructionSyntax.rst:180
msgid ""
"Information about modifiers supported for individual instructions may be "
"found in GPU-specific documents."
msgstr ""
