# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../my_alu_and_Alu_control.srcs/sources_1/new/ALU_CU.v"
verilog xil_defaultlib  "../../../my_alu_and_Alu_control.srcs/sim_1/new/sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
