-- VHDL for IBM SMS ALD page 11.10.10.1
-- Title: LOGIC GATE RING A-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/7/2020 2:10:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_RING_ON_ADVANCE_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_Z:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		PS_LOGIC_RING_OFF_ADVANCE_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_Z:	 in STD_LOGIC;
		PS_E_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_F_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE:	 in STD_LOGIC;
		MS_LOGIC_GATE_A:	 out STD_LOGIC;
		PS_LOGIC_GATE_A_1:	 out STD_LOGIC;
		PS_LOGIC_GATE_A:	 out STD_LOGIC;
		PS_LOGIC_GATE_A_CONTROL:	 out STD_LOGIC;
		MS_LOGIC_GATE_A_1:	 out STD_LOGIC;
		LAMP_15A1A06:	 out STD_LOGIC);
end ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC;

architecture behavioral of ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC is 

	signal OUT_2A_K: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_1C_A: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_5G_F: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_5F: STD_LOGIC;
begin
	OUT_2A_K <= NOT OUT_3B_C;
	LAMP_15A1A06 <= OUT_2A_K;

	SMS_DEY_4B: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEOFF => PS_LOGIC_GATE_Z,	-- Pin E
		ACRESET => PS_LOGIC_RING_ON_ADVANCE_1,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_3,	-- Pin P
		GATEON => MS_LOGIC_GATE_Z,	-- Pin K
		ACSET => PS_LOGIC_RING_OFF_ADVANCE_1,	-- Pin H
		DCSFORCE => OUT_3F_F,	-- Pin X
		OUTOFF => OUT_4B_B,
		OUTON => OUT_4B_F,
		GROUND => OPEN,
		DCRFORCE => OPEN );

	OUT_3B_C <= NOT OUT_4B_B;
	OUT_3C_D <= NOT OUT_4B_F;

	SMS_AEK_1C: entity SMS_AEK
	    port map (
		IN1 => OUT_3B_C,	-- Pin F
		OUT1 => OUT_1C_A,
		IN2 => OPEN );

	OUT_5D_G <= NOT(PS_E_CYCLE_REQUIRED AND PS_E_CH_UNOVLP_IN_PROCESS );
	OUT_4D_P <= NOT(OUT_3B_C AND OUT_5D_G );
	OUT_1E_C <= NOT OUT_3C_D;
	OUT_5F_C <= NOT PS_F_CYCLE_REQUIRED;
	OUT_4F_D <= NOT OUT_DOT_5F;
	OUT_3F_F <= NOT OUT_DOT_4D;
	OUT_5G_F <= NOT PS_F_CH_UNOVLP_IN_PROCESS;
	OUT_4G_R <= NOT PS_COMP_DISABLE_CYCLE;
	OUT_DOT_4D <= OUT_4D_P OR OUT_4F_D OR OUT_4G_R;
	OUT_DOT_5F <= OUT_5F_C OR OUT_5G_F;

	MS_LOGIC_GATE_A <= OUT_3B_C;
	PS_LOGIC_GATE_A <= OUT_3C_D;
	PS_LOGIC_GATE_A_1 <= OUT_1C_A;
	MS_LOGIC_GATE_A_1 <= OUT_1E_C;
	PS_LOGIC_GATE_A_CONTROL <= OUT_DOT_4D;


end;
