// Seed: 3759511418
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_7 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_6[1'b0] = id_5;
  assign id_6 = id_3;
  assign id_2[-1&&1] = 1'b0;
  wire _id_7, id_8;
  logic [-1 'b0 : ~  -1] id_9;
  ;
  assign id_9[id_7] = "";
  wire id_10;
  ;
  id_11 :
  assert property (@(1) ~-1'd0)
  else;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
