{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Alternative \n",
    "\n",
    "The Linux Alternatives Framework is a set of macros that kernel developers can use to prepare their code for boot time patching. It is available for multiple CPU architectures, including X86, ARM64, S390, and PA-RISC. The alternative macro stores the default original code in the .text 0 section and the replacement code in the .text 1 section. The macro also creates an 'alt_instr' structure containing the offset locations, instruction length, and the CPU feature bit. The structure is stored in the .alternative section.\n",
    "\n",
    "基本原理：\n",
    "\n",
    "在asm代码中，把要替换的老 instruction 前面加上label：661，后面加上label：662\n",
    "\n",
    "把替换的新代码前面加上label：663，后面加上label：664\n",
    "\n",
    "然后把相关的位置信息（都可以通过label得到内存地址），存放在`alt_instr`结构体中，在线运行的时候，运行`apply_alternatives`通过检查cpuid是否支持features，来把老代码替换成新代码\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## arch/x86/include/asm/alternative.h\n",
    "\n",
    "```c\n",
    "struct alt_instr {\n",
    "\ts32 instr_offset;\t/* original instruction */\n",
    "\ts32 repl_offset;\t/* offset to replacement instruction */\n",
    "\tu16 cpuid;\t\t/* cpuid bit set for replacement */\n",
    "\tu8  instrlen;\t\t/* length of original instruction */\n",
    "\tu8  replacementlen;\t/* length of new instruction */\n",
    "\tu8  padlen;\t\t/* length of build-time padding */\n",
    "} __packed;\n",
    "```\n",
    "\n",
    "1. `alt_instr` structure \n",
    "\n",
    "\n",
    "\n",
    "\n",
    "```c\n",
    "#define b_replacement(num)\t\"664\"#num\n",
    "#define e_replacement(num)\t\"665\"#num\n",
    "\n",
    "#define alt_end_marker\t\t\"663\"\n",
    "#define alt_slen\t\t\"662b-661b\"\n",
    "#define alt_pad_len\t\talt_end_marker\"b-662b\"\n",
    "#define alt_total_slen\t\talt_end_marker\"b-661b\"\n",
    "#define alt_rlen(num)\t\te_replacement(num)\"f-\"b_replacement(num)\"f\"\n",
    "\n",
    "#define __OLDINSTR(oldinstr, num)\t\t\t\t\t\\\n",
    "\t\"661:\\n\\t\" oldinstr \"\\n662:\\n\"\t\t\t\t\t\\\n",
    "\t\".skip -(((\" alt_rlen(num) \")-(\" alt_slen \")) > 0) * \"\t\t\\\n",
    "\t\t\"((\" alt_rlen(num) \")-(\" alt_slen \")),0x90\\n\"\n",
    "\n",
    "#define OLDINSTR(oldinstr, num)\t\t\t\t\t\t\\\n",
    "\t__OLDINSTR(oldinstr, num)\t\t\t\t\t\\\n",
    "\talt_end_marker \":\\n\"\n",
    "```\n",
    "\n",
    "1. use label `661`, `662` wrapping the old instruction.\n",
    "\n",
    "2. 661b `b` suffix means the 611 label just before here. `f` suffix means the label defined just forward here. [ref](https://sourceware.org/binutils/docs-2.24/as/Symbol-Names.html#Symbol-Names)\n",
    "\n",
    "3. `.skip` This directive emits size bytes, each of value fill. Both size and fill are absolute expressions. If the comma and fill are omitted, fill is assumed to be zero. This is the same as .space.\n",
    "\n",
    "4. *the comparsion expression return `-1` if is ture*, so there is a `-` ahead. Only if the `alt_rlen > alt_slen`, we need add some nops.\n",
    "\n",
    "5. `0x90` is a `NOP` instruction, which means do nothing.\n",
    "\n",
    "\n",
    "\n",
    "```c\n",
    "#define ALTINSTR_ENTRY(feature, num)\t\t\t\t\t      \\\n",
    "\t\" .long 661b - .\\n\"\t\t\t\t/* label           */ \\\n",
    "\t\" .long \" b_replacement(num)\"f - .\\n\"\t\t/* new instruction */ \\\n",
    "\t\" .word \" __stringify(feature) \"\\n\"\t\t/* feature bit     */ \\\n",
    "\t\" .byte \" alt_total_slen \"\\n\"\t\t\t/* source len      */ \\\n",
    "\t\" .byte \" alt_rlen(num) \"\\n\"\t\t\t/* replacement len */ \\\n",
    "\t\" .byte \" alt_pad_len \"\\n\"\t\t\t/* pad len */\n",
    "```\n",
    "\n",
    "1. this is the `alt_instr` entry. every item is the field of `alt_instr`\n",
    "\n",
    "2. `.` means current pos address\n",
    "\n",
    "\n",
    "```c\n",
    "/* alternative assembly primitive: */\n",
    "#define ALTERNATIVE(oldinstr, newinstr, feature)\t\t\t\\\n",
    "\tOLDINSTR(oldinstr, 1)\t\t\t\t\t\t\\\n",
    "\t\".pushsection .altinstructions,\\\"a\\\"\\n\"\t\t\t\t\\\n",
    "\tALTINSTR_ENTRY(feature, 1)\t\t\t\t\t\\\n",
    "\t\".popsection\\n\"\t\t\t\t\t\t\t\\\n",
    "\t\".pushsection .altinstr_replacement, \\\"ax\\\"\\n\"\t\t\t\\\n",
    "\tALTINSTR_REPLACEMENT(newinstr, feature, 1)\t\t\t\\\n",
    "\t\".popsection\"\n",
    "```\n",
    "\n",
    "1. this is the real alternative macro used. It combines the macros defined before."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## arch/x86/kernel/alternative.c\n",
    "\n",
    "```c\n",
    "/*\n",
    " * Each GENERIC_NOPX is of X bytes, and defined as an array of bytes\n",
    " * that correspond to that nop. Getting from one nop to the next, we\n",
    " * add to the array the offset that is equal to the sum of all sizes of\n",
    " * nops preceding the one we are after.\n",
    " *\n",
    " * Note: The GENERIC_NOP5_ATOMIC is at the end, as it breaks the\n",
    " * nice symmetry of sizes of the previous nops.\n",
    " */\n",
    "#if defined(GENERIC_NOP1) && !defined(CONFIG_X86_64)\n",
    "static const unsigned char intelnops[] =\n",
    "{\n",
    "\tGENERIC_NOP1,\n",
    "\tGENERIC_NOP2,\n",
    "\tGENERIC_NOP3,\n",
    "\tGENERIC_NOP4,\n",
    "\tGENERIC_NOP5,\n",
    "\tGENERIC_NOP6,\n",
    "\tGENERIC_NOP7,\n",
    "\tGENERIC_NOP8,\n",
    "\tGENERIC_NOP5_ATOMIC\n",
    "};\n",
    "static const unsigned char * const intel_nops[ASM_NOP_MAX+2] =\n",
    "{\n",
    "\tNULL,\n",
    "\tintelnops,\n",
    "\tintelnops + 1,\n",
    "\tintelnops + 1 + 2,\n",
    "\tintelnops + 1 + 2 + 3,\n",
    "\tintelnops + 1 + 2 + 3 + 4,\n",
    "\tintelnops + 1 + 2 + 3 + 4 + 5,\n",
    "\tintelnops + 1 + 2 + 3 + 4 + 5 + 6,\n",
    "\tintelnops + 1 + 2 + 3 + 4 + 5 + 6 + 7,\n",
    "\tintelnops + 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8,\n",
    "};\n",
    "#endif\n",
    "```\n",
    "\n",
    "1. `NOP` is a doing nothing instruction. There are different lenght of nops for optimization. e.g. `GENERIC_NOP4` is the 4 bytes length nops.\n",
    "\n",
    "\n",
    "```c\n",
    "/* Use this to add nops to a buffer, then text_poke the whole buffer. */\n",
    "static void __init_or_module add_nops(void *insns, unsigned int len)\n",
    "{\n",
    "\twhile (len > 0) {\n",
    "\t\tunsigned int noplen = len;\n",
    "\t\tif (noplen > ASM_NOP_MAX)\n",
    "\t\t\tnoplen = ASM_NOP_MAX;\n",
    "\t\tmemcpy(insns, ideal_nops[noplen], noplen);\n",
    "\t\tinsns += noplen;\n",
    "\t\tlen -= noplen;\n",
    "\t}\n",
    "}\n",
    "\n",
    "```\n",
    "\n",
    "1. fill the space with appropriate lengh of `nop`. Initinatively this space is filled with 1 byte nop `0x90`\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "```c\n",
    "/*\n",
    " * Replace instructions with better alternatives for this CPU type. This runs\n",
    " * before SMP is initialized to avoid SMP problems with self modifying code.\n",
    " * This implies that asymmetric systems where APs have less capabilities than\n",
    " * the boot processor are not handled. Tough. Make sure you disable such\n",
    " * features by hand.\n",
    " */\n",
    "void __init_or_module apply_alternatives(struct alt_instr *start,\n",
    "\t\t\t\t\t struct alt_instr *end)\n",
    "{\n",
    "\tstruct alt_instr *a;\n",
    "\tu8 *instr, *replacement;\n",
    "\tu8 insnbuf[MAX_PATCH_LEN];\n",
    "\n",
    "\tDPRINTK(\"alt table %p -> %p\", start, end);\n",
    "\t/*\n",
    "\t * The scan order should be from start to end. A later scanned\n",
    "\t * alternative code can overwrite previously scanned alternative code.\n",
    "\t * Some kernel functions (e.g. memcpy, memset, etc) use this order to\n",
    "\t * patch code.\n",
    "\t *\n",
    "\t * So be careful if you want to change the scan order to any other\n",
    "\t * order.\n",
    "\t */\n",
    "\tfor (a = start; a < end; a++) {\n",
    "\t\tint insnbuf_sz = 0;\n",
    "\n",
    "\t\tinstr = (u8 *)&a->instr_offset + a->instr_offset;\n",
    "\t\treplacement = (u8 *)&a->repl_offset + a->repl_offset;\n",
    "\t\tBUG_ON(a->instrlen > sizeof(insnbuf));\n",
    "\t\tBUG_ON(a->cpuid >= (NCAPINTS + NBUGINTS) * 32);\n",
    "\t\tif (!boot_cpu_has(a->cpuid)) {\n",
    "\t\t\tif (a->padlen > 1)\n",
    "\t\t\t\toptimize_nops(a, instr);\n",
    "\n",
    "\t\t\tcontinue;\n",
    "\t\t}\n",
    "\n",
    "\t\tDPRINTK(\"feat: %d*32+%d, old: (%p, len: %d), repl: (%p, len: %d), pad: %d\",\n",
    "\t\t\ta->cpuid >> 5,\n",
    "\t\t\ta->cpuid & 0x1f,\n",
    "\t\t\tinstr, a->instrlen,\n",
    "\t\t\treplacement, a->replacementlen, a->padlen);\n",
    "\n",
    "\t\tDUMP_BYTES(instr, a->instrlen, \"%p: old_insn: \", instr);\n",
    "\t\tDUMP_BYTES(replacement, a->replacementlen, \"%p: rpl_insn: \", replacement);\n",
    "\n",
    "\t\tmemcpy(insnbuf, replacement, a->replacementlen);\n",
    "\t\tinsnbuf_sz = a->replacementlen;\n",
    "\n",
    "\t\t/* 0xe8 is a relative jump; fix the offset. */\n",
    "\t\tif (*insnbuf == 0xe8 && a->replacementlen == 5) {\n",
    "\t\t\t*(s32 *)(insnbuf + 1) += replacement - instr;\n",
    "\t\t\tDPRINTK(\"Fix CALL offset: 0x%x, CALL 0x%lx\",\n",
    "\t\t\t\t*(s32 *)(insnbuf + 1),\n",
    "\t\t\t\t(unsigned long)instr + *(s32 *)(insnbuf + 1) + 5);\n",
    "\t\t}\n",
    "\n",
    "\t\tif (a->replacementlen && is_jmp(replacement[0]))\n",
    "\t\t\trecompute_jump(a, instr, replacement, insnbuf);\n",
    "\n",
    "\t\tif (a->instrlen > a->replacementlen) {\n",
    "\t\t\tadd_nops(insnbuf + a->replacementlen,\n",
    "\t\t\t\t a->instrlen - a->replacementlen);\n",
    "\t\t\tinsnbuf_sz += a->instrlen - a->replacementlen;\n",
    "\t\t}\n",
    "\t\tDUMP_BYTES(insnbuf, insnbuf_sz, \"%p: final_insn: \", instr);\n",
    "\n",
    "\t\ttext_poke_early(instr, insnbuf, insnbuf_sz);\n",
    "\t}\n",
    "}\n",
    "```\n",
    "\n",
    "1. this the real function to alternative the old instructions. Logic is simple.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## arch/x86/include/asm/cpufeature.h\n",
    "\n",
    "```c\n",
    "#ifndef _ASM_X86_DISABLED_FEATURES_H\n",
    "#include <asm/disabled-features.h>\n",
    "#endif\n",
    "\n",
    "#define NCAPINTS\t14\t/* N 32-bit words worth of info */\n",
    "#define NBUGINTS\t1\t/* N 32-bit bug flags */\n",
    "\n",
    "/*\n",
    " * Note: If the comment begins with a quoted string, that string is used\n",
    " * in /proc/cpuinfo instead of the macro name.  If the string is \"\",\n",
    " * this feature bit is not displayed in /proc/cpuinfo at all.\n",
    " */\n",
    "\n",
    "/* Intel-defined CPU features, CPUID level 0x00000001 (edx), word 0 */\n",
    "#define X86_FEATURE_FPU\t\t( 0*32+ 0) /* Onboard FPU */\n",
    "#define X86_FEATURE_VME\t\t( 0*32+ 1) /* Virtual Mode Extensions */\n",
    "#define X86_FEATURE_DE\t\t( 0*32+ 2) /* Debugging Extensions */\n",
    "#define X86_FEATURE_PSE\t\t( 0*32+ 3) /* Page Size Extensions */\n",
    "#define X86_FEATURE_TSC\t\t( 0*32+ 4) /* Time Stamp Counter */\n",
    "#define X86_FEATURE_MSR\t\t( 0*32+ 5) /* Model-Specific Registers */\n",
    "#define X86_FEATURE_PAE\t\t( 0*32+ 6) /* Physical Address Extensions */\n",
    "#define X86_FEATURE_MCE\t\t( 0*32+ 7) /* Machine Check Exception */\n",
    "#define X86_FEATURE_CX8\t\t( 0*32+ 8) /* CMPXCHG8 instruction */\n",
    "#define X86_FEATURE_APIC\t( 0*32+ 9) /* Onboard APIC */\n",
    "#define X86_FEATURE_SEP\t\t( 0*32+11) /* SYSENTER/SYSEXIT */\n",
    "#define X86_FEATURE_MTRR\t( 0*32+12) /* Memory Type Range Registers */\n",
    "#define X86_FEATURE_PGE\t\t( 0*32+13) /* Page Global Enable */\n",
    "#define X86_FEATURE_MCA\t\t( 0*32+14) /* Machine Check Architecture */\n",
    "#define X86_FEATURE_CMOV\t( 0*32+15) /* CMOV instructions */\n",
    "```\n",
    "\n",
    "1. define cpu feature mask macros used to check cpuid."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.10.2 64-bit",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.2"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "aee8b7b246df8f9039afb4144a1f6fd8d2ca17a180786b69acc140d282b71a49"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
