$date
  Tue Nov 17 10:32:53 2015
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clock_signal $end
$var reg 32 " curr_address[31:0] $end
$var reg 32 # newaddr[31:0] $end
$scope module test_clock $end
$var reg 1 $ clk $end
$var reg 1 % internal $end
$upscope $end
$scope module test_pc $end
$var reg 32 & load_value[31:0] $end
$var reg 1 ' clk $end
$var reg 32 ( curr_pc_value[31:0] $end
$var reg 32 ) internal[31:0] $end
$upscope $end
$enddefinitions $end
#0
0!
b00000000000000000000000000000000 "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
0$
0%
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
0'
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
#10000000
b00000000000000000000000000000001 #
b00000000000000000000000000000001 &
#20000000
b00000000000000000000000000000010 #
b00000000000000000000000000000010 &
#25000000
1!
b00000000000000000000000000000010 "
1$
1%
1'
b00000000000000000000000000000010 (
b00000000000000000000000000000010 )
#30000000
b00000000000000000000000000000011 #
b00000000000000000000000000000011 &
#40000000
b00000000000000000000000000000100 #
b00000000000000000000000000000100 &
#50000000
0!
b00000000000000000000000000000101 #
0$
0%
b00000000000000000000000000000101 &
0'
#60000000
b00000000000000000000000000000110 #
b00000000000000000000000000000110 &
#70000000
b00000000000000000000000000000111 #
b00000000000000000000000000000111 &
#75000000
1!
b00000000000000000000000000000111 "
1$
1%
1'
b00000000000000000000000000000111 (
b00000000000000000000000000000111 )
#100000000
0!
0$
0%
0'
#125000000
1!
1$
1%
1'
#150000000
0!
0$
0%
0'
#175000000
1!
1$
1%
1'
#200000000
0!
0$
0%
0'
