Refresh rate, iter, cpu cycles, bus cycles, instr, branch instructions, branch misses, bpu access, bpu miss, cache ref, cache misses, dtlb read, dtlb miss, itlb read accesses, itlb read misses
1000000000,499,1263404207,61680385,859020973,201727187,9869,201752150,10201,2983805,2952948,310849229,3415,2776,1626,10000000,

10000000,499,131564243,6223438,87578383,20584173,631,20591571,601,300152,298412,34096228,314,92,107,1000000,

1000000,499,13985302,656605,8498410,1970679,124,1959821,124,30955,30479,3130205,64,33,28,100000,

100000,499,1752652,86449,1122584,263736,46,263058,44,3594,3418,343690,22,9,5,10000,

10000,499,466383,19746,253890,60765,35,65006,33,814,641,62533,14,3,3,1000,

1000,499,268152,11190,143881,32717,25,33289,30,531,414,47742,0,4,0,100,

100,499,310961,11586,153920,32738,25,32396,24,414,292,41483,0,8,0,10,

10,499,306366,12779,162747,36962,26,33394,24,411,291,37604,0,3,0,1,

1,499,289027,13456,180976,41129,31,39327,26,411,291,35920,0,3,0,0,

