<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: atom.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">atom.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::atom{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> atom : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Unhalted core cycles</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycle</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        LLC_REFERENCES = 0x4f2e, <span class="comment">// Last level of cache references</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        LAST_LEVEL_CACHE_REFERENCES = 0x4f2e, <span class="comment">// This is an alias for LLC_REFERENCES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        LLC_MISSES = 0x412e, <span class="comment">// Last level of cache misses</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        LAST_LEVEL_CACHE_MISSES = 0x412e, <span class="comment">// This is an alias for LLC_MISSES</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Branch instructions retired</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Mispredicted branch instruction retired</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        SIMD_INSTR_RETIRED = 0xce, <span class="comment">// SIMD Instructions retired</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        L2_REJECT_BUSQ = 0x30, <span class="comment">// Rejected L2 cache requests</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        L2_REJECT_BUSQ__MASK__ATOM_L2_REJECT_BUSQ__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        SIMD_SAT_INSTR_RETIRED = 0xcf, <span class="comment">// Saturated arithmetic instructions retired</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        ICACHE = 0x80, <span class="comment">// Instruction fetches</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        ICACHE__MASK__ATOM_ICACHE__ACCESSES = 0x300, <span class="comment">// Instruction fetches</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        ICACHE__MASK__ATOM_ICACHE__MISSES = 0x200, <span class="comment">// Count all instructions fetches that miss the icache or produce memory requests. This includes uncacheache fetches. Any instruction fetch miss is counted only once and not once for every cycle it is outstanding</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        L2_LOCK = 0x2b, <span class="comment">// L2 locked accesses</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        L2_LOCK__MASK__ATOM_L2_LOCK__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        L2_LOCK__MASK__ATOM_L2_LOCK__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        L2_LOCK__MASK__ATOM_L2_LOCK__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        L2_LOCK__MASK__ATOM_L2_LOCK__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        L2_LOCK__MASK__ATOM_L2_LOCK__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        L2_LOCK__MASK__ATOM_L2_LOCK__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        L2_LOCK__MASK__ATOM_L2_LOCK__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Micro-ops retired</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UOPS_RETIRED__MASK__ATOM_UOPS_RETIRED__ANY = 0x1000, <span class="comment">// Micro-ops retired</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UOPS_RETIRED__MASK__ATOM_UOPS_RETIRED__STALLED_CYCLES = 0x1000 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no micro-ops retired</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UOPS_RETIRED__MASK__ATOM_UOPS_RETIRED__STALLS = 0x1000 | INTEL_X86_MOD_EDGE | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Periods no micro-ops retired</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        L2_M_LINES_OUT = 0x27, <span class="comment">// Modified lines evicted from the L2 cache</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        L2_M_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        L2_M_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        L2_M_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        L2_M_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        SIMD_COMP_INST_RETIRED = 0xca, <span class="comment">// Retired computational Streaming SIMD Extensions (SSE) instructions</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__ATOM_SIMD_COMP_INST_RETIRED__PACKED_SINGLE = 0x100, <span class="comment">// Retired computational Streaming SIMD Extensions (SSE) packed-single instructions</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__ATOM_SIMD_COMP_INST_RETIRED__SCALAR_SINGLE = 0x200, <span class="comment">// Retired computational Streaming SIMD Extensions (SSE) scalar-single instructions</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__ATOM_SIMD_COMP_INST_RETIRED__PACKED_DOUBLE = 0x400, <span class="comment">// Retired computational Streaming SIMD Extensions 2 (SSE2) packed-double instructions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__ATOM_SIMD_COMP_INST_RETIRED__SCALAR_DOUBLE = 0x800, <span class="comment">// Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-double instructions</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        SNOOP_STALL_DRV = 0x7e, <span class="comment">// Bus stalled for snoops</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        SNOOP_STALL_DRV__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        SNOOP_STALL_DRV__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        SNOOP_STALL_DRV__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        SNOOP_STALL_DRV__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        BUS_TRANS_BURST = 0x6e, <span class="comment">// Burst (full cache-line) bus transactions</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        BUS_TRANS_BURST__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        BUS_TRANS_BURST__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        BUS_TRANS_BURST__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        BUS_TRANS_BURST__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        SIMD_SAT_UOP_EXEC = 0xb1, <span class="comment">// SIMD saturated arithmetic micro-ops executed</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        SIMD_SAT_UOP_EXEC__MASK__ATOM_SIMD_SAT_UOP_EXEC__S = 0x0, <span class="comment">// SIMD saturated arithmetic micro-ops executed</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        SIMD_SAT_UOP_EXEC__MASK__ATOM_SIMD_SAT_UOP_EXEC__AR = 0x8000, <span class="comment">// SIMD saturated arithmetic micro-ops retired</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        BUS_TRANS_IO = 0x6c, <span class="comment">// IO bus transactions</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        BUS_TRANS_IO__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        BUS_TRANS_IO__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        BUS_TRANS_IO__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        BUS_TRANS_IO__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        BUS_TRANS_RFO = 0x66, <span class="comment">// RFO bus transactions</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        BUS_TRANS_RFO__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        BUS_TRANS_RFO__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        BUS_TRANS_RFO__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        BUS_TRANS_RFO__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        SIMD_ASSIST = 0xcd, <span class="comment">// SIMD assists invoked</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        INST_RETIRED__MASK__ATOM_INST_RETIRED__ANY_P = 0x0, <span class="comment">// Instructions retired using generic counter (precise event)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        L1D_CACHE = 0x40, <span class="comment">// L1 Cacheable Data Reads</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        L1D_CACHE__MASK__ATOM_L1D_CACHE__LD = 0x2100, <span class="comment">// L1 Cacheable Data Reads</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        L1D_CACHE__MASK__ATOM_L1D_CACHE__ST = 0x2200, <span class="comment">// L1 Cacheable Data Writes</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        MUL = 0x12, <span class="comment">// Multiply operations executed</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        MUL__MASK__ATOM_MUL__S = 0x100, <span class="comment">// Multiply operations executed</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        MUL__MASK__ATOM_MUL__AR = 0x8100, <span class="comment">// Multiply operations retired</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        DIV = 0x13, <span class="comment">// Divide operations executed</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        DIV__MASK__ATOM_DIV__S = 0x100, <span class="comment">// Divide operations executed</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        DIV__MASK__ATOM_DIV__AR = 0x8100, <span class="comment">// Divide operations retired</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        BUS_TRANS_P = 0x6b, <span class="comment">// Partial bus transactions</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        BUS_TRANS_P__MASK__ATOM_BUS_TRANS_P__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        BUS_TRANS_P__MASK__ATOM_BUS_TRANS_P__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        BUS_TRANS_P__MASK__ATOM_BUS_TRANS_P__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        BUS_TRANS_P__MASK__ATOM_BUS_TRANS_P__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        BUS_IO_WAIT = 0x7f, <span class="comment">// IO requests waiting in the bus queue</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        BUS_IO_WAIT__MASK__ATOM_BUS_IO_WAIT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        BUS_IO_WAIT__MASK__ATOM_BUS_IO_WAIT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        L2_M_LINES_IN = 0x25, <span class="comment">// L2 cache line modifications</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        L2_M_LINES_IN__MASK__ATOM_BUS_IO_WAIT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        L2_M_LINES_IN__MASK__ATOM_BUS_IO_WAIT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        L2_LINES_IN = 0x24, <span class="comment">// L2 cache misses</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        L2_LINES_IN__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        L2_LINES_IN__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        L2_LINES_IN__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        L2_LINES_IN__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        BUSQ_EMPTY = 0x7d, <span class="comment">// Bus queue is empty</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        BUSQ_EMPTY__MASK__ATOM_BUS_IO_WAIT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        BUSQ_EMPTY__MASK__ATOM_BUS_IO_WAIT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        L2_IFETCH = 0x28, <span class="comment">// L2 cacheable instruction fetch requests</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        L2_IFETCH__MASK__ATOM_L2_LOCK__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        L2_IFETCH__MASK__ATOM_L2_LOCK__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        L2_IFETCH__MASK__ATOM_L2_LOCK__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        L2_IFETCH__MASK__ATOM_L2_LOCK__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        L2_IFETCH__MASK__ATOM_L2_LOCK__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        L2_IFETCH__MASK__ATOM_L2_LOCK__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        L2_IFETCH__MASK__ATOM_L2_LOCK__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        BUS_HITM_DRV = 0x7b, <span class="comment">// HITM signal asserted</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        BUS_HITM_DRV__MASK__ATOM_BUS_HITM_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        BUS_HITM_DRV__MASK__ATOM_BUS_HITM_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        ITLB = 0x82, <span class="comment">// ITLB hits</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        ITLB__MASK__ATOM_ITLB__FLUSH = 0x400, <span class="comment">// ITLB flushes</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        ITLB__MASK__ATOM_ITLB__MISSES = 0x200, <span class="comment">// ITLB misses</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        BUS_TRANS_MEM = 0x6f, <span class="comment">// Memory bus transactions</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        BUS_TRANS_MEM__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        BUS_TRANS_MEM__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        BUS_TRANS_MEM__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        BUS_TRANS_MEM__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        BUS_TRANS_PWR = 0x6a, <span class="comment">// Partial write bus transaction</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        BUS_TRANS_PWR__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        BUS_TRANS_PWR__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        BUS_TRANS_PWR__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        BUS_TRANS_PWR__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        BR_INST_DECODED = 0x1e0, <span class="comment">// Branch instructions decoded</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        BUS_TRANS_INVAL = 0x69, <span class="comment">// Invalidate bus transactions</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        BUS_TRANS_INVAL__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        BUS_TRANS_INVAL__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        BUS_TRANS_INVAL__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        BUS_TRANS_INVAL__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        SIMD_UOP_TYPE_EXEC = 0xb3, <span class="comment">// SIMD micro-ops executed</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__MUL_S = 0x100, <span class="comment">// SIMD packed multiply micro-ops executed</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__MUL_AR = 0x8100, <span class="comment">// SIMD packed multiply micro-ops retired</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__SHIFT_S = 0x200, <span class="comment">// SIMD packed shift micro-ops executed</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__SHIFT_AR = 0x8200, <span class="comment">// SIMD packed shift micro-ops retired</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__PACK_S = 0x400, <span class="comment">// SIMD packed micro-ops executed</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__PACK_AR = 0x8400, <span class="comment">// SIMD packed micro-ops retired</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__UNPACK_S = 0x800, <span class="comment">// SIMD unpacked micro-ops executed</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__UNPACK_AR = 0x8800, <span class="comment">// SIMD unpacked micro-ops retired</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__LOGICAL_S = 0x1000, <span class="comment">// SIMD packed logical micro-ops executed</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__LOGICAL_AR = 0x9000, <span class="comment">// SIMD packed logical micro-ops retired</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__ARITHMETIC_S = 0x2000, <span class="comment">// SIMD packed arithmetic micro-ops executed</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__ATOM_SIMD_UOP_TYPE_EXEC__ARITHMETIC_AR = 0xa000, <span class="comment">// SIMD packed arithmetic micro-ops retired</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        SIMD_INST_RETIRED = 0xc7, <span class="comment">// Retired Streaming SIMD Extensions (SSE) instructions</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        SIMD_INST_RETIRED__MASK__ATOM_SIMD_INST_RETIRED__PACKED_SINGLE = 0x100, <span class="comment">// Retired Streaming SIMD Extensions (SSE) packed-single instructions</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        SIMD_INST_RETIRED__MASK__ATOM_SIMD_INST_RETIRED__SCALAR_SINGLE = 0x200, <span class="comment">// Retired Streaming SIMD Extensions (SSE) scalar-single instructions</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        SIMD_INST_RETIRED__MASK__ATOM_SIMD_INST_RETIRED__PACKED_DOUBLE = 0x400, <span class="comment">// Retired Streaming SIMD Extensions 2 (SSE2) packed-double instructions</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        SIMD_INST_RETIRED__MASK__ATOM_SIMD_INST_RETIRED__SCALAR_DOUBLE = 0x800, <span class="comment">// Retired Streaming SIMD Extensions 2 (SSE2) scalar-double instructions</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        SIMD_INST_RETIRED__MASK__ATOM_SIMD_INST_RETIRED__VECTOR = 0x1000, <span class="comment">// Retired Streaming SIMD Extensions 2 (SSE2) vector instructions</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        SIMD_INST_RETIRED__MASK__ATOM_SIMD_INST_RETIRED__ANY = 0x1f00, <span class="comment">// Retired Streaming SIMD instructions</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        CYCLES_DIV_BUSY = 0x14, <span class="comment">// Cycles the divider is busy</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        PREFETCH = 0x7, <span class="comment">// Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        PREFETCH__MASK__ATOM_PREFETCH__PREFETCHT0 = 0x100, <span class="comment">// Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        PREFETCH__MASK__ATOM_PREFETCH__SW_L2 = 0x600, <span class="comment">// Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PREFETCH__MASK__ATOM_PREFETCH__PREFETCHNTA = 0x800, <span class="comment">// Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        L2_RQSTS = 0x2e, <span class="comment">// L2 cache requests</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        L2_RQSTS__MASK__ATOM_L2_RQSTS__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        SIMD_UOPS_EXEC = 0xb0, <span class="comment">// SIMD micro-ops executed (excluding stores)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        SIMD_UOPS_EXEC__MASK__ATOM_SIMD_UOPS_EXEC__S = 0x0, <span class="comment">// Number of SIMD saturated arithmetic micro-ops executed</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        SIMD_UOPS_EXEC__MASK__ATOM_SIMD_UOPS_EXEC__AR = 0x8000, <span class="comment">// Number of SIMD saturated arithmetic micro-ops retired</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        HW_INT_RCV = 0x1c8, <span class="comment">// Hardware interrupts received (warning overcounts by 2x)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        BUS_TRANS_BRD = 0x65, <span class="comment">// Burst read bus transactions</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        BUS_TRANS_BRD__MASK__ATOM_BUS_TRANS_P__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        BUS_TRANS_BRD__MASK__ATOM_BUS_TRANS_P__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        BUS_TRANS_BRD__MASK__ATOM_BUS_TRANS_P__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        BUS_TRANS_BRD__MASK__ATOM_BUS_TRANS_P__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        BOGUS_BR = 0xe4, <span class="comment">// Bogus branches</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        BUS_DATA_RCV = 0x64, <span class="comment">// Bus cycles while processor receives data</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        BUS_DATA_RCV__MASK__ATOM_BUS_IO_WAIT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        BUS_DATA_RCV__MASK__ATOM_BUS_IO_WAIT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        MACHINE_CLEARS = 0xc3, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        MACHINE_CLEARS__MASK__ATOM_MACHINE_CLEARS__SMC = 0x100, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__ANY = 0x0, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__PRED_NOT_TAKEN = 0x100, <span class="comment">// Retired branch instructions that were predicted not-taken</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__MISPRED_NOT_TAKEN = 0x200, <span class="comment">// Retired branch instructions that were mispredicted not-taken</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__PRED_TAKEN = 0x400, <span class="comment">// Retired branch instructions that were predicted taken</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__MISPRED_TAKEN = 0x800, <span class="comment">// Retired branch instructions that were mispredicted taken</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__MISPRED = 0xa00, <span class="comment">// Retired mispredicted branch instructions</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__TAKEN = 0xc00, <span class="comment">// Retired taken branch instructions</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        BR_INST_RETIRED__MASK__ATOM_BR_INST_RETIRED__ANY1 = 0xf00, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        L2_ADS = 0x21, <span class="comment">// Cycles L2 address bus is in use</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        L2_ADS__MASK__ATOM_BUS_IO_WAIT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        L2_ADS__MASK__ATOM_BUS_IO_WAIT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        EIST_TRANS = 0x3a, <span class="comment">// Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        BUS_TRANS_WB = 0x67, <span class="comment">// Explicit writeback bus transactions</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        BUS_TRANS_WB__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        BUS_TRANS_WB__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        BUS_TRANS_WB__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        BUS_TRANS_WB__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        MACRO_INSTS = 0xaa, <span class="comment">// Macro-instructions decoded</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        MACRO_INSTS__MASK__ATOM_MACRO_INSTS__NON_CISC_DECODED = 0x100, <span class="comment">// Non-CISC macro instructions decoded</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        MACRO_INSTS__MASK__ATOM_MACRO_INSTS__ALL_DECODED = 0x300, <span class="comment">// All Instructions decoded</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        L2_LINES_OUT = 0x26, <span class="comment">// L2 cache lines evicted.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        L2_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        L2_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        L2_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        L2_LINES_OUT__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        L2_LD = 0x29, <span class="comment">// L2 cache reads</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        L2_LD__MASK__ATOM_L2_RQSTS__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        SEGMENT_REG_LOADS = 0x6, <span class="comment">// Number of segment register loads</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        SEGMENT_REG_LOADS__MASK__ATOM_SEGMENT_REG_LOADS__ANY = 0x8000, <span class="comment">// Number of segment register loads</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        L2_NO_REQ = 0x32, <span class="comment">// Cycles no L2 cache requests are pending</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        L2_NO_REQ__MASK__ATOM_BUS_IO_WAIT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        L2_NO_REQ__MASK__ATOM_BUS_IO_WAIT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        THERMAL_TRIP = 0xc03b, <span class="comment">// Number of thermal trips</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        EXT_SNOOP = 0x77, <span class="comment">// External snoops</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        EXT_SNOOP__MASK__ATOM_L2_LOCK__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        EXT_SNOOP__MASK__ATOM_L2_LOCK__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        EXT_SNOOP__MASK__ATOM_L2_LOCK__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        EXT_SNOOP__MASK__ATOM_L2_LOCK__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        EXT_SNOOP__MASK__ATOM_L2_LOCK__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        EXT_SNOOP__MASK__ATOM_L2_LOCK__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        EXT_SNOOP__MASK__ATOM_L2_LOCK__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        BACLEARS = 0xe6, <span class="comment">// Branch address calculator</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        BACLEARS__MASK__ATOM_BACLEARS__ANY = 0x100, <span class="comment">// BACLEARS asserted</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        CYCLES_INT_MASKED = 0xc6, <span class="comment">// Cycles during which interrupts are disabled</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        CYCLES_INT_MASKED__MASK__ATOM_CYCLES_INT_MASKED__CYCLES_INT_MASKED = 0x100, <span class="comment">// Cycles during which interrupts are disabled</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        CYCLES_INT_MASKED__MASK__ATOM_CYCLES_INT_MASKED__CYCLES_INT_PENDING_AND_MASKED = 0x200, <span class="comment">// Cycles during which interrupts are pending and disabled</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        FP_ASSIST = 0x11, <span class="comment">// Floating point assists</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        FP_ASSIST__MASK__ATOM_FP_ASSIST__S = 0x100, <span class="comment">// Floating point assists for executed instructions</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        FP_ASSIST__MASK__ATOM_FP_ASSIST__AR = 0x8100, <span class="comment">// Floating point assists for retired instructions</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        L2_ST = 0x2a, <span class="comment">// L2 store requests</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        L2_ST__MASK__ATOM_L2_LOCK__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        L2_ST__MASK__ATOM_L2_LOCK__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        L2_ST__MASK__ATOM_L2_LOCK__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        L2_ST__MASK__ATOM_L2_LOCK__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        L2_ST__MASK__ATOM_L2_LOCK__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        L2_ST__MASK__ATOM_L2_LOCK__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        L2_ST__MASK__ATOM_L2_LOCK__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        BUS_TRANS_DEF = 0x6d, <span class="comment">// Deferred bus transactions</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        BUS_TRANS_DEF__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        BUS_TRANS_DEF__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        BUS_TRANS_DEF__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        BUS_TRANS_DEF__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        DATA_TLB_MISSES = 0x8, <span class="comment">// Memory accesses that missed the DTLB</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        DATA_TLB_MISSES__MASK__ATOM_DATA_TLB_MISSES__DTLB_MISS = 0x700, <span class="comment">// Memory accesses that missed the DTLB</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        DATA_TLB_MISSES__MASK__ATOM_DATA_TLB_MISSES__DTLB_MISS_LD = 0x500, <span class="comment">// DTLB misses due to load operations</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        DATA_TLB_MISSES__MASK__ATOM_DATA_TLB_MISSES__L0_DTLB_MISS_LD = 0x900, <span class="comment">// L0 (micro-TLB) misses due to load operations</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        DATA_TLB_MISSES__MASK__ATOM_DATA_TLB_MISSES__DTLB_MISS_ST = 0x600, <span class="comment">// DTLB misses due to store operations</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        BUS_BNR_DRV = 0x61, <span class="comment">// Number of Bus Not Ready signals asserted</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        BUS_BNR_DRV__MASK__ATOM_BUS_HITM_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        BUS_BNR_DRV__MASK__ATOM_BUS_HITM_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        STORE_FORWARDS = 0x2, <span class="comment">// All store forwards</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        STORE_FORWARDS__MASK__ATOM_STORE_FORWARDS__GOOD = 0x8100, <span class="comment">// Good store forwards</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        CPU_CLK_UNHALTED__MASK__ATOM_CPU_CLK_UNHALTED__CORE_P = 0x0, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        CPU_CLK_UNHALTED__MASK__ATOM_CPU_CLK_UNHALTED__BUS = 0x100, <span class="comment">// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU_CLK_UNHALTED:REF event</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        CPU_CLK_UNHALTED__MASK__ATOM_CPU_CLK_UNHALTED__NO_OTHER = 0x200, <span class="comment">// Bus cycles when core is active and other is halted</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        BUS_TRANS_ANY = 0x70, <span class="comment">// All bus transactions</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        BUS_TRANS_ANY__MASK__ATOM_L2_M_LINES_OUT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        BUS_TRANS_ANY__MASK__ATOM_L2_M_LINES_OUT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        BUS_TRANS_ANY__MASK__ATOM_L2_M_LINES_OUT__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        BUS_TRANS_ANY__MASK__ATOM_L2_M_LINES_OUT__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        MEM_LOAD_RETIRED = 0xcb, <span class="comment">// Retired loads</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        MEM_LOAD_RETIRED__MASK__ATOM_MEM_LOAD_RETIRED__L2_HIT = 0x100, <span class="comment">// Retired loads that hit the L2 cache (precise event)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        MEM_LOAD_RETIRED__MASK__ATOM_MEM_LOAD_RETIRED__L2_MISS = 0x200, <span class="comment">// Retired loads that miss the L2 cache (precise event)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        MEM_LOAD_RETIRED__MASK__ATOM_MEM_LOAD_RETIRED__DTLB_MISS = 0x400, <span class="comment">// Retired loads that miss the DTLB (precise event)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        X87_COMP_OPS_EXE = 0x10, <span class="comment">// Floating point computational micro-ops executed</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        X87_COMP_OPS_EXE__MASK__ATOM_X87_COMP_OPS_EXE__ANY_S = 0x100, <span class="comment">// Floating point computational micro-ops executed</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        X87_COMP_OPS_EXE__MASK__ATOM_X87_COMP_OPS_EXE__ANY_AR = 0x8100, <span class="comment">// Floating point computational micro-ops retired</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        PAGE_WALKS = 0xc, <span class="comment">// Number of page-walks executed</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        PAGE_WALKS__MASK__ATOM_PAGE_WALKS__WALKS = 0x300 | INTEL_X86_MOD_EDGE, <span class="comment">// Number of page-walks executed</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        PAGE_WALKS__MASK__ATOM_PAGE_WALKS__CYCLES = 0x300, <span class="comment">// Duration of page-walks in core cycles</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        BUS_LOCK_CLOCKS = 0x63, <span class="comment">// Bus cycles when a LOCK signal is asserted</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        BUS_LOCK_CLOCKS__MASK__ATOM_BUS_TRANS_P__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        BUS_LOCK_CLOCKS__MASK__ATOM_BUS_TRANS_P__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        BUS_LOCK_CLOCKS__MASK__ATOM_BUS_TRANS_P__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        BUS_LOCK_CLOCKS__MASK__ATOM_BUS_TRANS_P__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        BUS_REQUEST_OUTSTANDING = 0x60, <span class="comment">// Outstanding cacheable data read bus requests duration</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__ATOM_BUS_TRANS_P__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__ATOM_BUS_TRANS_P__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__ATOM_BUS_TRANS_P__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__ATOM_BUS_TRANS_P__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        BUS_TRANS_IFETCH = 0x68, <span class="comment">// Instruction-fetch bus transactions</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        BUS_TRANS_IFETCH__MASK__ATOM_BUS_TRANS_P__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        BUS_TRANS_IFETCH__MASK__ATOM_BUS_TRANS_P__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        BUS_TRANS_IFETCH__MASK__ATOM_BUS_TRANS_P__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        BUS_TRANS_IFETCH__MASK__ATOM_BUS_TRANS_P__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        BUS_HIT_DRV = 0x7a, <span class="comment">// HIT signal asserted</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        BUS_HIT_DRV__MASK__ATOM_BUS_HITM_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        BUS_HIT_DRV__MASK__ATOM_BUS_HITM_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        BUS_DRDY_CLOCKS = 0x62, <span class="comment">// Bus cycles when data is sent on the bus</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        BUS_DRDY_CLOCKS__MASK__ATOM_BUS_HITM_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        BUS_DRDY_CLOCKS__MASK__ATOM_BUS_HITM_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        L2_DBUS_BUSY = 0x22, <span class="comment">// Cycles the L2 cache data bus is busy</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        L2_DBUS_BUSY__MASK__ATOM_BUS_IO_WAIT__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        L2_DBUS_BUSY__MASK__ATOM_BUS_IO_WAIT__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    };</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;};</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">namespace </span>atom = optkit::intel::atom;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
