
Test_Bench_ADC_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039e8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003b7c  08003b7c  00004b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bac  08003bac  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003bac  08003bac  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003bac  08003bac  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bac  08003bac  00004bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003bb0  08003bb0  00004bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003bb4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  2000000c  08003bc0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08003bc0  00005104  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008435  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019ee  00000000  00000000  0000d471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000738  00000000  00000000  0000ee60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000559  00000000  00000000  0000f598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eb45  00000000  00000000  0000faf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a229  00000000  00000000  0002e636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b8150  00000000  00000000  0003885f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f09af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bac  00000000  00000000  000f09f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000f25a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003b64 	.word	0x08003b64

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003b64 	.word	0x08003b64

080001d4 <getLowCurrent>:
#define OFFSET         2.5f      // volts Tues
#define SENSITIVITYLOW    0.0267f   // V/A
#define SENSITIVITYHIGH   0.004f   // V/A

float getLowCurrent(const uint16_t *buffer)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b087      	sub	sp, #28
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
    uint32_t adc_avg = (uint32_t) buffer[0];
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	881b      	ldrh	r3, [r3, #0]
 80001e0:	617b      	str	r3, [r7, #20]
    // ADC counts → ADC pin voltage
    float V_adc = (adc_avg * VREF_ADC) / ADC_COUNTS;
 80001e2:	697b      	ldr	r3, [r7, #20]
 80001e4:	ee07 3a90 	vmov	s15, r3
 80001e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80001ec:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000234 <getLowCurrent+0x60>
 80001f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80001f4:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000238 <getLowCurrent+0x64>
 80001f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80001fc:	edc7 7a04 	vstr	s15, [r7, #16]

    // Undo resistor divider
    float V_sensor = V_adc * DIVIDER_RATIO;
 8000200:	edd7 7a04 	vldr	s15, [r7, #16]
 8000204:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800023c <getLowCurrent+0x68>
 8000208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800020c:	edc7 7a03 	vstr	s15, [r7, #12]

    // Sensor voltage → current
    return (1/SENSITIVITYLOW)*(V_sensor-OFFSET); //(V_sensor - OFFSET) / SENSITIVITY;
 8000210:	edd7 7a03 	vldr	s15, [r7, #12]
 8000214:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000218:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800021c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000240 <getLowCurrent+0x6c>
 8000220:	ee67 7a87 	vmul.f32	s15, s15, s14

}
 8000224:	eeb0 0a67 	vmov.f32	s0, s15
 8000228:	371c      	adds	r7, #28
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	40533333 	.word	0x40533333
 8000238:	457ff000 	.word	0x457ff000
 800023c:	3fc9999a 	.word	0x3fc9999a
 8000240:	4215d010 	.word	0x4215d010

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fa4c 	bl	80006e4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f81e 	bl	800028c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f000 f908 	bl	8000464 <MX_GPIO_Init>
  MX_DMA_Init();
 8000254:	f000 f8e8 	bl	8000428 <MX_DMA_Init>
  MX_ADC1_Init();
 8000258:	f000 f876 	bl	8000348 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_BUF_LEN);
 800025c:	2220      	movs	r2, #32
 800025e:	4908      	ldr	r1, [pc, #32]	@ (8000280 <main+0x3c>)
 8000260:	4808      	ldr	r0, [pc, #32]	@ (8000284 <main+0x40>)
 8000262:	f000 fc83 	bl	8000b6c <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1){
	//TODO ADC

	current = getLowCurrent(adc_buffer);
 8000266:	4806      	ldr	r0, [pc, #24]	@ (8000280 <main+0x3c>)
 8000268:	f7ff ffb4 	bl	80001d4 <getLowCurrent>
 800026c:	eef0 7a40 	vmov.f32	s15, s0
 8000270:	4b05      	ldr	r3, [pc, #20]	@ (8000288 <main+0x44>)
 8000272:	edc3 7a00 	vstr	s15, [r3]
	//TODO SEND OVER UART2

	//HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);


	HAL_Delay(10);
 8000276:	200a      	movs	r0, #10
 8000278:	f000 fa9a 	bl	80007b0 <HAL_Delay>
	current = getLowCurrent(adc_buffer);
 800027c:	bf00      	nop
 800027e:	e7f2      	b.n	8000266 <main+0x22>
 8000280:	20000028 	.word	0x20000028
 8000284:	2000006c 	.word	0x2000006c
 8000288:	20000068 	.word	0x20000068

0800028c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b0a2      	sub	sp, #136	@ 0x88
 8000290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000292:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000296:	2228      	movs	r2, #40	@ 0x28
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f003 fc36 	bl	8003b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	605a      	str	r2, [r3, #4]
 80002aa:	609a      	str	r2, [r3, #8]
 80002ac:	60da      	str	r2, [r3, #12]
 80002ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002b0:	463b      	mov	r3, r7
 80002b2:	224c      	movs	r2, #76	@ 0x4c
 80002b4:	2100      	movs	r1, #0
 80002b6:	4618      	mov	r0, r3
 80002b8:	f003 fc28 	bl	8003b0c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80002bc:	2303      	movs	r3, #3
 80002be:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002c4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c6:	2301      	movs	r3, #1
 80002c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ca:	2310      	movs	r3, #16
 80002cc:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ce:	2302      	movs	r3, #2
 80002d0:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80002d8:	2300      	movs	r3, #0
 80002da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002de:	2300      	movs	r3, #0
 80002e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80002e8:	4618      	mov	r0, r3
 80002ea:	f002 f83d 	bl	8002368 <HAL_RCC_OscConfig>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d001      	beq.n	80002f8 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80002f4:	f000 f8da 	bl	80004ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f8:	230f      	movs	r3, #15
 80002fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002fc:	2300      	movs	r3, #0
 80002fe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800030c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f003 f84c 	bl	80033b0 <HAL_RCC_ClockConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800031e:	f000 f8c5 	bl	80004ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000322:	2380      	movs	r3, #128	@ 0x80
 8000324:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000326:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800032a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800032c:	463b      	mov	r3, r7
 800032e:	4618      	mov	r0, r3
 8000330:	f003 fa02 	bl	8003738 <HAL_RCCEx_PeriphCLKConfig>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800033a:	f000 f8b7 	bl	80004ac <Error_Handler>
  }
}
 800033e:	bf00      	nop
 8000340:	3788      	adds	r7, #136	@ 0x88
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
	...

08000348 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b08a      	sub	sp, #40	@ 0x28
 800034c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800034e:	f107 031c 	add.w	r3, r7, #28
 8000352:	2200      	movs	r2, #0
 8000354:	601a      	str	r2, [r3, #0]
 8000356:	605a      	str	r2, [r3, #4]
 8000358:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	605a      	str	r2, [r3, #4]
 8000362:	609a      	str	r2, [r3, #8]
 8000364:	60da      	str	r2, [r3, #12]
 8000366:	611a      	str	r2, [r3, #16]
 8000368:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800036a:	4b2e      	ldr	r3, [pc, #184]	@ (8000424 <MX_ADC1_Init+0xdc>)
 800036c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000370:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000372:	4b2c      	ldr	r3, [pc, #176]	@ (8000424 <MX_ADC1_Init+0xdc>)
 8000374:	2200      	movs	r2, #0
 8000376:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000378:	4b2a      	ldr	r3, [pc, #168]	@ (8000424 <MX_ADC1_Init+0xdc>)
 800037a:	2200      	movs	r2, #0
 800037c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800037e:	4b29      	ldr	r3, [pc, #164]	@ (8000424 <MX_ADC1_Init+0xdc>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000384:	4b27      	ldr	r3, [pc, #156]	@ (8000424 <MX_ADC1_Init+0xdc>)
 8000386:	2201      	movs	r2, #1
 8000388:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800038a:	4b26      	ldr	r3, [pc, #152]	@ (8000424 <MX_ADC1_Init+0xdc>)
 800038c:	2200      	movs	r2, #0
 800038e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000392:	4b24      	ldr	r3, [pc, #144]	@ (8000424 <MX_ADC1_Init+0xdc>)
 8000394:	2200      	movs	r2, #0
 8000396:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000398:	4b22      	ldr	r3, [pc, #136]	@ (8000424 <MX_ADC1_Init+0xdc>)
 800039a:	2201      	movs	r2, #1
 800039c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800039e:	4b21      	ldr	r3, [pc, #132]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80003a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003a6:	2201      	movs	r2, #1
 80003a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80003aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003ac:	2201      	movs	r2, #1
 80003ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003b4:	2204      	movs	r2, #4
 80003b6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003be:	4b19      	ldr	r3, [pc, #100]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003c0:	2201      	movs	r2, #1
 80003c2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003c4:	4817      	ldr	r0, [pc, #92]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003c6:	f000 fa3f 	bl	8000848 <HAL_ADC_Init>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80003d0:	f000 f86c 	bl	80004ac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80003d4:	2300      	movs	r3, #0
 80003d6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80003d8:	f107 031c 	add.w	r3, r7, #28
 80003dc:	4619      	mov	r1, r3
 80003de:	4811      	ldr	r0, [pc, #68]	@ (8000424 <MX_ADC1_Init+0xdc>)
 80003e0:	f001 f97e 	bl	80016e0 <HAL_ADCEx_MultiModeConfigChannel>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80003ea:	f000 f85f 	bl	80004ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003ee:	2301      	movs	r3, #1
 80003f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003f2:	2301      	movs	r3, #1
 80003f4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003f6:	2300      	movs	r3, #0
 80003f8:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003fa:	2300      	movs	r3, #0
 80003fc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000402:	2300      	movs	r3, #0
 8000404:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	4619      	mov	r1, r3
 800040a:	4806      	ldr	r0, [pc, #24]	@ (8000424 <MX_ADC1_Init+0xdc>)
 800040c:	f000 feaa 	bl	8001164 <HAL_ADC_ConfigChannel>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000416:	f000 f849 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800041a:	bf00      	nop
 800041c:	3728      	adds	r7, #40	@ 0x28
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	2000006c 	.word	0x2000006c

08000428 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800042e:	4b0c      	ldr	r3, [pc, #48]	@ (8000460 <MX_DMA_Init+0x38>)
 8000430:	695b      	ldr	r3, [r3, #20]
 8000432:	4a0b      	ldr	r2, [pc, #44]	@ (8000460 <MX_DMA_Init+0x38>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	6153      	str	r3, [r2, #20]
 800043a:	4b09      	ldr	r3, [pc, #36]	@ (8000460 <MX_DMA_Init+0x38>)
 800043c:	695b      	ldr	r3, [r3, #20]
 800043e:	f003 0301 	and.w	r3, r3, #1
 8000442:	607b      	str	r3, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000446:	2200      	movs	r2, #0
 8000448:	2100      	movs	r1, #0
 800044a:	200b      	movs	r0, #11
 800044c:	f001 fc19 	bl	8001c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000450:	200b      	movs	r0, #11
 8000452:	f001 fc32 	bl	8001cba <HAL_NVIC_EnableIRQ>

}
 8000456:	bf00      	nop
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	40021000 	.word	0x40021000

08000464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800046a:	4b0f      	ldr	r3, [pc, #60]	@ (80004a8 <MX_GPIO_Init+0x44>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	4a0e      	ldr	r2, [pc, #56]	@ (80004a8 <MX_GPIO_Init+0x44>)
 8000470:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000474:	6153      	str	r3, [r2, #20]
 8000476:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <MX_GPIO_Init+0x44>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000482:	4b09      	ldr	r3, [pc, #36]	@ (80004a8 <MX_GPIO_Init+0x44>)
 8000484:	695b      	ldr	r3, [r3, #20]
 8000486:	4a08      	ldr	r2, [pc, #32]	@ (80004a8 <MX_GPIO_Init+0x44>)
 8000488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800048c:	6153      	str	r3, [r2, #20]
 800048e:	4b06      	ldr	r3, [pc, #24]	@ (80004a8 <MX_GPIO_Init+0x44>)
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000496:	603b      	str	r3, [r7, #0]
 8000498:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800049a:	bf00      	nop
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40021000 	.word	0x40021000

080004ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
	...

080004bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <HAL_MspInit+0x44>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000500 <HAL_MspInit+0x44>)
 80004c8:	f043 0301 	orr.w	r3, r3, #1
 80004cc:	6193      	str	r3, [r2, #24]
 80004ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <HAL_MspInit+0x44>)
 80004d0:	699b      	ldr	r3, [r3, #24]
 80004d2:	f003 0301 	and.w	r3, r3, #1
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004da:	4b09      	ldr	r3, [pc, #36]	@ (8000500 <HAL_MspInit+0x44>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4a08      	ldr	r2, [pc, #32]	@ (8000500 <HAL_MspInit+0x44>)
 80004e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004e4:	61d3      	str	r3, [r2, #28]
 80004e6:	4b06      	ldr	r3, [pc, #24]	@ (8000500 <HAL_MspInit+0x44>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ee:	603b      	str	r3, [r7, #0]
 80004f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f2:	bf00      	nop
 80004f4:	370c      	adds	r7, #12
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	40021000 	.word	0x40021000

08000504 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b08a      	sub	sp, #40	@ 0x28
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800050c:	f107 0314 	add.w	r3, r7, #20
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]
 800051a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000524:	d154      	bne.n	80005d0 <HAL_ADC_MspInit+0xcc>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000526:	4b2c      	ldr	r3, [pc, #176]	@ (80005d8 <HAL_ADC_MspInit+0xd4>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	4a2b      	ldr	r2, [pc, #172]	@ (80005d8 <HAL_ADC_MspInit+0xd4>)
 800052c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000530:	6153      	str	r3, [r2, #20]
 8000532:	4b29      	ldr	r3, [pc, #164]	@ (80005d8 <HAL_ADC_MspInit+0xd4>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800053a:	613b      	str	r3, [r7, #16]
 800053c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800053e:	4b26      	ldr	r3, [pc, #152]	@ (80005d8 <HAL_ADC_MspInit+0xd4>)
 8000540:	695b      	ldr	r3, [r3, #20]
 8000542:	4a25      	ldr	r2, [pc, #148]	@ (80005d8 <HAL_ADC_MspInit+0xd4>)
 8000544:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000548:	6153      	str	r3, [r2, #20]
 800054a:	4b23      	ldr	r3, [pc, #140]	@ (80005d8 <HAL_ADC_MspInit+0xd4>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = CURR_LC_Pin;
 8000556:	2301      	movs	r3, #1
 8000558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800055a:	2303      	movs	r3, #3
 800055c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURR_LC_GPIO_Port, &GPIO_InitStruct);
 8000562:	f107 0314 	add.w	r3, r7, #20
 8000566:	4619      	mov	r1, r3
 8000568:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800056c:	f001 fd72 	bl	8002054 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000570:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 8000572:	4a1b      	ldr	r2, [pc, #108]	@ (80005e0 <HAL_ADC_MspInit+0xdc>)
 8000574:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000576:	4b19      	ldr	r3, [pc, #100]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 8000578:	2200      	movs	r2, #0
 800057a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800057c:	4b17      	ldr	r3, [pc, #92]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000582:	4b16      	ldr	r3, [pc, #88]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 8000584:	2280      	movs	r2, #128	@ 0x80
 8000586:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000588:	4b14      	ldr	r3, [pc, #80]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000590:	4b12      	ldr	r3, [pc, #72]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 8000592:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000596:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000598:	4b10      	ldr	r3, [pc, #64]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 800059a:	2200      	movs	r2, #0
 800059c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800059e:	4b0f      	ldr	r3, [pc, #60]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80005a4:	480d      	ldr	r0, [pc, #52]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 80005a6:	f001 fba2 	bl	8001cee <HAL_DMA_Init>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 80005b0:	f7ff ff7c 	bl	80004ac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	4a09      	ldr	r2, [pc, #36]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 80005b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80005ba:	4a08      	ldr	r2, [pc, #32]	@ (80005dc <HAL_ADC_MspInit+0xd8>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2101      	movs	r1, #1
 80005c4:	2012      	movs	r0, #18
 80005c6:	f001 fb5c 	bl	8001c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80005ca:	2012      	movs	r0, #18
 80005cc:	f001 fb75 	bl	8001cba <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80005d0:	bf00      	nop
 80005d2:	3728      	adds	r7, #40	@ 0x28
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40021000 	.word	0x40021000
 80005dc:	200000bc 	.word	0x200000bc
 80005e0:	40020008 	.word	0x40020008

080005e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <NMI_Handler+0x4>

080005ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <HardFault_Handler+0x4>

080005f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <MemManage_Handler+0x4>

080005fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <BusFault_Handler+0x4>

08000604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <UsageFault_Handler+0x4>

0800060c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr

0800061a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800061a:	b480      	push	{r7}
 800061c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800061e:	bf00      	nop
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr

08000628 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800062c:	bf00      	nop
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr

08000636 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800063a:	f000 f899 	bl	8000770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000648:	4802      	ldr	r0, [pc, #8]	@ (8000654 <DMA1_Channel1_IRQHandler+0x10>)
 800064a:	f001 fbf6 	bl	8001e3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	200000bc 	.word	0x200000bc

08000658 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800065c:	4802      	ldr	r0, [pc, #8]	@ (8000668 <ADC1_2_IRQHandler+0x10>)
 800065e:	f000 fb5f 	bl	8000d20 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	2000006c 	.word	0x2000006c

0800066c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000670:	4b06      	ldr	r3, [pc, #24]	@ (800068c <SystemInit+0x20>)
 8000672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000676:	4a05      	ldr	r2, [pc, #20]	@ (800068c <SystemInit+0x20>)
 8000678:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800067c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000690:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006c8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000694:	f7ff ffea 	bl	800066c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000698:	480c      	ldr	r0, [pc, #48]	@ (80006cc <LoopForever+0x6>)
  ldr r1, =_edata
 800069a:	490d      	ldr	r1, [pc, #52]	@ (80006d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800069c:	4a0d      	ldr	r2, [pc, #52]	@ (80006d4 <LoopForever+0xe>)
  movs r3, #0
 800069e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a0:	e002      	b.n	80006a8 <LoopCopyDataInit>

080006a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a6:	3304      	adds	r3, #4

080006a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006ac:	d3f9      	bcc.n	80006a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ae:	4a0a      	ldr	r2, [pc, #40]	@ (80006d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006b0:	4c0a      	ldr	r4, [pc, #40]	@ (80006dc <LoopForever+0x16>)
  movs r3, #0
 80006b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b4:	e001      	b.n	80006ba <LoopFillZerobss>

080006b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b8:	3204      	adds	r2, #4

080006ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006bc:	d3fb      	bcc.n	80006b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006be:	f003 fa2d 	bl	8003b1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006c2:	f7ff fdbf 	bl	8000244 <main>

080006c6 <LoopForever>:

LoopForever:
    b LoopForever
 80006c6:	e7fe      	b.n	80006c6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006c8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80006cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006d4:	08003bb4 	.word	0x08003bb4
  ldr r2, =_sbss
 80006d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006dc:	20000104 	.word	0x20000104

080006e0 <CAN_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006e0:	e7fe      	b.n	80006e0 <CAN_RX1_IRQHandler>
	...

080006e4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006e8:	4b08      	ldr	r3, [pc, #32]	@ (800070c <HAL_Init+0x28>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a07      	ldr	r2, [pc, #28]	@ (800070c <HAL_Init+0x28>)
 80006ee:	f043 0310 	orr.w	r3, r3, #16
 80006f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f4:	2003      	movs	r0, #3
 80006f6:	f001 fab9 	bl	8001c6c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006fa:	200f      	movs	r0, #15
 80006fc:	f000 f808 	bl	8000710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000700:	f7ff fedc 	bl	80004bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40022000 	.word	0x40022000

08000710 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000718:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <HAL_InitTick+0x54>)
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	4b12      	ldr	r3, [pc, #72]	@ (8000768 <HAL_InitTick+0x58>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	4619      	mov	r1, r3
 8000722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000726:	fbb3 f3f1 	udiv	r3, r3, r1
 800072a:	fbb2 f3f3 	udiv	r3, r2, r3
 800072e:	4618      	mov	r0, r3
 8000730:	f001 fad1 	bl	8001cd6 <HAL_SYSTICK_Config>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800073a:	2301      	movs	r3, #1
 800073c:	e00e      	b.n	800075c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2b0f      	cmp	r3, #15
 8000742:	d80a      	bhi.n	800075a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000744:	2200      	movs	r2, #0
 8000746:	6879      	ldr	r1, [r7, #4]
 8000748:	f04f 30ff 	mov.w	r0, #4294967295
 800074c:	f001 fa99 	bl	8001c82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000750:	4a06      	ldr	r2, [pc, #24]	@ (800076c <HAL_InitTick+0x5c>)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000756:	2300      	movs	r3, #0
 8000758:	e000      	b.n	800075c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800075a:	2301      	movs	r3, #1
}
 800075c:	4618      	mov	r0, r3
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000000 	.word	0x20000000
 8000768:	20000008 	.word	0x20000008
 800076c:	20000004 	.word	0x20000004

08000770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000774:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <HAL_IncTick+0x20>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	461a      	mov	r2, r3
 800077a:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <HAL_IncTick+0x24>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4413      	add	r3, r2
 8000780:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <HAL_IncTick+0x24>)
 8000782:	6013      	str	r3, [r2, #0]
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	20000008 	.word	0x20000008
 8000794:	20000100 	.word	0x20000100

08000798 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  return uwTick;  
 800079c:	4b03      	ldr	r3, [pc, #12]	@ (80007ac <HAL_GetTick+0x14>)
 800079e:	681b      	ldr	r3, [r3, #0]
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20000100 	.word	0x20000100

080007b0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007b8:	f7ff ffee 	bl	8000798 <HAL_GetTick>
 80007bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007c8:	d005      	beq.n	80007d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007ca:	4b0a      	ldr	r3, [pc, #40]	@ (80007f4 <HAL_Delay+0x44>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	461a      	mov	r2, r3
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	4413      	add	r3, r2
 80007d4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80007d6:	bf00      	nop
 80007d8:	f7ff ffde 	bl	8000798 <HAL_GetTick>
 80007dc:	4602      	mov	r2, r0
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	1ad3      	subs	r3, r2, r3
 80007e2:	68fa      	ldr	r2, [r7, #12]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d8f7      	bhi.n	80007d8 <HAL_Delay+0x28>
  {
  }
}
 80007e8:	bf00      	nop
 80007ea:	bf00      	nop
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000008 	.word	0x20000008

080007f8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr

08000820 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr

08000834 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b09a      	sub	sp, #104	@ 0x68
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000850:	2300      	movs	r3, #0
 8000852:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000856:	2300      	movs	r3, #0
 8000858:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800085a:	2300      	movs	r3, #0
 800085c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d101      	bne.n	8000868 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000864:	2301      	movs	r3, #1
 8000866:	e172      	b.n	8000b4e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	691b      	ldr	r3, [r3, #16]
 800086c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000872:	f003 0310 	and.w	r3, r3, #16
 8000876:	2b00      	cmp	r3, #0
 8000878:	d176      	bne.n	8000968 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087e:	2b00      	cmp	r3, #0
 8000880:	d152      	bne.n	8000928 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2200      	movs	r2, #0
 8000886:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	2200      	movs	r2, #0
 800088c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2200      	movs	r2, #0
 8000892:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2200      	movs	r2, #0
 8000898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800089c:	6878      	ldr	r0, [r7, #4]
 800089e:	f7ff fe31 	bl	8000504 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	689b      	ldr	r3, [r3, #8]
 80008a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d13b      	bne.n	8000928 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80008b0:	6878      	ldr	r0, [r7, #4]
 80008b2:	f001 f8a5 	bl	8001a00 <ADC_Disable>
 80008b6:	4603      	mov	r3, r0
 80008b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	f003 0310 	and.w	r3, r3, #16
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d12f      	bne.n	8000928 <HAL_ADC_Init+0xe0>
 80008c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d12b      	bne.n	8000928 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80008d8:	f023 0302 	bic.w	r3, r3, #2
 80008dc:	f043 0202 	orr.w	r2, r3, #2
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	689a      	ldr	r2, [r3, #8]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80008f2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	689a      	ldr	r2, [r3, #8]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000902:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000904:	4b94      	ldr	r3, [pc, #592]	@ (8000b58 <HAL_ADC_Init+0x310>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a94      	ldr	r2, [pc, #592]	@ (8000b5c <HAL_ADC_Init+0x314>)
 800090a:	fba2 2303 	umull	r2, r3, r2, r3
 800090e:	0c9a      	lsrs	r2, r3, #18
 8000910:	4613      	mov	r3, r2
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	4413      	add	r3, r2
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800091a:	e002      	b.n	8000922 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	3b01      	subs	r3, #1
 8000920:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d1f9      	bne.n	800091c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000932:	2b00      	cmp	r3, #0
 8000934:	d007      	beq.n	8000946 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000940:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000944:	d110      	bne.n	8000968 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094a:	f023 0312 	bic.w	r3, r3, #18
 800094e:	f043 0210 	orr.w	r2, r3, #16
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095a:	f043 0201 	orr.w	r2, r3, #1
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096c:	f003 0310 	and.w	r3, r3, #16
 8000970:	2b00      	cmp	r3, #0
 8000972:	f040 80df 	bne.w	8000b34 <HAL_ADC_Init+0x2ec>
 8000976:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800097a:	2b00      	cmp	r3, #0
 800097c:	f040 80da 	bne.w	8000b34 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800098a:	2b00      	cmp	r3, #0
 800098c:	f040 80d2 	bne.w	8000b34 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000994:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000998:	f043 0202 	orr.w	r2, r3, #2
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80009a0:	4b6f      	ldr	r3, [pc, #444]	@ (8000b60 <HAL_ADC_Init+0x318>)
 80009a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80009ac:	d102      	bne.n	80009b4 <HAL_ADC_Init+0x16c>
 80009ae:	4b6d      	ldr	r3, [pc, #436]	@ (8000b64 <HAL_ADC_Init+0x31c>)
 80009b0:	60fb      	str	r3, [r7, #12]
 80009b2:	e002      	b.n	80009ba <HAL_ADC_Init+0x172>
 80009b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80009b8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	f003 0303 	and.w	r3, r3, #3
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d108      	bne.n	80009da <HAL_ADC_Init+0x192>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d101      	bne.n	80009da <HAL_ADC_Init+0x192>
 80009d6:	2301      	movs	r3, #1
 80009d8:	e000      	b.n	80009dc <HAL_ADC_Init+0x194>
 80009da:	2300      	movs	r3, #0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d11c      	bne.n	8000a1a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80009e0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d010      	beq.n	8000a08 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	f003 0303 	and.w	r3, r3, #3
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d107      	bne.n	8000a02 <HAL_ADC_Init+0x1ba>
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d101      	bne.n	8000a02 <HAL_ADC_Init+0x1ba>
 80009fe:	2301      	movs	r3, #1
 8000a00:	e000      	b.n	8000a04 <HAL_ADC_Init+0x1bc>
 8000a02:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d108      	bne.n	8000a1a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000a08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	431a      	orrs	r2, r3
 8000a16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a18:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	7e5b      	ldrb	r3, [r3, #25]
 8000a1e:	035b      	lsls	r3, r3, #13
 8000a20:	687a      	ldr	r2, [r7, #4]
 8000a22:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000a24:	2a01      	cmp	r2, #1
 8000a26:	d002      	beq.n	8000a2e <HAL_ADC_Init+0x1e6>
 8000a28:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a2c:	e000      	b.n	8000a30 <HAL_ADC_Init+0x1e8>
 8000a2e:	2200      	movs	r2, #0
 8000a30:	431a      	orrs	r2, r3
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	68db      	ldr	r3, [r3, #12]
 8000a36:	431a      	orrs	r2, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000a40:	4313      	orrs	r3, r2
 8000a42:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d11b      	bne.n	8000a86 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	7e5b      	ldrb	r3, [r3, #25]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d109      	bne.n	8000a6a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	045a      	lsls	r2, r3, #17
 8000a5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a60:	4313      	orrs	r3, r2
 8000a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a66:	663b      	str	r3, [r7, #96]	@ 0x60
 8000a68:	e00d      	b.n	8000a86 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000a72:	f043 0220 	orr.w	r2, r3, #32
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7e:	f043 0201 	orr.w	r2, r3, #1
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d007      	beq.n	8000a9e <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a96:	4313      	orrs	r3, r2
 8000a98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	689b      	ldr	r3, [r3, #8]
 8000aa4:	f003 030c 	and.w	r3, r3, #12
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d114      	bne.n	8000ad6 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	6812      	ldr	r2, [r2, #0]
 8000ab6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000aba:	f023 0302 	bic.w	r3, r3, #2
 8000abe:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7e1b      	ldrb	r3, [r3, #24]
 8000ac4:	039a      	lsls	r2, r3, #14
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	68da      	ldr	r2, [r3, #12]
 8000adc:	4b22      	ldr	r3, [pc, #136]	@ (8000b68 <HAL_ADC_Init+0x320>)
 8000ade:	4013      	ands	r3, r2
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	6812      	ldr	r2, [r2, #0]
 8000ae4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000ae6:	430b      	orrs	r3, r1
 8000ae8:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	691b      	ldr	r3, [r3, #16]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d10c      	bne.n	8000b0c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af8:	f023 010f 	bic.w	r1, r3, #15
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	69db      	ldr	r3, [r3, #28]
 8000b00:	1e5a      	subs	r2, r3, #1
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	430a      	orrs	r2, r1
 8000b08:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b0a:	e007      	b.n	8000b1c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f022 020f 	bic.w	r2, r2, #15
 8000b1a:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2200      	movs	r2, #0
 8000b20:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	f023 0303 	bic.w	r3, r3, #3
 8000b2a:	f043 0201 	orr.w	r2, r3, #1
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b32:	e00a      	b.n	8000b4a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b38:	f023 0312 	bic.w	r3, r3, #18
 8000b3c:	f043 0210 	orr.w	r2, r3, #16
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000b44:	2301      	movs	r3, #1
 8000b46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000b4a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3768      	adds	r7, #104	@ 0x68
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000000 	.word	0x20000000
 8000b5c:	431bde83 	.word	0x431bde83
 8000b60:	50000300 	.word	0x50000300
 8000b64:	50000100 	.word	0x50000100
 8000b68:	fff0c007 	.word	0xfff0c007

08000b6c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	f003 0304 	and.w	r3, r3, #4
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	f040 80b9 	bne.w	8000cfe <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d101      	bne.n	8000b9a <HAL_ADC_Start_DMA+0x2e>
 8000b96:	2302      	movs	r3, #2
 8000b98:	e0b4      	b.n	8000d04 <HAL_ADC_Start_DMA+0x198>
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000ba2:	4b5a      	ldr	r3, [pc, #360]	@ (8000d0c <HAL_ADC_Start_DMA+0x1a0>)
 8000ba4:	689b      	ldr	r3, [r3, #8]
 8000ba6:	f003 031f 	and.w	r3, r3, #31
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	f040 80a0 	bne.w	8000cf0 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8000bb0:	68f8      	ldr	r0, [r7, #12]
 8000bb2:	f000 fec1 	bl	8001938 <ADC_Enable>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8000bba:	7dfb      	ldrb	r3, [r7, #23]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	f040 8092 	bne.w	8000ce6 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000bca:	f023 0301 	bic.w	r3, r3, #1
 8000bce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000bd6:	4b4d      	ldr	r3, [pc, #308]	@ (8000d0c <HAL_ADC_Start_DMA+0x1a0>)
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	f003 031f 	and.w	r3, r3, #31
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d004      	beq.n	8000bec <HAL_ADC_Start_DMA+0x80>
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000bea:	d115      	bne.n	8000c18 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	68db      	ldr	r3, [r3, #12]
 8000bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d027      	beq.n	8000c56 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000c0e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000c16:	e01e      	b.n	8000c56 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c2c:	d004      	beq.n	8000c38 <HAL_ADC_Start_DMA+0xcc>
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a37      	ldr	r2, [pc, #220]	@ (8000d10 <HAL_ADC_Start_DMA+0x1a4>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d10e      	bne.n	8000c56 <HAL_ADC_Start_DMA+0xea>
 8000c38:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d007      	beq.n	8000c56 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000c4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c62:	d106      	bne.n	8000c72 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c68:	f023 0206 	bic.w	r2, r3, #6
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000c70:	e002      	b.n	8000c78 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	2200      	movs	r2, #0
 8000c76:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c84:	4a23      	ldr	r2, [pc, #140]	@ (8000d14 <HAL_ADC_Start_DMA+0x1a8>)
 8000c86:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c8c:	4a22      	ldr	r2, [pc, #136]	@ (8000d18 <HAL_ADC_Start_DMA+0x1ac>)
 8000c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c94:	4a21      	ldr	r2, [pc, #132]	@ (8000d1c <HAL_ADC_Start_DMA+0x1b0>)
 8000c96:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	221c      	movs	r2, #28
 8000c9e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	685a      	ldr	r2, [r3, #4]
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f042 0210 	orr.w	r2, r2, #16
 8000cae:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	68da      	ldr	r2, [r3, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f042 0201 	orr.w	r2, r2, #1
 8000cbe:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	3340      	adds	r3, #64	@ 0x40
 8000cca:	4619      	mov	r1, r3
 8000ccc:	68ba      	ldr	r2, [r7, #8]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f001 f854 	bl	8001d7c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	689a      	ldr	r2, [r3, #8]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f042 0204 	orr.w	r2, r2, #4
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	e00d      	b.n	8000d02 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000cee:	e008      	b.n	8000d02 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000cfc:	e001      	b.n	8000d02 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3718      	adds	r7, #24
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	50000300 	.word	0x50000300
 8000d10:	50000100 	.word	0x50000100
 8000d14:	0800186d 	.word	0x0800186d
 8000d18:	080018e7 	.word	0x080018e7
 8000d1c:	08001903 	.word	0x08001903

08000d20 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	f003 0304 	and.w	r3, r3, #4
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d004      	beq.n	8000d58 <HAL_ADC_IRQHandler+0x38>
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d109      	bne.n	8000d6c <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d076      	beq.n	8000e50 <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f003 0308 	and.w	r3, r3, #8
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d071      	beq.n	8000e50 <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d70:	f003 0310 	and.w	r3, r3, #16
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d105      	bne.n	8000d84 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000d84:	4b82      	ldr	r3, [pc, #520]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	f003 031f 	and.w	r3, r3, #31
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d010      	beq.n	8000db2 <HAL_ADC_IRQHandler+0x92>
 8000d90:	4b7f      	ldr	r3, [pc, #508]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	f003 031f 	and.w	r3, r3, #31
 8000d98:	2b05      	cmp	r3, #5
 8000d9a:	d00a      	beq.n	8000db2 <HAL_ADC_IRQHandler+0x92>
 8000d9c:	4b7c      	ldr	r3, [pc, #496]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	f003 031f 	and.w	r3, r3, #31
 8000da4:	2b09      	cmp	r3, #9
 8000da6:	d004      	beq.n	8000db2 <HAL_ADC_IRQHandler+0x92>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000db0:	d104      	bne.n	8000dbc <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	61bb      	str	r3, [r7, #24]
 8000dba:	e003      	b.n	8000dc4 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000dbc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d137      	bne.n	8000e42 <HAL_ADC_IRQHandler+0x122>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8000dd2:	69bb      	ldr	r3, [r7, #24]
 8000dd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d132      	bne.n	8000e42 <HAL_ADC_IRQHandler+0x122>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	f003 0308 	and.w	r3, r3, #8
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d02d      	beq.n	8000e42 <HAL_ADC_IRQHandler+0x122>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d11a      	bne.n	8000e2a <HAL_ADC_IRQHandler+0x10a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	685a      	ldr	r2, [r3, #4]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f022 020c 	bic.w	r2, r2, #12
 8000e02:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d112      	bne.n	8000e42 <HAL_ADC_IRQHandler+0x122>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e20:	f043 0201 	orr.w	r2, r3, #1
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e28:	e00b      	b.n	8000e42 <HAL_ADC_IRQHandler+0x122>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2e:	f043 0210 	orr.w	r2, r3, #16
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3a:	f043 0201 	orr.w	r2, r3, #1
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff fcd8 	bl	80007f8 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	220c      	movs	r2, #12
 8000e4e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	f003 0320 	and.w	r3, r3, #32
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d004      	beq.n	8000e64 <HAL_ADC_IRQHandler+0x144>
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	f003 0320 	and.w	r3, r3, #32
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d10b      	bne.n	8000e7c <HAL_ADC_IRQHandler+0x15c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	f000 80a5 	beq.w	8000fba <HAL_ADC_IRQHandler+0x29a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 809f 	beq.w	8000fba <HAL_ADC_IRQHandler+0x29a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e80:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000e88:	4b41      	ldr	r3, [pc, #260]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	f003 031f 	and.w	r3, r3, #31
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d010      	beq.n	8000eb6 <HAL_ADC_IRQHandler+0x196>
 8000e94:	4b3e      	ldr	r3, [pc, #248]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	f003 031f 	and.w	r3, r3, #31
 8000e9c:	2b05      	cmp	r3, #5
 8000e9e:	d00a      	beq.n	8000eb6 <HAL_ADC_IRQHandler+0x196>
 8000ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	f003 031f 	and.w	r3, r3, #31
 8000ea8:	2b09      	cmp	r3, #9
 8000eaa:	d004      	beq.n	8000eb6 <HAL_ADC_IRQHandler+0x196>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000eb4:	d104      	bne.n	8000ec0 <HAL_ADC_IRQHandler+0x1a0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	61bb      	str	r3, [r7, #24]
 8000ebe:	e003      	b.n	8000ec8 <HAL_ADC_IRQHandler+0x1a8>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000ec0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d16a      	bne.n	8000fac <HAL_ADC_IRQHandler+0x28c>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d00b      	beq.n	8000ef8 <HAL_ADC_IRQHandler+0x1d8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d15e      	bne.n	8000fac <HAL_ADC_IRQHandler+0x28c>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d159      	bne.n	8000fac <HAL_ADC_IRQHandler+0x28c>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d054      	beq.n	8000fac <HAL_ADC_IRQHandler+0x28c>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8000f02:	4b23      	ldr	r3, [pc, #140]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f003 031f 	and.w	r3, r3, #31
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d010      	beq.n	8000f30 <HAL_ADC_IRQHandler+0x210>
 8000f0e:	4b20      	ldr	r3, [pc, #128]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	f003 031f 	and.w	r3, r3, #31
 8000f16:	2b06      	cmp	r3, #6
 8000f18:	d00a      	beq.n	8000f30 <HAL_ADC_IRQHandler+0x210>
 8000f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <HAL_ADC_IRQHandler+0x270>)
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	f003 031f 	and.w	r3, r3, #31
 8000f22:	2b07      	cmp	r3, #7
 8000f24:	d004      	beq.n	8000f30 <HAL_ADC_IRQHandler+0x210>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f2e:	d104      	bne.n	8000f3a <HAL_ADC_IRQHandler+0x21a>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	e003      	b.n	8000f42 <HAL_ADC_IRQHandler+0x222>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000f3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d12f      	bne.n	8000fac <HAL_ADC_IRQHandler+0x28c>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f003 0308 	and.w	r3, r3, #8
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d11c      	bne.n	8000f94 <HAL_ADC_IRQHandler+0x274>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8000f68:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d114      	bne.n	8000fac <HAL_ADC_IRQHandler+0x28c>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f86:	f043 0201 	orr.w	r2, r3, #1
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f8e:	e00d      	b.n	8000fac <HAL_ADC_IRQHandler+0x28c>
 8000f90:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f98:	f043 0210 	orr.w	r2, r3, #16
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa4:	f043 0201 	orr.w	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f000 f8b1 	bl	8001114 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2260      	movs	r2, #96	@ 0x60
 8000fb8:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d011      	beq.n	8000fe8 <HAL_ADC_IRQHandler+0x2c8>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d00c      	beq.n	8000fe8 <HAL_ADC_IRQHandler+0x2c8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f7ff fc20 	bl	8000820 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2280      	movs	r2, #128	@ 0x80
 8000fe6:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d012      	beq.n	8001018 <HAL_ADC_IRQHandler+0x2f8>
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00d      	beq.n	8001018 <HAL_ADC_IRQHandler+0x2f8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001000:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f000 f897 	bl	800113c <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001016:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800101e:	2b00      	cmp	r3, #0
 8001020:	d012      	beq.n	8001048 <HAL_ADC_IRQHandler+0x328>
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001028:	2b00      	cmp	r3, #0
 800102a:	d00d      	beq.n	8001048 <HAL_ADC_IRQHandler+0x328>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001030:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 f889 	bl	8001150 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001046:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	f003 0310 	and.w	r3, r3, #16
 800104e:	2b00      	cmp	r3, #0
 8001050:	d03b      	beq.n	80010ca <HAL_ADC_IRQHandler+0x3aa>
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f003 0310 	and.w	r3, r3, #16
 8001058:	2b00      	cmp	r3, #0
 800105a:	d036      	beq.n	80010ca <HAL_ADC_IRQHandler+0x3aa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001060:	2b01      	cmp	r3, #1
 8001062:	d102      	bne.n	800106a <HAL_ADC_IRQHandler+0x34a>
    {
      overrun_error = 1U;
 8001064:	2301      	movs	r3, #1
 8001066:	61fb      	str	r3, [r7, #28]
 8001068:	e019      	b.n	800109e <HAL_ADC_IRQHandler+0x37e>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800106a:	4b29      	ldr	r3, [pc, #164]	@ (8001110 <HAL_ADC_IRQHandler+0x3f0>)
 800106c:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 031f 	and.w	r3, r3, #31
 8001076:	2b00      	cmp	r3, #0
 8001078:	d109      	bne.n	800108e <HAL_ADC_IRQHandler+0x36e>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b01      	cmp	r3, #1
 8001086:	d10a      	bne.n	800109e <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 8001088:	2301      	movs	r3, #1
 800108a:	61fb      	str	r3, [r7, #28]
 800108c:	e007      	b.n	800109e <HAL_ADC_IRQHandler+0x37e>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 800109a:	2301      	movs	r3, #1
 800109c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d10e      	bne.n	80010c2 <HAL_ADC_IRQHandler+0x3a2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b4:	f043 0202 	orr.w	r2, r3, #2
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff fbb9 	bl	8000834 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2210      	movs	r2, #16
 80010c8:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d018      	beq.n	8001106 <HAL_ADC_IRQHandler+0x3e6>
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d013      	beq.n	8001106 <HAL_ADC_IRQHandler+0x3e6>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ee:	f043 0208 	orr.w	r2, r3, #8
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010fe:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f000 f811 	bl	8001128 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001106:	bf00      	nop
 8001108:	3720      	adds	r7, #32
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	50000300 	.word	0x50000300

08001114 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001164:	b480      	push	{r7}
 8001166:	b09b      	sub	sp, #108	@ 0x6c
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800116e:	2300      	movs	r3, #0
 8001170:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001174:	2300      	movs	r3, #0
 8001176:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800117e:	2b01      	cmp	r3, #1
 8001180:	d101      	bne.n	8001186 <HAL_ADC_ConfigChannel+0x22>
 8001182:	2302      	movs	r3, #2
 8001184:	e2a1      	b.n	80016ca <HAL_ADC_ConfigChannel+0x566>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2201      	movs	r2, #1
 800118a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	2b00      	cmp	r3, #0
 800119a:	f040 8285 	bne.w	80016a8 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d81c      	bhi.n	80011e0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	461a      	mov	r2, r3
 80011ba:	231f      	movs	r3, #31
 80011bc:	4093      	lsls	r3, r2
 80011be:	43db      	mvns	r3, r3
 80011c0:	4019      	ands	r1, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685a      	ldr	r2, [r3, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4413      	add	r3, r2
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	fa00 f203 	lsl.w	r2, r0, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	430a      	orrs	r2, r1
 80011dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80011de:	e063      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	2b09      	cmp	r3, #9
 80011e6:	d81e      	bhi.n	8001226 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	4413      	add	r3, r2
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	3b1e      	subs	r3, #30
 80011fc:	221f      	movs	r2, #31
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	4019      	ands	r1, r3
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	6818      	ldr	r0, [r3, #0]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685a      	ldr	r2, [r3, #4]
 800120e:	4613      	mov	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	3b1e      	subs	r3, #30
 8001218:	fa00 f203 	lsl.w	r2, r0, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	430a      	orrs	r2, r1
 8001222:	635a      	str	r2, [r3, #52]	@ 0x34
 8001224:	e040      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	2b0e      	cmp	r3, #14
 800122c:	d81e      	bhi.n	800126c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4613      	mov	r3, r2
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	4413      	add	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	3b3c      	subs	r3, #60	@ 0x3c
 8001242:	221f      	movs	r2, #31
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	4019      	ands	r1, r3
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	6818      	ldr	r0, [r3, #0]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	3b3c      	subs	r3, #60	@ 0x3c
 800125e:	fa00 f203 	lsl.w	r2, r0, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	430a      	orrs	r2, r1
 8001268:	639a      	str	r2, [r3, #56]	@ 0x38
 800126a:	e01d      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	3b5a      	subs	r3, #90	@ 0x5a
 8001280:	221f      	movs	r2, #31
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	4019      	ands	r1, r3
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	6818      	ldr	r0, [r3, #0]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	4613      	mov	r3, r2
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	4413      	add	r3, r2
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	3b5a      	subs	r3, #90	@ 0x5a
 800129c:	fa00 f203 	lsl.w	r2, r0, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	430a      	orrs	r2, r1
 80012a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f040 80e5 	bne.w	8001482 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b09      	cmp	r3, #9
 80012be:	d91c      	bls.n	80012fa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6999      	ldr	r1, [r3, #24]
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	4613      	mov	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	4413      	add	r3, r2
 80012d0:	3b1e      	subs	r3, #30
 80012d2:	2207      	movs	r2, #7
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	4019      	ands	r1, r3
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	6898      	ldr	r0, [r3, #8]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4613      	mov	r3, r2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4413      	add	r3, r2
 80012ea:	3b1e      	subs	r3, #30
 80012ec:	fa00 f203 	lsl.w	r2, r0, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	430a      	orrs	r2, r1
 80012f6:	619a      	str	r2, [r3, #24]
 80012f8:	e019      	b.n	800132e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6959      	ldr	r1, [r3, #20]
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4613      	mov	r3, r2
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	4413      	add	r3, r2
 800130a:	2207      	movs	r2, #7
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	4019      	ands	r1, r3
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	6898      	ldr	r0, [r3, #8]
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4613      	mov	r3, r2
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	4413      	add	r3, r2
 8001322:	fa00 f203 	lsl.w	r2, r0, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	430a      	orrs	r2, r1
 800132c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	695a      	ldr	r2, [r3, #20]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	08db      	lsrs	r3, r3, #3
 800133a:	f003 0303 	and.w	r3, r3, #3
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	3b01      	subs	r3, #1
 800134c:	2b03      	cmp	r3, #3
 800134e:	d84f      	bhi.n	80013f0 <HAL_ADC_ConfigChannel+0x28c>
 8001350:	a201      	add	r2, pc, #4	@ (adr r2, 8001358 <HAL_ADC_ConfigChannel+0x1f4>)
 8001352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001356:	bf00      	nop
 8001358:	08001369 	.word	0x08001369
 800135c:	0800138b 	.word	0x0800138b
 8001360:	080013ad 	.word	0x080013ad
 8001364:	080013cf 	.word	0x080013cf
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800136e:	4b9c      	ldr	r3, [pc, #624]	@ (80015e0 <HAL_ADC_ConfigChannel+0x47c>)
 8001370:	4013      	ands	r3, r2
 8001372:	683a      	ldr	r2, [r7, #0]
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	0691      	lsls	r1, r2, #26
 8001378:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800137a:	430a      	orrs	r2, r1
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001386:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001388:	e07b      	b.n	8001482 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001390:	4b93      	ldr	r3, [pc, #588]	@ (80015e0 <HAL_ADC_ConfigChannel+0x47c>)
 8001392:	4013      	ands	r3, r2
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	6812      	ldr	r2, [r2, #0]
 8001398:	0691      	lsls	r1, r2, #26
 800139a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800139c:	430a      	orrs	r2, r1
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80013a8:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013aa:	e06a      	b.n	8001482 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80013b2:	4b8b      	ldr	r3, [pc, #556]	@ (80015e0 <HAL_ADC_ConfigChannel+0x47c>)
 80013b4:	4013      	ands	r3, r2
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	6812      	ldr	r2, [r2, #0]
 80013ba:	0691      	lsls	r1, r2, #26
 80013bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80013be:	430a      	orrs	r2, r1
 80013c0:	431a      	orrs	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80013ca:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013cc:	e059      	b.n	8001482 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80013d4:	4b82      	ldr	r3, [pc, #520]	@ (80015e0 <HAL_ADC_ConfigChannel+0x47c>)
 80013d6:	4013      	ands	r3, r2
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	0691      	lsls	r1, r2, #26
 80013de:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80013e0:	430a      	orrs	r2, r1
 80013e2:	431a      	orrs	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80013ec:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80013ee:	e048      	b.n	8001482 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	069b      	lsls	r3, r3, #26
 8001400:	429a      	cmp	r2, r3
 8001402:	d107      	bne.n	8001414 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001412:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800141a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	069b      	lsls	r3, r3, #26
 8001424:	429a      	cmp	r2, r3
 8001426:	d107      	bne.n	8001438 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001436:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800143e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	069b      	lsls	r3, r3, #26
 8001448:	429a      	cmp	r2, r3
 800144a:	d107      	bne.n	800145c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800145a:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001462:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	069b      	lsls	r3, r3, #26
 800146c:	429a      	cmp	r2, r3
 800146e:	d107      	bne.n	8001480 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800147e:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001480:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f003 0303 	and.w	r3, r3, #3
 800148c:	2b01      	cmp	r3, #1
 800148e:	d108      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x33e>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	2b01      	cmp	r3, #1
 800149c:	d101      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x33e>
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <HAL_ADC_ConfigChannel+0x340>
 80014a2:	2300      	movs	r3, #0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f040 810a 	bne.w	80016be <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d00f      	beq.n	80014d2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2201      	movs	r2, #1
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	43da      	mvns	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	400a      	ands	r2, r1
 80014cc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80014d0:	e049      	b.n	8001566 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2201      	movs	r2, #1
 80014e0:	409a      	lsls	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b09      	cmp	r3, #9
 80014f2:	d91c      	bls.n	800152e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	6999      	ldr	r1, [r3, #24]
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4613      	mov	r3, r2
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	4413      	add	r3, r2
 8001504:	3b1b      	subs	r3, #27
 8001506:	2207      	movs	r2, #7
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	4019      	ands	r1, r3
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	6898      	ldr	r0, [r3, #8]
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	4613      	mov	r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4413      	add	r3, r2
 800151e:	3b1b      	subs	r3, #27
 8001520:	fa00 f203 	lsl.w	r2, r0, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	430a      	orrs	r2, r1
 800152a:	619a      	str	r2, [r3, #24]
 800152c:	e01b      	b.n	8001566 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6959      	ldr	r1, [r3, #20]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	1c5a      	adds	r2, r3, #1
 800153a:	4613      	mov	r3, r2
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	4413      	add	r3, r2
 8001540:	2207      	movs	r2, #7
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	4019      	ands	r1, r3
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	6898      	ldr	r0, [r3, #8]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	4613      	mov	r3, r2
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4413      	add	r3, r2
 800155a:	fa00 f203 	lsl.w	r2, r0, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001566:	4b1f      	ldr	r3, [pc, #124]	@ (80015e4 <HAL_ADC_ConfigChannel+0x480>)
 8001568:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2b10      	cmp	r3, #16
 8001570:	d105      	bne.n	800157e <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001572:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800157a:	2b00      	cmp	r3, #0
 800157c:	d015      	beq.n	80015aa <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001582:	2b11      	cmp	r3, #17
 8001584:	d105      	bne.n	8001592 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001586:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00b      	beq.n	80015aa <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001596:	2b12      	cmp	r3, #18
 8001598:	f040 8091 	bne.w	80016be <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800159c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f040 808a 	bne.w	80016be <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015b2:	d102      	bne.n	80015ba <HAL_ADC_ConfigChannel+0x456>
 80015b4:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <HAL_ADC_ConfigChannel+0x484>)
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	e002      	b.n	80015c0 <HAL_ADC_ConfigChannel+0x45c>
 80015ba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80015be:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f003 0303 	and.w	r3, r3, #3
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d10e      	bne.n	80015ec <HAL_ADC_ConfigChannel+0x488>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d107      	bne.n	80015ec <HAL_ADC_ConfigChannel+0x488>
 80015dc:	2301      	movs	r3, #1
 80015de:	e006      	b.n	80015ee <HAL_ADC_ConfigChannel+0x48a>
 80015e0:	83fff000 	.word	0x83fff000
 80015e4:	50000300 	.word	0x50000300
 80015e8:	50000100 	.word	0x50000100
 80015ec:	2300      	movs	r3, #0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d150      	bne.n	8001694 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80015f2:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d010      	beq.n	800161a <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b01      	cmp	r3, #1
 8001602:	d107      	bne.n	8001614 <HAL_ADC_ConfigChannel+0x4b0>
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <HAL_ADC_ConfigChannel+0x4b0>
 8001610:	2301      	movs	r3, #1
 8001612:	e000      	b.n	8001616 <HAL_ADC_ConfigChannel+0x4b2>
 8001614:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001616:	2b00      	cmp	r3, #0
 8001618:	d13c      	bne.n	8001694 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2b10      	cmp	r3, #16
 8001620:	d11d      	bne.n	800165e <HAL_ADC_ConfigChannel+0x4fa>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800162a:	d118      	bne.n	800165e <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800162c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001634:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001636:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001638:	4b27      	ldr	r3, [pc, #156]	@ (80016d8 <HAL_ADC_ConfigChannel+0x574>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a27      	ldr	r2, [pc, #156]	@ (80016dc <HAL_ADC_ConfigChannel+0x578>)
 800163e:	fba2 2303 	umull	r2, r3, r2, r3
 8001642:	0c9a      	lsrs	r2, r3, #18
 8001644:	4613      	mov	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800164e:	e002      	b.n	8001656 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	3b01      	subs	r3, #1
 8001654:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1f9      	bne.n	8001650 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800165c:	e02e      	b.n	80016bc <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b11      	cmp	r3, #17
 8001664:	d10b      	bne.n	800167e <HAL_ADC_ConfigChannel+0x51a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800166e:	d106      	bne.n	800167e <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001670:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001678:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800167a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800167c:	e01e      	b.n	80016bc <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b12      	cmp	r3, #18
 8001684:	d11a      	bne.n	80016bc <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800168e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001690:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001692:	e013      	b.n	80016bc <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001698:	f043 0220 	orr.w	r2, r3, #32
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80016a6:	e00a      	b.n	80016be <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ac:	f043 0220 	orr.w	r2, r3, #32
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80016ba:	e000      	b.n	80016be <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016bc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80016c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	376c      	adds	r7, #108	@ 0x6c
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	20000000 	.word	0x20000000
 80016dc:	431bde83 	.word	0x431bde83

080016e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b099      	sub	sp, #100	@ 0x64
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016f8:	d102      	bne.n	8001700 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80016fa:	4b5a      	ldr	r3, [pc, #360]	@ (8001864 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	e002      	b.n	8001706 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001700:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001704:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e0a2      	b.n	8001856 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001716:	2b01      	cmp	r3, #1
 8001718:	d101      	bne.n	800171e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800171a:	2302      	movs	r3, #2
 800171c:	e09b      	b.n	8001856 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f003 0304 	and.w	r3, r3, #4
 8001730:	2b00      	cmp	r3, #0
 8001732:	d17f      	bne.n	8001834 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	2b00      	cmp	r3, #0
 800173e:	d179      	bne.n	8001834 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001740:	4b49      	ldr	r3, [pc, #292]	@ (8001868 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001742:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d040      	beq.n	80017ce <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800174c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	6859      	ldr	r1, [r3, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800175e:	035b      	lsls	r3, r3, #13
 8001760:	430b      	orrs	r3, r1
 8001762:	431a      	orrs	r2, r3
 8001764:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001766:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 0303 	and.w	r3, r3, #3
 8001772:	2b01      	cmp	r3, #1
 8001774:	d108      	bne.n	8001788 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	2b01      	cmp	r3, #1
 8001782:	d101      	bne.n	8001788 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001784:	2301      	movs	r3, #1
 8001786:	e000      	b.n	800178a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001788:	2300      	movs	r3, #0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d15c      	bne.n	8001848 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	2b01      	cmp	r3, #1
 8001798:	d107      	bne.n	80017aa <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d101      	bne.n	80017aa <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80017a6:	2301      	movs	r3, #1
 80017a8:	e000      	b.n	80017ac <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80017aa:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d14b      	bne.n	8001848 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80017b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80017b8:	f023 030f 	bic.w	r3, r3, #15
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	6811      	ldr	r1, [r2, #0]
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	6892      	ldr	r2, [r2, #8]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	431a      	orrs	r2, r3
 80017c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017ca:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80017cc:	e03c      	b.n	8001848 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80017ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017d8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 0303 	and.w	r3, r3, #3
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d108      	bne.n	80017fa <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d101      	bne.n	80017fa <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80017f6:	2301      	movs	r3, #1
 80017f8:	e000      	b.n	80017fc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 80017fa:	2300      	movs	r3, #0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d123      	bne.n	8001848 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 0303 	and.w	r3, r3, #3
 8001808:	2b01      	cmp	r3, #1
 800180a:	d107      	bne.n	800181c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	2b01      	cmp	r3, #1
 8001816:	d101      	bne.n	800181c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001818:	2301      	movs	r3, #1
 800181a:	e000      	b.n	800181e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800181c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800181e:	2b00      	cmp	r3, #0
 8001820:	d112      	bne.n	8001848 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001822:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800182a:	f023 030f 	bic.w	r3, r3, #15
 800182e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001830:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001832:	e009      	b.n	8001848 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001838:	f043 0220 	orr.w	r2, r3, #32
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001846:	e000      	b.n	800184a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001848:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001852:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8001856:	4618      	mov	r0, r3
 8001858:	3764      	adds	r7, #100	@ 0x64
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	50000100 	.word	0x50000100
 8001868:	50000300 	.word	0x50000300

0800186c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001878:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001882:	2b00      	cmp	r3, #0
 8001884:	d126      	bne.n	80018d4 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800189c:	2b00      	cmp	r3, #0
 800189e:	d115      	bne.n	80018cc <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d111      	bne.n	80018cc <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d105      	bne.n	80018cc <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c4:	f043 0201 	orr.w	r2, r3, #1
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80018cc:	68f8      	ldr	r0, [r7, #12]
 80018ce:	f7fe ff93 	bl	80007f8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80018d2:	e004      	b.n	80018de <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	4798      	blx	r3
}
 80018de:	bf00      	nop
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b084      	sub	sp, #16
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80018f4:	68f8      	ldr	r0, [r7, #12]
 80018f6:	f7fe ff89 	bl	800080c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b084      	sub	sp, #16
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001914:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001920:	f043 0204 	orr.w	r2, r3, #4
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f7fe ff83 	bl	8000834 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800192e:	bf00      	nop
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 0303 	and.w	r3, r3, #3
 800194e:	2b01      	cmp	r3, #1
 8001950:	d108      	bne.n	8001964 <ADC_Enable+0x2c>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b01      	cmp	r3, #1
 800195e:	d101      	bne.n	8001964 <ADC_Enable+0x2c>
 8001960:	2301      	movs	r3, #1
 8001962:	e000      	b.n	8001966 <ADC_Enable+0x2e>
 8001964:	2300      	movs	r3, #0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d143      	bne.n	80019f2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	4b22      	ldr	r3, [pc, #136]	@ (80019fc <ADC_Enable+0xc4>)
 8001972:	4013      	ands	r3, r2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d00d      	beq.n	8001994 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197c:	f043 0210 	orr.w	r2, r3, #16
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001988:	f043 0201 	orr.w	r2, r3, #1
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e02f      	b.n	80019f4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	689a      	ldr	r2, [r3, #8]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f042 0201 	orr.w	r2, r2, #1
 80019a2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80019a4:	f7fe fef8 	bl	8000798 <HAL_GetTick>
 80019a8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019aa:	e01b      	b.n	80019e4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019ac:	f7fe fef4 	bl	8000798 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d914      	bls.n	80019e4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d00d      	beq.n	80019e4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019cc:	f043 0210 	orr.w	r2, r3, #16
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d8:	f043 0201 	orr.w	r2, r3, #1
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e007      	b.n	80019f4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d1dc      	bne.n	80019ac <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	8000003f 	.word	0x8000003f

08001a00 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d108      	bne.n	8001a2c <ADC_Disable+0x2c>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d101      	bne.n	8001a2c <ADC_Disable+0x2c>
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e000      	b.n	8001a2e <ADC_Disable+0x2e>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d047      	beq.n	8001ac2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 030d 	and.w	r3, r3, #13
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d10f      	bne.n	8001a60 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f042 0202 	orr.w	r2, r2, #2
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2203      	movs	r2, #3
 8001a56:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001a58:	f7fe fe9e 	bl	8000798 <HAL_GetTick>
 8001a5c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a5e:	e029      	b.n	8001ab4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a64:	f043 0210 	orr.w	r2, r3, #16
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a70:	f043 0201 	orr.w	r2, r3, #1
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e023      	b.n	8001ac4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a7c:	f7fe fe8c 	bl	8000798 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d914      	bls.n	8001ab4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d10d      	bne.n	8001ab4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9c:	f043 0210 	orr.w	r2, r3, #16
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa8:	f043 0201 	orr.w	r2, r3, #1
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e007      	b.n	8001ac4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d0dc      	beq.n	8001a7c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f003 0307 	and.w	r3, r3, #7
 8001ada:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001adc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <__NVIC_SetPriorityGrouping+0x44>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ae2:	68ba      	ldr	r2, [r7, #8]
 8001ae4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ae8:	4013      	ands	r3, r2
 8001aea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001af8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001afc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001afe:	4a04      	ldr	r2, [pc, #16]	@ (8001b10 <__NVIC_SetPriorityGrouping+0x44>)
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	60d3      	str	r3, [r2, #12]
}
 8001b04:	bf00      	nop
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b18:	4b04      	ldr	r3, [pc, #16]	@ (8001b2c <__NVIC_GetPriorityGrouping+0x18>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	0a1b      	lsrs	r3, r3, #8
 8001b1e:	f003 0307 	and.w	r3, r3, #7
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	db0b      	blt.n	8001b5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	f003 021f 	and.w	r2, r3, #31
 8001b48:	4907      	ldr	r1, [pc, #28]	@ (8001b68 <__NVIC_EnableIRQ+0x38>)
 8001b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4e:	095b      	lsrs	r3, r3, #5
 8001b50:	2001      	movs	r0, #1
 8001b52:	fa00 f202 	lsl.w	r2, r0, r2
 8001b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	e000e100 	.word	0xe000e100

08001b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	6039      	str	r1, [r7, #0]
 8001b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	db0a      	blt.n	8001b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	b2da      	uxtb	r2, r3
 8001b84:	490c      	ldr	r1, [pc, #48]	@ (8001bb8 <__NVIC_SetPriority+0x4c>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	0112      	lsls	r2, r2, #4
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	440b      	add	r3, r1
 8001b90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b94:	e00a      	b.n	8001bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4908      	ldr	r1, [pc, #32]	@ (8001bbc <__NVIC_SetPriority+0x50>)
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	3b04      	subs	r3, #4
 8001ba4:	0112      	lsls	r2, r2, #4
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	440b      	add	r3, r1
 8001baa:	761a      	strb	r2, [r3, #24]
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	e000e100 	.word	0xe000e100
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b089      	sub	sp, #36	@ 0x24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	f1c3 0307 	rsb	r3, r3, #7
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	bf28      	it	cs
 8001bde:	2304      	movcs	r3, #4
 8001be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	3304      	adds	r3, #4
 8001be6:	2b06      	cmp	r3, #6
 8001be8:	d902      	bls.n	8001bf0 <NVIC_EncodePriority+0x30>
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	3b03      	subs	r3, #3
 8001bee:	e000      	b.n	8001bf2 <NVIC_EncodePriority+0x32>
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43da      	mvns	r2, r3
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	401a      	ands	r2, r3
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c08:	f04f 31ff 	mov.w	r1, #4294967295
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c12:	43d9      	mvns	r1, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c18:	4313      	orrs	r3, r2
         );
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3724      	adds	r7, #36	@ 0x24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
	...

08001c28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c38:	d301      	bcc.n	8001c3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00f      	b.n	8001c5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c68 <SysTick_Config+0x40>)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c46:	210f      	movs	r1, #15
 8001c48:	f04f 30ff 	mov.w	r0, #4294967295
 8001c4c:	f7ff ff8e 	bl	8001b6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c50:	4b05      	ldr	r3, [pc, #20]	@ (8001c68 <SysTick_Config+0x40>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c56:	4b04      	ldr	r3, [pc, #16]	@ (8001c68 <SysTick_Config+0x40>)
 8001c58:	2207      	movs	r2, #7
 8001c5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	e000e010 	.word	0xe000e010

08001c6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f7ff ff29 	bl	8001acc <__NVIC_SetPriorityGrouping>
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b086      	sub	sp, #24
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	4603      	mov	r3, r0
 8001c8a:	60b9      	str	r1, [r7, #8]
 8001c8c:	607a      	str	r2, [r7, #4]
 8001c8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c94:	f7ff ff3e 	bl	8001b14 <__NVIC_GetPriorityGrouping>
 8001c98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	68b9      	ldr	r1, [r7, #8]
 8001c9e:	6978      	ldr	r0, [r7, #20]
 8001ca0:	f7ff ff8e 	bl	8001bc0 <NVIC_EncodePriority>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001caa:	4611      	mov	r1, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff5d 	bl	8001b6c <__NVIC_SetPriority>
}
 8001cb2:	bf00      	nop
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff ff31 	bl	8001b30 <__NVIC_EnableIRQ>
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff ffa2 	bl	8001c28 <SysTick_Config>
 8001ce4:	4603      	mov	r3, r0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b084      	sub	sp, #16
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e037      	b.n	8001d74 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2202      	movs	r2, #2
 8001d08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001d1a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001d1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001d28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f940 	bl	8001fdc <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2201      	movs	r2, #1
 8001d66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
 8001d88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d101      	bne.n	8001d9c <HAL_DMA_Start_IT+0x20>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	e04a      	b.n	8001e32 <HAL_DMA_Start_IT+0xb6>
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d13a      	bne.n	8001e24 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2202      	movs	r2, #2
 8001db2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2200      	movs	r2, #0
 8001dba:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f022 0201 	bic.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f8d4 	bl	8001f80 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d008      	beq.n	8001df2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f042 020e 	orr.w	r2, r2, #14
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	e00f      	b.n	8001e12 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f042 020a 	orr.w	r2, r2, #10
 8001e00:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0204 	bic.w	r2, r2, #4
 8001e10:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f042 0201 	orr.w	r2, r2, #1
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	e005      	b.n	8001e30 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2200      	movs	r2, #0
 8001e28:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b084      	sub	sp, #16
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	2204      	movs	r2, #4
 8001e58:	409a      	lsls	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d024      	beq.n	8001eac <HAL_DMA_IRQHandler+0x72>
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d01f      	beq.n	8001eac <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0320 	and.w	r3, r3, #32
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d107      	bne.n	8001e8a <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f022 0204 	bic.w	r2, r2, #4
 8001e88:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e92:	2104      	movs	r1, #4
 8001e94:	fa01 f202 	lsl.w	r2, r1, r2
 8001e98:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d06a      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001eaa:	e065      	b.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d02c      	beq.n	8001f16 <HAL_DMA_IRQHandler+0xdc>
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d027      	beq.n	8001f16 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0320 	and.w	r3, r3, #32
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10b      	bne.n	8001eec <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 020a 	bic.w	r2, r2, #10
 8001ee2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ef4:	2102      	movs	r1, #2
 8001ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8001efa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d035      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f14:	e030      	b.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	2208      	movs	r2, #8
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	4013      	ands	r3, r2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d028      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	f003 0308 	and.w	r3, r3, #8
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d023      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f022 020e 	bic.w	r2, r2, #14
 8001f3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f48:	2101      	movs	r1, #1
 8001f4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d004      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	4798      	blx	r3
    }
  }
}
 8001f76:	e7ff      	b.n	8001f78 <HAL_DMA_IRQHandler+0x13e>
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
 8001f8c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f96:	2101      	movs	r1, #1
 8001f98:	fa01 f202 	lsl.w	r2, r1, r2
 8001f9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b10      	cmp	r3, #16
 8001fac:	d108      	bne.n	8001fc0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68ba      	ldr	r2, [r7, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001fbe:	e007      	b.n	8001fd0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68ba      	ldr	r2, [r7, #8]
 8001fc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	60da      	str	r2, [r3, #12]
}
 8001fd0:	bf00      	nop
 8001fd2:	3714      	adds	r7, #20
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4b14      	ldr	r3, [pc, #80]	@ (800203c <DMA_CalcBaseAndBitshift+0x60>)
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d80f      	bhi.n	8002010 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b12      	ldr	r3, [pc, #72]	@ (8002040 <DMA_CalcBaseAndBitshift+0x64>)
 8001ff8:	4413      	add	r3, r2
 8001ffa:	4a12      	ldr	r2, [pc, #72]	@ (8002044 <DMA_CalcBaseAndBitshift+0x68>)
 8001ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	009a      	lsls	r2, r3, #2
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a0f      	ldr	r2, [pc, #60]	@ (8002048 <DMA_CalcBaseAndBitshift+0x6c>)
 800200c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800200e:	e00e      	b.n	800202e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	461a      	mov	r2, r3
 8002016:	4b0d      	ldr	r3, [pc, #52]	@ (800204c <DMA_CalcBaseAndBitshift+0x70>)
 8002018:	4413      	add	r3, r2
 800201a:	4a0a      	ldr	r2, [pc, #40]	@ (8002044 <DMA_CalcBaseAndBitshift+0x68>)
 800201c:	fba2 2303 	umull	r2, r3, r2, r3
 8002020:	091b      	lsrs	r3, r3, #4
 8002022:	009a      	lsls	r2, r3, #2
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a09      	ldr	r2, [pc, #36]	@ (8002050 <DMA_CalcBaseAndBitshift+0x74>)
 800202c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40020407 	.word	0x40020407
 8002040:	bffdfff8 	.word	0xbffdfff8
 8002044:	cccccccd 	.word	0xcccccccd
 8002048:	40020000 	.word	0x40020000
 800204c:	bffdfbf8 	.word	0xbffdfbf8
 8002050:	40020400 	.word	0x40020400

08002054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002054:	b480      	push	{r7}
 8002056:	b087      	sub	sp, #28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002062:	e160      	b.n	8002326 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	2101      	movs	r1, #1
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	fa01 f303 	lsl.w	r3, r1, r3
 8002070:	4013      	ands	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2b00      	cmp	r3, #0
 8002078:	f000 8152 	beq.w	8002320 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	2b01      	cmp	r3, #1
 8002086:	d005      	beq.n	8002094 <HAL_GPIO_Init+0x40>
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 0303 	and.w	r3, r3, #3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d130      	bne.n	80020f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020ca:	2201      	movs	r2, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f003 0201 	and.w	r2, r3, #1
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d017      	beq.n	8002132 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	2203      	movs	r2, #3
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	43db      	mvns	r3, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4013      	ands	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d123      	bne.n	8002186 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	08da      	lsrs	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3208      	adds	r2, #8
 8002146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800214a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	220f      	movs	r2, #15
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43db      	mvns	r3, r3
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4013      	ands	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	691a      	ldr	r2, [r3, #16]
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4313      	orrs	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	08da      	lsrs	r2, r3, #3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3208      	adds	r2, #8
 8002180:	6939      	ldr	r1, [r7, #16]
 8002182:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	2203      	movs	r2, #3
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43db      	mvns	r3, r3
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	4013      	ands	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f003 0203 	and.w	r2, r3, #3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f000 80ac 	beq.w	8002320 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002344 <HAL_GPIO_Init+0x2f0>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	4a5d      	ldr	r2, [pc, #372]	@ (8002344 <HAL_GPIO_Init+0x2f0>)
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	6193      	str	r3, [r2, #24]
 80021d4:	4b5b      	ldr	r3, [pc, #364]	@ (8002344 <HAL_GPIO_Init+0x2f0>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	60bb      	str	r3, [r7, #8]
 80021de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021e0:	4a59      	ldr	r2, [pc, #356]	@ (8002348 <HAL_GPIO_Init+0x2f4>)
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	089b      	lsrs	r3, r3, #2
 80021e6:	3302      	adds	r3, #2
 80021e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	220f      	movs	r2, #15
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4013      	ands	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800220a:	d025      	beq.n	8002258 <HAL_GPIO_Init+0x204>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a4f      	ldr	r2, [pc, #316]	@ (800234c <HAL_GPIO_Init+0x2f8>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d01f      	beq.n	8002254 <HAL_GPIO_Init+0x200>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a4e      	ldr	r2, [pc, #312]	@ (8002350 <HAL_GPIO_Init+0x2fc>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d019      	beq.n	8002250 <HAL_GPIO_Init+0x1fc>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a4d      	ldr	r2, [pc, #308]	@ (8002354 <HAL_GPIO_Init+0x300>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d013      	beq.n	800224c <HAL_GPIO_Init+0x1f8>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a4c      	ldr	r2, [pc, #304]	@ (8002358 <HAL_GPIO_Init+0x304>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d00d      	beq.n	8002248 <HAL_GPIO_Init+0x1f4>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a4b      	ldr	r2, [pc, #300]	@ (800235c <HAL_GPIO_Init+0x308>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d007      	beq.n	8002244 <HAL_GPIO_Init+0x1f0>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a4a      	ldr	r2, [pc, #296]	@ (8002360 <HAL_GPIO_Init+0x30c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d101      	bne.n	8002240 <HAL_GPIO_Init+0x1ec>
 800223c:	2306      	movs	r3, #6
 800223e:	e00c      	b.n	800225a <HAL_GPIO_Init+0x206>
 8002240:	2307      	movs	r3, #7
 8002242:	e00a      	b.n	800225a <HAL_GPIO_Init+0x206>
 8002244:	2305      	movs	r3, #5
 8002246:	e008      	b.n	800225a <HAL_GPIO_Init+0x206>
 8002248:	2304      	movs	r3, #4
 800224a:	e006      	b.n	800225a <HAL_GPIO_Init+0x206>
 800224c:	2303      	movs	r3, #3
 800224e:	e004      	b.n	800225a <HAL_GPIO_Init+0x206>
 8002250:	2302      	movs	r3, #2
 8002252:	e002      	b.n	800225a <HAL_GPIO_Init+0x206>
 8002254:	2301      	movs	r3, #1
 8002256:	e000      	b.n	800225a <HAL_GPIO_Init+0x206>
 8002258:	2300      	movs	r3, #0
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	f002 0203 	and.w	r2, r2, #3
 8002260:	0092      	lsls	r2, r2, #2
 8002262:	4093      	lsls	r3, r2
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800226a:	4937      	ldr	r1, [pc, #220]	@ (8002348 <HAL_GPIO_Init+0x2f4>)
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	089b      	lsrs	r3, r3, #2
 8002270:	3302      	adds	r3, #2
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002278:	4b3a      	ldr	r3, [pc, #232]	@ (8002364 <HAL_GPIO_Init+0x310>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	43db      	mvns	r3, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800229c:	4a31      	ldr	r2, [pc, #196]	@ (8002364 <HAL_GPIO_Init+0x310>)
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022a2:	4b30      	ldr	r3, [pc, #192]	@ (8002364 <HAL_GPIO_Init+0x310>)
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	4013      	ands	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80022c6:	4a27      	ldr	r2, [pc, #156]	@ (8002364 <HAL_GPIO_Init+0x310>)
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022cc:	4b25      	ldr	r3, [pc, #148]	@ (8002364 <HAL_GPIO_Init+0x310>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	43db      	mvns	r3, r3
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4013      	ands	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d003      	beq.n	80022f0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022f0:	4a1c      	ldr	r2, [pc, #112]	@ (8002364 <HAL_GPIO_Init+0x310>)
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002364 <HAL_GPIO_Init+0x310>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	43db      	mvns	r3, r3
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4013      	ands	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4313      	orrs	r3, r2
 8002318:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800231a:	4a12      	ldr	r2, [pc, #72]	@ (8002364 <HAL_GPIO_Init+0x310>)
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	3301      	adds	r3, #1
 8002324:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
 8002330:	2b00      	cmp	r3, #0
 8002332:	f47f ae97 	bne.w	8002064 <HAL_GPIO_Init+0x10>
  }
}
 8002336:	bf00      	nop
 8002338:	bf00      	nop
 800233a:	371c      	adds	r7, #28
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	40021000 	.word	0x40021000
 8002348:	40010000 	.word	0x40010000
 800234c:	48000400 	.word	0x48000400
 8002350:	48000800 	.word	0x48000800
 8002354:	48000c00 	.word	0x48000c00
 8002358:	48001000 	.word	0x48001000
 800235c:	48001400 	.word	0x48001400
 8002360:	48001800 	.word	0x48001800
 8002364:	40010400 	.word	0x40010400

08002368 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800236e:	af00      	add	r7, sp, #0
 8002370:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002374:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002378:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800237a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800237e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d102      	bne.n	800238e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	f001 b80a 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800238e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002392:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 8161 	beq.w	8002666 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80023a4:	4bae      	ldr	r3, [pc, #696]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 030c 	and.w	r3, r3, #12
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d00c      	beq.n	80023ca <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023b0:	4bab      	ldr	r3, [pc, #684]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 030c 	and.w	r3, r3, #12
 80023b8:	2b08      	cmp	r3, #8
 80023ba:	d157      	bne.n	800246c <HAL_RCC_OscConfig+0x104>
 80023bc:	4ba8      	ldr	r3, [pc, #672]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80023c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023c8:	d150      	bne.n	800246c <HAL_RCC_OscConfig+0x104>
 80023ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023ce:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80023d6:	fa93 f3a3 	rbit	r3, r3
 80023da:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023de:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e2:	fab3 f383 	clz	r3, r3
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80023ea:	d802      	bhi.n	80023f2 <HAL_RCC_OscConfig+0x8a>
 80023ec:	4b9c      	ldr	r3, [pc, #624]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	e015      	b.n	800241e <HAL_RCC_OscConfig+0xb6>
 80023f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023f6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80023fe:	fa93 f3a3 	rbit	r3, r3
 8002402:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002406:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800240a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800240e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002412:	fa93 f3a3 	rbit	r3, r3
 8002416:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800241a:	4b91      	ldr	r3, [pc, #580]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 800241c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002422:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002426:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800242a:	fa92 f2a2 	rbit	r2, r2
 800242e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002432:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002436:	fab2 f282 	clz	r2, r2
 800243a:	b2d2      	uxtb	r2, r2
 800243c:	f042 0220 	orr.w	r2, r2, #32
 8002440:	b2d2      	uxtb	r2, r2
 8002442:	f002 021f 	and.w	r2, r2, #31
 8002446:	2101      	movs	r1, #1
 8002448:	fa01 f202 	lsl.w	r2, r1, r2
 800244c:	4013      	ands	r3, r2
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 8108 	beq.w	8002664 <HAL_RCC_OscConfig+0x2fc>
 8002454:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002458:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	f040 80ff 	bne.w	8002664 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	f000 bf9b 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800246c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002470:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800247c:	d106      	bne.n	800248c <HAL_RCC_OscConfig+0x124>
 800247e:	4b78      	ldr	r3, [pc, #480]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a77      	ldr	r2, [pc, #476]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 8002484:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	e036      	b.n	80024fa <HAL_RCC_OscConfig+0x192>
 800248c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002490:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d10c      	bne.n	80024b6 <HAL_RCC_OscConfig+0x14e>
 800249c:	4b70      	ldr	r3, [pc, #448]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a6f      	ldr	r2, [pc, #444]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	4b6d      	ldr	r3, [pc, #436]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a6c      	ldr	r2, [pc, #432]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024b2:	6013      	str	r3, [r2, #0]
 80024b4:	e021      	b.n	80024fa <HAL_RCC_OscConfig+0x192>
 80024b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024c6:	d10c      	bne.n	80024e2 <HAL_RCC_OscConfig+0x17a>
 80024c8:	4b65      	ldr	r3, [pc, #404]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a64      	ldr	r2, [pc, #400]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024d2:	6013      	str	r3, [r2, #0]
 80024d4:	4b62      	ldr	r3, [pc, #392]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a61      	ldr	r2, [pc, #388]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	e00b      	b.n	80024fa <HAL_RCC_OscConfig+0x192>
 80024e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a5e      	ldr	r2, [pc, #376]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a5b      	ldr	r2, [pc, #364]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80024f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d054      	beq.n	80025b4 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250a:	f7fe f945 	bl	8000798 <HAL_GetTick>
 800250e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002512:	e00a      	b.n	800252a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002514:	f7fe f940 	bl	8000798 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b64      	cmp	r3, #100	@ 0x64
 8002522:	d902      	bls.n	800252a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	f000 bf3c 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
 800252a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800252e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002532:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002536:	fa93 f3a3 	rbit	r3, r3
 800253a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800253e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002542:	fab3 f383 	clz	r3, r3
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b3f      	cmp	r3, #63	@ 0x3f
 800254a:	d802      	bhi.n	8002552 <HAL_RCC_OscConfig+0x1ea>
 800254c:	4b44      	ldr	r3, [pc, #272]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	e015      	b.n	800257e <HAL_RCC_OscConfig+0x216>
 8002552:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002556:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800255e:	fa93 f3a3 	rbit	r3, r3
 8002562:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002566:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800256a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800256e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002572:	fa93 f3a3 	rbit	r3, r3
 8002576:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800257a:	4b39      	ldr	r3, [pc, #228]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002582:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8002586:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800258a:	fa92 f2a2 	rbit	r2, r2
 800258e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002592:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002596:	fab2 f282 	clz	r2, r2
 800259a:	b2d2      	uxtb	r2, r2
 800259c:	f042 0220 	orr.w	r2, r2, #32
 80025a0:	b2d2      	uxtb	r2, r2
 80025a2:	f002 021f 	and.w	r2, r2, #31
 80025a6:	2101      	movs	r1, #1
 80025a8:	fa01 f202 	lsl.w	r2, r1, r2
 80025ac:	4013      	ands	r3, r2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0b0      	beq.n	8002514 <HAL_RCC_OscConfig+0x1ac>
 80025b2:	e058      	b.n	8002666 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b4:	f7fe f8f0 	bl	8000798 <HAL_GetTick>
 80025b8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025bc:	e00a      	b.n	80025d4 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025be:	f7fe f8eb 	bl	8000798 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b64      	cmp	r3, #100	@ 0x64
 80025cc:	d902      	bls.n	80025d4 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	f000 bee7 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
 80025d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025d8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80025e0:	fa93 f3a3 	rbit	r3, r3
 80025e4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80025e8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80025f4:	d802      	bhi.n	80025fc <HAL_RCC_OscConfig+0x294>
 80025f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	e015      	b.n	8002628 <HAL_RCC_OscConfig+0x2c0>
 80025fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002600:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002608:	fa93 f3a3 	rbit	r3, r3
 800260c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002610:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002614:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002618:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800261c:	fa93 f3a3 	rbit	r3, r3
 8002620:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002624:	4b0e      	ldr	r3, [pc, #56]	@ (8002660 <HAL_RCC_OscConfig+0x2f8>)
 8002626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002628:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800262c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002630:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002634:	fa92 f2a2 	rbit	r2, r2
 8002638:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800263c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002640:	fab2 f282 	clz	r2, r2
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	f042 0220 	orr.w	r2, r2, #32
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	f002 021f 	and.w	r2, r2, #31
 8002650:	2101      	movs	r1, #1
 8002652:	fa01 f202 	lsl.w	r2, r1, r2
 8002656:	4013      	ands	r3, r2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1b0      	bne.n	80025be <HAL_RCC_OscConfig+0x256>
 800265c:	e003      	b.n	8002666 <HAL_RCC_OscConfig+0x2fe>
 800265e:	bf00      	nop
 8002660:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002664:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002666:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800266a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	f000 816d 	beq.w	8002956 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800267c:	4bcd      	ldr	r3, [pc, #820]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 030c 	and.w	r3, r3, #12
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00c      	beq.n	80026a2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002688:	4bca      	ldr	r3, [pc, #808]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 030c 	and.w	r3, r3, #12
 8002690:	2b08      	cmp	r3, #8
 8002692:	d16e      	bne.n	8002772 <HAL_RCC_OscConfig+0x40a>
 8002694:	4bc7      	ldr	r3, [pc, #796]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800269c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026a0:	d167      	bne.n	8002772 <HAL_RCC_OscConfig+0x40a>
 80026a2:	2302      	movs	r3, #2
 80026a4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80026ac:	fa93 f3a3 	rbit	r3, r3
 80026b0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80026b4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026b8:	fab3 f383 	clz	r3, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b3f      	cmp	r3, #63	@ 0x3f
 80026c0:	d802      	bhi.n	80026c8 <HAL_RCC_OscConfig+0x360>
 80026c2:	4bbc      	ldr	r3, [pc, #752]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	e013      	b.n	80026f0 <HAL_RCC_OscConfig+0x388>
 80026c8:	2302      	movs	r3, #2
 80026ca:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ce:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80026d2:	fa93 f3a3 	rbit	r3, r3
 80026d6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80026da:	2302      	movs	r3, #2
 80026dc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80026e0:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80026e4:	fa93 f3a3 	rbit	r3, r3
 80026e8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80026ec:	4bb1      	ldr	r3, [pc, #708]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 80026ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f0:	2202      	movs	r2, #2
 80026f2:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80026f6:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80026fa:	fa92 f2a2 	rbit	r2, r2
 80026fe:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8002702:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002706:	fab2 f282 	clz	r2, r2
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	f042 0220 	orr.w	r2, r2, #32
 8002710:	b2d2      	uxtb	r2, r2
 8002712:	f002 021f 	and.w	r2, r2, #31
 8002716:	2101      	movs	r1, #1
 8002718:	fa01 f202 	lsl.w	r2, r1, r2
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d00a      	beq.n	8002738 <HAL_RCC_OscConfig+0x3d0>
 8002722:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002726:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d002      	beq.n	8002738 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	f000 be35 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002738:	4b9e      	ldr	r3, [pc, #632]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002740:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002744:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	21f8      	movs	r1, #248	@ 0xf8
 800274e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002752:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002756:	fa91 f1a1 	rbit	r1, r1
 800275a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800275e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002762:	fab1 f181 	clz	r1, r1
 8002766:	b2c9      	uxtb	r1, r1
 8002768:	408b      	lsls	r3, r1
 800276a:	4992      	ldr	r1, [pc, #584]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 800276c:	4313      	orrs	r3, r2
 800276e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002770:	e0f1      	b.n	8002956 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002772:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002776:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	2b00      	cmp	r3, #0
 8002780:	f000 8083 	beq.w	800288a <HAL_RCC_OscConfig+0x522>
 8002784:	2301      	movs	r3, #1
 8002786:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800278e:	fa93 f3a3 	rbit	r3, r3
 8002792:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002796:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800279a:	fab3 f383 	clz	r3, r3
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027a4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	461a      	mov	r2, r3
 80027ac:	2301      	movs	r3, #1
 80027ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b0:	f7fd fff2 	bl	8000798 <HAL_GetTick>
 80027b4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b8:	e00a      	b.n	80027d0 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ba:	f7fd ffed 	bl	8000798 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d902      	bls.n	80027d0 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	f000 bde9 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
 80027d0:	2302      	movs	r3, #2
 80027d2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80027da:	fa93 f3a3 	rbit	r3, r3
 80027de:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80027e2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e6:	fab3 f383 	clz	r3, r3
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80027ee:	d802      	bhi.n	80027f6 <HAL_RCC_OscConfig+0x48e>
 80027f0:	4b70      	ldr	r3, [pc, #448]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	e013      	b.n	800281e <HAL_RCC_OscConfig+0x4b6>
 80027f6:	2302      	movs	r3, #2
 80027f8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002800:	fa93 f3a3 	rbit	r3, r3
 8002804:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002808:	2302      	movs	r3, #2
 800280a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800280e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8002812:	fa93 f3a3 	rbit	r3, r3
 8002816:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800281a:	4b66      	ldr	r3, [pc, #408]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 800281c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281e:	2202      	movs	r2, #2
 8002820:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8002824:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002828:	fa92 f2a2 	rbit	r2, r2
 800282c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002830:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002834:	fab2 f282 	clz	r2, r2
 8002838:	b2d2      	uxtb	r2, r2
 800283a:	f042 0220 	orr.w	r2, r2, #32
 800283e:	b2d2      	uxtb	r2, r2
 8002840:	f002 021f 	and.w	r2, r2, #31
 8002844:	2101      	movs	r1, #1
 8002846:	fa01 f202 	lsl.w	r2, r1, r2
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0b4      	beq.n	80027ba <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002850:	4b58      	ldr	r3, [pc, #352]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002858:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800285c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	21f8      	movs	r1, #248	@ 0xf8
 8002866:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800286e:	fa91 f1a1 	rbit	r1, r1
 8002872:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002876:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800287a:	fab1 f181 	clz	r1, r1
 800287e:	b2c9      	uxtb	r1, r1
 8002880:	408b      	lsls	r3, r1
 8002882:	494c      	ldr	r1, [pc, #304]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 8002884:	4313      	orrs	r3, r2
 8002886:	600b      	str	r3, [r1, #0]
 8002888:	e065      	b.n	8002956 <HAL_RCC_OscConfig+0x5ee>
 800288a:	2301      	movs	r3, #1
 800288c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002890:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002894:	fa93 f3a3 	rbit	r3, r3
 8002898:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800289c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028a0:	fab3 f383 	clz	r3, r3
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028aa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	461a      	mov	r2, r3
 80028b2:	2300      	movs	r3, #0
 80028b4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b6:	f7fd ff6f 	bl	8000798 <HAL_GetTick>
 80028ba:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028be:	e00a      	b.n	80028d6 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028c0:	f7fd ff6a 	bl	8000798 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d902      	bls.n	80028d6 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	f000 bd66 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
 80028d6:	2302      	movs	r3, #2
 80028d8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80028e0:	fa93 f3a3 	rbit	r3, r3
 80028e4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80028e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ec:	fab3 f383 	clz	r3, r3
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80028f4:	d802      	bhi.n	80028fc <HAL_RCC_OscConfig+0x594>
 80028f6:	4b2f      	ldr	r3, [pc, #188]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	e013      	b.n	8002924 <HAL_RCC_OscConfig+0x5bc>
 80028fc:	2302      	movs	r3, #2
 80028fe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002906:	fa93 f3a3 	rbit	r3, r3
 800290a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800290e:	2302      	movs	r3, #2
 8002910:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002914:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002918:	fa93 f3a3 	rbit	r3, r3
 800291c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002920:	4b24      	ldr	r3, [pc, #144]	@ (80029b4 <HAL_RCC_OscConfig+0x64c>)
 8002922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002924:	2202      	movs	r2, #2
 8002926:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800292a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800292e:	fa92 f2a2 	rbit	r2, r2
 8002932:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8002936:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800293a:	fab2 f282 	clz	r2, r2
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	f042 0220 	orr.w	r2, r2, #32
 8002944:	b2d2      	uxtb	r2, r2
 8002946:	f002 021f 	and.w	r2, r2, #31
 800294a:	2101      	movs	r1, #1
 800294c:	fa01 f202 	lsl.w	r2, r1, r2
 8002950:	4013      	ands	r3, r2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1b4      	bne.n	80028c0 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002956:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800295a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0308 	and.w	r3, r3, #8
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 8119 	beq.w	8002b9e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800296c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002970:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 8082 	beq.w	8002a82 <HAL_RCC_OscConfig+0x71a>
 800297e:	2301      	movs	r3, #1
 8002980:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002988:	fa93 f3a3 	rbit	r3, r3
 800298c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002990:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002994:	fab3 f383 	clz	r3, r3
 8002998:	b2db      	uxtb	r3, r3
 800299a:	461a      	mov	r2, r3
 800299c:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <HAL_RCC_OscConfig+0x650>)
 800299e:	4413      	add	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	461a      	mov	r2, r3
 80029a4:	2301      	movs	r3, #1
 80029a6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a8:	f7fd fef6 	bl	8000798 <HAL_GetTick>
 80029ac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b0:	e00f      	b.n	80029d2 <HAL_RCC_OscConfig+0x66a>
 80029b2:	bf00      	nop
 80029b4:	40021000 	.word	0x40021000
 80029b8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029bc:	f7fd feec 	bl	8000798 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d902      	bls.n	80029d2 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	f000 bce8 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
 80029d2:	2302      	movs	r3, #2
 80029d4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80029dc:	fa93 f2a3 	rbit	r2, r3
 80029e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029e4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029f2:	2202      	movs	r2, #2
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	fa93 f2a3 	rbit	r2, r3
 8002a04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a16:	2202      	movs	r2, #2
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a1e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	fa93 f2a3 	rbit	r2, r3
 8002a28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a2c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a30:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a32:	4bb0      	ldr	r3, [pc, #704]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002a34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a3a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a3e:	2102      	movs	r1, #2
 8002a40:	6019      	str	r1, [r3, #0]
 8002a42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a46:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	fa93 f1a3 	rbit	r1, r3
 8002a50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a54:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a58:	6019      	str	r1, [r3, #0]
  return result;
 8002a5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a5e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	fab3 f383 	clz	r3, r3
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	2101      	movs	r1, #1
 8002a76:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d09d      	beq.n	80029bc <HAL_RCC_OscConfig+0x654>
 8002a80:	e08d      	b.n	8002b9e <HAL_RCC_OscConfig+0x836>
 8002a82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a86:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a92:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	fa93 f2a3 	rbit	r2, r3
 8002a9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002aa4:	601a      	str	r2, [r3, #0]
  return result;
 8002aa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aaa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002aae:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ab0:	fab3 f383 	clz	r3, r3
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4b8f      	ldr	r3, [pc, #572]	@ (8002cf8 <HAL_RCC_OscConfig+0x990>)
 8002aba:	4413      	add	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	461a      	mov	r2, r3
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ac4:	f7fd fe68 	bl	8000798 <HAL_GetTick>
 8002ac8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002acc:	e00a      	b.n	8002ae4 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ace:	f7fd fe63 	bl	8000798 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d902      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	f000 bc5f 	b.w	80033a2 <HAL_RCC_OscConfig+0x103a>
 8002ae4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002aec:	2202      	movs	r2, #2
 8002aee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002af4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	fa93 f2a3 	rbit	r2, r3
 8002afe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b02:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b10:	2202      	movs	r2, #2
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b18:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	fa93 f2a3 	rbit	r2, r3
 8002b22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b26:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b30:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b34:	2202      	movs	r2, #2
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b3c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	fa93 f2a3 	rbit	r2, r3
 8002b46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b4a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b4e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b50:	4b68      	ldr	r3, [pc, #416]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002b52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b58:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b5c:	2102      	movs	r1, #2
 8002b5e:	6019      	str	r1, [r3, #0]
 8002b60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b64:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	fa93 f1a3 	rbit	r1, r3
 8002b6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b72:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b76:	6019      	str	r1, [r3, #0]
  return result;
 8002b78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b7c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	f003 031f 	and.w	r3, r3, #31
 8002b92:	2101      	movs	r1, #1
 8002b94:	fa01 f303 	lsl.w	r3, r1, r3
 8002b98:	4013      	ands	r3, r2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d197      	bne.n	8002ace <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ba2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0304 	and.w	r3, r3, #4
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 819c 	beq.w	8002eec <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bba:	4b4e      	ldr	r3, [pc, #312]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d116      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc6:	4b4b      	ldr	r3, [pc, #300]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	4a4a      	ldr	r2, [pc, #296]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bd0:	61d3      	str	r3, [r2, #28]
 8002bd2:	4b48      	ldr	r3, [pc, #288]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002bd4:	69db      	ldr	r3, [r3, #28]
 8002bd6:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002bda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002be8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bec:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bf4:	4b41      	ldr	r3, [pc, #260]	@ (8002cfc <HAL_RCC_OscConfig+0x994>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d11a      	bne.n	8002c36 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c00:	4b3e      	ldr	r3, [pc, #248]	@ (8002cfc <HAL_RCC_OscConfig+0x994>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a3d      	ldr	r2, [pc, #244]	@ (8002cfc <HAL_RCC_OscConfig+0x994>)
 8002c06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c0a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c0c:	f7fd fdc4 	bl	8000798 <HAL_GetTick>
 8002c10:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c14:	e009      	b.n	8002c2a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c16:	f7fd fdbf 	bl	8000798 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b64      	cmp	r3, #100	@ 0x64
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e3bb      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c2a:	4b34      	ldr	r3, [pc, #208]	@ (8002cfc <HAL_RCC_OscConfig+0x994>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0ef      	beq.n	8002c16 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c3a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d106      	bne.n	8002c54 <HAL_RCC_OscConfig+0x8ec>
 8002c46:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	6213      	str	r3, [r2, #32]
 8002c52:	e035      	b.n	8002cc0 <HAL_RCC_OscConfig+0x958>
 8002c54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c58:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10c      	bne.n	8002c7e <HAL_RCC_OscConfig+0x916>
 8002c64:	4b23      	ldr	r3, [pc, #140]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	4a22      	ldr	r2, [pc, #136]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c6a:	f023 0301 	bic.w	r3, r3, #1
 8002c6e:	6213      	str	r3, [r2, #32]
 8002c70:	4b20      	ldr	r3, [pc, #128]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	4a1f      	ldr	r2, [pc, #124]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c76:	f023 0304 	bic.w	r3, r3, #4
 8002c7a:	6213      	str	r3, [r2, #32]
 8002c7c:	e020      	b.n	8002cc0 <HAL_RCC_OscConfig+0x958>
 8002c7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2b05      	cmp	r3, #5
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x940>
 8002c8e:	4b19      	ldr	r3, [pc, #100]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	4a18      	ldr	r2, [pc, #96]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c94:	f043 0304 	orr.w	r3, r3, #4
 8002c98:	6213      	str	r3, [r2, #32]
 8002c9a:	4b16      	ldr	r3, [pc, #88]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	4a15      	ldr	r2, [pc, #84]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002ca0:	f043 0301 	orr.w	r3, r3, #1
 8002ca4:	6213      	str	r3, [r2, #32]
 8002ca6:	e00b      	b.n	8002cc0 <HAL_RCC_OscConfig+0x958>
 8002ca8:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	4a11      	ldr	r2, [pc, #68]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002cae:	f023 0301 	bic.w	r3, r3, #1
 8002cb2:	6213      	str	r3, [r2, #32]
 8002cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	4a0e      	ldr	r2, [pc, #56]	@ (8002cf4 <HAL_RCC_OscConfig+0x98c>)
 8002cba:	f023 0304 	bic.w	r3, r3, #4
 8002cbe:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cc4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 8085 	beq.w	8002ddc <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd2:	f7fd fd61 	bl	8000798 <HAL_GetTick>
 8002cd6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cda:	e011      	b.n	8002d00 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cdc:	f7fd fd5c 	bl	8000798 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d907      	bls.n	8002d00 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e356      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	10908120 	.word	0x10908120
 8002cfc:	40007000 	.word	0x40007000
 8002d00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d04:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d08:	2202      	movs	r2, #2
 8002d0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d10:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	fa93 f2a3 	rbit	r2, r3
 8002d1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d1e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d28:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d34:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	fa93 f2a3 	rbit	r2, r3
 8002d3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d42:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d46:	601a      	str	r2, [r3, #0]
  return result;
 8002d48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d4c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d50:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d102      	bne.n	8002d68 <HAL_RCC_OscConfig+0xa00>
 8002d62:	4b98      	ldr	r3, [pc, #608]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	e013      	b.n	8002d90 <HAL_RCC_OscConfig+0xa28>
 8002d68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d6c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002d70:	2202      	movs	r2, #2
 8002d72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d78:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	fa93 f2a3 	rbit	r2, r3
 8002d82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d86:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	4b8d      	ldr	r3, [pc, #564]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d94:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002d98:	2102      	movs	r1, #2
 8002d9a:	6011      	str	r1, [r2, #0]
 8002d9c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002da0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	fa92 f1a2 	rbit	r1, r2
 8002daa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002dae:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002db2:	6011      	str	r1, [r2, #0]
  return result;
 8002db4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002db8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002dbc:	6812      	ldr	r2, [r2, #0]
 8002dbe:	fab2 f282 	clz	r2, r2
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	f002 021f 	and.w	r2, r2, #31
 8002dce:	2101      	movs	r1, #1
 8002dd0:	fa01 f202 	lsl.w	r2, r1, r2
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d080      	beq.n	8002cdc <HAL_RCC_OscConfig+0x974>
 8002dda:	e07d      	b.n	8002ed8 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ddc:	f7fd fcdc 	bl	8000798 <HAL_GetTick>
 8002de0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002de4:	e00b      	b.n	8002dfe <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002de6:	f7fd fcd7 	bl	8000798 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e2d1      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
 8002dfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e02:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e06:	2202      	movs	r2, #2
 8002e08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e0e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	fa93 f2a3 	rbit	r2, r3
 8002e18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e1c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e26:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	601a      	str	r2, [r3, #0]
 8002e2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e32:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	fa93 f2a3 	rbit	r2, r3
 8002e3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e40:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e44:	601a      	str	r2, [r3, #0]
  return result;
 8002e46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e4a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e4e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d102      	bne.n	8002e66 <HAL_RCC_OscConfig+0xafe>
 8002e60:	4b58      	ldr	r3, [pc, #352]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	e013      	b.n	8002e8e <HAL_RCC_OscConfig+0xb26>
 8002e66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e6a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002e6e:	2202      	movs	r2, #2
 8002e70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e76:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	fa93 f2a3 	rbit	r2, r3
 8002e80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e84:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e92:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002e96:	2102      	movs	r1, #2
 8002e98:	6011      	str	r1, [r2, #0]
 8002e9a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e9e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	fa92 f1a2 	rbit	r1, r2
 8002ea8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002eac:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002eb0:	6011      	str	r1, [r2, #0]
  return result;
 8002eb2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002eb6:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	fab2 f282 	clz	r2, r2
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	f002 021f 	and.w	r2, r2, #31
 8002ecc:	2101      	movs	r1, #1
 8002ece:	fa01 f202 	lsl.w	r2, r1, r2
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d186      	bne.n	8002de6 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ed8:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d105      	bne.n	8002eec <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ee0:	4b38      	ldr	r3, [pc, #224]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	4a37      	ldr	r2, [pc, #220]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002ee6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eea:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ef0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f000 8251 	beq.w	80033a0 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002efe:	4b31      	ldr	r3, [pc, #196]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f003 030c 	and.w	r3, r3, #12
 8002f06:	2b08      	cmp	r3, #8
 8002f08:	f000 820f 	beq.w	800332a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	f040 8165 	bne.w	80031e8 <HAL_RCC_OscConfig+0xe80>
 8002f1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f22:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f26:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f30:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	fa93 f2a3 	rbit	r2, r3
 8002f3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f3e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f42:	601a      	str	r2, [r3, #0]
  return result;
 8002f44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f48:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f4c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f4e:	fab3 f383 	clz	r3, r3
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f58:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	461a      	mov	r2, r3
 8002f60:	2300      	movs	r3, #0
 8002f62:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f64:	f7fd fc18 	bl	8000798 <HAL_GetTick>
 8002f68:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f6c:	e009      	b.n	8002f82 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f6e:	f7fd fc13 	bl	8000798 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e20f      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
 8002f82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f86:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002f8a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f94:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	fa93 f2a3 	rbit	r2, r3
 8002f9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fa2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002fa6:	601a      	str	r2, [r3, #0]
  return result;
 8002fa8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fac:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002fb0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb2:	fab3 f383 	clz	r3, r3
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fba:	d805      	bhi.n	8002fc8 <HAL_RCC_OscConfig+0xc60>
 8002fbc:	4b01      	ldr	r3, [pc, #4]	@ (8002fc4 <HAL_RCC_OscConfig+0xc5c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	e02a      	b.n	8003018 <HAL_RCC_OscConfig+0xcb0>
 8002fc2:	bf00      	nop
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fcc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002fd0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fda:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	fa93 f2a3 	rbit	r2, r3
 8002fe4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fe8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002fec:	601a      	str	r2, [r3, #0]
 8002fee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ff2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ff6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003000:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	fa93 f2a3 	rbit	r2, r3
 800300a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800300e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	4bca      	ldr	r3, [pc, #808]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800301c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003020:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003024:	6011      	str	r1, [r2, #0]
 8003026:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800302a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	fa92 f1a2 	rbit	r1, r2
 8003034:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003038:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800303c:	6011      	str	r1, [r2, #0]
  return result;
 800303e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003042:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003046:	6812      	ldr	r2, [r2, #0]
 8003048:	fab2 f282 	clz	r2, r2
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	f042 0220 	orr.w	r2, r2, #32
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	f002 021f 	and.w	r2, r2, #31
 8003058:	2101      	movs	r1, #1
 800305a:	fa01 f202 	lsl.w	r2, r1, r2
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d184      	bne.n	8002f6e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003064:	4bb6      	ldr	r3, [pc, #728]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 8003066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003068:	f023 020f 	bic.w	r2, r3, #15
 800306c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003070:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003078:	49b1      	ldr	r1, [pc, #708]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 800307a:	4313      	orrs	r3, r2
 800307c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800307e:	4bb0      	ldr	r3, [pc, #704]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8003086:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800308a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6a19      	ldr	r1, [r3, #32]
 8003092:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003096:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	430b      	orrs	r3, r1
 80030a0:	49a7      	ldr	r1, [pc, #668]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	604b      	str	r3, [r1, #4]
 80030a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030aa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80030ae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80030b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030b8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	fa93 f2a3 	rbit	r2, r3
 80030c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030c6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80030ca:	601a      	str	r2, [r3, #0]
  return result;
 80030cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030d0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80030d4:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d6:	fab3 f383 	clz	r3, r3
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80030e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	461a      	mov	r2, r3
 80030e8:	2301      	movs	r3, #1
 80030ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ec:	f7fd fb54 	bl	8000798 <HAL_GetTick>
 80030f0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030f4:	e009      	b.n	800310a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030f6:	f7fd fb4f 	bl	8000798 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e14b      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
 800310a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800310e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003112:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003116:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003118:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800311c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	fa93 f2a3 	rbit	r2, r3
 8003126:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800312a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800312e:	601a      	str	r2, [r3, #0]
  return result;
 8003130:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003134:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003138:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800313a:	fab3 f383 	clz	r3, r3
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b3f      	cmp	r3, #63	@ 0x3f
 8003142:	d802      	bhi.n	800314a <HAL_RCC_OscConfig+0xde2>
 8003144:	4b7e      	ldr	r3, [pc, #504]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	e027      	b.n	800319a <HAL_RCC_OscConfig+0xe32>
 800314a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800314e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003152:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003158:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800315c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	fa93 f2a3 	rbit	r2, r3
 8003166:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800316a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003174:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003178:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003182:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	fa93 f2a3 	rbit	r2, r3
 800318c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003190:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	4b6a      	ldr	r3, [pc, #424]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 8003198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800319e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80031a2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80031a6:	6011      	str	r1, [r2, #0]
 80031a8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031ac:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	fa92 f1a2 	rbit	r1, r2
 80031b6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031ba:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80031be:	6011      	str	r1, [r2, #0]
  return result;
 80031c0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031c4:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80031c8:	6812      	ldr	r2, [r2, #0]
 80031ca:	fab2 f282 	clz	r2, r2
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	f042 0220 	orr.w	r2, r2, #32
 80031d4:	b2d2      	uxtb	r2, r2
 80031d6:	f002 021f 	and.w	r2, r2, #31
 80031da:	2101      	movs	r1, #1
 80031dc:	fa01 f202 	lsl.w	r2, r1, r2
 80031e0:	4013      	ands	r3, r2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d087      	beq.n	80030f6 <HAL_RCC_OscConfig+0xd8e>
 80031e6:	e0db      	b.n	80033a0 <HAL_RCC_OscConfig+0x1038>
 80031e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031ec:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80031f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80031f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031fa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	fa93 f2a3 	rbit	r2, r3
 8003204:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003208:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800320c:	601a      	str	r2, [r3, #0]
  return result;
 800320e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003212:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003216:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003218:	fab3 f383 	clz	r3, r3
 800321c:	b2db      	uxtb	r3, r3
 800321e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003222:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	461a      	mov	r2, r3
 800322a:	2300      	movs	r3, #0
 800322c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322e:	f7fd fab3 	bl	8000798 <HAL_GetTick>
 8003232:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003236:	e009      	b.n	800324c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003238:	f7fd faae 	bl	8000798 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e0aa      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
 800324c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003250:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003254:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003258:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800325e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	fa93 f2a3 	rbit	r2, r3
 8003268:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800326c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003270:	601a      	str	r2, [r3, #0]
  return result;
 8003272:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003276:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800327a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800327c:	fab3 f383 	clz	r3, r3
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b3f      	cmp	r3, #63	@ 0x3f
 8003284:	d802      	bhi.n	800328c <HAL_RCC_OscConfig+0xf24>
 8003286:	4b2e      	ldr	r3, [pc, #184]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	e027      	b.n	80032dc <HAL_RCC_OscConfig+0xf74>
 800328c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003290:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003294:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003298:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800329e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	fa93 f2a3 	rbit	r2, r3
 80032a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032ac:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032b6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80032ba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032c4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	fa93 f2a3 	rbit	r2, r3
 80032ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032d2:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	4b19      	ldr	r3, [pc, #100]	@ (8003340 <HAL_RCC_OscConfig+0xfd8>)
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80032e0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80032e4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80032e8:	6011      	str	r1, [r2, #0]
 80032ea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80032ee:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	fa92 f1a2 	rbit	r1, r2
 80032f8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80032fc:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003300:	6011      	str	r1, [r2, #0]
  return result;
 8003302:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003306:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	fab2 f282 	clz	r2, r2
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	f042 0220 	orr.w	r2, r2, #32
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	f002 021f 	and.w	r2, r2, #31
 800331c:	2101      	movs	r1, #1
 800331e:	fa01 f202 	lsl.w	r2, r1, r2
 8003322:	4013      	ands	r3, r2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d187      	bne.n	8003238 <HAL_RCC_OscConfig+0xed0>
 8003328:	e03a      	b.n	80033a0 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800332a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800332e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d104      	bne.n	8003344 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e031      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
 800333e:	bf00      	nop
 8003340:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003344:	4b19      	ldr	r3, [pc, #100]	@ (80033ac <HAL_RCC_OscConfig+0x1044>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800334c:	4b17      	ldr	r3, [pc, #92]	@ (80033ac <HAL_RCC_OscConfig+0x1044>)
 800334e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003350:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003354:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003358:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 800335c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003360:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	429a      	cmp	r2, r3
 800336a:	d117      	bne.n	800339c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800336c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003370:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003374:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003378:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003380:	429a      	cmp	r2, r3
 8003382:	d10b      	bne.n	800339c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003384:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003388:	f003 020f 	and.w	r2, r3, #15
 800338c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003390:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003398:	429a      	cmp	r2, r3
 800339a:	d001      	beq.n	80033a0 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000

080033b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b09e      	sub	sp, #120	@ 0x78
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e154      	b.n	8003672 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033c8:	4b89      	ldr	r3, [pc, #548]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d910      	bls.n	80033f8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d6:	4b86      	ldr	r3, [pc, #536]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f023 0207 	bic.w	r2, r3, #7
 80033de:	4984      	ldr	r1, [pc, #528]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033e6:	4b82      	ldr	r3, [pc, #520]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d001      	beq.n	80033f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e13c      	b.n	8003672 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d008      	beq.n	8003416 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003404:	4b7b      	ldr	r3, [pc, #492]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	4978      	ldr	r1, [pc, #480]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 8003412:	4313      	orrs	r3, r2
 8003414:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	f000 80cd 	beq.w	80035be <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d137      	bne.n	800349c <HAL_RCC_ClockConfig+0xec>
 800342c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003430:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003432:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003434:	fa93 f3a3 	rbit	r3, r3
 8003438:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800343a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343c:	fab3 f383 	clz	r3, r3
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b3f      	cmp	r3, #63	@ 0x3f
 8003444:	d802      	bhi.n	800344c <HAL_RCC_ClockConfig+0x9c>
 8003446:	4b6b      	ldr	r3, [pc, #428]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	e00f      	b.n	800346c <HAL_RCC_ClockConfig+0xbc>
 800344c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003450:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003452:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003454:	fa93 f3a3 	rbit	r3, r3
 8003458:	667b      	str	r3, [r7, #100]	@ 0x64
 800345a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800345e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003460:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003462:	fa93 f3a3 	rbit	r3, r3
 8003466:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003468:	4b62      	ldr	r3, [pc, #392]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003470:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003472:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003474:	fa92 f2a2 	rbit	r2, r2
 8003478:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800347a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800347c:	fab2 f282 	clz	r2, r2
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	f042 0220 	orr.w	r2, r2, #32
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	f002 021f 	and.w	r2, r2, #31
 800348c:	2101      	movs	r1, #1
 800348e:	fa01 f202 	lsl.w	r2, r1, r2
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d171      	bne.n	800357c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e0ea      	b.n	8003672 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d137      	bne.n	8003514 <HAL_RCC_ClockConfig+0x164>
 80034a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034a8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034ac:	fa93 f3a3 	rbit	r3, r3
 80034b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80034b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034b4:	fab3 f383 	clz	r3, r3
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80034bc:	d802      	bhi.n	80034c4 <HAL_RCC_ClockConfig+0x114>
 80034be:	4b4d      	ldr	r3, [pc, #308]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	e00f      	b.n	80034e4 <HAL_RCC_ClockConfig+0x134>
 80034c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034cc:	fa93 f3a3 	rbit	r3, r3
 80034d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80034d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80034d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034da:	fa93 f3a3 	rbit	r3, r3
 80034de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034e0:	4b44      	ldr	r3, [pc, #272]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 80034e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034e8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80034ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80034ec:	fa92 f2a2 	rbit	r2, r2
 80034f0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80034f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034f4:	fab2 f282 	clz	r2, r2
 80034f8:	b2d2      	uxtb	r2, r2
 80034fa:	f042 0220 	orr.w	r2, r2, #32
 80034fe:	b2d2      	uxtb	r2, r2
 8003500:	f002 021f 	and.w	r2, r2, #31
 8003504:	2101      	movs	r1, #1
 8003506:	fa01 f202 	lsl.w	r2, r1, r2
 800350a:	4013      	ands	r3, r2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d135      	bne.n	800357c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e0ae      	b.n	8003672 <HAL_RCC_ClockConfig+0x2c2>
 8003514:	2302      	movs	r3, #2
 8003516:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800351a:	fa93 f3a3 	rbit	r3, r3
 800351e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003522:	fab3 f383 	clz	r3, r3
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b3f      	cmp	r3, #63	@ 0x3f
 800352a:	d802      	bhi.n	8003532 <HAL_RCC_ClockConfig+0x182>
 800352c:	4b31      	ldr	r3, [pc, #196]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	e00d      	b.n	800354e <HAL_RCC_ClockConfig+0x19e>
 8003532:	2302      	movs	r3, #2
 8003534:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003538:	fa93 f3a3 	rbit	r3, r3
 800353c:	627b      	str	r3, [r7, #36]	@ 0x24
 800353e:	2302      	movs	r3, #2
 8003540:	623b      	str	r3, [r7, #32]
 8003542:	6a3b      	ldr	r3, [r7, #32]
 8003544:	fa93 f3a3 	rbit	r3, r3
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	4b2a      	ldr	r3, [pc, #168]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 800354c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354e:	2202      	movs	r2, #2
 8003550:	61ba      	str	r2, [r7, #24]
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	fa92 f2a2 	rbit	r2, r2
 8003558:	617a      	str	r2, [r7, #20]
  return result;
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	fab2 f282 	clz	r2, r2
 8003560:	b2d2      	uxtb	r2, r2
 8003562:	f042 0220 	orr.w	r2, r2, #32
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	f002 021f 	and.w	r2, r2, #31
 800356c:	2101      	movs	r1, #1
 800356e:	fa01 f202 	lsl.w	r2, r1, r2
 8003572:	4013      	ands	r3, r2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e07a      	b.n	8003672 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800357c:	4b1d      	ldr	r3, [pc, #116]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f023 0203 	bic.w	r2, r3, #3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	491a      	ldr	r1, [pc, #104]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 800358a:	4313      	orrs	r3, r2
 800358c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800358e:	f7fd f903 	bl	8000798 <HAL_GetTick>
 8003592:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003594:	e00a      	b.n	80035ac <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003596:	f7fd f8ff 	bl	8000798 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e062      	b.n	8003672 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ac:	4b11      	ldr	r3, [pc, #68]	@ (80035f4 <HAL_RCC_ClockConfig+0x244>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f003 020c 	and.w	r2, r3, #12
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d1eb      	bne.n	8003596 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035be:	4b0c      	ldr	r3, [pc, #48]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d215      	bcs.n	80035f8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035cc:	4b08      	ldr	r3, [pc, #32]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f023 0207 	bic.w	r2, r3, #7
 80035d4:	4906      	ldr	r1, [pc, #24]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	4313      	orrs	r3, r2
 80035da:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035dc:	4b04      	ldr	r3, [pc, #16]	@ (80035f0 <HAL_RCC_ClockConfig+0x240>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d006      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e041      	b.n	8003672 <HAL_RCC_ClockConfig+0x2c2>
 80035ee:	bf00      	nop
 80035f0:	40022000 	.word	0x40022000
 80035f4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	2b00      	cmp	r3, #0
 8003602:	d008      	beq.n	8003616 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003604:	4b1d      	ldr	r3, [pc, #116]	@ (800367c <HAL_RCC_ClockConfig+0x2cc>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	491a      	ldr	r1, [pc, #104]	@ (800367c <HAL_RCC_ClockConfig+0x2cc>)
 8003612:	4313      	orrs	r3, r2
 8003614:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d009      	beq.n	8003636 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003622:	4b16      	ldr	r3, [pc, #88]	@ (800367c <HAL_RCC_ClockConfig+0x2cc>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	4912      	ldr	r1, [pc, #72]	@ (800367c <HAL_RCC_ClockConfig+0x2cc>)
 8003632:	4313      	orrs	r3, r2
 8003634:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003636:	f000 f829 	bl	800368c <HAL_RCC_GetSysClockFreq>
 800363a:	4601      	mov	r1, r0
 800363c:	4b0f      	ldr	r3, [pc, #60]	@ (800367c <HAL_RCC_ClockConfig+0x2cc>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003644:	22f0      	movs	r2, #240	@ 0xf0
 8003646:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	fa92 f2a2 	rbit	r2, r2
 800364e:	60fa      	str	r2, [r7, #12]
  return result;
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	fab2 f282 	clz	r2, r2
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	40d3      	lsrs	r3, r2
 800365a:	4a09      	ldr	r2, [pc, #36]	@ (8003680 <HAL_RCC_ClockConfig+0x2d0>)
 800365c:	5cd3      	ldrb	r3, [r2, r3]
 800365e:	fa21 f303 	lsr.w	r3, r1, r3
 8003662:	4a08      	ldr	r2, [pc, #32]	@ (8003684 <HAL_RCC_ClockConfig+0x2d4>)
 8003664:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003666:	4b08      	ldr	r3, [pc, #32]	@ (8003688 <HAL_RCC_ClockConfig+0x2d8>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f7fd f850 	bl	8000710 <HAL_InitTick>
  
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3778      	adds	r7, #120	@ 0x78
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000
 8003680:	08003b7c 	.word	0x08003b7c
 8003684:	20000000 	.word	0x20000000
 8003688:	20000004 	.word	0x20000004

0800368c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800368c:	b480      	push	{r7}
 800368e:	b087      	sub	sp, #28
 8003690:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	60fb      	str	r3, [r7, #12]
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	2300      	movs	r3, #0
 80036a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80036a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003724 <HAL_RCC_GetSysClockFreq+0x98>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d002      	beq.n	80036bc <HAL_RCC_GetSysClockFreq+0x30>
 80036b6:	2b08      	cmp	r3, #8
 80036b8:	d003      	beq.n	80036c2 <HAL_RCC_GetSysClockFreq+0x36>
 80036ba:	e029      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003728 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036be:	613b      	str	r3, [r7, #16]
      break;
 80036c0:	e029      	b.n	8003716 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	0c9b      	lsrs	r3, r3, #18
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	4a18      	ldr	r2, [pc, #96]	@ (800372c <HAL_RCC_GetSysClockFreq+0xa0>)
 80036cc:	5cd3      	ldrb	r3, [r2, r3]
 80036ce:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80036d0:	4b14      	ldr	r3, [pc, #80]	@ (8003724 <HAL_RCC_GetSysClockFreq+0x98>)
 80036d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	4a15      	ldr	r2, [pc, #84]	@ (8003730 <HAL_RCC_GetSysClockFreq+0xa4>)
 80036da:	5cd3      	ldrb	r3, [r2, r3]
 80036dc:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d008      	beq.n	80036fa <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003728 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	fb02 f303 	mul.w	r3, r2, r3
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	e007      	b.n	800370a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036fa:	4a0e      	ldr	r2, [pc, #56]	@ (8003734 <HAL_RCC_GetSysClockFreq+0xa8>)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	fb02 f303 	mul.w	r3, r2, r3
 8003708:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	613b      	str	r3, [r7, #16]
      break;
 800370e:	e002      	b.n	8003716 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003710:	4b08      	ldr	r3, [pc, #32]	@ (8003734 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003712:	613b      	str	r3, [r7, #16]
      break;
 8003714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003716:	693b      	ldr	r3, [r7, #16]
}
 8003718:	4618      	mov	r0, r3
 800371a:	371c      	adds	r7, #28
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	40021000 	.word	0x40021000
 8003728:	016e3600 	.word	0x016e3600
 800372c:	08003b8c 	.word	0x08003b8c
 8003730:	08003b9c 	.word	0x08003b9c
 8003734:	007a1200 	.word	0x007a1200

08003738 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b092      	sub	sp, #72	@ 0x48
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003748:	2300      	movs	r3, #0
 800374a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 80d2 	beq.w	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800375c:	4b4d      	ldr	r3, [pc, #308]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800375e:	69db      	ldr	r3, [r3, #28]
 8003760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10e      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003768:	4b4a      	ldr	r3, [pc, #296]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	4a49      	ldr	r2, [pc, #292]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800376e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003772:	61d3      	str	r3, [r2, #28]
 8003774:	4b47      	ldr	r3, [pc, #284]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003776:	69db      	ldr	r3, [r3, #28]
 8003778:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003780:	2301      	movs	r3, #1
 8003782:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003786:	4b44      	ldr	r3, [pc, #272]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d118      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003792:	4b41      	ldr	r3, [pc, #260]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a40      	ldr	r2, [pc, #256]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800379c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800379e:	f7fc fffb 	bl	8000798 <HAL_GetTick>
 80037a2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a4:	e008      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a6:	f7fc fff7 	bl	8000798 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b64      	cmp	r3, #100	@ 0x64
 80037b2:	d901      	bls.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e1a3      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b8:	4b37      	ldr	r3, [pc, #220]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f0      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037c4:	4b33      	ldr	r3, [pc, #204]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f000 8082 	beq.w	80038da <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d07a      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f6:	fa93 f3a3 	rbit	r3, r3
 80037fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80037fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	461a      	mov	r2, r3
 8003806:	4b25      	ldr	r3, [pc, #148]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003808:	4413      	add	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	461a      	mov	r2, r3
 800380e:	2301      	movs	r3, #1
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003816:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003822:	fab3 f383 	clz	r3, r3
 8003826:	b2db      	uxtb	r3, r3
 8003828:	461a      	mov	r2, r3
 800382a:	4b1c      	ldr	r3, [pc, #112]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800382c:	4413      	add	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	461a      	mov	r2, r3
 8003832:	2300      	movs	r3, #0
 8003834:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003836:	4a17      	ldr	r2, [pc, #92]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800383a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800383c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d049      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003846:	f7fc ffa7 	bl	8000798 <HAL_GetTick>
 800384a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800384c:	e00a      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384e:	f7fc ffa3 	bl	8000798 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385c:	4293      	cmp	r3, r2
 800385e:	d901      	bls.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e14d      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8003864:	2302      	movs	r3, #2
 8003866:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800386a:	fa93 f3a3 	rbit	r3, r3
 800386e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003870:	2302      	movs	r3, #2
 8003872:	623b      	str	r3, [r7, #32]
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	fa93 f3a3 	rbit	r3, r3
 800387a:	61fb      	str	r3, [r7, #28]
  return result;
 800387c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800387e:	fab3 f383 	clz	r3, r3
 8003882:	b2db      	uxtb	r3, r3
 8003884:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d108      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800388e:	4b01      	ldr	r3, [pc, #4]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	e00d      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003894:	40021000 	.word	0x40021000
 8003898:	40007000 	.word	0x40007000
 800389c:	10908100 	.word	0x10908100
 80038a0:	2302      	movs	r3, #2
 80038a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	fa93 f3a3 	rbit	r3, r3
 80038aa:	617b      	str	r3, [r7, #20]
 80038ac:	4b96      	ldr	r3, [pc, #600]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80038ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b0:	2202      	movs	r2, #2
 80038b2:	613a      	str	r2, [r7, #16]
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	fa92 f2a2 	rbit	r2, r2
 80038ba:	60fa      	str	r2, [r7, #12]
  return result;
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	fab2 f282 	clz	r2, r2
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	f002 021f 	and.w	r2, r2, #31
 80038ce:	2101      	movs	r1, #1
 80038d0:	fa01 f202 	lsl.w	r2, r1, r2
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0b9      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80038da:	4b8b      	ldr	r3, [pc, #556]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	4988      	ldr	r1, [pc, #544]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038ec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d105      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f4:	4b84      	ldr	r3, [pc, #528]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80038f6:	69db      	ldr	r3, [r3, #28]
 80038f8:	4a83      	ldr	r2, [pc, #524]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80038fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800390c:	4b7e      	ldr	r3, [pc, #504]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800390e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003910:	f023 0203 	bic.w	r2, r3, #3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	497b      	ldr	r1, [pc, #492]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800391a:	4313      	orrs	r3, r2
 800391c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d008      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800392a:	4b77      	ldr	r3, [pc, #476]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	4974      	ldr	r1, [pc, #464]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003938:	4313      	orrs	r3, r2
 800393a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0304 	and.w	r3, r3, #4
 8003944:	2b00      	cmp	r3, #0
 8003946:	d008      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003948:	4b6f      	ldr	r3, [pc, #444]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800394a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	496c      	ldr	r1, [pc, #432]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003956:	4313      	orrs	r3, r2
 8003958:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d008      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003966:	4b68      	ldr	r3, [pc, #416]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396a:	f023 0210 	bic.w	r2, r3, #16
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	4965      	ldr	r1, [pc, #404]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003974:	4313      	orrs	r3, r2
 8003976:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d008      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003984:	4b60      	ldr	r3, [pc, #384]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003990:	495d      	ldr	r1, [pc, #372]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003992:	4313      	orrs	r3, r2
 8003994:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d008      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039a2:	4b59      	ldr	r3, [pc, #356]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a6:	f023 0220 	bic.w	r2, r3, #32
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	4956      	ldr	r1, [pc, #344]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d008      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039c0:	4b51      	ldr	r3, [pc, #324]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80039c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039cc:	494e      	ldr	r1, [pc, #312]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0308 	and.w	r3, r3, #8
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d008      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039de:	4b4a      	ldr	r3, [pc, #296]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80039e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	4947      	ldr	r1, [pc, #284]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0310 	and.w	r3, r3, #16
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d008      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039fc:	4b42      	ldr	r3, [pc, #264]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80039fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a00:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	493f      	ldr	r1, [pc, #252]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d008      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a26:	4938      	ldr	r1, [pc, #224]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d008      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a38:	4b33      	ldr	r3, [pc, #204]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a44:	4930      	ldr	r1, [pc, #192]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d008      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003a56:	4b2c      	ldr	r3, [pc, #176]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a62:	4929      	ldr	r1, [pc, #164]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d008      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003a74:	4b24      	ldr	r3, [pc, #144]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a78:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a80:	4921      	ldr	r1, [pc, #132]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d008      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003a92:	4b1d      	ldr	r3, [pc, #116]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a96:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9e:	491a      	ldr	r1, [pc, #104]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d008      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003ab0:	4b15      	ldr	r3, [pc, #84]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abc:	4912      	ldr	r1, [pc, #72]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d008      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003ace:	4b0e      	ldr	r3, [pc, #56]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	490b      	ldr	r1, [pc, #44]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003aec:	4b06      	ldr	r3, [pc, #24]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af8:	4903      	ldr	r1, [pc, #12]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3748      	adds	r7, #72	@ 0x48
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40021000 	.word	0x40021000

08003b0c <memset>:
 8003b0c:	4402      	add	r2, r0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d100      	bne.n	8003b16 <memset+0xa>
 8003b14:	4770      	bx	lr
 8003b16:	f803 1b01 	strb.w	r1, [r3], #1
 8003b1a:	e7f9      	b.n	8003b10 <memset+0x4>

08003b1c <__libc_init_array>:
 8003b1c:	b570      	push	{r4, r5, r6, lr}
 8003b1e:	4d0d      	ldr	r5, [pc, #52]	@ (8003b54 <__libc_init_array+0x38>)
 8003b20:	4c0d      	ldr	r4, [pc, #52]	@ (8003b58 <__libc_init_array+0x3c>)
 8003b22:	1b64      	subs	r4, r4, r5
 8003b24:	10a4      	asrs	r4, r4, #2
 8003b26:	2600      	movs	r6, #0
 8003b28:	42a6      	cmp	r6, r4
 8003b2a:	d109      	bne.n	8003b40 <__libc_init_array+0x24>
 8003b2c:	4d0b      	ldr	r5, [pc, #44]	@ (8003b5c <__libc_init_array+0x40>)
 8003b2e:	4c0c      	ldr	r4, [pc, #48]	@ (8003b60 <__libc_init_array+0x44>)
 8003b30:	f000 f818 	bl	8003b64 <_init>
 8003b34:	1b64      	subs	r4, r4, r5
 8003b36:	10a4      	asrs	r4, r4, #2
 8003b38:	2600      	movs	r6, #0
 8003b3a:	42a6      	cmp	r6, r4
 8003b3c:	d105      	bne.n	8003b4a <__libc_init_array+0x2e>
 8003b3e:	bd70      	pop	{r4, r5, r6, pc}
 8003b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b44:	4798      	blx	r3
 8003b46:	3601      	adds	r6, #1
 8003b48:	e7ee      	b.n	8003b28 <__libc_init_array+0xc>
 8003b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b4e:	4798      	blx	r3
 8003b50:	3601      	adds	r6, #1
 8003b52:	e7f2      	b.n	8003b3a <__libc_init_array+0x1e>
 8003b54:	08003bac 	.word	0x08003bac
 8003b58:	08003bac 	.word	0x08003bac
 8003b5c:	08003bac 	.word	0x08003bac
 8003b60:	08003bb0 	.word	0x08003bb0

08003b64 <_init>:
 8003b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b66:	bf00      	nop
 8003b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b6a:	bc08      	pop	{r3}
 8003b6c:	469e      	mov	lr, r3
 8003b6e:	4770      	bx	lr

08003b70 <_fini>:
 8003b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b72:	bf00      	nop
 8003b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b76:	bc08      	pop	{r3}
 8003b78:	469e      	mov	lr, r3
 8003b7a:	4770      	bx	lr
