Abdel-Hafez, K. S., Wang, L.-T., Sheu, B., Wang, Z., and Jiang, Z.2007. Method for performing atpg and fault simulation in a scan-based integrated circuit. U.S. Patent no. 7,210,082.
Jais Abraham , Uday Goel , Arun Kumar, Multi-Cycle Sensitizable Transition Delay Faults, Proceedings of the 24th IEEE VLSI Test Symposium, p.306-313, April 30-May 04, 2006[doi>10.1109/VTS.2006.49]
Abramovici, M., Breuer, M. A., and Friedman, A. D. 1990.Digital Systems Testing and Testable Design.IEEE Press, Los Alamitos, CA.
Nisar Ahmed , Mohammad Tehranipoor, Improving Transition Delay Test Using a Hybrid Method, IEEE Design & Test, v.23 n.5, p.402-412, September 2006[doi>10.1109/MDT.2006.127]
Matthias Beck , Olivier Barondeau , Martin Kaibel , Frank Poehl , Xijiang Lin , Ron Press, Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality, Proceedings of the conference on Design, Automation and Test in Europe, p.56-61, March 07-11, 2005[doi>10.1109/DATE.2005.199]
Bushnell, M. L. and Agrawal, V. D. 2000.Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits.Springer.
Xiao-Xin FAN , Yu HU , Laung-Terng (L. -T. ). WANG, An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing, Proceedings of the 16th Asian Test Symposium, p.341-348, October 08-11, 2007
Furukawa, H., Wen, X., Wang, L.-T., Sheu, B., Jiang, Z., and Wu, S. 2006. A novel and practical control scheme for inter-clock at-speed testing. InProceedings of the IEEE International Test Conference.
Graham Hetherington , Tony Fryars , Nagesh Tamarapalli , Mark Kassab , Abu Hassan , Janusz Rajski, Logic BIST for Large Industrial Designs: Real Issues and Case Studies, Proceedings of the 1999 IEEE International Test Conference, p.358, September 28-30, 1999
Vishal Jain , John Waicukauski, Scan Test Data Volume Reduction in Multi-Clocked Designs with Safe Capture Technique, Proceedings of the 2002 IEEE International Test Conference, p.148, October 07-10, 2002
Niraj K. Jha , Sandeep Gupta, Testing of Digital Systems, Cambridge University Press, New York, NY, 2002
Brion Keller , Anis Uzzaman , Bibo Li , Tom Snethen, Using Programmable On-Product Clock Generation (OPCG) for Delay Test, Proceedings of the 16th Asian Test Symposium, p.69-72, October 08-11, 2007
Xijiang Lin , Rob Thompson, Test generation for designs with multiple clocks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776000]
Nadeau-Dostie, B., Hassan, A., Burek, D., and Sunter, S. 1994. Multiple clock rate test apparatus for testing digital systems. U.S. Patent no. 5,349,587. September.
Park, I. and McCluskey, E. J.2008. Launch-on-Shift-Capture transition tests. InProceedings of the IEEE International Test Conference.
J. Savir , S. Patil, Scan-based transition test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.8, p.1232-1241, November 2006[doi>10.1109/43.238615]
J. Savir , S. Patil, Broad-side delay test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.8, p.1057-1064, November 2006[doi>10.1109/43.298042]
Wang, L.-T., Lin, M.-C., Wen, X., Wang, H.-P., Hsu, C.-C., Kao, S.-C., and Hsu, F.-S. 2005. Multiple-Capture dft system for scan-based integrated circuits. U.S. Patent no. 6,954,887. October.
Laung-Terng Wang , Cheng-Wen Wu , Xiaoqing Wen, VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Wang, L.-T., Abdel-Hafez, K. S., Wen, X., Sheu, B., and Wang, S.-M.2006b. Smart capture for atpg (automatic test pattern generation) and fault simulation of scan-based integrated circuits. U.S. Patent no. 7,124,342. October.
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Wang, L.-T., Lin, M.-C., Wen, X., Wang, H.-P., Hsu, C.-C., Kao, S.-C., and Hsu, F.-S.2008. Multiple-Capture dft system for scan-based integrated circuits. European Patent no. 1,370,880. August.
Seongmoon Wang , Xiao Liu , Srimat T. Chakradhar, Hybrid Delay Scan: A Low Hardware Overhead Scan-Based Delay Test Technique for High Fault Coverage and Compact Test Sets, Proceedings of the conference on Design, automation and test in Europe, p.21296, February 16-20, 2004
Gefu Xu , Adit D. Singh, Delay Test Scan Flip-Flop: DFT for High Coverage Delay Testing, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.763-768, January 06-10, 2007[doi>10.1109/VLSID.2007.61]
Xu, G. and Singh, A. D. 2007b. Achieving high transition delay fault coverage with partial dtsff scan chains. InProceedings of the IEEE International Test Conference.
Zhuo Zhang , Sudhakar M. Reddy , Irith Pomeranz , Xijiang Lin , Janusz Rajski, Scan Tests with Multiple Fault Activation Cycles for Delay Faults, Proceedings of the 24th IEEE VLSI Test Symposium, p.343-348, April 30-May 04, 2006[doi>10.1109/VTS.2006.91]
