

================================================================
== Vivado HLS Report for 'conv1x1convert718'
================================================================
* Date:           Tue May 10 21:16:34 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_streamInOneRowTwoPix_fu_121  |streamInOneRowTwoPix  |        1|      642| 4.000 ns |  2.568 us |    1|   642|   none  |
        |grp_streamOutOneRowTwoPi_fu_132  |streamOutOneRowTwoPi  |        1|     5763| 4.000 ns | 23.052 us |    1|  5763|   none  |
        +---------------------------------+----------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 3 ~ 5765 |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    180|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     154|    687|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    165|    -|
|Register         |        -|      -|     139|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     293|   1032|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |grp_streamInOneRowTwoPix_fu_121  |streamInOneRowTwoPix  |        0|      0|  98|  405|    0|
    |grp_streamOutOneRowTwoPi_fu_132  |streamOutOneRowTwoPi  |        0|      0|  56|  282|    0|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                            |                      |        0|      0| 154|  687|    0|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_buffer_0_V_U  |conv1x1convert718dOK  |        1|  0|   0|    0|   640|    8|     1|         5120|
    |row_buffer_1_V_U  |conv1x1convert718dOK  |        1|  0|   0|    0|   640|    8|     1|         5120|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        2|  0|   0|    0|  1280|   16|     2|        10240|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln97_fu_155_p2               |     +    |      0|  0|  39|          32|          32|
    |rep_fu_172_p2                    |     +    |      0|  0|  39|          32|           1|
    |icmp_ln100_fu_178_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln102_fu_190_p2             |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln97_fu_167_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln97_fu_161_p2                |    or    |      0|  0|  32|           1|          32|
    |loadBufferIdx_V_fu_197_p2        |    xor   |      0|  0|   2|           1|           2|
    |storeBufferIdx_V_fu_203_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln100_fu_183_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 180|         166|         138|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  21|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |conv1in_V_V_write    |   9|          2|    1|          2|
    |in_V_V_read          |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |rep_0_i_i_i_reg_110  |   9|          2|   32|         64|
    |reps_blk_n           |   9|          2|    1|          2|
    |reps_c_i_blk_n       |   9|          2|    1|          2|
    |reps_out_blk_n       |   9|          2|    1|          2|
    |row_buffer_0_V_ce0   |   9|          2|    1|          2|
    |row_buffer_0_V_ce1   |   9|          2|    1|          2|
    |row_buffer_0_V_we1   |   9|          2|    1|          2|
    |row_buffer_1_V_ce0   |   9|          2|    1|          2|
    |row_buffer_1_V_ce1   |   9|          2|    1|          2|
    |row_buffer_1_V_we1   |   9|          2|    1|          2|
    |t_V_21_reg_86        |   9|          2|    1|          2|
    |t_V_reg_98           |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 165|         36|   48|         98|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln97_reg_209                              |  31|   0|   32|          1|
    |ap_CS_fsm                                     |   3|   0|    3|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |grp_streamInOneRowTwoPix_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |grp_streamOutOneRowTwoPi_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln102_reg_232                            |   1|   0|    1|          0|
    |loadBufferIdx_V_reg_237                       |   1|   0|    1|          0|
    |or_ln97_reg_214                               |  31|   0|   32|          1|
    |rep_0_i_i_i_reg_110                           |  32|   0|   32|          0|
    |rep_reg_222                                   |  32|   0|   32|          0|
    |start_once_reg                                |   1|   0|    1|          0|
    |storeBufferIdx_V_reg_242                      |   1|   0|    1|          0|
    |t_V_21_reg_86                                 |   1|   0|    1|          0|
    |t_V_reg_98                                    |   1|   0|    1|          0|
    |xor_ln100_reg_227                             |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 139|   0|  141|          2|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|ap_done             | out |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|start_out           | out |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|start_write         | out |    1| ap_ctrl_hs | conv1x1convert718 | return value |
|reps_dout           |  in |   32|   ap_fifo  |        reps       |    pointer   |
|reps_empty_n        |  in |    1|   ap_fifo  |        reps       |    pointer   |
|reps_read           | out |    1|   ap_fifo  |        reps       |    pointer   |
|reps_out_din        | out |   32|   ap_fifo  |      reps_out     |    pointer   |
|reps_out_full_n     |  in |    1|   ap_fifo  |      reps_out     |    pointer   |
|reps_out_write      | out |    1|   ap_fifo  |      reps_out     |    pointer   |
|in_V_V_dout         |  in |   16|   ap_fifo  |       in_V_V      |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |       in_V_V      |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |       in_V_V      |    pointer   |
|conv1in_V_V_din     | out |   16|   ap_fifo  |    conv1in_V_V    |    pointer   |
|conv1in_V_V_full_n  |  in |    1|   ap_fifo  |    conv1in_V_V    |    pointer   |
|conv1in_V_V_write   | out |    1|   ap_fifo  |    conv1in_V_V    |    pointer   |
|reps_c_i_din        | out |   32|   ap_fifo  |      reps_c_i     |    pointer   |
|reps_c_i_full_n     |  in |    1|   ap_fifo  |      reps_c_i     |    pointer   |
|reps_c_i_write      | out |    1|   ap_fifo  |      reps_c_i     |    pointer   |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "%row_buffer_0_V = alloca [640 x i8], align 1" [./src/conv1x1DSP2.hpp:88->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 5 'alloca' 'row_buffer_0_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "%row_buffer_1_V = alloca [640 x i8], align 1" [./src/conv1x1DSP2.hpp:88->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 6 'alloca' 'row_buffer_1_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 7 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 7 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 13 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_c_i, i32 %reps_read)" [./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)" [./src/conv1x1DSP2.hpp:92->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%shl_ln97 = shl i32 %reps_read, 3" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 17 'shl' 'shl_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%shl_ln97_1 = shl i32 %reps_read, 1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln97_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln97 = add i32 %shl_ln97, %shl_ln97_1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'add_ln97' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln97 = or i32 %add_ln97, 1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 20 'or' 'or_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "br label %0" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_21 = phi i1 [ false, %entry ], [ %storeBufferIdx_V, %hls_label_60 ]"   --->   Operation 22 'phi' 't_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_V = phi i1 [ true, %entry ], [ %loadBufferIdx_V, %hls_label_60 ]"   --->   Operation 23 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rep_0_i_i_i = phi i32 [ 0, %entry ], [ %rep, %hls_label_60 ]"   --->   Operation 24 'phi' 'rep_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.11ns)   --->   "%icmp_ln97 = icmp eq i32 %rep_0_i_i_i, %or_ln97" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 25 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.20ns)   --->   "%rep = add i32 %rep_0_i_i_i, 1" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 26 'add' 'rep' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %conv1x1convert718.exit, label %hls_label_60" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.11ns)   --->   "%icmp_ln100 = icmp ult i32 %rep_0_i_i_i, %add_ln97" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 28 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln97)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.33ns)   --->   "%xor_ln100 = xor i1 %icmp_ln100, true" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 29 'xor' 'xor_ln100' <Predicate = (!icmp_ln97)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (0.94ns)   --->   "call fastcc void @streamInOneRowTwoPix(i16* %in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %xor_ln100, i1 %t_V_21)" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 30 'call' <Predicate = (!icmp_ln97)> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.11ns)   --->   "%icmp_ln102 = icmp eq i32 %rep_0_i_i_i, 0" [./src/conv1x1DSP2.hpp:102->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 31 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln97)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @streamOutOneRowTwoPi(i16* %conv1in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %icmp_ln102, i1 %t_V)" [./src/conv1x1DSP2.hpp:102->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 32 'call' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.33ns)   --->   "%loadBufferIdx_V = xor i1 %t_V, true" [./src/conv1x1DSP2.hpp:104->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 33 'xor' 'loadBufferIdx_V' <Predicate = (!icmp_ln97)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.33ns)   --->   "%storeBufferIdx_V = xor i1 %t_V_21, true" [./src/conv1x1DSP2.hpp:105->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 34 'xor' 'storeBufferIdx_V' <Predicate = (!icmp_ln97)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 35 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49979)" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 36 'specregionbegin' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @streamInOneRowTwoPix(i16* %in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %xor_ln100, i1 %t_V_21)" [./src/conv1x1DSP2.hpp:100->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @streamOutOneRowTwoPi(i16* %conv1in_V_V, [640 x i8]* %row_buffer_0_V, [640 x i8]* %row_buffer_1_V, i1 %icmp_ln102, i1 %t_V)" [./src/conv1x1DSP2.hpp:102->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49979, i32 %tmp_i_i_i)" [./src/conv1x1DSP2.hpp:106->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 39 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [./src/conv1x1DSP2.hpp:97->./src/conv1x1DSP2.hpp:264->./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv1in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface  ) [ 0000]
row_buffer_0_V    (alloca         ) [ 0011]
row_buffer_1_V    (alloca         ) [ 0011]
reps_read         (read           ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
write_ln90        (write          ) [ 0000]
specinterface_ln0 (specinterface  ) [ 0000]
write_ln264       (write          ) [ 0000]
specmemcore_ln92  (specmemcore    ) [ 0000]
shl_ln97          (shl            ) [ 0000]
shl_ln97_1        (shl            ) [ 0000]
add_ln97          (add            ) [ 0011]
or_ln97           (or             ) [ 0011]
br_ln97           (br             ) [ 0111]
t_V_21            (phi            ) [ 0011]
t_V               (phi            ) [ 0011]
rep_0_i_i_i       (phi            ) [ 0010]
icmp_ln97         (icmp           ) [ 0011]
rep               (add            ) [ 0111]
br_ln97           (br             ) [ 0000]
icmp_ln100        (icmp           ) [ 0000]
xor_ln100         (xor            ) [ 0001]
icmp_ln102        (icmp           ) [ 0001]
loadBufferIdx_V   (xor            ) [ 0111]
storeBufferIdx_V  (xor            ) [ 0111]
ret_ln263         (ret            ) [ 0000]
tmp_i_i_i         (specregionbegin) [ 0000]
call_ln100        (call           ) [ 0000]
call_ln102        (call           ) [ 0000]
empty             (specregionend  ) [ 0000]
br_ln97           (br             ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reps_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1in_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1in_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reps_c_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamInOneRowTwoPix"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamOutOneRowTwoPi"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49979"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="row_buffer_0_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_0_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="row_buffer_1_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_1_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="reps_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln90_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln264_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln264/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="t_V_21_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="t_V_21 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_V_21_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_21/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="t_V_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="t_V_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="rep_0_i_i_i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="rep_0_i_i_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_streamInOneRowTwoPix_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="4" bw="1" slack="0"/>
<pin id="127" dir="0" index="5" bw="1" slack="0"/>
<pin id="128" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_streamOutOneRowTwoPi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln102/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln97_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln97/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shl_ln97_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln97_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln97_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="or_ln97_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln97/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln97_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="rep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln100_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln100_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln102_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="loadBufferIdx_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="loadBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="storeBufferIdx_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="storeBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="add_ln97_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="214" class="1005" name="or_ln97_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln97 "/>
</bind>
</comp>

<comp id="222" class="1005" name="rep_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="227" class="1005" name="xor_ln100_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln100 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln102_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="237" class="1005" name="loadBufferIdx_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="loadBufferIdx_V "/>
</bind>
</comp>

<comp id="242" class="1005" name="storeBufferIdx_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="storeBufferIdx_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="64" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="90" pin="4"/><net_sink comp="121" pin=5"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="102" pin="4"/><net_sink comp="132" pin=5"/></net>

<net id="147"><net_src comp="64" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="64" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="143" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="114" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="114" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="114" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="121" pin=4"/></net>

<net id="194"><net_src comp="114" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="132" pin=4"/></net>

<net id="201"><net_src comp="102" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="90" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="155" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="217"><net_src comp="161" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="225"><net_src comp="172" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="230"><net_src comp="183" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="235"><net_src comp="190" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="240"><net_src comp="197" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="245"><net_src comp="203" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reps | {}
	Port: reps_out | {1 }
	Port: in_V_V | {}
	Port: conv1in_V_V | {2 3 }
	Port: reps_c_i | {1 }
 - Input state : 
	Port: conv1x1convert718 : reps | {1 }
	Port: conv1x1convert718 : reps_out | {}
	Port: conv1x1convert718 : in_V_V | {2 3 }
  - Chain level:
	State 1
		specmemcore_ln92 : 1
		or_ln97 : 1
	State 2
		icmp_ln97 : 1
		rep : 1
		br_ln97 : 2
		icmp_ln100 : 1
		xor_ln100 : 2
		call_ln100 : 2
		icmp_ln102 : 1
		call_ln102 : 2
		loadBufferIdx_V : 1
		storeBufferIdx_V : 1
	State 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_streamInOneRowTwoPix_fu_121 |   3.02  |   105   |   241   |
|          | grp_streamOutOneRowTwoPi_fu_132 |   1.51  |    99   |   198   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln97_fu_155         |    0    |    0    |    39   |
|          |            rep_fu_172           |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln97_fu_167        |    0    |    0    |    20   |
|   icmp   |        icmp_ln100_fu_178        |    0    |    0    |    20   |
|          |        icmp_ln102_fu_190        |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |         xor_ln100_fu_183        |    0    |    0    |    2    |
|    xor   |      loadBufferIdx_V_fu_197     |    0    |    0    |    2    |
|          |     storeBufferIdx_V_fu_203     |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |       reps_read_read_fu_64      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln90_write_fu_70     |    0    |    0    |    0    |
|          |     write_ln264_write_fu_78     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         shl_ln97_fu_143         |    0    |    0    |    0    |
|          |        shl_ln97_1_fu_149        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    or    |          or_ln97_fu_161         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |   4.53  |   204   |   583   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|row_buffer_0_V|    1   |    0   |    0   |    0   |
|row_buffer_1_V|    1   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    2   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln97_reg_209    |   32   |
|   icmp_ln102_reg_232   |    1   |
| loadBufferIdx_V_reg_237|    1   |
|     or_ln97_reg_214    |   32   |
|   rep_0_i_i_i_reg_110  |   32   |
|       rep_reg_222      |   32   |
|storeBufferIdx_V_reg_242|    1   |
|      t_V_21_reg_86     |    1   |
|       t_V_reg_98       |    1   |
|    xor_ln100_reg_227   |    1   |
+------------------------+--------+
|          Total         |   134  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|          t_V_21_reg_86          |  p0  |   2  |   1  |    2   ||    9    |
|            t_V_reg_98           |  p0  |   2  |   1  |    2   ||    9    |
| grp_streamInOneRowTwoPix_fu_121 |  p4  |   2  |   1  |    2   ||    9    |
| grp_streamOutOneRowTwoPi_fu_132 |  p4  |   2  |   1  |    2   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |    8   ||   3.02  ||    36   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   204  |   583  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   36   |    -   |
|  Register |    -   |    -   |   134  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   338  |   619  |    0   |
+-----------+--------+--------+--------+--------+--------+
