

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Thu Jul 30 16:23:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.680|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_sin_or_cos_float_s_fu_152  |sin_or_cos_float_s  |     21|     25|     21|     25|   none  |
        |grp_sin_or_cos_float_s_fu_168  |sin_or_cos_float_s  |     21|     25|     21|     25|   none  |
        |grp_bit_reverse_fu_184         |bit_reverse         |  13313|  14337|  13313|  14337|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+---------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- stages      |    ?|    ?|         ?|          -|          -|       10|    no    |
        | + butterfly  |    ?|    ?|         ?|          -|          -| 1 ~ 512 |    no    |
        |  ++ DFTpts   |    ?|    ?|        25|          -|          -|        ?|    no    |
        +--------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    172|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     42|    8206|  12671|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    651|    -|
|Register         |        -|      -|     851|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     42|    9057|  13494|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     19|       8|     25|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_bit_reverse_fu_184         |bit_reverse           |        0|      0|   189|   195|    0|
    |music_ddiv_64ns_6lbW_U30       |music_ddiv_64ns_6lbW  |        0|      0|  3211|  3658|    0|
    |music_faddfsub_32ibs_U23       |music_faddfsub_32ibs  |        0|      2|   205|   390|    0|
    |music_faddfsub_32ibs_U24       |music_faddfsub_32ibs  |        0|      2|   205|   390|    0|
    |music_fmul_32ns_3jbC_U25       |music_fmul_32ns_3jbC  |        0|      3|   143|   321|    0|
    |music_fmul_32ns_3jbC_U26       |music_fmul_32ns_3jbC  |        0|      3|   143|   321|    0|
    |music_fmul_32ns_3jbC_U27       |music_fmul_32ns_3jbC  |        0|      3|   143|   321|    0|
    |music_fmul_32ns_3jbC_U28       |music_fmul_32ns_3jbC  |        0|      3|   143|   321|    0|
    |music_fptrunc_64nkbM_U29       |music_fptrunc_64nkbM  |        0|      0|   128|   277|    0|
    |music_sitodp_32nsmb6_U31       |music_sitodp_32nsmb6  |        0|      0|   412|   645|    0|
    |grp_sin_or_cos_float_s_fu_152  |sin_or_cos_float_s    |        0|     13|  1642|  2916|    0|
    |grp_sin_or_cos_float_s_fu_168  |sin_or_cos_float_s    |        0|     13|  1642|  2916|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                          |                      |        0|     42|  8206| 12671|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_8_fu_342_p2                     |     +    |      0|  0|  39|          32|          32|
    |i_lower_fu_325_p2                 |     +    |      0|  0|  39|          32|          32|
    |j_fu_297_p2                       |     +    |      0|  0|  14|          10|           1|
    |stage_fu_303_p2                   |     +    |      0|  0|  13|           4|           1|
    |icmp_ln163_fu_258_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln173_fu_292_p2              |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln181_fu_319_p2              |   icmp   |      0|  0|  18|          22|           1|
    |ap_block_state46_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |DFTpts_fu_264_p2                  |    shl   |      0|  0|  25|           1|          11|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 172|         116|          93|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |X_I_address0        |   27|          5|   10|         50|
    |X_I_ce0             |   15|          3|    1|          3|
    |X_I_ce1             |    9|          2|    1|          2|
    |X_I_d0              |   21|          4|   32|        128|
    |X_I_we0             |   15|          3|    1|          3|
    |X_I_we1             |    9|          2|    1|          2|
    |X_R_address0        |   27|          5|   10|         50|
    |X_R_ce0             |   15|          3|    1|          3|
    |X_R_ce1             |    9|          2|    1|          2|
    |X_R_d0              |   21|          4|   32|        128|
    |X_R_we0             |   15|          3|    1|          3|
    |X_R_we1             |    9|          2|    1|          2|
    |ap_NS_fsm           |  321|         72|    1|         72|
    |grp_fu_192_opcode   |   15|          3|    2|          6|
    |grp_fu_192_p0       |   21|          4|   32|        128|
    |grp_fu_192_p1       |   21|          4|   32|        128|
    |grp_fu_197_opcode   |   15|          3|    2|          6|
    |grp_fu_197_p0       |   15|          3|   32|         96|
    |grp_fu_197_p1       |   15|          3|   32|         96|
    |i_0_reg_143         |    9|          2|   32|         64|
    |i_reg_120           |    9|          2|   10|         20|
    |p_x_assign_reg_131  |    9|          2|   32|         64|
    |stage_0_reg_108     |    9|          2|    4|          8|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  651|        138|  303|       1064|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |X_I_addr_1_reg_435                          |  10|   0|   10|          0|
    |X_I_addr_reg_425                            |  10|   0|   10|          0|
    |X_R_addr_1_reg_430                          |  10|   0|   10|          0|
    |X_R_addr_reg_420                            |  10|   0|   10|          0|
    |a_reg_412                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  71|   0|   71|          0|
    |c_reg_400                                   |  32|   0|   32|          0|
    |e_reg_377                                   |  32|   0|   32|          0|
    |grp_bit_reverse_fu_184_ap_start_reg         |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_143                                 |  32|   0|   32|          0|
    |i_8_reg_440                                 |  32|   0|   32|          0|
    |i_cast_reg_382                              |  10|   0|   32|         22|
    |i_reg_120                                   |  10|   0|   10|          0|
    |j_reg_390                                   |  10|   0|   10|          0|
    |numBF_reg_372                               |  10|   0|   32|         22|
    |p_x_assign_reg_131                          |  32|   0|   32|          0|
    |reg_228                                     |  32|   0|   32|          0|
    |reg_235                                     |  32|   0|   32|          0|
    |reg_242                                     |  32|   0|   32|          0|
    |reg_248                                     |  32|   0|   32|          0|
    |s_reg_406                                   |  32|   0|   32|          0|
    |stage_0_reg_108                             |   4|   0|    4|          0|
    |tmp_10_reg_465                              |  32|   0|   32|          0|
    |tmp_11_reg_470                              |  32|   0|   32|          0|
    |tmp_6_reg_445                               |  32|   0|   32|          0|
    |tmp_7_reg_450                               |  32|   0|   32|          0|
    |tmp_8_reg_455                               |  32|   0|   32|          0|
    |tmp_9_reg_460                               |  32|   0|   32|          0|
    |tmp_reg_362                                 |  64|   0|   64|          0|
    |tmp_s_reg_367                               |  64|   0|   64|          0|
    |trunc_ln_reg_356                            |  10|   0|   10|          0|
    |zext_ln165_reg_350                          |  11|   0|   32|         21|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 851|   0|  916|         65|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fft     | return value |
|X_R_address0  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we1       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d1        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q1        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

