[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 110
LIB: work
FILE: ${SURELOG_DIR}/tests/PartSelectElab/dut.sv
n<> u<109> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<109> s<108> l<1:1>
  n<> u<108> t<Source_text> p<109> c<107> l<1:1> el<8:10>
    n<> u<107> t<Description> p<108> c<106> l<1:1> el<8:10>
      n<> u<106> t<Module_declaration> p<107> c<20> l<1:1> el<8:10>
        n<> u<20> t<Module_ansi_header> p<106> c<2> s<42> l<1:1> el<1:42>
          n<module> u<2> t<Module_keyword> p<20> s<3> l<1:1> el<1:7>
          n<test> u<3> t<STRING_CONST> p<20> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<20> s<19> l<1:12> el<1:12>
          n<> u<19> t<Port_declaration_list> p<20> c<12> l<1:12> el<1:41>
            n<> u<12> t<Ansi_port_declaration> p<19> c<10> s<18> l<1:13> el<1:29>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:13> el<1:23>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:13> el<1:19>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:20> el<1:23>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:20> el<1:23>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:20> el<1:23>
                      n<> u<6> t<IntVec_TypeReg> p<7> l<1:20> el<1:23>
              n<state> u<11> t<STRING_CONST> p<12> l<1:24> el<1:29>
            n<> u<18> t<Ansi_port_declaration> p<19> c<16> l<1:31> el<1:40>
              n<> u<16> t<Net_port_header> p<18> c<13> s<17> l<1:31> el<1:36>
                n<> u<13> t<PortDir_Inp> p<16> s<15> l<1:31> el<1:36>
                n<> u<15> t<Net_port_type> p<16> c<14> l<1:37> el<1:37>
                  n<> u<14> t<Data_type_or_implicit> p<15> l<1:37> el<1:37>
              n<clk> u<17> t<STRING_CONST> p<18> l<1:37> el<1:40>
        n<> u<42> t<Non_port_module_item> p<106> c<41> s<104> l<2:1> el<2:17>
          n<> u<41> t<Module_or_generate_item> p<42> c<40> l<2:1> el<2:17>
            n<> u<40> t<Module_common_item> p<41> c<39> l<2:1> el<2:17>
              n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<2:1> el<2:17>
                n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<2:1> el<2:17>
                  n<> u<37> t<Data_declaration> p<38> c<36> l<2:1> el<2:17>
                    n<> u<36> t<Variable_declaration> p<37> c<32> l<2:1> el<2:17>
                      n<> u<32> t<Data_type> p<36> c<21> s<35> l<2:1> el<2:11>
                        n<> u<21> t<IntVec_TypeReg> p<32> s<31> l<2:1> el<2:4>
                        n<> u<31> t<Packed_dimension> p<32> c<30> l<2:5> el<2:11>
                          n<> u<30> t<Constant_range> p<31> c<25> l<2:6> el<2:10>
                            n<> u<25> t<Constant_expression> p<30> c<24> s<29> l<2:6> el<2:8>
                              n<> u<24> t<Constant_primary> p<25> c<23> l<2:6> el<2:8>
                                n<> u<23> t<Primary_literal> p<24> c<22> l<2:6> el<2:8>
                                  n<15> u<22> t<INT_CONST> p<23> l<2:6> el<2:8>
                            n<> u<29> t<Constant_expression> p<30> c<28> l<2:9> el<2:10>
                              n<> u<28> t<Constant_primary> p<29> c<27> l<2:9> el<2:10>
                                n<> u<27> t<Primary_literal> p<28> c<26> l<2:9> el<2:10>
                                  n<0> u<26> t<INT_CONST> p<27> l<2:9> el<2:10>
                      n<> u<35> t<Variable_decl_assignment_list> p<36> c<34> l<2:12> el<2:16>
                        n<> u<34> t<Variable_decl_assignment> p<35> c<33> l<2:12> el<2:16>
                          n<data> u<33> t<STRING_CONST> p<34> l<2:12> el<2:16>
        n<> u<104> t<Non_port_module_item> p<106> c<103> s<105> l<4:1> el<6:4>
          n<> u<103> t<Module_or_generate_item> p<104> c<102> l<4:1> el<6:4>
            n<> u<102> t<Module_common_item> p<103> c<101> l<4:1> el<6:4>
              n<> u<101> t<Always_construct> p<102> c<43> l<4:1> el<6:4>
                n<> u<43> t<ALWAYS> p<101> s<100> l<4:1> el<4:7>
                n<> u<100> t<Statement> p<101> c<99> l<4:8> el<6:4>
                  n<> u<99> t<Statement_item> p<100> c<98> l<4:8> el<6:4>
                    n<> u<98> t<Procedural_timing_control_statement> p<99> c<51> l<4:8> el<6:4>
                      n<> u<51> t<Procedural_timing_control> p<98> c<50> s<97> l<4:8> el<4:22>
                        n<> u<50> t<Event_control> p<51> c<49> l<4:8> el<4:22>
                          n<> u<49> t<Event_expression> p<50> c<44> l<4:10> el<4:21>
                            n<> u<44> t<Edge_Posedge> p<49> s<48> l<4:10> el<4:17>
                            n<> u<48> t<Expression> p<49> c<47> l<4:18> el<4:21>
                              n<> u<47> t<Primary> p<48> c<46> l<4:18> el<4:21>
                                n<> u<46> t<Primary_literal> p<47> c<45> l<4:18> el<4:21>
                                  n<clk> u<45> t<STRING_CONST> p<46> l<4:18> el<4:21>
                      n<> u<97> t<Statement_or_null> p<98> c<96> l<4:23> el<6:4>
                        n<> u<96> t<Statement> p<97> c<95> l<4:23> el<6:4>
                          n<> u<95> t<Statement_item> p<96> c<94> l<4:23> el<6:4>
                            n<> u<94> t<Seq_block> p<95> c<92> l<4:23> el<6:4>
                              n<> u<92> t<Statement_or_null> p<94> c<91> s<93> l<5:3> el<5:30>
                                n<> u<91> t<Statement> p<92> c<90> l<5:3> el<5:30>
                                  n<> u<90> t<Statement_item> p<91> c<89> l<5:3> el<5:30>
                                    n<> u<89> t<Nonblocking_assignment> p<90> c<66> l<5:3> el<5:29>
                                      n<> u<66> t<Variable_lvalue> p<89> c<53> s<88> l<5:3> el<5:12>
                                        n<> u<53> t<Ps_or_hierarchical_identifier> p<66> c<52> s<65> l<5:3> el<5:7>
                                          n<data> u<52> t<STRING_CONST> p<53> l<5:3> el<5:7>
                                        n<> u<65> t<Select> p<66> c<54> l<5:7> el<5:12>
                                          n<> u<54> t<Bit_select> p<65> s<64> l<5:7> el<5:7>
                                          n<> u<64> t<Part_select_range> p<65> c<63> l<5:8> el<5:11>
                                            n<> u<63> t<Constant_range> p<64> c<58> l<5:8> el<5:11>
                                              n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<5:8> el<5:9>
                                                n<> u<57> t<Constant_primary> p<58> c<56> l<5:8> el<5:9>
                                                  n<> u<56> t<Primary_literal> p<57> c<55> l<5:8> el<5:9>
                                                    n<7> u<55> t<INT_CONST> p<56> l<5:8> el<5:9>
                                              n<> u<62> t<Constant_expression> p<63> c<61> l<5:10> el<5:11>
                                                n<> u<61> t<Constant_primary> p<62> c<60> l<5:10> el<5:11>
                                                  n<> u<60> t<Primary_literal> p<61> c<59> l<5:10> el<5:11>
                                                    n<0> u<59> t<INT_CONST> p<60> l<5:10> el<5:11>
                                      n<> u<88> t<Expression> p<89> c<82> l<5:16> el<5:29>
                                        n<> u<82> t<Expression> p<88> c<81> s<87> l<5:16> el<5:25>
                                          n<> u<81> t<Primary> p<82> c<80> l<5:16> el<5:25>
                                            n<> u<80> t<Complex_func_call> p<81> c<67> l<5:16> el<5:25>
                                              n<data> u<67> t<STRING_CONST> p<80> s<79> l<5:16> el<5:20>
                                              n<> u<79> t<Select> p<80> c<68> l<5:20> el<5:25>
                                                n<> u<68> t<Bit_select> p<79> s<78> l<5:20> el<5:20>
                                                n<> u<78> t<Part_select_range> p<79> c<77> l<5:21> el<5:24>
                                                  n<> u<77> t<Constant_range> p<78> c<72> l<5:21> el<5:24>
                                                    n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<5:21> el<5:22>
                                                      n<> u<71> t<Constant_primary> p<72> c<70> l<5:21> el<5:22>
                                                        n<> u<70> t<Primary_literal> p<71> c<69> l<5:21> el<5:22>
                                                          n<7> u<69> t<INT_CONST> p<70> l<5:21> el<5:22>
                                                    n<> u<76> t<Constant_expression> p<77> c<75> l<5:23> el<5:24>
                                                      n<> u<75> t<Constant_primary> p<76> c<74> l<5:23> el<5:24>
                                                        n<> u<74> t<Primary_literal> p<75> c<73> l<5:23> el<5:24>
                                                          n<0> u<73> t<INT_CONST> p<74> l<5:23> el<5:24>
                                        n<> u<87> t<BinOp_Plus> p<88> s<86> l<5:26> el<5:27>
                                        n<> u<86> t<Expression> p<88> c<85> l<5:28> el<5:29>
                                          n<> u<85> t<Primary> p<86> c<84> l<5:28> el<5:29>
                                            n<> u<84> t<Primary_literal> p<85> c<83> l<5:28> el<5:29>
                                              n<2> u<83> t<INT_CONST> p<84> l<5:28> el<5:29>
                              n<> u<93> t<END> p<94> l<6:1> el<6:4>
        n<> u<105> t<ENDMODULE> p<106> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectElab/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
Constant                                               7
Design                                                 1
EventControl                                           1
LogicNet                                               3
LogicTypespec                                          3
Module                                                 1
Operation                                              2
PartSelect                                             2
Port                                                   2
Range                                                  1
RefObj                                                 1
RefTypespec                                            3
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectElab/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiTypedef:
  \_LogicTypespec: , line:1:20, endln:1:23
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:11
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:2:5, endln:2:11
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:11
      |vpiLeftRange:
      \_Constant: , line:2:6, endln:2:8
        |vpiParent:
        \_Range: , line:2:5, endln:2:11
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:9, endln:2:10
        |vpiParent:
        \_Range: , line:2:5, endln:2:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:1:20, endln:1:23
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:20, endln:1:23
  |vpiImportTypespec:
  \_LogicNet: (work@test.state), line:1:24, endln:1:29
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@test.state), line:1:20, endln:1:23
      |vpiParent:
      \_LogicNet: (work@test.state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_LogicTypespec: , line:1:20, endln:1:23
    |vpiName:state
    |vpiFullName:work@test.state
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@test.clk), line:1:37, endln:1:40
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:11
  |vpiImportTypespec:
  \_LogicNet: (work@test.data), line:2:12, endln:2:16
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@test.data), line:2:1, endln:2:11
      |vpiParent:
      \_LogicNet: (work@test.data), line:2:12, endln:2:16
      |vpiFullName:work@test.data
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:11
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:20, endln:1:23
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.state), line:1:24, endln:1:29
  |vpiNet:
  \_LogicNet: (work@test.clk), line:1:37, endln:1:40
  |vpiNet:
  \_LogicNet: (work@test.data), line:2:12, endln:2:16
  |vpiPort:
  \_Port: (state), line:1:24, endln:1:29
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:state
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@test.state), line:1:20, endln:1:23
      |vpiParent:
      \_Port: (state), line:1:24, endln:1:29
      |vpiFullName:work@test.state
      |vpiActual:
      \_LogicTypespec: , line:1:20, endln:1:23
  |vpiPort:
  \_Port: (clk), line:1:37, endln:1:40
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:4:1, endln:6:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/PartSelectElab/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_EventControl: , line:4:8, endln:4:22
      |vpiParent:
      \_Always: , line:4:1, endln:6:4
      |vpiCondition:
      \_Operation: , line:4:10, endln:4:21
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@test.clk), line:4:18, endln:4:21
          |vpiParent:
          \_Operation: , line:4:10, endln:4:21
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_LogicNet: (work@test.clk), line:1:37, endln:1:40
      |vpiStmt:
      \_Begin: (work@test), line:4:23, endln:6:4
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiFullName:work@test
        |vpiStmt:
        \_Assignment: , line:5:3, endln:5:29
          |vpiParent:
          \_Begin: (work@test), line:4:23, endln:6:4
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:5:16, endln:5:29
            |vpiParent:
            \_Assignment: , line:5:3, endln:5:29
            |vpiOpType:24
            |vpiOperand:
            \_PartSelect: data (work@test.data), line:5:16, endln:5:25
              |vpiParent:
              \_Operation: , line:5:16, endln:5:29
              |vpiName:data
              |vpiFullName:work@test.data
              |vpiDefName:data
              |vpiActual:
              \_LogicNet: (work@test.data), line:2:12, endln:2:16
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_Constant: , line:5:21, endln:5:22
                |vpiParent:
                \_PartSelect: data (work@test.data), line:5:16, endln:5:25
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
                |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:5:23, endln:5:24
                |vpiParent:
                \_PartSelect: data (work@test.data), line:5:16, endln:5:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:5:28, endln:5:29
              |vpiParent:
              \_Operation: , line:5:16, endln:5:29
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLhs:
          \_PartSelect: data (work@test.data), line:5:8, endln:5:11
            |vpiParent:
            \_Assignment: , line:5:3, endln:5:29
            |vpiName:data
            |vpiFullName:work@test.data
            |vpiDefName:data
            |vpiActual:
            \_LogicNet: (work@test.data), line:2:12, endln:2:16
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:5:8, endln:5:9
              |vpiParent:
              \_PartSelect: data (work@test.data), line:5:8, endln:5:11
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:5:10, endln:5:11
              |vpiParent:
              \_PartSelect: data (work@test.data), line:5:8, endln:5:11
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
