<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'KPN_1/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:42.362-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:42.331-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x0' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:42.316-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x0' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:42.302-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.799-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.770-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.757-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.742-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.727-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.713-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.372-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:41.358-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:40.378-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:40.341-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:39.318-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:39.240-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:39.227-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:38.693-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:37.959-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:37.583-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:37.570-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:36.319-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:36.282-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:35.251-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:35.183-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:35.170-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:33.274-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'gvt' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:32.909-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'gvt_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:32.688-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:28.442-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:28.157-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:28.142-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:27.228-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:26.949-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:26.932-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:25.912-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:25.897-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:23.932-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:23.672-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:23.658-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:22.544-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:22.296-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:22.281-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:21.293-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:21.280-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:20.151-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:20.135-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:19.887-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:19.873-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:19.621-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:19.606-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:19.354-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:19.339-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'commit_control_top' consists of the following:&#x9;'load' operation ('gvt_load') on static variable 'gvt' [19]  (0 ns)&#xA;&#x9;fifo write operation ('lpcore_commit_time_stream_1_write_ln174', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'lpcore_commit_time_stream_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [37]  (1.83 ns)&#xA;&#x9;blocking operation 2.11 ns on control path)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:18.834-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (3.937ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:18.828-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'event_router_top' consists of the following:&#x9;fifo read operation ('lpcore_output_event_stream_0_read', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'lpcore_output_event_stream_0' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.83 ns)&#xA;&#x9;fifo write operation ('lpcore_enqueue_event_stream_1_write_ln174', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'lpcore_enqueue_event_stream_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [27]  (1.83 ns)&#xA;&#x9;blocking operation 0.287 ns on control path)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:18.119-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (3.937ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:18.113-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'KPN.1' to 'KPN_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:18.065-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel&lt;1>' to 'lpcore_kernel_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.927-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;1>' to 'cancellation_unit_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.920-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.914-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.908-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_processor_top&lt;1>' to 'event_processor_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.901-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;1>' to 'state_buffer_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.896-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.888-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.881-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;1>' to 'event_queue_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.875-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.868-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.862-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top&lt;1>' to 'lpcore_control_top_1_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.856-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.849-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.844-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel&lt;0>' to 'lpcore_kernel_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.837-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>' to 'cancellation_unit_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.829-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.823-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.817-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_processor_top&lt;0>' to 'event_processor_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.811-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>' to 'state_buffer_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.803-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-16T17:28:17.798-0400" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
