@W: FX1172 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":92:7:92:10|User-specified initial value defined for instance led is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":75:0:75:5|User-specified initial value defined for instance counter[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":75:0:75:5|User-specified initial value defined for instance i[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":75:0:75:5|User-specified initial value defined for instance state[2:0] is being ignored due to limitations in architecture. 
@W: MT530 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":75:0:75:5|Found inferred clock sos_blinker|clk which controls 38 sequential elements including counter[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":92:7:92:10|Found inferred clock sos_blinker|un1_led4_1_inferred_clock which controls 1 sequential elements including led. This clock has no specified timing constraint which may adversely impact design performance. 
