set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {RegCarga.vho RegCarga_vhd.sdo}}
	{{"Fast Model"} {RegCarga_fast.vho RegCarga_vhd_fast.sdo}}
}
