library ieee;
use ieee.std_logic_1164.all;

entity A is
	port(I : in std_logic_vector(31 downto 0); O : out std_logic_vector(7 downto 0));
end A;

architecture B of A is
begin
	O <= I(31 downto 32-8);
end B;