Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 21 15:29:34 2025
| Host         : PC1343 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (17)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_hk/daisy_mode_o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.256        0.000                      0                 3868        0.052        0.000                      0                 3868        1.000        0.000                       0                  1962  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         
  par_clk         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk           1.672        0.000                      0                 1229        0.074        0.000                      0                 1229        3.020        0.000                       0                   654  
  pll_dac_clk_1x        0.570        0.000                      0                   43        0.182        0.000                      0                   43        3.500        0.000                       0                    21  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_ser_clk                                                                                                                                                       1.845        0.000                       0                     4  
clk_fpga_0              4.730        0.000                      0                   32        0.106        0.000                      0                   32        3.500        0.000                       0                    33  
clk_fpga_3              0.256        0.000                      0                 1969        0.098        0.000                      0                 1969        1.000        0.000                       0                   965  
rx_clk                                                                                                                                                              2.333        0.000                       0                     4  
  par_clk               3.381        0.000                      0                  460        0.052        0.000                      0                  460        3.020        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           3.893        0.000                      0                   28        0.080        0.000                      0                   28  
par_clk         pll_adc_clk           4.476        0.000                      0                  114        0.167        0.000                      0                  114  
pll_adc_clk     pll_dac_clk_1x        5.198        0.000                      0                    2        0.122        0.000                      0                    2  
pll_adc_clk     par_clk               1.163        0.000                      0                   85        0.312        0.000                      0                   85  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        par_clk                  2.181        0.000                      0                   17        1.340        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rand_dat_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.642ns (11.665%)  route 4.861ns (88.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.558    11.466    i_daisy/i_test/adc_rstn_reg[0]
    SLICE_X10Y50         FDRE                                         r  i_daisy/i_test/rand_dat_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/i_test/adc_clk
    SLICE_X10Y50         FDRE                                         r  i_daisy/i_test/rand_dat_reg[15]/C
                         clock pessimism              0.343    13.731    
                         clock uncertainty           -0.069    13.662    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    13.138    i_daisy/i_test/rand_dat_reg[15]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rand_work_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.642ns (11.665%)  route 4.861ns (88.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.558    11.466    i_daisy/i_test/adc_rstn_reg[0]
    SLICE_X10Y50         FDRE                                         r  i_daisy/i_test/rand_work_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/i_test/adc_clk
    SLICE_X10Y50         FDRE                                         r  i_daisy/i_test/rand_work_reg[11]/C
                         clock pessimism              0.343    13.731    
                         clock uncertainty           -0.069    13.662    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    13.138    i_daisy/i_test/rand_work_reg[11]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rand_work_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.642ns (11.665%)  route 4.861ns (88.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.558    11.466    i_daisy/i_test/adc_rstn_reg[0]
    SLICE_X10Y50         FDRE                                         r  i_daisy/i_test/rand_work_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/i_test/adc_clk
    SLICE_X10Y50         FDRE                                         r  i_daisy/i_test/rand_work_reg[15]/C
                         clock pessimism              0.343    13.731    
                         clock uncertainty           -0.069    13.662    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    13.138    i_daisy/i_test/rand_work_reg[15]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rand_work_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.642ns (11.665%)  route 4.861ns (88.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.558    11.466    i_daisy/i_test/adc_rstn_reg[0]
    SLICE_X10Y50         FDSE                                         r  i_daisy/i_test/rand_work_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/i_test/adc_clk
    SLICE_X10Y50         FDSE                                         r  i_daisy/i_test/rand_work_reg[16]/C
                         clock pessimism              0.343    13.731    
                         clock uncertainty           -0.069    13.662    
    SLICE_X10Y50         FDSE (Setup_fdse_C_S)       -0.524    13.138    i_daisy/i_test/rand_work_reg[16]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rand_dat_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.642ns (11.665%)  route 4.861ns (88.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.558    11.466    i_daisy/i_test/adc_rstn_reg[0]
    SLICE_X11Y50         FDRE                                         r  i_daisy/i_test/rand_dat_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/i_test/adc_clk
    SLICE_X11Y50         FDRE                                         r  i_daisy/i_test/rand_dat_reg[13]/C
                         clock pessimism              0.343    13.731    
                         clock uncertainty           -0.069    13.662    
    SLICE_X11Y50         FDRE (Setup_fdre_C_R)       -0.429    13.233    i_daisy/i_test/rand_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rand_dat_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.642ns (11.665%)  route 4.861ns (88.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.558    11.466    i_daisy/i_test/adc_rstn_reg[0]
    SLICE_X11Y50         FDRE                                         r  i_daisy/i_test/rand_dat_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/i_test/adc_clk
    SLICE_X11Y50         FDRE                                         r  i_daisy/i_test/rand_dat_reg[14]/C
                         clock pessimism              0.343    13.731    
                         clock uncertainty           -0.069    13.662    
    SLICE_X11Y50         FDRE (Setup_fdre_C_R)       -0.429    13.233    i_daisy/i_test/rand_dat_reg[14]
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_done_reg_inv/S
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.642ns (11.664%)  route 4.862ns (88.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.559    11.466    i_hk/dna_cnt_reg[8]_0
    SLICE_X16Y42         FDSE                                         r  i_hk/dna_done_reg_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.499    13.389    i_hk/adc_clk
    SLICE_X16Y42         FDSE                                         r  i_hk/dna_done_reg_inv/C
                         clock pessimism              0.458    13.847    
                         clock uncertainty           -0.069    13.778    
    SLICE_X16Y42         FDSE (Setup_fdse_C_S)       -0.524    13.254    i_hk/dna_done_reg_inv
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_read_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.642ns (11.664%)  route 4.862ns (88.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.559    11.466    i_hk/dna_cnt_reg[8]_0
    SLICE_X16Y42         FDRE                                         r  i_hk/dna_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.499    13.389    i_hk/adc_clk
    SLICE_X16Y42         FDRE                                         r  i_hk/dna_read_reg/C
                         clock pessimism              0.458    13.847    
                         clock uncertainty           -0.069    13.778    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.524    13.254    i_hk/dna_read_reg
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_shift_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.642ns (11.664%)  route 4.862ns (88.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.559    11.466    i_hk/dna_cnt_reg[8]_0
    SLICE_X16Y42         FDRE                                         r  i_hk/dna_shift_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.499    13.389    i_hk/adc_clk
    SLICE_X16Y42         FDRE                                         r  i_hk/dna_shift_reg/C
                         clock pessimism              0.458    13.847    
                         clock uncertainty           -0.069    13.778    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.524    13.254    i_hk/dna_shift_reg
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.642ns (11.664%)  route 4.862ns (88.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.729     5.962    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.518     6.480 f  adc_rstn_reg/Q
                         net (fo=70, routed)          1.303     7.783    i_daisy/i_test/rstn
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  i_daisy/i_test/ack_cnt[0]_i_1/O
                         net (fo=238, routed)         3.559    11.466    i_hk/dna_cnt_reg[8]_0
    SLICE_X17Y42         FDRE                                         r  i_hk/dna_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.499    13.389    i_hk/adc_clk
    SLICE_X17Y42         FDRE                                         r  i_hk/dna_cnt_reg[0]/C
                         clock pessimism              0.458    13.847    
                         clock uncertainty           -0.069    13.778    
    SLICE_X17Y42         FDRE (Setup_fdre_C_R)       -0.429    13.349    i_hk/dna_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_daisy/sys_rdata_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.264%)  route 0.243ns (53.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.567     1.982    i_daisy/adc_clk
    SLICE_X6Y49          FDRE                                         r  i_daisy/sys_rdata_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_daisy/sys_rdata_o_reg[26]/Q
                         net (fo=1, routed)           0.243     2.389    ps/axi_slave_gp0/sys_rdata_o[26]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.045     2.434 r  ps/axi_slave_gp0/axi\\.RDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     2.434    ps/axi_slave_gp0/sys_bus_interconnect/bus_s_rdata[26]
    SLICE_X3Y50          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.853     2.394    ps/axi_slave_gp0/adc_clk
    SLICE_X3Y50          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[26]/C
                         clock pessimism             -0.125     2.269    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     2.360    ps/axi_slave_gp0/axi\\.RDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_hk/sys_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.840%)  route 0.281ns (60.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.582     1.997    i_hk/adc_clk
    SLICE_X1Y50          FDRE                                         r  i_hk/sys_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  i_hk/sys_rdata_reg[24]/Q
                         net (fo=1, routed)           0.281     2.419    ps/axi_slave_gp0/axi\\.RDATA_reg[31]_1[24]
    SLICE_X0Y49          LUT4 (Prop_lut4_I1_O)        0.045     2.464 r  ps/axi_slave_gp0/axi\\.RDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     2.464    ps/axi_slave_gp0/sys_bus_interconnect/bus_s_rdata[24]
    SLICE_X0Y49          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.852     2.393    ps/axi_slave_gp0/adc_clk
    SLICE_X0Y49          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[24]/C
                         clock pessimism             -0.125     2.268    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     2.388    ps/axi_slave_gp0/axi\\.RDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/axi\\.RDATA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RDATA[31]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.848%)  route 0.264ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    ps/axi_slave_gp0/adc_clk
    SLICE_X2Y50          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  ps/axi_slave_gp0/axi\\.RDATA_reg[31]/Q
                         net (fo=1, routed)           0.264     2.404    ps/system_i/processing_system7/inst/M_AXI_GP0_RDATA[31]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[31])
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/axi\\.RDATA_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RDATA[29]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.698%)  route 0.265ns (65.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    ps/axi_slave_gp0/adc_clk
    SLICE_X2Y50          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  ps/axi_slave_gp0/axi\\.RDATA_reg[29]/Q
                         net (fo=1, routed)           0.265     2.406    ps/system_i/processing_system7/inst/M_AXI_GP0_RDATA[29]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[29])
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.696%)  route 0.252ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.585     2.000    i_hk/adc_clk
    SLICE_X2Y46          FDRE                                         r  i_hk/dna_value_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.128     2.128 r  i_hk/dna_value_reg[55]/Q
                         net (fo=2, routed)           0.252     2.380    i_hk/dna_value_reg[56]_0[53]
    SLICE_X0Y50          FDRE                                         r  i_hk/dna_value_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.851     2.392    i_hk/adc_clk
    SLICE_X0Y50          FDRE                                         r  i_hk/dna_value_reg[56]/C
                         clock pessimism             -0.125     2.267    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.011     2.278    i_hk/dna_value_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.561%)  route 0.257ns (63.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.582     1.997    i_hk/adc_clk
    SLICE_X0Y50          FDRE                                         r  i_hk/dna_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     2.145 r  i_hk/dna_value_reg[31]/Q
                         net (fo=2, routed)           0.257     2.402    i_hk/dna_value_reg[56]_0[30]
    SLICE_X2Y46          FDRE                                         r  i_hk/dna_value_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.853     2.394    i_hk/adc_clk
    SLICE_X2Y46          FDRE                                         r  i_hk/dna_value_reg[32]/C
                         clock pessimism             -0.125     2.269    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.019     2.288    i_hk/dna_value_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rand_work_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rand_work_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.815%)  route 0.303ns (59.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.565     1.980    i_daisy/i_test/adc_clk
    SLICE_X10Y50         FDRE                                         r  i_daisy/i_test/rand_work_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     2.144 r  i_daisy/i_test/rand_work_reg[11]/Q
                         net (fo=2, routed)           0.303     2.447    i_daisy/i_test/rand_work[11]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.492 r  i_daisy/i_test/rand_work[10]_i_1/O
                         net (fo=1, routed)           0.000     2.492    i_daisy/i_test/p_1_out[10]
    SLICE_X10Y49         FDRE                                         r  i_daisy/i_test/rand_work_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.835     2.376    i_daisy/i_test/adc_clk
    SLICE_X10Y49         FDRE                                         r  i_daisy/i_test/rand_work_reg[10]/C
                         clock pessimism             -0.125     2.251    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.120     2.371    i_daisy/i_test/rand_work_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.834%)  route 0.202ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.586     2.001    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     2.165 r  adc_rstn_reg/Q
                         net (fo=70, routed)          0.202     2.367    i_hk/rstn
    SLICE_X1Y50          FDRE                                         r  i_hk/sys_rdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.851     2.392    i_hk/adc_clk
    SLICE_X1Y50          FDRE                                         r  i_hk/sys_rdata_reg[24]/C
                         clock pessimism             -0.125     2.267    
    SLICE_X1Y50          FDRE (Hold_fdre_C_CE)       -0.039     2.228    i_hk/sys_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.834%)  route 0.202ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.586     2.001    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     2.165 r  adc_rstn_reg/Q
                         net (fo=70, routed)          0.202     2.367    i_hk/rstn
    SLICE_X1Y50          FDRE                                         r  i_hk/sys_rdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.851     2.392    i_hk/adc_clk
    SLICE_X1Y50          FDRE                                         r  i_hk/sys_rdata_reg[28]/C
                         clock pessimism             -0.125     2.267    
    SLICE_X1Y50          FDRE (Hold_fdre_C_CE)       -0.039     2.228    i_hk/sys_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.834%)  route 0.202ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.586     2.001    adc_clk
    SLICE_X4Y48          FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     2.165 r  adc_rstn_reg/Q
                         net (fo=70, routed)          0.202     2.367    i_hk/rstn
    SLICE_X1Y50          FDRE                                         r  i_hk/sys_rdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.851     2.392    i_hk/adc_clk
    SLICE_X1Y50          FDRE                                         r  i_hk/sys_rdata_reg[30]/C
                         clock pessimism             -0.125     2.267    
    SLICE_X1Y50          FDRE (Hold_fdre_C_CE)       -0.039     2.228    i_hk/sys_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_adc_clk/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X0Y46    i_daisy/i_tx/i_oserdese/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X42Y35    adc_dat_reg[0][0]/C
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X42Y34    adc_dat_reg[0][10]/C
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X42Y34    adc_dat_reg[0][11]/C
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X43Y34    adc_dat_reg[0][12]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y35    adc_dat_reg[0][13]/C
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X42Y35    adc_dat_reg[0][1]/C
Min Period        n/a     FDSE/C             n/a            1.000         8.000       7.000      SLICE_X42Y35    adc_dat_reg[0][2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[28]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[19]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[28]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[19]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X42Y35    adc_dat_reg[0][0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X42Y34    adc_dat_reg[0][10]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X42Y34    adc_dat_reg[0][11]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X43Y34    adc_dat_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y35    adc_dat_reg[0][13]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X42Y35    adc_dat_reg[0][1]/C
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[28]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[19]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[28]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y51    i_daisy/i_test/rand_work_reg[19]_srl3___i_daisy_i_test_rand_work_reg_r_1/CLK
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X43Y17    adc_dat_reg[1][4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X43Y17    adc_dat_reg[1][5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X43Y17    adc_dat_reg[1][6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X43Y17    adc_dat_reg[1][7]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X43Y17    adc_dat_reg[1][8]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X43Y17    adc_dat_reg[1][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.456ns (18.449%)  route 2.016ns (81.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.016     8.446    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.456ns (18.626%)  route 1.992ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.992     8.422    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.456ns (18.644%)  route 1.990ns (81.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.990     8.420    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.062%)  route 1.936ns (80.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_dat_a_reg[12]/Q
                         net (fo=13, routed)          1.936     8.366    dac_dat_a[12]
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     8.985    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.456ns (19.063%)  route 1.936ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_dat_a_reg[12]/Q
                         net (fo=13, routed)          1.936     8.366    dac_dat_a[12]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     8.985    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.456ns (18.929%)  route 1.953ns (81.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.953     8.383    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.456ns (18.988%)  route 1.946ns (81.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.946     8.376    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.456ns (19.438%)  route 1.890ns (80.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_dat_a_reg[12]/Q
                         net (fo=13, routed)          1.890     8.320    dac_dat_a[12]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     8.980    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.456ns (19.437%)  route 1.890ns (80.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_dat_a_reg[12]/Q
                         net (fo=13, routed)          1.890     8.320    dac_dat_a[12]
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -0.834     8.983    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.175%)  route 1.922ns (80.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.741     5.974    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.922     8.352    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  0.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.451%)  route 0.548ns (79.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.548     2.693    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.996%)  route 0.643ns (82.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.643     2.787    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.817%)  route 0.650ns (82.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.650     2.795    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.469%)  route 0.715ns (83.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.715     2.859    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.358%)  route 0.721ns (83.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.721     2.865    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.148%)  route 0.732ns (83.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.732     2.876    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.141ns (15.311%)  route 0.780ns (84.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.780     2.924    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.261%)  route 0.783ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.783     2.927    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.333%)  route 0.779ns (84.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.779     2.923    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.809%)  route 0.811ns (85.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.588     2.003    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     2.144 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.811     2.955    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_b_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_b_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    dac_dat_b_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y6   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_ser_clk/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X0Y46    i_daisy/i_tx/i_oserdese/CLK
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y28    i_daisy/i_tx/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.920ns (63.569%)  route 1.100ns (36.431%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.722    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.056 r  locked_pll_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.056    locked_pll_cnt_reg[28]_i_1_n_6
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.542    10.734    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[29]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.062    10.787    locked_pll_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 1.899ns (63.314%)  route 1.100ns (36.686%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.722    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.035 r  locked_pll_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.035    locked_pll_cnt_reg[28]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.542    10.734    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[31]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.062    10.787    locked_pll_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.825ns (62.386%)  route 1.100ns (37.614%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.722    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.961 r  locked_pll_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.961    locked_pll_cnt_reg[28]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.542    10.734    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[30]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.062    10.787    locked_pll_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 1.809ns (62.179%)  route 1.100ns (37.821%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.722    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.945 r  locked_pll_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.945    locked_pll_cnt_reg[28]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.542    10.734    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[28]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.062    10.787    locked_pll_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.806ns (62.155%)  route 1.100ns (37.845%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.942 r  locked_pll_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.942    locked_pll_cnt_reg[24]_i_1_n_6
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.552    10.744    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[25]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062    10.949    locked_pll_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 1.785ns (61.880%)  route 1.100ns (38.120%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.921 r  locked_pll_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.921    locked_pll_cnt_reg[24]_i_1_n_4
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.552    10.744    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[27]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062    10.949    locked_pll_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.711ns (60.876%)  route 1.100ns (39.124%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.847 r  locked_pll_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.847    locked_pll_cnt_reg[24]_i_1_n_5
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.552    10.744    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[26]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062    10.949    locked_pll_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.695ns (60.652%)  route 1.100ns (39.348%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.831 r  locked_pll_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.831    locked_pll_cnt_reg[24]_i_1_n_7
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.552    10.744    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[24]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062    10.949    locked_pll_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 1.692ns (60.610%)  route 1.100ns (39.390%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.828 r  locked_pll_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.828    locked_pll_cnt_reg[20]_i_1_n_6
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.552    10.744    fclk[0]
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[21]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.062    10.949    locked_pll_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 1.671ns (60.311%)  route 1.100ns (39.689%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.728     3.036    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  locked_pll_cnt_reg[9]/Q
                         net (fo=2, routed)           1.100     4.592    locked_pll_cnt_reg[9]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.266 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.807 r  locked_pll_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.807    locked_pll_cnt_reg[20]_i_1_n_4
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.552    10.744    fclk[0]
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[23]/C
                         clock pessimism              0.267    11.012    
                         clock uncertainty           -0.125    10.887    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.062    10.949    locked_pll_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  5.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.355ns (74.232%)  route 0.123ns (25.768%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.586     0.927    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  locked_pll_cnt_reg[27]/Q
                         net (fo=2, routed)           0.123     1.190    locked_pll_cnt_reg[27]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.350 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.351    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.405 r  locked_pll_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.405    locked_pll_cnt_reg[28]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[28]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.299    locked_pll_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.366ns (74.811%)  route 0.123ns (25.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.586     0.927    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  locked_pll_cnt_reg[27]/Q
                         net (fo=2, routed)           0.123     1.190    locked_pll_cnt_reg[27]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.350 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.351    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.416 r  locked_pll_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.416    locked_pll_cnt_reg[28]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[30]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.299    locked_pll_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.391ns (76.036%)  route 0.123ns (23.964%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.586     0.927    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  locked_pll_cnt_reg[27]/Q
                         net (fo=2, routed)           0.123     1.190    locked_pll_cnt_reg[27]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.350 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.351    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.441 r  locked_pll_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.441    locked_pll_cnt_reg[28]_i_1_n_6
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[29]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.299    locked_pll_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.391ns (76.036%)  route 0.123ns (23.964%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.586     0.927    fclk[0]
    SLICE_X5Y49          FDRE                                         r  locked_pll_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  locked_pll_cnt_reg[27]/Q
                         net (fo=2, routed)           0.123     1.190    locked_pll_cnt_reg[27]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.350 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.351    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.441 r  locked_pll_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.441    locked_pll_cnt_reg[28]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y50          FDRE                                         r  locked_pll_cnt_reg[31]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.299    locked_pll_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.585     0.926    fclk[0]
    SLICE_X5Y46          FDRE                                         r  locked_pll_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  locked_pll_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.184    locked_pll_cnt_reg[15]
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.292 r  locked_pll_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.292    locked_pll_cnt_reg[12]_i_1_n_4
    SLICE_X5Y46          FDRE                                         r  locked_pll_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y46          FDRE                                         r  locked_pll_cnt_reg[15]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105     1.031    locked_pll_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.586     0.927    fclk[0]
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  locked_pll_cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.188    locked_pll_cnt_reg[23]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  locked_pll_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    locked_pll_cnt_reg[20]_i_1_n_4
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.854     1.224    fclk[0]
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[23]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.105     1.032    locked_pll_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.585     0.926    fclk[0]
    SLICE_X5Y43          FDRE                                         r  locked_pll_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  locked_pll_cnt_reg[3]/Q
                         net (fo=2, routed)           0.122     1.188    locked_pll_cnt_reg[3]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  locked_pll_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.296    locked_pll_cnt_reg[0]_i_2_n_4
    SLICE_X5Y43          FDRE                                         r  locked_pll_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y43          FDRE                                         r  locked_pll_cnt_reg[3]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.105     1.031    locked_pll_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.585     0.926    fclk[0]
    SLICE_X5Y44          FDRE                                         r  locked_pll_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  locked_pll_cnt_reg[4]/Q
                         net (fo=2, routed)           0.115     1.182    locked_pll_cnt_reg[4]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.297 r  locked_pll_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.297    locked_pll_cnt_reg[4]_i_1_n_7
    SLICE_X5Y44          FDRE                                         r  locked_pll_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y44          FDRE                                         r  locked_pll_cnt_reg[4]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105     1.031    locked_pll_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.585     0.926    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  locked_pll_cnt_reg[8]/Q
                         net (fo=2, routed)           0.115     1.182    locked_pll_cnt_reg[8]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.297 r  locked_pll_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.297    locked_pll_cnt_reg[8]_i_1_n_7
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.853     1.223    fclk[0]
    SLICE_X5Y45          FDRE                                         r  locked_pll_cnt_reg[8]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.105     1.031    locked_pll_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.586     0.927    fclk[0]
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  locked_pll_cnt_reg[20]/Q
                         net (fo=2, routed)           0.115     1.183    locked_pll_cnt_reg[20]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.298 r  locked_pll_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.298    locked_pll_cnt_reg[20]_i_1_n_7
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.854     1.224    fclk[0]
    SLICE_X5Y48          FDRE                                         r  locked_pll_cnt_reg[20]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.105     1.032    locked_pll_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7  ps/fclk_buf[0]/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y43    locked_pll_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    locked_pll_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    locked_pll_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    locked_pll_cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    locked_pll_cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y45    locked_pll_cnt_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y45    locked_pll_cnt_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y43    locked_pll_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y45    locked_pll_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y43    locked_pll_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y43    locked_pll_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y43    locked_pll_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y43    locked_pll_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    locked_pll_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.386ns (51.603%)  route 2.238ns (48.397%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 7.669 - 5.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.659     2.967    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X11Y68         FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_fdse_C_Q)         0.419     3.386 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.912     4.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.321     4.619 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.318     4.937    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.332     5.269 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.565     5.834    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124     5.958 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.958    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.491 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.491    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.608 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.608    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.847 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.443     7.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.301     7.591 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     7.591    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X14Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.477     7.669    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X14Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230     7.899    
                         clock uncertainty           -0.083     7.816    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.031     7.847    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.382ns (30.173%)  route 3.198ns (69.827%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X10Y73         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.478     3.438 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/Q
                         net (fo=6, routed)           1.008     4.446    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[4]
    SLICE_X14Y75         LUT3 (Prop_lut3_I0_O)        0.324     4.770 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0/O
                         net (fo=2, routed)           0.642     5.411    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I2_O)        0.332     5.743 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.731     6.474    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.598 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[2]_i_1__0/O
                         net (fo=3, routed)           0.818     7.416    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len[2]
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.540 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.540    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X11Y76         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.482     7.674    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X11Y76         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.029     7.850    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.410ns (30.597%)  route 3.198ns (69.403%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X10Y73         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.478     3.438 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/Q
                         net (fo=6, routed)           1.008     4.446    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[4]
    SLICE_X14Y75         LUT3 (Prop_lut3_I0_O)        0.324     4.770 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0/O
                         net (fo=2, routed)           0.642     5.411    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I2_O)        0.332     5.743 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.731     6.474    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.598 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[2]_i_1__0/O
                         net (fo=3, routed)           0.818     7.416    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len[2]
    SLICE_X11Y76         LUT4 (Prop_lut4_I3_O)        0.152     7.568 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.568    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X11Y76         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.482     7.674    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X11Y76         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.075     7.896    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 2.358ns (51.466%)  route 2.224ns (48.534%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.659     2.967    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X11Y68         FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_fdse_C_Q)         0.419     3.386 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.912     4.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.321     4.619 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.318     4.937    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.332     5.269 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.565     5.834    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124     5.958 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.958    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.491 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.491    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.814 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.429     7.243    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.306     7.549 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.549    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X11Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.483     7.675    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.264     7.939    
                         clock uncertainty           -0.083     7.856    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.031     7.887    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 2.468ns (54.090%)  route 2.095ns (45.910%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.659     2.967    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X11Y68         FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_fdse_C_Q)         0.419     3.386 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.912     4.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.321     4.619 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.318     4.937    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.332     5.269 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.565     5.834    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124     5.958 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.958    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.491 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.491    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.608 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.608    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.923 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300     7.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.307     7.530 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     7.530    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X11Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.483     7.675    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.264     7.939    
                         clock uncertainty           -0.083     7.856    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.032     7.888    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.475ns (54.089%)  route 2.101ns (45.911%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.659     2.967    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X11Y68         FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_fdse_C_Q)         0.419     3.386 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.912     4.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.321     4.619 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.318     4.937    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.332     5.269 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.565     5.834    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124     5.958 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.958    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.491 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.491    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.608 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.608    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.931 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.306     7.237    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X12Y74         LUT3 (Prop_lut3_I0_O)        0.306     7.543 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     7.543    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X12Y74         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.480     7.672    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y74         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264     7.936    
                         clock uncertainty           -0.083     7.853    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.079     7.932    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.351ns (52.601%)  route 2.118ns (47.399%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 7.669 - 5.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.659     2.967    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X11Y68         FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_fdse_C_Q)         0.419     3.386 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.912     4.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.321     4.619 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.318     4.937    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.332     5.269 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.565     5.834    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124     5.958 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.958    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.491 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.491    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.806 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.324     7.129    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X14Y72         LUT3 (Prop_lut3_I0_O)        0.307     7.436 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     7.436    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X14Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.477     7.669    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X14Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230     7.899    
                         clock uncertainty           -0.083     7.816    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.032     7.848    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 2.269ns (50.466%)  route 2.227ns (49.534%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.659     2.967    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X11Y68         FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDSE (Prop_fdse_C_Q)         0.419     3.386 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.912     4.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I0_O)        0.321     4.619 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.318     4.937    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.332     5.269 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.565     5.834    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124     5.958 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.958    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.491 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.491    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.730 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.432     7.162    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.301     7.463 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.463    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X11Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.483     7.675    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y72         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.264     7.939    
                         clock uncertainty           -0.083     7.856    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.029     7.885    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[4]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.900ns (24.129%)  route 2.830ns (75.871%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X10Y73         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.478     3.438 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           1.230     4.668    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_0[6]
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.298     4.966 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=1, routed)           0.899     5.865    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[4]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.124     5.989 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_6/O
                         net (fo=25, routed)          0.701     6.690    ps/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[2]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[4])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.246ns (27.648%)  route 3.261ns (72.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 7.665 - 5.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.650     2.958    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X10Y74         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.507     3.983    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.824     4.931    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X14Y70         LUT4 (Prop_lut4_I3_O)        0.153     5.084 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.900     5.984    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X16Y69         LUT6 (Prop_lut6_I0_O)        0.327     6.311 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.030     7.341    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.465 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1/O
                         net (fo=1, routed)           0.000     7.465    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_9
    SLICE_X16Y74         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.473     7.665    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y74         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]/C
                         clock pessimism              0.230     7.895    
                         clock uncertainty           -0.083     7.812    
    SLICE_X16Y74         FDRE (Setup_fdre_C_D)        0.079     7.891    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.113     1.163    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.065    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.563     0.904    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X7Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.099    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X6Y58          LUT3 (Prop_lut3_I2_O)        0.045     1.144 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1/O
                         net (fo=1, routed)           0.000     1.144    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1_n_0
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.832     1.202    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X6Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.285     0.917    
    SLICE_X6Y58          FDRE (Hold_fdre_C_D)         0.121     1.038    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.078     1.002    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.922    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.078     1.000    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.076     1.000    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.922    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.076     0.998    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.075     0.999    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.298     0.922    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.075     0.997    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.560     0.901    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y65          FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.097    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X9Y65          FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.827     1.197    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y65          FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.901    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.075     0.976    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X2Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.076     1.001    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y66    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y69    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X4Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y60    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y60    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y60    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y59   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y62    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         4.000       2.334      BUFIO_X0Y1    i_daisy/i_rx/i_BUFIO_clk/I
Min Period  n/a     BUFR/I          n/a            1.666         4.000       2.334      BUFR_X0Y1     i_daisy/i_rx/i_BUFR_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.580ns (14.477%)  route 3.426ns (85.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.381     9.085    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/C
                         clock pessimism              0.413    13.025    
                         clock uncertainty           -0.035    12.990    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    12.466    i_daisy/i_test/rx_dat_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.580ns (14.477%)  route 3.426ns (85.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.381     9.085    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/C
                         clock pessimism              0.413    13.025    
                         clock uncertainty           -0.035    12.990    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    12.466    i_daisy/i_test/rx_dat_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.580ns (14.477%)  route 3.426ns (85.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.381     9.085    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/C
                         clock pessimism              0.413    13.025    
                         clock uncertainty           -0.035    12.990    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    12.466    i_daisy/i_test/rx_dat_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.580ns (14.477%)  route 3.426ns (85.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.381     9.085    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/C
                         clock pessimism              0.413    13.025    
                         clock uncertainty           -0.035    12.990    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    12.466    i_daisy/i_test/rx_dat_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.894%)  route 3.314ns (85.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.268     8.972    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[4]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    12.464    i_daisy/i_test/rx_dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.894%)  route 3.314ns (85.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.268     8.972    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[5]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    12.464    i_daisy/i_test/rx_dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.894%)  route 3.314ns (85.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.268     8.972    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[6]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    12.464    i_daisy/i_test/rx_dat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.894%)  route 3.314ns (85.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.268     8.972    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.506    12.610    i_daisy/i_test/CLK
    SLICE_X10Y42         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[7]/C
                         clock pessimism              0.413    13.023    
                         clock uncertainty           -0.035    12.988    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    12.464    i_daisy/i_test/rx_dat_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.580ns (14.995%)  route 3.288ns (85.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.242     8.946    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X10Y47         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/C
                         clock pessimism              0.413    13.025    
                         clock uncertainty           -0.035    12.990    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.524    12.466    i_daisy/i_test/rx_dat_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.580ns (14.995%)  route 3.288ns (85.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.046     7.580    i_daisy/i_test/rx_dat_inc
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.124     7.704 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.242     8.946    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X10Y47         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/C
                         clock pessimism              0.413    13.025    
                         clock uncertainty           -0.035    12.990    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.524    12.466    i_daisy/i_test/rx_dat_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  3.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.265%)  route 0.237ns (62.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.567     1.678    i_daisy/i_test/CLK
    SLICE_X9Y47          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.819 r  i_daisy/i_test/rx_err_cnt_reg[27]/Q
                         net (fo=2, routed)           0.237     2.057    i_daisy/i_test/rx_err_cnt_reg[27]
    SLICE_X8Y51          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X8Y51          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[27]/C
                         clock pessimism             -0.336     1.946    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.059     2.005    i_daisy/i_test/stat_err_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_or_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.623%)  route 0.230ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.559     1.670    i_daisy/i_rx/CLK
    SLICE_X24Y42         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  i_daisy/i_rx/par_dat_r_reg[14]/Q
                         net (fo=2, routed)           0.230     2.064    i_daisy/i_rx/par_dat_r[14]
    SLICE_X18Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/i_rx/CLK
    SLICE_X18Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[14]/C
                         clock pessimism             -0.341     1.938    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.066     2.004    i_daisy/i_rx/par_dat_or_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.567     1.678    i_daisy/i_test/CLK
    SLICE_X10Y47         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.842 r  i_daisy/i_test/rx_dat_cnt_reg[25]/Q
                         net (fo=2, routed)           0.234     2.076    i_daisy/i_test/rx_dat_cnt_reg[25]
    SLICE_X9Y50          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X9Y50          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[25]/C
                         clock pessimism             -0.336     1.946    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     2.016    i_daisy/i_test/stat_dat_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_or_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.553%)  route 0.240ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.559     1.670    i_daisy/i_rx/CLK
    SLICE_X24Y42         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  i_daisy/i_rx/par_dat_r_reg[15]/Q
                         net (fo=2, routed)           0.240     2.075    i_daisy/i_rx/par_dat_r[15]
    SLICE_X18Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/i_rx/CLK
    SLICE_X18Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[15]/C
                         clock pessimism             -0.341     1.938    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.070     2.008    i_daisy/i_rx/par_dat_or_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.116%)  route 0.255ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.567     1.678    i_daisy/i_test/CLK
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.842 r  i_daisy/i_test/rx_dat_cnt_reg[29]/Q
                         net (fo=2, routed)           0.255     2.098    i_daisy/i_test/rx_dat_cnt_reg[29]
    SLICE_X9Y53          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X9Y53          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[29]/C
                         clock pessimism             -0.336     1.945    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.066     2.011    i_daisy/i_test/stat_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_or_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.108%)  route 0.226ns (63.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.560     1.671    i_daisy/i_rx/CLK
    SLICE_X23Y43         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.128     1.799 r  i_daisy/i_rx/par_dat_r_reg[5]/Q
                         net (fo=2, routed)           0.226     2.026    i_daisy/i_rx/par_dat_r[5]
    SLICE_X20Y41         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/i_rx/CLK
    SLICE_X20Y41         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[5]/C
                         clock pessimism             -0.341     1.936    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)        -0.001     1.935    i_daisy/i_rx/par_dat_or_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.166%)  route 0.266ns (61.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.567     1.678    i_daisy/i_test/CLK
    SLICE_X10Y48         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.842 r  i_daisy/i_test/rx_dat_cnt_reg[28]/Q
                         net (fo=2, routed)           0.266     2.108    i_daisy/i_test/rx_dat_cnt_reg[28]
    SLICE_X9Y53          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X9Y53          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[28]/C
                         clock pessimism             -0.336     1.945    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.070     2.015    i_daisy/i_test/stat_dat_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.467%)  route 0.262ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.567     1.678    i_daisy/i_test/CLK
    SLICE_X10Y47         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.842 r  i_daisy/i_test/rx_dat_cnt_reg[24]/Q
                         net (fo=2, routed)           0.262     2.105    i_daisy/i_test/rx_dat_cnt_reg[24]
    SLICE_X10Y51         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X10Y51         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[24]/C
                         clock pessimism             -0.336     1.946    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.059     2.005    i_daisy/i_test/stat_dat_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.086%)  route 0.298ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.567     1.678    i_daisy/i_test/CLK
    SLICE_X9Y47          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.819 r  i_daisy/i_test/rx_err_cnt_reg[24]/Q
                         net (fo=2, routed)           0.298     2.118    i_daisy/i_test/rx_err_cnt_reg[24]
    SLICE_X9Y50          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X9Y50          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[24]/C
                         clock pessimism             -0.336     1.946    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     2.016    i_daisy/i_test/stat_err_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.397%)  route 0.294ns (67.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.567     1.678    i_daisy/i_test/CLK
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.819 r  i_daisy/i_test/rx_err_cnt_reg[29]/Q
                         net (fo=2, routed)           0.294     2.114    i_daisy/i_test/rx_err_cnt_reg[29]
    SLICE_X8Y53          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X8Y53          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[29]/C
                         clock pessimism             -0.336     1.945    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.063     2.008    i_daisy/i_test/stat_err_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  i_daisy/i_rx/i_parclk_buf/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         8.000       6.333      ILOGIC_X0Y38   i_daisy/i_rx/i_iserdese/CLKDIV
Min Period        n/a     ODDR/C            n/a            1.474         8.000       6.526      OLOGIC_X0Y21   i_adc_clk_n/C
Min Period        n/a     ODDR/C            n/a            1.474         8.000       6.526      OLOGIC_X0Y22   i_adc_clk_p/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X10Y41   i_daisy/i_test/rx_dat_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X14Y46   i_daisy/i_test/rx_err_inc_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y41   i_daisy/i_test/stat_dat_o_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y42   i_daisy/i_test/stat_dat_o_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y43   i_daisy/i_test/stat_dat_o_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X14Y45   i_daisy/i_test/stat_dat_o_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y43   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y43   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y43   i_daisy/i_test/stat_dat_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y44   i_daisy/i_test/stat_dat_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y43   i_daisy/i_test/rx_dat_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y43   i_daisy/i_test/rx_dat_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y44   i_daisy/i_test/rx_dat_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y44   i_daisy/i_test/rx_dat_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y44   i_daisy/i_test/rx_dat_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y44   i_daisy/i_test/rx_dat_cnt_reg[15]/C
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y43   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y43   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y41   i_daisy/i_test/rx_dat_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X14Y46   i_daisy/i_test/rx_err_inc_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X14Y46   i_daisy/i_test/rx_err_inc_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y41   i_daisy/i_test/stat_dat_o_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y42   i_daisy/i_test/stat_dat_o_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X14Y45   i_daisy/i_test/stat_dat_o_reg[12]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X14Y45   i_daisy/i_test/stat_dat_o_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X15Y45   i_daisy/rxp_dv_n_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][6]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.498ns (19.307%)  route 2.081ns (80.693%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 f  adc_dat_reg[0][6]_i_2/O
                         net (fo=1, routed)           2.081     5.923    i_hk/adc_dat_reg[0][6]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.056     5.979 r  i_hk/adc_dat[0][6]_i_1/O
                         net (fo=1, routed)           0.000     5.979    i_hk_n_104
    SLICE_X42Y36         FDSE                                         r  adc_dat_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588    10.003    adc_clk
    SLICE_X42Y36         FDSE                                         r  adc_dat_reg[0][6]/C
                         clock pessimism              0.000    10.003    
                         clock uncertainty           -0.166     9.837    
    SLICE_X42Y36         FDSE (Setup_fdse_C_D)        0.034     9.871    adc_dat_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 adc_dat_i[0][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][1]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.439ns (17.101%)  route 2.127ns (82.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 f  adc_dat_i[0][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][3]
    W16                  IBUF (Prop_ibuf_I_O)         0.379     3.779 f  adc_dat_reg[0][1]_i_2/O
                         net (fo=1, routed)           2.127     5.906    i_hk/adc_dat_reg[0][1]
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.060     5.966 r  i_hk/adc_dat[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.966    i_hk_n_109
    SLICE_X42Y35         FDSE                                         r  adc_dat_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588    10.003    adc_clk
    SLICE_X42Y35         FDSE                                         r  adc_dat_reg[0][1]/C
                         clock pessimism              0.000    10.003    
                         clock uncertainty           -0.166     9.837    
    SLICE_X42Y35         FDSE (Setup_fdse_C_D)        0.055     9.892    adc_dat_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][8]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.478ns (19.102%)  route 2.024ns (80.898%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 f  adc_dat_reg[0][8]_i_2/O
                         net (fo=1, routed)           2.024     5.845    i_hk/adc_dat_reg[0][8]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.056     5.901 r  i_hk/adc_dat[0][8]_i_1/O
                         net (fo=1, routed)           0.000     5.901    i_hk_n_102
    SLICE_X42Y36         FDSE                                         r  adc_dat_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588    10.003    adc_clk
    SLICE_X42Y36         FDSE                                         r  adc_dat_reg[0][8]/C
                         clock pessimism              0.000    10.003    
                         clock uncertainty           -0.166     9.837    
    SLICE_X42Y36         FDSE (Setup_fdse_C_D)        0.035     9.872    adc_dat_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 adc_dat_i[1][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][5]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.437ns (17.872%)  route 2.009ns (82.128%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 10.001 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 f  adc_dat_i[1][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][7]
    T20                  IBUF (Prop_ibuf_I_O)         0.385     3.785 f  adc_dat_reg[1][5]_i_2/O
                         net (fo=1, routed)           2.009     5.794    i_hk/adc_dat_reg[1][5]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.052     5.846 r  i_hk/adc_dat[1][5]_i_1/O
                         net (fo=1, routed)           0.000     5.846    i_hk_n_90
    SLICE_X43Y17         FDSE                                         r  adc_dat_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.586    10.001    adc_clk
    SLICE_X43Y17         FDSE                                         r  adc_dat_reg[1][5]/C
                         clock pessimism              0.000    10.001    
                         clock uncertainty           -0.166     9.835    
    SLICE_X43Y17         FDSE (Setup_fdse_C_D)        0.036     9.871    adc_dat_reg[1][5]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 adc_dat_i[0][12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][10]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.470ns (19.388%)  route 1.954ns (80.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T15                                               0.000     3.400 f  adc_dat_i[0][12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][12]
    T15                  IBUF (Prop_ibuf_I_O)         0.414     3.814 f  adc_dat_reg[0][10]_i_2/O
                         net (fo=1, routed)           1.954     5.769    i_hk/adc_dat_reg[0][10]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.056     5.825 r  i_hk/adc_dat[0][10]_i_1/O
                         net (fo=1, routed)           0.000     5.825    i_hk_n_100
    SLICE_X42Y34         FDSE                                         r  adc_dat_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588    10.003    adc_clk
    SLICE_X42Y34         FDSE                                         r  adc_dat_reg[0][10]/C
                         clock pessimism              0.000    10.003    
                         clock uncertainty           -0.166     9.837    
    SLICE_X42Y34         FDSE (Setup_fdse_C_D)        0.034     9.871    adc_dat_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 adc_dat_i[0][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][2]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.526ns (21.733%)  route 1.893ns (78.267%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 f  adc_dat_i[0][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 f  adc_dat_reg[0][2]_i_2/O
                         net (fo=1, routed)           1.893     5.763    i_hk/adc_dat_reg[0][2]
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.056     5.819 r  i_hk/adc_dat[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.819    i_hk_n_108
    SLICE_X42Y35         FDSE                                         r  adc_dat_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588    10.003    adc_clk
    SLICE_X42Y35         FDSE                                         r  adc_dat_reg[0][2]/C
                         clock pessimism              0.000    10.003    
                         clock uncertainty           -0.166     9.837    
    SLICE_X42Y35         FDSE (Setup_fdse_C_D)        0.035     9.872    adc_dat_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 adc_dat_i[0][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][4]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.542ns (22.510%)  route 1.864ns (77.490%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 f  adc_dat_i[0][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][6]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 f  adc_dat_reg[0][4]_i_2/O
                         net (fo=1, routed)           1.864     5.750    i_hk/adc_dat_reg[0][4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.056     5.806 r  i_hk/adc_dat[0][4]_i_1/O
                         net (fo=1, routed)           0.000     5.806    i_hk_n_106
    SLICE_X42Y34         FDSE                                         r  adc_dat_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588    10.003    adc_clk
    SLICE_X42Y34         FDSE                                         r  adc_dat_reg[0][4]/C
                         clock pessimism              0.000    10.003    
                         clock uncertainty           -0.166     9.837    
    SLICE_X42Y34         FDSE (Setup_fdse_C_D)        0.035     9.872    adc_dat_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 adc_dat_i[0][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][12]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.487ns (20.523%)  route 1.885ns (79.477%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 f  adc_dat_i[0][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][14]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 f  adc_dat_reg[0][12]_i_3/O
                         net (fo=1, routed)           1.885     5.716    i_hk/adc_dat_reg[0][12]
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.056     5.772 r  i_hk/adc_dat[0][12]_i_2/O
                         net (fo=1, routed)           0.000     5.772    i_hk_n_97
    SLICE_X43Y34         FDSE                                         r  adc_dat_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588    10.003    adc_clk
    SLICE_X43Y34         FDSE                                         r  adc_dat_reg[0][12]/C
                         clock pessimism              0.000    10.003    
                         clock uncertainty           -0.166     9.837    
    SLICE_X43Y34         FDSE (Setup_fdse_C_D)        0.013     9.850    adc_dat_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 adc_dat_i[1][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][7]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.442ns (18.620%)  route 1.933ns (81.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 10.001 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 f  adc_dat_i[1][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][9]
    U20                  IBUF (Prop_ibuf_I_O)         0.381     3.781 f  adc_dat_reg[1][7]_i_2/O
                         net (fo=1, routed)           1.933     5.715    i_hk/adc_dat_reg[1][7]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.061     5.776 r  i_hk/adc_dat[1][7]_i_1/O
                         net (fo=1, routed)           0.000     5.776    i_hk_n_88
    SLICE_X43Y17         FDSE                                         r  adc_dat_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.586    10.001    adc_clk
    SLICE_X43Y17         FDSE                                         r  adc_dat_reg[1][7]/C
                         clock pessimism              0.000    10.001    
                         clock uncertainty           -0.166     9.835    
    SLICE_X43Y17         FDSE (Setup_fdse_C_D)        0.036     9.871    adc_dat_reg[1][7]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][2]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.446ns (19.238%)  route 1.872ns (80.762%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 10.005 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 f  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.390     3.790 f  adc_dat_reg[1][2]_i_2/O
                         net (fo=1, routed)           1.872     5.661    i_hk/adc_dat_reg[1][2]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.056     5.717 r  i_hk/adc_dat[1][2]_i_1/O
                         net (fo=1, routed)           0.000     5.717    i_hk_n_93
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.590    10.005    adc_clk
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][2]/C
                         clock pessimism              0.000    10.005    
                         clock uncertainty           -0.166     9.839    
    SLICE_X43Y11         FDSE (Setup_fdse_C_D)        0.014     9.853    adc_dat_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.853    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  4.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 adc_dat_i[0][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.918ns (32.248%)  route 1.928ns (67.752%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_i[0][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][15]
    V16                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_reg[0][13]_i_2/O
                         net (fo=1, routed)           1.339     5.561    i_hk/adc_dat_reg[0][13]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.095     5.656 r  i_hk/adc_dat[0][13]_i_1/O
                         net (fo=1, routed)           0.589     6.245    i_hk_n_96
    SLICE_X43Y35         FDRE                                         r  adc_dat_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.749     5.982    adc_clk
    SLICE_X43Y35         FDRE                                         r  adc_dat_reg[0][13]/C
                         clock pessimism              0.000     5.982    
                         clock uncertainty            0.166     6.148    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.017     6.165    adc_dat_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -6.165    
                         arrival time                           6.245    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 adc_dat_i[0][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][3]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.034ns (26.177%)  route 2.917ns (73.823%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 f  adc_dat_i[0][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][5]
    W15                  IBUF (Prop_ibuf_I_O)         0.913     4.313 f  adc_dat_reg[0][3]_i_2/O
                         net (fo=1, routed)           2.917     7.230    i_hk/adc_dat_reg[0][3]
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.121     7.351 r  i_hk/adc_dat[0][3]_i_1/O
                         net (fo=1, routed)           0.000     7.351    i_hk_n_107
    SLICE_X42Y35         FDSE                                         r  adc_dat_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.749     5.982    adc_clk
    SLICE_X42Y35         FDSE                                         r  adc_dat_reg[0][3]/C
                         clock pessimism              0.000     5.982    
                         clock uncertainty            0.166     6.148    
    SLICE_X42Y35         FDSE (Hold_fdse_C_D)         0.343     6.491    adc_dat_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -6.491    
                         arrival time                           7.351    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.971ns (25.072%)  route 2.901ns (74.928%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.850     4.250 r  adc_dat_reg[1][13]_i_2/O
                         net (fo=1, routed)           2.580     6.830    i_hk/adc_dat_reg[1][13]
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.121     6.951 r  i_hk/adc_dat[1][13]_i_1/O
                         net (fo=1, routed)           0.320     7.271    i_hk_n_81
    SLICE_X42Y15         FDRE                                         r  adc_dat_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.747     5.980    adc_clk
    SLICE_X42Y15         FDRE                                         r  adc_dat_reg[1][13]/C
                         clock pessimism              0.000     5.980    
                         clock uncertainty            0.166     6.146    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.080     6.226    adc_dat_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -6.226    
                         arrival time                           7.271    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 adc_dat_i[1][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][11]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.939ns (22.835%)  route 3.173ns (77.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y19                                               0.000     3.400 f  adc_dat_i[1][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][13]
    Y19                  IBUF (Prop_ibuf_I_O)         0.843     4.243 f  adc_dat_reg[1][11]_i_2/O
                         net (fo=1, routed)           3.173     7.415    i_hk/adc_dat_reg[1][11]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.096     7.511 r  i_hk/adc_dat[1][11]_i_1/O
                         net (fo=1, routed)           0.000     7.511    i_hk_n_84
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.751     5.984    adc_clk
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][11]/C
                         clock pessimism              0.000     5.984    
                         clock uncertainty            0.166     6.150    
    SLICE_X43Y11         FDSE (Hold_fdse_C_D)         0.289     6.439    adc_dat_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -6.439    
                         arrival time                           7.511    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][5]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.030ns (24.675%)  route 3.144ns (75.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 f  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.936     4.336 f  adc_dat_reg[0][5]_i_2/O
                         net (fo=1, routed)           3.144     7.479    i_hk/adc_dat_reg[0][5]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.094     7.573 r  i_hk/adc_dat[0][5]_i_1/O
                         net (fo=1, routed)           0.000     7.573    i_hk_n_105
    SLICE_X42Y34         FDSE                                         r  adc_dat_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.747     5.980    adc_clk
    SLICE_X42Y34         FDSE                                         r  adc_dat_reg[0][5]/C
                         clock pessimism              0.000     5.980    
                         clock uncertainty            0.166     6.146    
    SLICE_X42Y34         FDSE (Hold_fdse_C_D)         0.343     6.489    adc_dat_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -6.489    
                         arrival time                           7.573    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 adc_dat_i[0][11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][9]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.981ns (23.402%)  route 3.210ns (76.598%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T14                                               0.000     3.400 f  adc_dat_i[0][11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][11]
    T14                  IBUF (Prop_ibuf_I_O)         0.860     4.260 f  adc_dat_reg[0][9]_i_2/O
                         net (fo=1, routed)           3.210     7.469    i_hk/adc_dat_reg[0][9]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.121     7.590 r  i_hk/adc_dat[0][9]_i_1/O
                         net (fo=1, routed)           0.000     7.590    i_hk_n_101
    SLICE_X42Y36         FDSE                                         r  adc_dat_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.749     5.982    adc_clk
    SLICE_X42Y36         FDSE                                         r  adc_dat_reg[0][9]/C
                         clock pessimism              0.000     5.982    
                         clock uncertainty            0.166     6.148    
    SLICE_X42Y36         FDSE (Hold_fdse_C_D)         0.343     6.491    adc_dat_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -6.491    
                         arrival time                           7.590    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][3]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.944ns (22.799%)  route 3.196ns (77.201%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 f  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 f  adc_dat_reg[1][3]_i_2/O
                         net (fo=1, routed)           3.196     7.443    i_hk/adc_dat_reg[1][3]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.097     7.540 r  i_hk/adc_dat[1][3]_i_1/O
                         net (fo=1, routed)           0.000     7.540    i_hk_n_92
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.751     5.984    adc_clk
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][3]/C
                         clock pessimism              0.000     5.984    
                         clock uncertainty            0.166     6.150    
    SLICE_X43Y11         FDSE (Hold_fdse_C_D)         0.289     6.439    adc_dat_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.439    
                         arrival time                           7.540    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][1]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.900ns (21.705%)  route 3.247ns (78.295%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 f  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 f  adc_dat_reg[1][1]_i_2/O
                         net (fo=1, routed)           3.247     7.452    i_hk/adc_dat_reg[1][1]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.095     7.547 r  i_hk/adc_dat[1][1]_i_1/O
                         net (fo=1, routed)           0.000     7.547    i_hk_n_94
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.751     5.984    adc_clk
    SLICE_X43Y11         FDSE                                         r  adc_dat_reg[1][1]/C
                         clock pessimism              0.000     5.984    
                         clock uncertainty            0.166     6.150    
    SLICE_X43Y11         FDSE (Hold_fdse_C_D)         0.289     6.439    adc_dat_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.439    
                         arrival time                           7.547    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 adc_dat_i[1][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][8]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.941ns (22.819%)  route 3.183ns (77.181%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V20                                               0.000     3.400 f  adc_dat_i[1][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][10]
    V20                  IBUF (Prop_ibuf_I_O)         0.841     4.241 f  adc_dat_reg[1][8]_i_2/O
                         net (fo=1, routed)           3.183     7.425    i_hk/adc_dat_reg[1][8]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.100     7.525 r  i_hk/adc_dat[1][8]_i_1/O
                         net (fo=1, routed)           0.000     7.525    i_hk_n_87
    SLICE_X43Y17         FDSE                                         r  adc_dat_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.745     5.978    adc_clk
    SLICE_X43Y17         FDSE                                         r  adc_dat_reg[1][8]/C
                         clock pessimism              0.000     5.978    
                         clock uncertainty            0.166     6.144    
    SLICE_X43Y17         FDSE (Hold_fdse_C_D)         0.270     6.414    adc_dat_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -6.414    
                         arrival time                           7.525    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][12]/D
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.924ns (22.348%)  route 3.212ns (77.652%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 f  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 f  adc_dat_reg[1][12]_i_3/O
                         net (fo=1, routed)           3.212     7.436    i_hk/adc_dat_reg[1][12]
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.100     7.536 r  i_hk/adc_dat[1][12]_i_2/O
                         net (fo=1, routed)           0.000     7.536    i_hk_n_82
    SLICE_X43Y15         FDSE                                         r  adc_dat_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.747     5.980    adc_clk
    SLICE_X43Y15         FDSE                                         r  adc_dat_reg[1][12]/C
                         clock pessimism              0.000     5.980    
                         clock uncertainty            0.166     6.146    
    SLICE_X43Y15         FDSE (Hold_fdse_C_D)         0.269     6.415    adc_dat_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -6.415    
                         arrival time                           7.536    
  -------------------------------------------------------------------
                         slack                                  1.122    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.642ns (17.647%)  route 2.996ns (82.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.672     5.074    i_daisy/i_rx/CLK
    SLICE_X20Y41         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  i_daisy/i_rx/par_dat_or_reg[4]/Q
                         net (fo=1, routed)           1.667     7.259    i_daisy/i_rx/par_dat_or[4]
    SLICE_X20Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.383 r  i_daisy/i_rx/rxp_datr[4]_i_1/O
                         net (fo=2, routed)           1.329     8.712    i_daisy/rxp_dat[4]
    SLICE_X12Y41         FDRE                                         r  i_daisy/rxp_dat_sys_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.506    13.396    i_daisy/adc_clk
    SLICE_X12Y41         FDRE                                         r  i_daisy/rxp_dat_sys_reg[4]/C
                         clock pessimism              0.000    13.396    
                         clock uncertainty           -0.166    13.231    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.043    13.188    i_daisy/rxp_dat_sys_reg[4]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.606ns (18.086%)  route 2.745ns (81.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.673     5.075    i_daisy/i_rx/CLK
    SLICE_X21Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  i_daisy/i_rx/par_dat_or_reg[1]/Q
                         net (fo=1, routed)           1.242     6.773    i_daisy/i_rx/par_dat_or[1]
    SLICE_X21Y43         LUT3 (Prop_lut3_I2_O)        0.150     6.923 r  i_daisy/i_rx/rxp_datr[1]_i_1/O
                         net (fo=2, routed)           1.503     8.426    i_daisy/rxp_dat[1]
    SLICE_X16Y40         FDRE                                         r  i_daisy/rxp_dat_sys_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/adc_clk
    SLICE_X16Y40         FDRE                                         r  i_daisy/rxp_dat_sys_reg[1]/C
                         clock pessimism              0.000    13.388    
                         clock uncertainty           -0.166    13.223    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)       -0.247    12.976    i_daisy/rxp_dat_sys_reg[1]
  -------------------------------------------------------------------
                         required time                         12.976    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.608ns (18.570%)  route 2.666ns (81.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 13.389 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.669     5.071    i_daisy/i_rx/CLK
    SLICE_X25Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/i_rx/par_dat_or_reg[3]/Q
                         net (fo=1, routed)           1.121     6.648    i_daisy/i_rx/par_dat_or[3]
    SLICE_X21Y43         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  i_daisy/i_rx/rxp_datr[3]_i_1/O
                         net (fo=2, routed)           1.545     8.345    i_daisy/rxp_dat[3]
    SLICE_X14Y40         FDRE                                         r  i_daisy/rxp_dat_sys_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.499    13.389    i_daisy/adc_clk
    SLICE_X14Y40         FDRE                                         r  i_daisy/rxp_dat_sys_reg[3]/C
                         clock pessimism              0.000    13.389    
                         clock uncertainty           -0.166    13.224    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)       -0.275    12.949    i_daisy/rxp_dat_sys_reg[3]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.456ns (13.121%)  route 3.019ns (86.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 13.387 - 8.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.681     5.083    i_daisy/adc_clk_daisy
    SLICE_X13Y46         FDRE                                         r  i_daisy/rxp_dat_n_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  i_daisy/rxp_dat_n_reg[10]/Q
                         net (fo=2, routed)           3.019     8.558    i_daisy/rxp_dat_n[10]
    SLICE_X6Y51          FDRE                                         r  i_daisy/rxp_dat_sys_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.497    13.387    i_daisy/adc_clk
    SLICE_X6Y51          FDRE                                         r  i_daisy/rxp_dat_sys_reg[26]/C
                         clock pessimism              0.000    13.387    
                         clock uncertainty           -0.166    13.221    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)       -0.047    13.174    i_daisy/rxp_dat_sys_reg[26]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.664ns (20.417%)  route 2.588ns (79.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.672     5.074    i_daisy/i_rx/CLK
    SLICE_X20Y41         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  i_daisy/i_rx/par_dat_or_reg[5]/Q
                         net (fo=1, routed)           1.089     6.681    i_daisy/i_rx/par_dat_or[5]
    SLICE_X20Y41         LUT3 (Prop_lut3_I2_O)        0.146     6.827 r  i_daisy/i_rx/rxp_datr[5]_i_1/O
                         net (fo=2, routed)           1.499     8.326    i_daisy/rxp_dat[5]
    SLICE_X14Y41         FDRE                                         r  i_daisy/rxp_dat_sys_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.500    13.390    i_daisy/adc_clk
    SLICE_X14Y41         FDRE                                         r  i_daisy/rxp_dat_sys_reg[5]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)       -0.271    12.954    i_daisy/rxp_dat_sys_reg[5]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.790%)  route 2.875ns (83.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.673     5.075    i_daisy/i_rx/CLK
    SLICE_X21Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  i_daisy/i_rx/par_dat_or_reg[0]/Q
                         net (fo=1, routed)           1.328     6.859    i_daisy/i_rx/par_dat_or[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.983 r  i_daisy/i_rx/rxp_datr[0]_i_1/O
                         net (fo=2, routed)           1.546     8.530    i_daisy/rxp_dat[0]
    SLICE_X16Y40         FDRE                                         r  i_daisy/rxp_dat_sys_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.498    13.388    i_daisy/adc_clk
    SLICE_X16Y40         FDRE                                         r  i_daisy/rxp_dat_sys_reg[0]/C
                         clock pessimism              0.000    13.388    
                         clock uncertainty           -0.166    13.223    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)       -0.031    13.192    i_daisy/rxp_dat_sys_reg[0]
  -------------------------------------------------------------------
                         required time                         13.192    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.580ns (17.070%)  route 2.818ns (82.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.669     5.071    i_daisy/i_rx/CLK
    SLICE_X25Y43         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_daisy/i_rx/par_dat_or_reg[6]/Q
                         net (fo=1, routed)           1.427     6.954    i_daisy/i_rx/par_dat_or[6]
    SLICE_X25Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.078 r  i_daisy/i_rx/rxp_datr[6]_i_1/O
                         net (fo=2, routed)           1.390     8.469    i_daisy/rxp_dat[6]
    SLICE_X14Y42         FDRE                                         r  i_daisy/rxp_dat_sys_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.500    13.390    i_daisy/adc_clk
    SLICE_X14Y42         FDRE                                         r  i_daisy/rxp_dat_sys_reg[6]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)       -0.067    13.158    i_daisy/rxp_dat_sys_reg[6]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.805ns (16.325%)  route 4.126ns (83.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.952 r  i_daisy/i_rx/i_iserdese/Q1
                         net (fo=1, routed)           2.759     6.711    i_daisy/i_rx/p_0_in_0[7]
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.152     6.863 r  i_daisy/i_rx/rxp_datr[7]_i_1/O
                         net (fo=2, routed)           1.367     8.230    i_daisy/rxp_dat[7]
    SLICE_X12Y43         FDRE                                         r  i_daisy/rxp_dat_sys_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.507    13.397    i_daisy/adc_clk
    SLICE_X12Y43         FDRE                                         r  i_daisy/rxp_dat_sys_reg[7]/C
                         clock pessimism              0.000    13.397    
                         clock uncertainty           -0.166    13.232    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)       -0.249    12.983    i_daisy/rxp_dat_sys_reg[7]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.777ns (15.312%)  route 4.297ns (84.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.952 r  i_daisy/i_rx/i_iserdese/Q6
                         net (fo=2, routed)           2.575     6.527    i_daisy/i_rx/p_0_in_0[2]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.651 r  i_daisy/i_rx/rxp_datr[2]_i_1/O
                         net (fo=2, routed)           1.723     8.374    i_daisy/rxp_dat[2]
    SLICE_X12Y41         FDRE                                         r  i_daisy/rxp_dat_sys_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.506    13.396    i_daisy/adc_clk
    SLICE_X12Y41         FDRE                                         r  i_daisy/rxp_dat_sys_reg[2]/C
                         clock pessimism              0.000    13.396    
                         clock uncertainty           -0.166    13.231    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.047    13.184    i_daisy/rxp_dat_sys_reg[2]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.456ns (14.236%)  route 2.747ns (85.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 13.398 - 8.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.676     5.078    i_daisy/adc_clk_daisy
    SLICE_X14Y45         FDRE                                         r  i_daisy/rxp_dat_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  i_daisy/rxp_dat_n_reg[0]/Q
                         net (fo=2, routed)           2.747     8.281    i_daisy/rxp_dat_n[0]
    SLICE_X11Y47         FDRE                                         r  i_daisy/tx_rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.508    13.398    i_daisy/adc_clk
    SLICE_X11Y47         FDRE                                         r  i_daisy/tx_rx_dat_reg[0]/C
                         clock pessimism              0.000    13.398    
                         clock uncertainty           -0.166    13.233    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)       -0.095    13.138    i_daisy/tx_rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.128ns (12.315%)  route 0.911ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.566     1.677    i_daisy/i_test/CLK
    SLICE_X11Y45         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128     1.805 r  i_daisy/i_test/stat_err_o_reg[16]/Q
                         net (fo=1, routed)           0.911     2.717    i_daisy/stat_err_o[16]
    SLICE_X12Y45         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.834     2.375    i_daisy/adc_clk
    SLICE_X12Y45         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[16]/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty            0.166     2.541    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.009     2.550    i_daisy/tst_err_cnt_sys_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.164ns (14.748%)  route 0.948ns (85.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.566     1.677    i_daisy/i_test/CLK
    SLICE_X8Y46          FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.841 r  i_daisy/i_test/stat_dat_o_reg[23]/Q
                         net (fo=1, routed)           0.948     2.789    i_daisy/stat_dat_o[23]
    SLICE_X7Y48          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.835     2.376    i_daisy/adc_clk
    SLICE_X7Y48          FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[23]/C
                         clock pessimism              0.000     2.376    
                         clock uncertainty            0.166     2.542    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.075     2.617    i_daisy/tst_dat_cnt_sys_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.164ns (14.809%)  route 0.943ns (85.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.564     1.675    i_daisy/i_test/CLK
    SLICE_X8Y38          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.839 r  i_daisy/i_test/stat_err_o_reg[1]/Q
                         net (fo=1, routed)           0.943     2.783    i_daisy/stat_err_o[1]
    SLICE_X9Y38          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.832     2.373    i_daisy/adc_clk
    SLICE_X9Y38          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[1]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.166     2.539    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.070     2.609    i_daisy/tst_err_cnt_sys_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.164ns (14.746%)  route 0.948ns (85.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.564     1.676    i_daisy/i_test/CLK
    SLICE_X8Y53          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.840 r  i_daisy/i_test/stat_err_o_reg[26]/Q
                         net (fo=1, routed)           0.948     2.788    i_daisy/stat_err_o[26]
    SLICE_X7Y53          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.833     2.374    i_daisy/adc_clk
    SLICE_X7Y53          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[26]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.166     2.540    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.070     2.610    i_daisy/tst_err_cnt_sys_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.164ns (14.684%)  route 0.953ns (85.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.565     1.677    i_daisy/i_test/CLK
    SLICE_X8Y50          FDRE                                         r  i_daisy/i_test/stat_err_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.841 r  i_daisy/i_test/stat_err_o_reg[28]/Q
                         net (fo=1, routed)           0.953     2.793    i_daisy/stat_err_o[28]
    SLICE_X7Y50          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.834     2.375    i_daisy/adc_clk
    SLICE_X7Y50          FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[28]/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty            0.166     2.541    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.072     2.613    i_daisy/tst_err_cnt_sys_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.695%)  route 0.970ns (87.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.565     1.676    i_daisy/i_test/CLK
    SLICE_X11Y42         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_daisy/i_test/stat_dat_o_reg[7]/Q
                         net (fo=1, routed)           0.970     2.787    i_daisy/stat_dat_o[7]
    SLICE_X12Y43         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.834     2.375    i_daisy/adc_clk
    SLICE_X12Y43         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[7]/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty            0.166     2.541    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.063     2.604    i_daisy/tst_dat_cnt_sys_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.606%)  route 0.978ns (87.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.563     1.674    i_daisy/i_test/CLK
    SLICE_X15Y44         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  i_daisy/i_test/stat_err_o_reg[14]/Q
                         net (fo=1, routed)           0.978     2.793    i_daisy/stat_err_o[14]
    SLICE_X14Y44         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.831     2.372    i_daisy/adc_clk
    SLICE_X14Y44         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[14]/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.166     2.538    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.071     2.609    i_daisy/tst_err_cnt_sys_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.696%)  route 0.970ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.566     1.677    i_daisy/i_test/CLK
    SLICE_X11Y44         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  i_daisy/i_test/stat_err_o_reg[15]/Q
                         net (fo=1, routed)           0.970     2.788    i_daisy/stat_err_o[15]
    SLICE_X12Y44         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.834     2.375    i_daisy/adc_clk
    SLICE_X12Y44         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[15]/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty            0.166     2.541    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.063     2.604    i_daisy/tst_err_cnt_sys_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.164ns (14.752%)  route 0.948ns (85.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.564     1.675    i_daisy/i_test/CLK
    SLICE_X10Y39         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  i_daisy/i_test/stat_err_o_reg[2]/Q
                         net (fo=1, routed)           0.948     2.787    i_daisy/stat_err_o[2]
    SLICE_X10Y40         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.833     2.374    i_daisy/adc_clk
    SLICE_X10Y40         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[2]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.166     2.540    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.063     2.603    i_daisy/tst_err_cnt_sys_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.141ns (12.876%)  route 0.954ns (87.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.563     1.674    i_daisy/i_test/CLK
    SLICE_X14Y43         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  i_daisy/i_test/stat_dat_o_reg[8]/Q
                         net (fo=1, routed)           0.954     2.769    i_daisy/stat_dat_o[8]
    SLICE_X14Y44         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.831     2.372    i_daisy/adc_clk
    SLICE_X14Y44         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[8]/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.166     2.538    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.047     2.585    i_daisy/tst_dat_cnt_sys_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        5.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 dac_a_selected_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.356%)  route 1.707ns (74.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.749     5.982    adc_clk
    SLICE_X43Y35         FDRE                                         r  dac_a_selected_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     6.438 f  dac_a_selected_reg[12]/Q
                         net (fo=2, routed)           1.707     8.146    dac_a_selected[12]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.270 r  dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000     8.270    dac_dat_a[12]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.564    13.454    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    13.627    
                         clock uncertainty           -0.189    13.438    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.029    13.467    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 dac_b_selected_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.718ns (36.882%)  route 1.229ns (63.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.749     5.982    adc_clk
    SLICE_X43Y35         FDRE                                         r  dac_b_selected_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.419     6.401 f  dac_b_selected_reg[12]/Q
                         net (fo=2, routed)           1.229     7.630    dac_b_selected[12]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.299     7.929 r  dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     7.929    dac_dat_b[12]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          1.564    13.454    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism              0.173    13.627    
                         clock uncertainty           -0.189    13.438    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    13.469    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  5.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dac_b_selected_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.227ns (31.365%)  route 0.497ns (68.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588     2.003    adc_clk
    SLICE_X43Y35         FDRE                                         r  dac_b_selected_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.128     2.131 f  dac_b_selected_reg[12]/Q
                         net (fo=2, routed)           0.497     2.628    dac_b_selected[12]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.099     2.727 r  dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.727    dac_dat_b[12]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.858     2.399    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.092     2.605    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dac_a_selected_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.716%)  route 0.757ns (80.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.588     2.003    adc_clk
    SLICE_X43Y35         FDRE                                         r  dac_a_selected_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     2.144 f  dac_a_selected_reg[12]/Q
                         net (fo=2, routed)           0.757     2.902    dac_a_selected[12]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.947 r  dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000     2.947    dac_dat_a[12]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=19, routed)          0.858     2.399    dac_clk_1x
    SLICE_X43Y60         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.091     2.604    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/i_iserdese/RST
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.580ns (17.982%)  route 2.646ns (82.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 11.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 f  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 r  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          1.605     9.186    i_daisy/i_rx/RST0
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.751    11.031    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
                         clock pessimism              0.000    11.031    
                         clock uncertainty           -0.166    10.866    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    10.349    i_daisy/i_rx/i_iserdese
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.606ns (14.181%)  route 3.667ns (85.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 12.605 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_hk/adc_clk
    SLICE_X3Y40          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=58, routed)          3.030     9.445    i_daisy/i_rx/daisy_mode[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I1_O)        0.150     9.595 r  i_daisy/i_rx/rxp_datr[3]_i_1/O
                         net (fo=2, routed)           0.638    10.232    i_daisy/rxp_dat[3]
    SLICE_X15Y44         FDRE                                         r  i_daisy/rxp_datr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.501    12.605    i_daisy/adc_clk_daisy
    SLICE_X15Y44         FDRE                                         r  i_daisy/rxp_datr_reg[3]/C
                         clock pessimism              0.000    12.605    
                         clock uncertainty           -0.166    12.439    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)       -0.270    12.169    i_daisy/rxp_datr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.606ns (14.164%)  route 3.672ns (85.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_hk/adc_clk
    SLICE_X3Y40          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=58, routed)          3.032     9.447    i_daisy/i_rx/daisy_mode[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I1_O)        0.150     9.597 r  i_daisy/i_rx/rxp_datr[1]_i_1/O
                         net (fo=2, routed)           0.641    10.238    i_daisy/rxp_dat[1]
    SLICE_X16Y45         FDRE                                         r  i_daisy/rxp_datr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.500    12.604    i_daisy/adc_clk_daisy
    SLICE_X16Y45         FDRE                                         r  i_daisy/rxp_datr_reg[1]/C
                         clock pessimism              0.000    12.604    
                         clock uncertainty           -0.166    12.438    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)       -0.247    12.191    i_daisy/rxp_datr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.580ns (13.476%)  route 3.724ns (86.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 12.605 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_hk/adc_clk
    SLICE_X3Y40          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=58, routed)          3.030     9.445    i_daisy/i_rx/daisy_mode[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I1_O)        0.124     9.569 r  i_daisy/i_rx/rxp_datr[2]_i_1/O
                         net (fo=2, routed)           0.694    10.263    i_daisy/rxp_dat[2]
    SLICE_X14Y45         FDRE                                         r  i_daisy/rxp_datr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.501    12.605    i_daisy/adc_clk_daisy
    SLICE_X14Y45         FDRE                                         r  i_daisy/rxp_datr_reg[2]/C
                         clock pessimism              0.000    12.605    
                         clock uncertainty           -0.166    12.439    
    SLICE_X14Y45         FDRE (Setup_fdre_C_D)       -0.043    12.396    i_daisy/rxp_datr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.580ns (14.114%)  route 3.529ns (85.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_hk/adc_clk
    SLICE_X3Y40          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=58, routed)          3.032     9.447    i_daisy/i_rx/daisy_mode[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I1_O)        0.124     9.571 r  i_daisy/i_rx/rxp_datr[0]_i_1/O
                         net (fo=2, routed)           0.498    10.069    i_daisy/rxp_dat[0]
    SLICE_X16Y45         FDRE                                         r  i_daisy/rxp_datr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.500    12.604    i_daisy/adc_clk_daisy
    SLICE_X16Y45         FDRE                                         r  i_daisy/rxp_datr_reg[0]/C
                         clock pessimism              0.000    12.604    
                         clock uncertainty           -0.166    12.438    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)       -0.031    12.407    i_daisy/rxp_datr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 i_daisy/i_test/tx_dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.616ns (43.542%)  route 2.095ns (56.458%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 12.605 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.677     5.910    i_daisy/i_test/adc_clk
    SLICE_X14Y48         FDRE                                         r  i_daisy/i_test/tx_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 r  i_daisy/i_test/tx_dat_reg[3]/Q
                         net (fo=2, routed)           1.248     7.614    i_daisy/i_test/tx_dat[3]
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.738 r  i_daisy/i_test/rx_dat_inc_i_8/O
                         net (fo=1, routed)           0.000     7.738    i_daisy/i_test/rx_dat_inc_i_8_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.288 r  i_daisy/i_test/rx_dat_inc_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    i_daisy/i_test/rx_dat_inc_reg_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.445 r  i_daisy/i_test/rx_dat_inc_reg_i_2/CO[1]
                         net (fo=1, routed)           0.848     9.293    i_daisy/i_test/rx_dat_inc2
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.329     9.622 r  i_daisy/i_test/rx_dat_inc_i_1/O
                         net (fo=1, routed)           0.000     9.622    i_daisy/i_test/rx_dat_inc0
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.501    12.605    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
                         clock pessimism              0.000    12.605    
                         clock uncertainty           -0.166    12.439    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.029    12.468    i_daisy/i_test/rx_dat_inc_reg
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.574ns (19.502%)  route 2.369ns (80.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.076     7.491    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.118     7.609 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.294     8.902    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[28]/C
                         clock pessimism              0.000    12.612    
                         clock uncertainty           -0.166    12.446    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.631    11.815    i_daisy/i_test/rx_err_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.574ns (19.502%)  route 2.369ns (80.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.076     7.491    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.118     7.609 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.294     8.902    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[29]/C
                         clock pessimism              0.000    12.612    
                         clock uncertainty           -0.166    12.446    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.631    11.815    i_daisy/i_test/rx_err_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.574ns (19.502%)  route 2.369ns (80.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.076     7.491    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.118     7.609 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.294     8.902    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[30]/C
                         clock pessimism              0.000    12.612    
                         clock uncertainty           -0.166    12.446    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.631    11.815    i_daisy/i_test/rx_err_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.574ns (19.502%)  route 2.369ns (80.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.726     5.959    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.456     6.415 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.076     7.491    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.118     7.609 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          1.294     8.902    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.508    12.612    i_daisy/i_test/CLK
    SLICE_X9Y48          FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[31]/C
                         clock pessimism              0.000    12.612    
                         clock uncertainty           -0.166    12.446    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.631    11.815    i_daisy/i_test/rx_err_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  2.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_train_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_train_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.164ns (19.839%)  route 0.663ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X4Y41          FDRE                                         r  i_daisy/cfg_rx_train_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.164     2.163 r  i_daisy/cfg_rx_train_reg/Q
                         net (fo=3, routed)           0.663     2.826    i_daisy/i_rx/par_train_r_reg[0]_0[0]
    SLICE_X18Y42         FDRE                                         r  i_daisy/i_rx/par_train_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.830     2.278    i_daisy/i_rx/CLK
    SLICE_X18Y42         FDRE                                         r  i_daisy/i_rx/par_train_r_reg[0]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.166     2.444    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.070     2.514    i_daisy/i_rx/par_train_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.479     2.619    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.664 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.182     2.846    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[0]/C
                         clock pessimism              0.000     2.281    
                         clock uncertainty            0.166     2.447    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.456    i_daisy/i_test/rx_dat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.479     2.619    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.664 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.182     2.846    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[1]/C
                         clock pessimism              0.000     2.281    
                         clock uncertainty            0.166     2.447    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.456    i_daisy/i_test/rx_dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.479     2.619    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.664 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.182     2.846    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[2]/C
                         clock pessimism              0.000     2.281    
                         clock uncertainty            0.166     2.447    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.456    i_daisy/i_test/rx_dat_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.957%)  route 0.661ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.479     2.619    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.664 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.182     2.846    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.833     2.281    i_daisy/i_test/CLK
    SLICE_X10Y41         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[3]/C
                         clock pessimism              0.000     2.281    
                         clock uncertainty            0.166     2.447    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.456    i_daisy/i_test/rx_dat_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.497ns (51.582%)  route 0.467ns (48.418%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.564     1.979    i_daisy/i_test/adc_clk
    SLICE_X14Y48         FDRE                                         r  i_daisy/i_test/tx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_daisy/i_test/tx_dat_reg[0]/Q
                         net (fo=2, routed)           0.212     2.332    i_daisy/i_test/tx_dat[0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.377 r  i_daisy/i_test/rx_err_inc_i_13/O
                         net (fo=1, routed)           0.000     2.377    i_daisy/i_test/rx_err_inc_i_13_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.529 r  i_daisy/i_test/rx_err_inc_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.529    i_daisy/i_test/rx_err_inc_reg_i_7_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.574 r  i_daisy/i_test/rx_err_inc_reg_i_6/CO[1]
                         net (fo=1, routed)           0.255     2.829    i_daisy/i_test/rx_err_inc2
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.114     2.943 r  i_daisy/i_test/rx_err_inc_i_1/O
                         net (fo=1, routed)           0.000     2.943    i_daisy/i_test/rx_err_inc0
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty            0.166     2.445    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.092     2.537    i_daisy/i_test/rx_err_inc_reg
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.483ns (49.740%)  route 0.488ns (50.260%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.567     1.982    i_daisy/i_test/adc_clk
    SLICE_X12Y47         FDRE                                         r  i_daisy/i_test/tx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_daisy/i_test/tx_dat_reg[6]/Q
                         net (fo=2, routed)           0.094     2.240    i_daisy/i_test/tx_dat[6]
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.285 r  i_daisy/i_test/rx_dat_inc_i_7/O
                         net (fo=1, routed)           0.000     2.285    i_daisy/i_test/rx_dat_inc_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.400 r  i_daisy/i_test/rx_dat_inc_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.400    i_daisy/i_test/rx_dat_inc_reg_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.445 r  i_daisy/i_test/rx_dat_inc_reg_i_2/CO[1]
                         net (fo=1, routed)           0.394     2.839    i_daisy/i_test/rx_dat_inc2
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.114     2.953 r  i_daisy/i_test/rx_dat_inc_i_1/O
                         net (fo=1, routed)           0.000     2.953    i_daisy/i_test/rx_dat_inc0
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/i_test/CLK
    SLICE_X14Y46         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty            0.166     2.445    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.091     2.536    i_daisy/i_test/rx_dat_inc_reg
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.310%)  route 0.730ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.479     2.619    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.664 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.251     2.915    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X10Y43         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
                         clock pessimism              0.000     2.282    
                         clock uncertainty            0.166     2.448    
    SLICE_X10Y43         FDRE (Hold_fdre_C_R)         0.009     2.457    i_daisy/i_test/rx_dat_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.310%)  route 0.730ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.479     2.619    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.664 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.251     2.915    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X10Y43         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[11]/C
                         clock pessimism              0.000     2.282    
                         clock uncertainty            0.166     2.448    
    SLICE_X10Y43         FDRE (Hold_fdre_C_R)         0.009     2.457    i_daisy/i_test/rx_dat_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.310%)  route 0.730ns (79.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X2Y40          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           0.479     2.619    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.664 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.251     2.915    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.834     2.282    i_daisy/i_test/CLK
    SLICE_X10Y43         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[8]/C
                         clock pessimism              0.000     2.282    
                         clock uncertainty            0.166     2.448    
    SLICE_X10Y43         FDRE (Hold_fdre_C_R)         0.009     2.457    i_daisy/i_test/rx_dat_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[11]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[11]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[12]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[12]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[12]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[13]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[13]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[13]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[14]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[14]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[15]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[15]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[15]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[9]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[9]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[9]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_reg/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.580ns (24.202%)  route 1.817ns (75.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.776     8.357    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_reg/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X22Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_reg
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[1]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.246%)  route 1.812ns (75.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.772     8.352    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[1]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[2]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.246%)  route 1.812ns (75.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=653, routed)         1.727     5.960    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456     6.416 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.040     7.456    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.580 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.772     8.352    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[2]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[0]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.578%)  route 0.718ns (79.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.179     2.903    i_daisy/i_rx/RST0
    SLICE_X24Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X24Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[0]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X24Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.563    i_daisy/i_rx/par_rstn_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[1]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[1]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[2]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[2]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[3]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[3]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[4]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[4]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[5]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[5]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[6]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[6]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[7]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[7]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[8]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.431%)  route 0.823ns (81.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.284     3.008    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[8]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X23Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.186ns (18.352%)  route 0.828ns (81.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=653, routed)         0.584     1.999    i_daisy/adc_clk
    SLICE_X5Y41          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.539     2.679    i_daisy/i_rx/cfg_rx_en
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.724 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.288     3.013    i_daisy/i_rx/RST0
    SLICE_X22Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.326     1.464    i_daisy/i_rx/par_clk
    SLICE_X22Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.166     1.630    
    SLICE_X22Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.475    





