OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_19/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/current/runs/RUN__2022_06_04__22_38_19/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_19/results/placement/inverter.def
[INFO ODB-0128] Design: inverter
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 34 components and 128 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 122 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_19/results/placement/inverter.def
###############################################################################
# Created by write_sdc
# Sat Jun  4 19:38:25 2022
###############################################################################
current_design inverter
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name __VIRTUAL_CLK__ -period 10.0000 
set_clock_uncertainty 0.2500 __VIRTUAL_CLK__
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in}]
set_output_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[WARNING STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO]: Setting RC values...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL              80.9 u
legalized HPWL             83.6 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 2 instances
[INFO DPL-0021] HPWL before              83.6 u
[INFO DPL-0022] HPWL after               80.9 u
[INFO DPL-0023] HPWL delta               -3.3 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ in (in)
     1    0.00                           in (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.10    2.12 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.10    0.00    2.12 ^ _0_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.15 v _0_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net2 (net)
                  0.02    0.00    2.15 v output2/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.16    2.31 v output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.09    0.00    2.31 v out (out)
                                  2.31   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  4.06   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v in (in)
     1    0.00                           in (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.10    2.10 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.05    0.00    2.10 v _0_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04    2.15 ^ _0_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net2 (net)
                  0.02    0.00    2.15 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.20    2.35 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.17    0.00    2.35 ^ out (out)
                                  2.35   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  5.40   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v in (in)
     1    0.00                           in (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.10    2.10 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.05    0.00    2.10 v _0_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04    2.15 ^ _0_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net2 (net)
                  0.02    0.00    2.15 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.20    2.35 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.17    0.00    2.35 ^ out (out)
                                  2.35   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  5.40   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.40

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 4.06
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.64e-07   7.08e-07   8.71e-11   9.72e-07 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.64e-07   7.08e-07   8.71e-11   9.72e-07 100.0%
                          27.2%      72.8%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 111 u^2 15% utilization.
area_report_end
