Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 14 02:03:07 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[1]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[4]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[3]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[4]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.956        0.000                      0                  415        0.155        0.000                      0                  415        3.000        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.956        0.000                      0                  415        0.155        0.000                      0                  415       19.363        0.000                       0                   268  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.956ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cax_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/Ball_a_Hole_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.576ns  (logic 9.498ns (42.071%)  route 13.078ns (57.929%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.139 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.739    -1.013    graph_inst/ball_inst/clk_out1
    SLICE_X22Y18         FDPE                                         r  graph_inst/ball_inst/cax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDPE (Prop_fdpe_C_Q)         0.518    -0.495 r  graph_inst/ball_inst/cax_reg[0]/Q
                         net (fo=23, routed)          3.473     2.979    graph_inst/ball_inst/Ball_a_Hole_Flag7__2_0[0]
    SLICE_X92Y15         LUT4 (Prop_lut4_I2_O)        0.124     3.103 r  graph_inst/ball_inst/Ball_a_Hole_Flag7__2_i_15/O
                         net (fo=8, routed)           0.514     3.617    graph_inst/ball_inst/Ball_a_Hole_Flag7__2_i_15_n_0
    SLICE_X92Y15         LUT4 (Prop_lut4_I1_O)        0.124     3.741 r  graph_inst/ball_inst/Ball_a_Hole_Flag7__2_i_14/O
                         net (fo=9, routed)           1.445     5.186    graph_inst/ball_inst/Ball_a_Hole_Flag7__2_i_14_n_0
    SLICE_X102Y8         LUT4 (Prop_lut4_I1_O)        0.124     5.310 r  graph_inst/ball_inst/Ball_a_Hole_Flag7__3_i_1/O
                         net (fo=10, routed)          0.910     6.219    graph_inst/ball_inst/Ball_a_Hole_Flag7__3_i_1_n_0
    DSP48_X4Y2           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.255 r  graph_inst/ball_inst/Ball_a_Hole_Flag7__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    graph_inst/ball_inst/Ball_a_Hole_Flag7__3_n_106
    DSP48_X4Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.775 r  graph_inst/ball_inst/Ball_a_Hole_Flag7__4/P[0]
                         net (fo=2, routed)           1.564    13.340    graph_inst/ball_inst/p_1_in[17]
    SLICE_X96Y5          LUT2 (Prop_lut2_I0_O)        0.124    13.464 r  graph_inst/ball_inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000    13.464    graph_inst/ball_inst/i__carry_i_3__18_n_0
    SLICE_X96Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.997 r  graph_inst/ball_inst/Ball_a_Hole_Flag7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.997    graph_inst/ball_inst/Ball_a_Hole_Flag7_inferred__0/i__carry_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  graph_inst/ball_inst/Ball_a_Hole_Flag7_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.114    graph_inst/ball_inst/Ball_a_Hole_Flag7_inferred__0/i__carry__0_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  graph_inst/ball_inst/Ball_a_Hole_Flag7_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.118    15.555    graph_inst/ball_inst/Ball_a_Hole_Flag7__5[25]
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.306    15.861 r  graph_inst/ball_inst/Ball_a_Hole_Flag6_carry__5_i_3/O
                         net (fo=1, routed)           0.000    15.861    graph_inst/ball_inst/Ball_a_Hole_Flag6_carry__5_i_3_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.394 r  graph_inst/ball_inst/Ball_a_Hole_Flag6_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.394    graph_inst/ball_inst/Ball_a_Hole_Flag6_carry__5_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.709 f  graph_inst/ball_inst/Ball_a_Hole_Flag6_carry__6/O[3]
                         net (fo=1, routed)           0.801    17.510    graph_inst/ball_inst/Ball_a_Hole_Flag66_out[31]
    SLICE_X97Y8          LUT5 (Prop_lut5_I1_O)        0.307    17.817 r  graph_inst/ball_inst/Ball_a_Hole_Flag_i_23/O
                         net (fo=1, routed)           0.633    18.450    graph_inst/ball_inst/Ball_a_Hole_Flag_i_23_n_0
    SLICE_X97Y7          LUT6 (Prop_lut6_I5_O)        0.124    18.574 f  graph_inst/ball_inst/Ball_a_Hole_Flag_i_19/O
                         net (fo=1, routed)           1.027    19.601    graph_inst/ball_inst/Ball_a_Hole_Flag_i_19_n_0
    SLICE_X95Y3          LUT5 (Prop_lut5_I4_O)        0.124    19.725 r  graph_inst/ball_inst/Ball_a_Hole_Flag_i_13/O
                         net (fo=1, routed)           1.139    20.864    graph_inst/ball_inst/Ball_a_Hole_Flag_i_13_n_0
    SLICE_X96Y9          LUT6 (Prop_lut6_I5_O)        0.124    20.988 r  graph_inst/ball_inst/Ball_a_Hole_Flag_i_5/O
                         net (fo=1, routed)           0.452    21.440    graph_inst/ball_inst/Ball_a_Hole_Flag_i_5_n_0
    SLICE_X96Y9          LUT6 (Prop_lut6_I3_O)        0.124    21.564 r  graph_inst/ball_inst/Ball_a_Hole_Flag_i_1/O
                         net (fo=1, routed)           0.000    21.564    graph_inst/ball_inst/Ball_a_Hole_Flag_i_1_n_0
    SLICE_X96Y9          FDRE                                         r  graph_inst/ball_inst/Ball_a_Hole_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.619    38.139    graph_inst/ball_inst/clk_out1
    SLICE_X96Y9          FDRE                                         r  graph_inst/ball_inst/Ball_a_Hole_Flag_reg/C
                         clock pessimism              0.468    38.607    
                         clock uncertainty           -0.164    38.443    
    SLICE_X96Y9          FDRE (Setup_fdre_C_D)        0.077    38.520    graph_inst/ball_inst/Ball_a_Hole_Flag_reg
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                         -21.564    
  -------------------------------------------------------------------
                         slack                                 16.956    

Slack (MET) :             18.312ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.210ns  (logic 9.672ns (45.601%)  route 11.538ns (54.399%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 f  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 f  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 f  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          2.162    19.281    graph_inst/ball_inst/E[0]
    SLICE_X24Y17         LUT6 (Prop_lut6_I4_O)        0.124    19.405 r  graph_inst/ball_inst/dax1[1]_i_4/O
                         net (fo=2, routed)           0.679    20.084    graph_inst/ball_inst/dax1[1]_i_4_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124    20.208 r  graph_inst/ball_inst/dax1[0]_i_1/O
                         net (fo=1, routed)           0.000    20.208    graph_inst/ball_inst/dax1[0]_i_1_n_0
    SLICE_X23Y17         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X23Y17         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X23Y17         FDCE (Setup_fdce_C_D)        0.029    38.521    graph_inst/ball_inst/dax1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                         -20.208    
  -------------------------------------------------------------------
                         slack                                 18.312    

Slack (MET) :             18.482ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.042ns  (logic 9.672ns (45.965%)  route 11.370ns (54.035%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 f  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 f  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 f  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          2.162    19.281    graph_inst/ball_inst/E[0]
    SLICE_X24Y17         LUT6 (Prop_lut6_I4_O)        0.124    19.405 r  graph_inst/ball_inst/dax1[1]_i_4/O
                         net (fo=2, routed)           0.511    19.916    graph_inst/ball_inst/dax1[1]_i_4_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I4_O)        0.124    20.040 r  graph_inst/ball_inst/dax1[1]_i_1/O
                         net (fo=1, routed)           0.000    20.040    graph_inst/ball_inst/dax1[1]_i_1_n_0
    SLICE_X23Y17         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X23Y17         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X23Y17         FDCE (Setup_fdce_C_D)        0.031    38.523    graph_inst/ball_inst/dax1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                 18.482    

Slack (MET) :             18.671ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.892ns  (logic 9.700ns (46.430%)  route 11.192ns (53.570%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 f  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 f  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 f  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          1.789    18.908    graph_inst/ball_inst/E[0]
    SLICE_X24Y17         LUT5 (Prop_lut5_I2_O)        0.124    19.032 r  graph_inst/ball_inst/day1[1]_i_2/O
                         net (fo=1, routed)           0.706    19.738    graph_inst/ball_inst/day1[1]_i_2_n_0
    SLICE_X25Y17         LUT3 (Prop_lut3_I0_O)        0.152    19.890 r  graph_inst/ball_inst/day1[1]_i_1/O
                         net (fo=1, routed)           0.000    19.890    graph_inst/ball_inst/day1[1]_i_1_n_0
    SLICE_X25Y17         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.561    38.081    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/C
                         clock pessimism              0.569    38.649    
                         clock uncertainty           -0.164    38.486    
    SLICE_X25Y17         FDCE (Setup_fdce_C_D)        0.075    38.561    graph_inst/ball_inst/day1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -19.890    
  -------------------------------------------------------------------
                         slack                                 18.671    

Slack (MET) :             18.689ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.830ns  (logic 9.672ns (46.434%)  route 11.158ns (53.566%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 f  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 f  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 f  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          1.988    19.107    graph_inst/ball_inst/E[0]
    SLICE_X25Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.231 r  graph_inst/ball_inst/day1[1]_i_3/O
                         net (fo=2, routed)           0.473    19.704    graph_inst/ball_inst/day1[1]_i_3_n_0
    SLICE_X25Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.828 r  graph_inst/ball_inst/day1[0]_i_1/O
                         net (fo=1, routed)           0.000    19.828    graph_inst/ball_inst/day1[0]_i_1_n_0
    SLICE_X25Y17         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.561    38.081    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/C
                         clock pessimism              0.569    38.649    
                         clock uncertainty           -0.164    38.486    
    SLICE_X25Y17         FDCE (Setup_fdce_C_D)        0.031    38.517    graph_inst/ball_inst/day1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                         -19.828    
  -------------------------------------------------------------------
                         slack                                 18.689    

Slack (MET) :             19.320ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/ba_collision_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.197ns  (logic 9.548ns (47.275%)  route 10.649ns (52.725%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.081 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 f  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 f  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 f  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          1.952    19.071    graph_inst/ball_inst/E[0]
    SLICE_X25Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.195 r  graph_inst/ball_inst/ba_collision_i_1/O
                         net (fo=1, routed)           0.000    19.195    graph_inst/ball_inst/ba_collision_i_1_n_0
    SLICE_X25Y17         FDCE                                         r  graph_inst/ball_inst/ba_collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.561    38.081    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDCE                                         r  graph_inst/ball_inst/ba_collision_reg/C
                         clock pessimism              0.569    38.649    
                         clock uncertainty           -0.164    38.486    
    SLICE_X25Y17         FDCE (Setup_fdce_C_D)        0.029    38.515    graph_inst/ball_inst/ba_collision_reg
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -19.195    
  -------------------------------------------------------------------
                         slack                                 19.320    

Slack (MET) :             19.328ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 9.548ns (47.839%)  route 10.410ns (52.161%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 r  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 r  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          1.230    18.349    sync_inst/ba_bb
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.124    18.473 r  sync_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.484    18.957    graph_inst/ball_inst/c_v_reg[8]_1[0]
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.565    38.085    graph_inst/ball_inst/clk_out1
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[0]/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X24Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.285    graph_inst/ball_inst/cnt5_reg[0]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                         -18.957    
  -------------------------------------------------------------------
                         slack                                 19.328    

Slack (MET) :             19.328ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 9.548ns (47.839%)  route 10.410ns (52.161%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 r  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 r  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          1.230    18.349    sync_inst/ba_bb
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.124    18.473 r  sync_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.484    18.957    graph_inst/ball_inst/c_v_reg[8]_1[0]
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.565    38.085    graph_inst/ball_inst/clk_out1
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[1]/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X24Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.285    graph_inst/ball_inst/cnt5_reg[1]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                         -18.957    
  -------------------------------------------------------------------
                         slack                                 19.328    

Slack (MET) :             19.328ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 9.548ns (47.839%)  route 10.410ns (52.161%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 r  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 r  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          1.230    18.349    sync_inst/ba_bb
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.124    18.473 r  sync_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.484    18.957    graph_inst/ball_inst/c_v_reg[8]_1[0]
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.565    38.085    graph_inst/ball_inst/clk_out1
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[2]/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X24Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.285    graph_inst/ball_inst/cnt5_reg[2]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                         -18.957    
  -------------------------------------------------------------------
                         slack                                 19.328    

Slack (MET) :             19.328ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 9.548ns (47.839%)  route 10.410ns (52.161%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X21Y10         FDCE                                         r  graph_inst/ball_inst/cbx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.546 r  graph_inst/ball_inst/cbx_reg[0]/Q
                         net (fo=22, routed)          1.606     1.060    graph_inst/ball_inst/Ball_b_Hole_Flag7__7_0[0]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  graph_inst/ball_inst/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     1.184    graph_inst/ball_inst/i__carry_i_4__15_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.697 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.697    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.814 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.814    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.053 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.744     3.797    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213     8.010 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.012    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.530 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           1.345    10.875    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.999 r  graph_inst/ball_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    10.999    graph_inst/ball_inst/i__carry_i_3__2_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.642 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.648    12.290    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_4
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.597 r  graph_inst/ball_inst/ba_bb2_carry__3_i_1/O
                         net (fo=1, routed)           0.000    12.597    graph_inst/ball_inst/ba_bb2_carry__3_i_1_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.998 r  graph_inst/ball_inst/ba_bb2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.998    graph_inst/ball_inst/ba_bb2_carry__3_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  graph_inst/ball_inst/ba_bb2_carry__4/O[0]
                         net (fo=1, routed)           0.821    14.041    graph_inst/ball_inst/ba_bb2[20]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.299    14.340 r  graph_inst/ball_inst/bb_hit_angle[8]_i_8/O
                         net (fo=1, routed)           1.013    15.353    graph_inst/ball_inst/bb_hit_angle[8]_i_8_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.477 r  graph_inst/ball_inst/bb_hit_angle[8]_i_4/O
                         net (fo=2, routed)           1.517    16.995    graph_inst/ball_inst/bb_hit_angle[8]_i_4_n_0
    SLICE_X24Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.119 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=32, routed)          1.230    18.349    sync_inst/ba_bb
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.124    18.473 r  sync_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.484    18.957    graph_inst/ball_inst/c_v_reg[8]_1[0]
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         1.565    38.085    graph_inst/ball_inst/clk_out1
    SLICE_X24Y12         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[3]/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X24Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.285    graph_inst/ball_inst/cnt5_reg[3]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                         -18.957    
  -------------------------------------------------------------------
                         slack                                 19.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.586    -0.424    graph_inst/ball_inst/clk_out1
    SLICE_X23Y18         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  graph_inst/ball_inst/vax_reg_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.231    graph_inst/ball_inst/vax_reg[3]
    SLICE_X22Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.186 r  graph_inst/ball_inst/cax0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.186    graph_inst/ball_inst/cax0_carry_i_1_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.122 r  graph_inst/ball_inst/cax0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.122    graph_inst/ball_inst/cax0[3]
    SLICE_X22Y18         FDCE                                         r  graph_inst/ball_inst/cax_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.852    -0.524    graph_inst/ball_inst/clk_out1
    SLICE_X22Y18         FDCE                                         r  graph_inst/ball_inst/cax_reg[3]/C
                         clock pessimism              0.113    -0.411    
    SLICE_X22Y18         FDCE (Hold_fdce_C_D)         0.134    -0.277    graph_inst/ball_inst/cax_reg[3]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.586    -0.424    graph_inst/ball_inst/clk_out1
    SLICE_X23Y18         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  graph_inst/ball_inst/vax_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.227    graph_inst/ball_inst/vax_reg[0]
    SLICE_X22Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  graph_inst/ball_inst/cax0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.182    graph_inst/ball_inst/cax0_carry_i_4_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.112 r  graph_inst/ball_inst/cax0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.112    graph_inst/ball_inst/cax0[0]
    SLICE_X22Y18         FDPE                                         r  graph_inst/ball_inst/cax_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.852    -0.524    graph_inst/ball_inst/clk_out1
    SLICE_X22Y18         FDPE                                         r  graph_inst/ball_inst/cax_reg[0]/C
                         clock pessimism              0.113    -0.411    
    SLICE_X22Y18         FDPE (Hold_fdpe_C_D)         0.134    -0.277    graph_inst/ball_inst/cax_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/dbx1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.588    -0.422    graph_inst/ball_inst/clk_out1
    SLICE_X25Y9          FDCE                                         r  graph_inst/ball_inst/dbx1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  graph_inst/ball_inst/dbx1_reg[0]/Q
                         net (fo=6, routed)           0.091    -0.189    graph_inst/ball_inst/dbx1_reg_n_0_[0]
    SLICE_X24Y9          LUT6 (Prop_lut6_I4_O)        0.045    -0.144 r  graph_inst/ball_inst/vbx_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    graph_inst/ball_inst/vbx_reg0[4]
    SLICE_X24Y9          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.856    -0.520    graph_inst/ball_inst/clk_out1
    SLICE_X24Y9          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[4]/C
                         clock pessimism              0.111    -0.409    
    SLICE_X24Y9          FDCE (Hold_fdce_C_D)         0.092    -0.317    graph_inst/ball_inst/vbx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vby1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vby_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.828%)  route 0.147ns (44.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.418    graph_inst/ball_inst/clk_out1
    SLICE_X21Y8          FDCE                                         r  graph_inst/ball_inst/vby1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  graph_inst/ball_inst/vby1_reg[0]/Q
                         net (fo=6, routed)           0.147    -0.129    graph_inst/ball_inst/vby1[0]
    SLICE_X22Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.084 r  graph_inst/ball_inst/vby_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    graph_inst/ball_inst/vby_reg[0]_i_1_n_0
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/vby_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.860    -0.516    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/vby_reg_reg[0]/C
                         clock pessimism              0.133    -0.383    
    SLICE_X22Y8          FDCE (Hold_fdce_C_D)         0.121    -0.262    graph_inst/ball_inst/vby_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.306%)  route 0.086ns (25.694%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.585    -0.425    graph_inst/ball_inst/clk_out1
    SLICE_X23Y19         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.284 r  graph_inst/ball_inst/vax_reg_reg[9]/Q
                         net (fo=5, routed)           0.086    -0.197    graph_inst/ball_inst/vax_reg[9]
    SLICE_X22Y19         LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  graph_inst/ball_inst/cax0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.152    graph_inst/ball_inst/cax0_carry__0_i_1_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.088 r  graph_inst/ball_inst/cax0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.088    graph_inst/ball_inst/cax0[7]
    SLICE_X22Y19         FDPE                                         r  graph_inst/ball_inst/cax_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.851    -0.525    graph_inst/ball_inst/clk_out1
    SLICE_X22Y19         FDPE                                         r  graph_inst/ball_inst/cax_reg[7]/C
                         clock pessimism              0.113    -0.412    
    SLICE_X22Y19         FDPE (Hold_fdpe_C_D)         0.134    -0.278    graph_inst/ball_inst/cax_reg[7]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vay_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cay_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.249ns (80.717%)  route 0.059ns (19.283%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.582    -0.428    graph_inst/ball_inst/clk_out1
    SLICE_X25Y18         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.287 r  graph_inst/ball_inst/vay_reg_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.227    graph_inst/ball_inst/vay_reg[3]
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  graph_inst/ball_inst/cay0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.182    graph_inst/ball_inst/cay0_carry_i_1_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  graph_inst/ball_inst/cay0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.119    graph_inst/ball_inst/cay0[3]
    SLICE_X24Y18         FDCE                                         r  graph_inst/ball_inst/cay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.848    -0.528    graph_inst/ball_inst/clk_out1
    SLICE_X24Y18         FDCE                                         r  graph_inst/ball_inst/cay_reg[3]/C
                         clock pessimism              0.113    -0.415    
    SLICE_X24Y18         FDCE (Hold_fdce_C_D)         0.105    -0.310    graph_inst/ball_inst/cay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.585    -0.425    graph_inst/ball_inst/clk_out1
    SLICE_X24Y15         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  graph_inst/ball_inst/cnt2_reg[5]/Q
                         net (fo=3, routed)           0.109    -0.175    graph_inst/ball_inst/cnt2_reg__0[5]
    SLICE_X25Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.130 r  graph_inst/ball_inst/cnt2[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.130    graph_inst/ball_inst/p_0_in__0[6]
    SLICE_X25Y15         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.851    -0.525    graph_inst/ball_inst/clk_out1
    SLICE_X25Y15         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[6]/C
                         clock pessimism              0.113    -0.412    
    SLICE_X25Y15         FDRE (Hold_fdre_C_D)         0.091    -0.321    graph_inst/ball_inst/cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.251ns (73.944%)  route 0.088ns (26.056%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.585    -0.425    graph_inst/ball_inst/clk_out1
    SLICE_X23Y19         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.284 r  graph_inst/ball_inst/vax_reg_reg[9]/Q
                         net (fo=5, routed)           0.088    -0.195    graph_inst/ball_inst/vax_reg[9]
    SLICE_X22Y19         LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  graph_inst/ball_inst/cax0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.150    graph_inst/ball_inst/cax0_carry__0_i_2_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.085 r  graph_inst/ball_inst/cax0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.085    graph_inst/ball_inst/cax0[6]
    SLICE_X22Y19         FDPE                                         r  graph_inst/ball_inst/cax_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.851    -0.525    graph_inst/ball_inst/clk_out1
    SLICE_X22Y19         FDPE                                         r  graph_inst/ball_inst/cax_reg[6]/C
                         clock pessimism              0.113    -0.412    
    SLICE_X22Y19         FDPE (Hold_fdpe_C_D)         0.134    -0.278    graph_inst/ball_inst/cax_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.585    -0.425    graph_inst/ball_inst/clk_out1
    SLICE_X23Y19         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.284 r  graph_inst/ball_inst/vax_reg_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.197    graph_inst/ball_inst/vax_reg[4]
    SLICE_X22Y19         LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  graph_inst/ball_inst/cax0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.152    graph_inst/ball_inst/cax0_carry__0_i_4_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.082 r  graph_inst/ball_inst/cax0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.082    graph_inst/ball_inst/cax0[4]
    SLICE_X22Y19         FDPE                                         r  graph_inst/ball_inst/cax_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.851    -0.525    graph_inst/ball_inst/clk_out1
    SLICE_X22Y19         FDPE                                         r  graph_inst/ball_inst/cax_reg[4]/C
                         clock pessimism              0.113    -0.412    
    SLICE_X22Y19         FDPE (Hold_fdpe_C_D)         0.134    -0.278    graph_inst/ball_inst/cax_reg[4]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.252ns (73.447%)  route 0.091ns (26.553%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.586    -0.424    graph_inst/ball_inst/clk_out1
    SLICE_X23Y18         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  graph_inst/ball_inst/vax_reg_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.192    graph_inst/ball_inst/vax_reg[1]
    SLICE_X22Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  graph_inst/ball_inst/cax0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.147    graph_inst/ball_inst/cax0_carry_i_3_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.081 r  graph_inst/ball_inst/cax0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.081    graph_inst/ball_inst/cax0[1]
    SLICE_X22Y18         FDCE                                         r  graph_inst/ball_inst/cax_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=266, routed)         0.852    -0.524    graph_inst/ball_inst/clk_out1
    SLICE_X22Y18         FDCE                                         r  graph_inst/ball_inst/cax_reg[1]/C
                         clock pessimism              0.113    -0.411    
    SLICE_X22Y18         FDCE (Hold_fdce_C_D)         0.134    -0.277    graph_inst/ball_inst/cax_reg[1]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y15      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y15      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y15      debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y15      debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X15Y23     graph_inst/ball_inst/ba_hit_angle_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X17Y25     graph_inst/ball_inst/ba_hit_angle_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X17Y24     graph_inst/ball_inst/ba_hit_angle_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X17Y24     graph_inst/ball_inst/ba_hit_angle_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X17Y24     graph_inst/ball_inst/ba_hit_angle_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X12Y23     graph_inst/ball_inst/ba_hit_angle_reg[4]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y15      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y12      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y15      debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y15      debounce_inst/btn_in_d_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y15      debounce_inst/btn_in_d_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y20      debounce_inst/btn_in_d_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y20      debounce_inst/btn_in_d_reg[2][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



