--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml controller.twx controller.ncd -o controller.twr controller.pcf
-ucf controller.ucf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    6.319(R)|   -0.657(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |    4.118(R)|    0.504(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |    3.973(R)|    0.529(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |    3.675(R)|    0.152(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |    4.000(R)|    0.794(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |    2.503(R)|    0.528(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |    2.332(R)|    0.404(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |    3.497(R)|    0.318(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |    2.991(R)|    0.376(R)|CLK_IBUF          |   0.000|
SW<0>       |    2.286(R)|   -0.595(R)|CLK_IBUF          |   0.000|
SW<1>       |    2.428(R)|   -0.708(R)|CLK_IBUF          |   0.000|
SW<2>       |    1.873(R)|   -0.265(R)|CLK_IBUF          |   0.000|
SW<3>       |    2.056(R)|   -0.412(R)|CLK_IBUF          |   0.000|
SW<4>       |    2.232(R)|   -0.552(R)|CLK_IBUF          |   0.000|
SW<5>       |    2.733(R)|   -0.953(R)|CLK_IBUF          |   0.000|
SW<6>       |    2.693(R)|   -0.921(R)|CLK_IBUF          |   0.000|
SW<7>       |    2.087(R)|   -0.436(R)|CLK_IBUF          |   0.000|
SW<8>       |    2.528(R)|   -0.789(R)|CLK_IBUF          |   0.000|
SW<9>       |    1.890(R)|   -0.278(R)|CLK_IBUF          |   0.000|
SW<10>      |    2.879(R)|   -1.082(R)|CLK_IBUF          |   0.000|
SW<11>      |    3.560(R)|   -1.627(R)|CLK_IBUF          |   0.000|
SW<12>      |    2.506(R)|   -0.784(R)|CLK_IBUF          |   0.000|
SW<13>      |    1.869(R)|   -0.274(R)|CLK_IBUF          |   0.000|
SW<14>      |    2.099(R)|   -0.459(R)|CLK_IBUF          |   0.000|
SW<15>      |    1.510(R)|    0.012(R)|CLK_IBUF          |   0.000|
data_ready  |    3.869(R)|   -0.167(R)|CLK_IBUF          |   0.000|
tbre        |    4.860(R)|   -1.097(R)|CLK_IBUF          |   0.000|
tsre        |    5.829(R)|   -1.280(R)|CLK_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |    9.901(R)|CLK_IBUF          |   0.000|
L<1>        |    9.588(R)|CLK_IBUF          |   0.000|
L<2>        |    9.928(R)|CLK_IBUF          |   0.000|
L<3>        |   10.482(R)|CLK_IBUF          |   0.000|
L<4>        |   10.124(R)|CLK_IBUF          |   0.000|
L<5>        |    9.672(R)|CLK_IBUF          |   0.000|
L<6>        |    8.868(R)|CLK_IBUF          |   0.000|
L<7>        |   10.072(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |   10.396(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |   10.294(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |    9.998(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |   10.384(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |    9.771(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |   10.141(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |   10.401(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |   11.036(R)|CLK_IBUF          |   0.000|
Ram1Data<8> |   10.283(R)|CLK_IBUF          |   0.000|
Ram1Data<9> |   10.310(R)|CLK_IBUF          |   0.000|
Ram1Data<10>|   10.984(R)|CLK_IBUF          |   0.000|
Ram1Data<11>|   10.795(R)|CLK_IBUF          |   0.000|
Ram1Data<12>|   11.233(R)|CLK_IBUF          |   0.000|
Ram1Data<13>|   10.797(R)|CLK_IBUF          |   0.000|
Ram1Data<14>|   11.817(R)|CLK_IBUF          |   0.000|
Ram1Data<15>|   11.811(R)|CLK_IBUF          |   0.000|
Ram1EN      |    8.933(R)|CLK_IBUF          |   0.000|
Ram1OE      |    9.186(R)|CLK_IBUF          |   0.000|
Ram1WE      |    8.933(R)|CLK_IBUF          |   0.000|
wrn         |   11.422(R)|CLK_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Ram1Addr<0> |   10.212(R)|clk1_BUFGP        |   0.000|
Ram1Addr<1> |   10.491(R)|clk1_BUFGP        |   0.000|
Ram1Addr<2> |   10.674(R)|clk1_BUFGP        |   0.000|
Ram1Addr<3> |    9.634(R)|clk1_BUFGP        |   0.000|
Ram1Addr<4> |   10.252(R)|clk1_BUFGP        |   0.000|
Ram1Addr<5> |    9.822(R)|clk1_BUFGP        |   0.000|
Ram1Addr<6> |   10.052(R)|clk1_BUFGP        |   0.000|
Ram1Addr<7> |    9.495(R)|clk1_BUFGP        |   0.000|
Ram1Addr<8> |    9.946(R)|clk1_BUFGP        |   0.000|
Ram1Addr<9> |    9.771(R)|clk1_BUFGP        |   0.000|
Ram1Addr<10>|    8.750(R)|clk1_BUFGP        |   0.000|
Ram1Addr<11>|    8.879(R)|clk1_BUFGP        |   0.000|
Ram1Addr<12>|    8.875(R)|clk1_BUFGP        |   0.000|
Ram1Addr<13>|    9.204(R)|clk1_BUFGP        |   0.000|
Ram1Addr<14>|    9.078(R)|clk1_BUFGP        |   0.000|
Ram1Addr<15>|    9.101(R)|clk1_BUFGP        |   0.000|
Ram1Data<0> |    9.632(R)|clk1_BUFGP        |   0.000|
Ram1Data<1> |    9.753(R)|clk1_BUFGP        |   0.000|
Ram1Data<2> |    9.344(R)|clk1_BUFGP        |   0.000|
Ram1Data<3> |    9.835(R)|clk1_BUFGP        |   0.000|
Ram1Data<4> |    8.940(R)|clk1_BUFGP        |   0.000|
Ram1Data<5> |    9.892(R)|clk1_BUFGP        |   0.000|
Ram1Data<6> |    9.570(R)|clk1_BUFGP        |   0.000|
Ram1Data<7> |   10.633(R)|clk1_BUFGP        |   0.000|
Ram1Data<8> |    9.454(R)|clk1_BUFGP        |   0.000|
Ram1Data<9> |    9.481(R)|clk1_BUFGP        |   0.000|
Ram1Data<10>|   10.155(R)|clk1_BUFGP        |   0.000|
Ram1Data<11>|    9.966(R)|clk1_BUFGP        |   0.000|
Ram1Data<12>|   10.404(R)|clk1_BUFGP        |   0.000|
Ram1Data<13>|    9.968(R)|clk1_BUFGP        |   0.000|
Ram1Data<14>|   10.988(R)|clk1_BUFGP        |   0.000|
Ram1Data<15>|   10.982(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.075|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.639|         |         |         |
clk1           |    3.955|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 30 19:42:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4531 MB



