module
module_endmodule
endmodule
input
output
inout
wire
reg
assign
integer
real
parameter
localparam
always
always@___
initial
if
else
case
case()_endcase
for
while
repeat
begin
begin_end
end
posedge
negedge
display
finish
stop
time
random
defparam
generate
genvar
function
task
disable
top_module
