Classic Timing Analyzer report for latchSR
Mon Apr 18 01:29:40 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.798 ns    ; R       ; Q$latch ; --         ; R        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.678 ns    ; Q$latch ; Q       ; EN         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.122 ns    ; S       ; Q$latch ; --         ; EN       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; R               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; S               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; EN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 1.798 ns   ; R    ; Q$latch ; R        ;
; N/A   ; None         ; 1.788 ns   ; S    ; Q$latch ; R        ;
; N/A   ; None         ; 1.629 ns   ; R    ; Q$latch ; S        ;
; N/A   ; None         ; 1.619 ns   ; S    ; Q$latch ; S        ;
; N/A   ; None         ; 0.923 ns   ; R    ; Q$latch ; EN       ;
; N/A   ; None         ; 0.913 ns   ; S    ; Q$latch ; EN       ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.678 ns   ; Q$latch ; Q  ; EN         ;
; N/A   ; None         ; 5.972 ns   ; Q$latch ; Q  ; S          ;
; N/A   ; None         ; 5.803 ns   ; Q$latch ; Q  ; R          ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; 0.122 ns  ; S    ; Q$latch ; EN       ;
; N/A           ; None        ; 0.112 ns  ; R    ; Q$latch ; EN       ;
; N/A           ; None        ; -0.584 ns ; S    ; Q$latch ; S        ;
; N/A           ; None        ; -0.594 ns ; R    ; Q$latch ; S        ;
; N/A           ; None        ; -0.753 ns ; S    ; Q$latch ; R        ;
; N/A           ; None        ; -0.763 ns ; R    ; Q$latch ; R        ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 18 01:29:40 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off latchSR -c latchSR --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Q$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "R" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "S" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "EN" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Q~0" as buffer
Info: tsu for register "Q$latch" (data pin = "R", clock pin = "R") is 1.798 ns
    Info: + Longest pin to register delay is 2.865 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'R'
        Info: 2: + IC(0.706 ns) + CELL(0.322 ns) = 2.054 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 1; COMB Node = 'process_0~0'
        Info: 3: + IC(0.290 ns) + CELL(0.521 ns) = 2.865 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 1.869 ns ( 65.24 % )
        Info: Total interconnect delay = 0.996 ns ( 34.76 % )
    Info: + Micro setup delay of destination is 1.035 ns
    Info: - Shortest clock path from clock "R" to destination register is 2.102 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'R'
        Info: 2: + IC(0.433 ns) + CELL(0.178 ns) = 1.637 ns; Loc. = LCCOMB_X49_Y14_N18; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.102 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 1.382 ns ( 65.75 % )
        Info: Total interconnect delay = 0.720 ns ( 34.25 % )
Info: tco from clock "EN" to destination pin "Q" through register "Q$latch" is 6.678 ns
    Info: + Longest clock path from clock "EN" to source register is 2.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 1; CLK Node = 'EN'
        Info: 2: + IC(1.157 ns) + CELL(0.521 ns) = 2.512 ns; Loc. = LCCOMB_X49_Y14_N18; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.977 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 1.533 ns ( 51.49 % )
        Info: Total interconnect delay = 1.444 ns ( 48.51 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q$latch'
        Info: 2: + IC(0.861 ns) + CELL(2.840 ns) = 3.701 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.840 ns ( 76.74 % )
        Info: Total interconnect delay = 0.861 ns ( 23.26 % )
Info: th for register "Q$latch" (data pin = "S", clock pin = "EN") is 0.122 ns
    Info: + Longest clock path from clock "EN" to destination register is 2.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 1; CLK Node = 'EN'
        Info: 2: + IC(1.157 ns) + CELL(0.521 ns) = 2.512 ns; Loc. = LCCOMB_X49_Y14_N18; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.977 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 1.533 ns ( 51.49 % )
        Info: Total interconnect delay = 1.444 ns ( 48.51 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 2; CLK Node = 'S'
        Info: 2: + IC(0.466 ns) + CELL(0.542 ns) = 2.044 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 1; COMB Node = 'process_0~0'
        Info: 3: + IC(0.290 ns) + CELL(0.521 ns) = 2.855 ns; Loc. = LCCOMB_X49_Y14_N10; Fanout = 1; REG Node = 'Q$latch'
        Info: Total cell delay = 2.099 ns ( 73.52 % )
        Info: Total interconnect delay = 0.756 ns ( 26.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Mon Apr 18 01:29:40 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


