// Seed: 2535178856
module module_0 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri0 id_13,
    output wand id_14,
    input supply0 id_15,
    output uwire id_16,
    input wire id_17,
    input wire id_18,
    output supply0 id_19,
    output tri id_20
    , id_37,
    input supply0 id_21,
    input supply0 id_22,
    output supply0 id_23,
    output uwire id_24,
    input wand id_25,
    output tri id_26,
    input uwire id_27,
    input tri1 id_28,
    output wor id_29,
    input wire id_30
    , id_38,
    input wire id_31,
    output tri id_32,
    input supply1 id_33,
    output wire id_34,
    input tri module_0
);
  supply1 id_39 = 1;
  wire id_40;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    output uwire id_6
    , id_19,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply0 id_13,
    output wire id_14,
    input wand id_15,
    output wand id_16,
    input supply0 id_17
);
  logic id_20 = id_7;
  assign id_6 = id_12 ^ id_5;
  assign id_6 = -1'b0;
  wire id_21;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_5,
      id_3,
      id_17,
      id_14,
      id_0,
      id_15,
      id_16,
      id_12,
      id_12,
      id_9,
      id_13,
      id_0,
      id_7,
      id_16,
      id_7,
      id_1,
      id_8,
      id_8,
      id_17,
      id_7,
      id_4,
      id_4,
      id_5,
      id_6,
      id_1,
      id_15,
      id_0,
      id_9,
      id_2,
      id_16,
      id_11,
      id_4,
      id_7
  );
  assign modCall_1.id_28 = 0;
endmodule
