{"sha": "6bb0e2489c855b8354797a846d84bf6bab41bee5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmJiMGUyNDg5Yzg1NWI4MzU0Nzk3YTg0NmQ4NGJmNmJhYjQxYmVlNQ==", "commit": {"author": {"name": "Walter Lee", "email": "walt@tilera.com", "date": "2014-01-25T20:31:38Z"}, "committer": {"name": "Walter Lee", "email": "walt@gcc.gnu.org", "date": "2014-01-25T20:31:38Z"}, "message": "sync.md (atomic_fetch_sub): Fix negation and avoid clobbering a live register.\n\n2014-01-25  Walter Lee  <walt@tilera.com>\n\n            * config/tilegx/sync.md (atomic_fetch_sub): Fix negation and\n            avoid clobbering a live register.\n\nFrom-SVN: r207084", "tree": {"sha": "5ed75958dd3ab804e74189889881a2306ffcaa87", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5ed75958dd3ab804e74189889881a2306ffcaa87"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6bb0e2489c855b8354797a846d84bf6bab41bee5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6bb0e2489c855b8354797a846d84bf6bab41bee5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6bb0e2489c855b8354797a846d84bf6bab41bee5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6bb0e2489c855b8354797a846d84bf6bab41bee5/comments", "author": {"login": "walt-tilera", "id": 6602917, "node_id": "MDQ6VXNlcjY2MDI5MTc=", "avatar_url": "https://avatars.githubusercontent.com/u/6602917?v=4", "gravatar_id": "", "url": "https://api.github.com/users/walt-tilera", "html_url": "https://github.com/walt-tilera", "followers_url": "https://api.github.com/users/walt-tilera/followers", "following_url": "https://api.github.com/users/walt-tilera/following{/other_user}", "gists_url": "https://api.github.com/users/walt-tilera/gists{/gist_id}", "starred_url": "https://api.github.com/users/walt-tilera/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/walt-tilera/subscriptions", "organizations_url": "https://api.github.com/users/walt-tilera/orgs", "repos_url": "https://api.github.com/users/walt-tilera/repos", "events_url": "https://api.github.com/users/walt-tilera/events{/privacy}", "received_events_url": "https://api.github.com/users/walt-tilera/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "dab03fe308a782020a40734cf97dfe01e3cbc8ba", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dab03fe308a782020a40734cf97dfe01e3cbc8ba", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dab03fe308a782020a40734cf97dfe01e3cbc8ba"}], "stats": {"total": 16, "additions": 14, "deletions": 2}, "files": [{"sha": "ccbea0f715876b5a001b4e37d3a29ba0404fa9f2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6bb0e2489c855b8354797a846d84bf6bab41bee5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6bb0e2489c855b8354797a846d84bf6bab41bee5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6bb0e2489c855b8354797a846d84bf6bab41bee5", "patch": "@@ -1,3 +1,8 @@\n+2014-01-25  Walter Lee  <walt@tilera.com>\n+\n+\t* config/tilegx/sync.md (atomic_fetch_sub): Fix negation and\n+\tavoid clobbering a live register.\n+\n 2014-01-25  Walter Lee  <walt@tilera.com>\n \n \t* config/tilegx/tilegx-c.c (tilegx_cpu_cpp_builtins): "}, {"sha": "3d9349301caa6737d6ace6033a6bcc5c28678638", "filename": "gcc/config/tilegx/sync.md", "status": "modified", "additions": 9, "deletions": 2, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6bb0e2489c855b8354797a846d84bf6bab41bee5/gcc%2Fconfig%2Ftilegx%2Fsync.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6bb0e2489c855b8354797a846d84bf6bab41bee5/gcc%2Fconfig%2Ftilegx%2Fsync.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Ftilegx%2Fsync.md?ref=6bb0e2489c855b8354797a846d84bf6bab41bee5", "patch": "@@ -150,15 +150,22 @@\n    (match_operand:SI 3 \"const_int_operand\" \"\")]         ;; model\n   \"\"\n {\n+  rtx addend;\n   enum memmodel model = (enum memmodel) INTVAL (operands[3]);\n \n   if (operands[2] != const0_rtx)\n-    emit_move_insn (operands[2], gen_rtx_NEG (<MODE>mode, operands[2]));\n+    {\n+       addend = gen_reg_rtx (<MODE>mode);\n+       emit_move_insn (addend,\n+                       gen_rtx_MINUS (<MODE>mode, const0_rtx, operands[2]));\n+    }\n+  else\n+    addend = operands[2];\n \n   tilegx_pre_atomic_barrier (model);\n   emit_insn (gen_atomic_fetch_add_bare<mode> (operands[0],\n                                               operands[1],\n-                                              operands[2]));\n+                                              addend));\n   tilegx_post_atomic_barrier (model);\n   DONE;\n })"}]}