#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n18865.Q[0] (.latch clocked by pclk)
Endpoint  : n18315.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18865.clk[0] (.latch)                                           1.014     1.014
n18865.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18866.in[0] (.names)                                            1.014     2.070
n18866.out[0] (.names)                                           0.261     2.331
n18868.in[1] (.names)                                            1.014     3.344
n18868.out[0] (.names)                                           0.261     3.605
n18869.in[1] (.names)                                            1.014     4.619
n18869.out[0] (.names)                                           0.261     4.880
n18870.in[0] (.names)                                            1.014     5.894
n18870.out[0] (.names)                                           0.261     6.155
n18872.in[1] (.names)                                            1.014     7.169
n18872.out[0] (.names)                                           0.261     7.430
n18873.in[2] (.names)                                            1.014     8.444
n18873.out[0] (.names)                                           0.261     8.705
n18874.in[0] (.names)                                            1.014     9.719
n18874.out[0] (.names)                                           0.261     9.980
n18876.in[2] (.names)                                            1.014    10.993
n18876.out[0] (.names)                                           0.261    11.254
n18877.in[1] (.names)                                            1.014    12.268
n18877.out[0] (.names)                                           0.261    12.529
n18878.in[1] (.names)                                            1.014    13.543
n18878.out[0] (.names)                                           0.261    13.804
n18880.in[1] (.names)                                            1.014    14.818
n18880.out[0] (.names)                                           0.261    15.079
n18881.in[0] (.names)                                            1.014    16.093
n18881.out[0] (.names)                                           0.261    16.354
n18882.in[1] (.names)                                            1.014    17.367
n18882.out[0] (.names)                                           0.261    17.628
n18884.in[0] (.names)                                            1.014    18.642
n18884.out[0] (.names)                                           0.261    18.903
n18885.in[0] (.names)                                            1.014    19.917
n18885.out[0] (.names)                                           0.261    20.178
n18161.in[1] (.names)                                            1.014    21.192
n18161.out[0] (.names)                                           0.261    21.453
n18887.in[0] (.names)                                            1.014    22.467
n18887.out[0] (.names)                                           0.261    22.728
n18079.in[0] (.names)                                            1.014    23.742
n18079.out[0] (.names)                                           0.261    24.003
n18225.in[0] (.names)                                            1.014    25.016
n18225.out[0] (.names)                                           0.261    25.277
n18224.in[0] (.names)                                            1.014    26.291
n18224.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n18228.in[2] (.names)                                            1.014    28.841
n18228.out[0] (.names)                                           0.261    29.102
n18229.in[0] (.names)                                            1.014    30.116
n18229.out[0] (.names)                                           0.261    30.377
n18230.in[0] (.names)                                            1.014    31.390
n18230.out[0] (.names)                                           0.261    31.651
n18231.in[2] (.names)                                            1.014    32.665
n18231.out[0] (.names)                                           0.261    32.926
n18232.in[0] (.names)                                            1.014    33.940
n18232.out[0] (.names)                                           0.261    34.201
n18235.in[0] (.names)                                            1.014    35.215
n18235.out[0] (.names)                                           0.261    35.476
n18210.in[1] (.names)                                            1.014    36.490
n18210.out[0] (.names)                                           0.261    36.751
n18237.in[0] (.names)                                            1.014    37.765
n18237.out[0] (.names)                                           0.261    38.026
n18238.in[0] (.names)                                            1.014    39.039
n18238.out[0] (.names)                                           0.261    39.300
n18239.in[2] (.names)                                            1.014    40.314
n18239.out[0] (.names)                                           0.261    40.575
n18240.in[0] (.names)                                            1.014    41.589
n18240.out[0] (.names)                                           0.261    41.850
n18241.in[0] (.names)                                            1.014    42.864
n18241.out[0] (.names)                                           0.261    43.125
n18243.in[1] (.names)                                            1.014    44.139
n18243.out[0] (.names)                                           0.261    44.400
n18069.in[1] (.names)                                            1.014    45.413
n18069.out[0] (.names)                                           0.261    45.674
n18244.in[0] (.names)                                            1.014    46.688
n18244.out[0] (.names)                                           0.261    46.949
n18246.in[1] (.names)                                            1.014    47.963
n18246.out[0] (.names)                                           0.261    48.224
n18247.in[0] (.names)                                            1.014    49.238
n18247.out[0] (.names)                                           0.261    49.499
n18313.in[3] (.names)                                            1.014    50.513
n18313.out[0] (.names)                                           0.261    50.774
n18314.in[1] (.names)                                            1.014    51.787
n18314.out[0] (.names)                                           0.261    52.048
n18315.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18315.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n17982.Q[0] (.latch clocked by pclk)
Endpoint  : n18034.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17982.clk[0] (.latch)                                           1.014     1.014
n17982.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n20977.in[0] (.names)                                            1.014     2.070
n20977.out[0] (.names)                                           0.261     2.331
n20980.in[1] (.names)                                            1.014     3.344
n20980.out[0] (.names)                                           0.261     3.605
n20982.in[1] (.names)                                            1.014     4.619
n20982.out[0] (.names)                                           0.261     4.880
n20983.in[1] (.names)                                            1.014     5.894
n20983.out[0] (.names)                                           0.261     6.155
n20986.in[1] (.names)                                            1.014     7.169
n20986.out[0] (.names)                                           0.261     7.430
n20987.in[1] (.names)                                            1.014     8.444
n20987.out[0] (.names)                                           0.261     8.705
n20988.in[1] (.names)                                            1.014     9.719
n20988.out[0] (.names)                                           0.261     9.980
n20990.in[1] (.names)                                            1.014    10.993
n20990.out[0] (.names)                                           0.261    11.254
n20991.in[0] (.names)                                            1.014    12.268
n20991.out[0] (.names)                                           0.261    12.529
n20992.in[0] (.names)                                            1.014    13.543
n20992.out[0] (.names)                                           0.261    13.804
n20993.in[0] (.names)                                            1.014    14.818
n20993.out[0] (.names)                                           0.261    15.079
n20994.in[0] (.names)                                            1.014    16.093
n20994.out[0] (.names)                                           0.261    16.354
n20995.in[0] (.names)                                            1.014    17.367
n20995.out[0] (.names)                                           0.261    17.628
n20999.in[3] (.names)                                            1.014    18.642
n20999.out[0] (.names)                                           0.261    18.903
n21001.in[1] (.names)                                            1.014    19.917
n21001.out[0] (.names)                                           0.261    20.178
n21002.in[0] (.names)                                            1.014    21.192
n21002.out[0] (.names)                                           0.261    21.453
n20996.in[0] (.names)                                            1.014    22.467
n20996.out[0] (.names)                                           0.261    22.728
n20469.in[0] (.names)                                            1.014    23.742
n20469.out[0] (.names)                                           0.261    24.003
n20485.in[2] (.names)                                            1.014    25.016
n20485.out[0] (.names)                                           0.261    25.277
n20465.in[0] (.names)                                            1.014    26.291
n20465.out[0] (.names)                                           0.261    26.552
n20483.in[0] (.names)                                            1.014    27.566
n20483.out[0] (.names)                                           0.261    27.827
n20457.in[0] (.names)                                            1.014    28.841
n20457.out[0] (.names)                                           0.261    29.102
n20451.in[0] (.names)                                            1.014    30.116
n20451.out[0] (.names)                                           0.261    30.377
n20452.in[0] (.names)                                            1.014    31.390
n20452.out[0] (.names)                                           0.261    31.651
n20456.in[0] (.names)                                            1.014    32.665
n20456.out[0] (.names)                                           0.261    32.926
n20458.in[1] (.names)                                            1.014    33.940
n20458.out[0] (.names)                                           0.261    34.201
n20467.in[0] (.names)                                            1.014    35.215
n20467.out[0] (.names)                                           0.261    35.476
n18037.in[1] (.names)                                            1.014    36.490
n18037.out[0] (.names)                                           0.261    36.751
n20470.in[0] (.names)                                            1.014    37.765
n20470.out[0] (.names)                                           0.261    38.026
n20471.in[1] (.names)                                            1.014    39.039
n20471.out[0] (.names)                                           0.261    39.300
n20472.in[0] (.names)                                            1.014    40.314
n20472.out[0] (.names)                                           0.261    40.575
n20473.in[1] (.names)                                            1.014    41.589
n20473.out[0] (.names)                                           0.261    41.850
n20474.in[0] (.names)                                            1.014    42.864
n20474.out[0] (.names)                                           0.261    43.125
n20479.in[0] (.names)                                            1.014    44.139
n20479.out[0] (.names)                                           0.261    44.400
n20480.in[0] (.names)                                            1.014    45.413
n20480.out[0] (.names)                                           0.261    45.674
n20481.in[2] (.names)                                            1.014    46.688
n20481.out[0] (.names)                                           0.261    46.949
n17399.in[1] (.names)                                            1.014    47.963
n17399.out[0] (.names)                                           0.261    48.224
n20482.in[0] (.names)                                            1.014    49.238
n20482.out[0] (.names)                                           0.261    49.499
n18039.in[0] (.names)                                            1.014    50.513
n18039.out[0] (.names)                                           0.261    50.774
n18033.in[0] (.names)                                            1.014    51.787
n18033.out[0] (.names)                                           0.261    52.048
n18034.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18034.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n9818.Q[0] (.latch clocked by pclk)
Endpoint  : n9279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9818.clk[0] (.latch)                                            1.014     1.014
n9818.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9819.in[0] (.names)                                             1.014     2.070
n9819.out[0] (.names)                                            0.261     2.331
n9834.in[0] (.names)                                             1.014     3.344
n9834.out[0] (.names)                                            0.261     3.605
n9836.in[0] (.names)                                             1.014     4.619
n9836.out[0] (.names)                                            0.261     4.880
n9693.in[1] (.names)                                             1.014     5.894
n9693.out[0] (.names)                                            0.261     6.155
n9694.in[1] (.names)                                             1.014     7.169
n9694.out[0] (.names)                                            0.261     7.430
n9695.in[0] (.names)                                             1.014     8.444
n9695.out[0] (.names)                                            0.261     8.705
n9696.in[0] (.names)                                             1.014     9.719
n9696.out[0] (.names)                                            0.261     9.980
n9697.in[0] (.names)                                             1.014    10.993
n9697.out[0] (.names)                                            0.261    11.254
n9698.in[0] (.names)                                             1.014    12.268
n9698.out[0] (.names)                                            0.261    12.529
n9701.in[0] (.names)                                             1.014    13.543
n9701.out[0] (.names)                                            0.261    13.804
n9702.in[0] (.names)                                             1.014    14.818
n9702.out[0] (.names)                                            0.261    15.079
n9703.in[0] (.names)                                             1.014    16.093
n9703.out[0] (.names)                                            0.261    16.354
n9706.in[0] (.names)                                             1.014    17.367
n9706.out[0] (.names)                                            0.261    17.628
n9730.in[2] (.names)                                             1.014    18.642
n9730.out[0] (.names)                                            0.261    18.903
n9732.in[0] (.names)                                             1.014    19.917
n9732.out[0] (.names)                                            0.261    20.178
n9709.in[0] (.names)                                             1.014    21.192
n9709.out[0] (.names)                                            0.261    21.453
n9733.in[0] (.names)                                             1.014    22.467
n9733.out[0] (.names)                                            0.261    22.728
n9734.in[1] (.names)                                             1.014    23.742
n9734.out[0] (.names)                                            0.261    24.003
n9654.in[0] (.names)                                             1.014    25.016
n9654.out[0] (.names)                                            0.261    25.277
n9735.in[0] (.names)                                             1.014    26.291
n9735.out[0] (.names)                                            0.261    26.552
n9719.in[0] (.names)                                             1.014    27.566
n9719.out[0] (.names)                                            0.261    27.827
n9736.in[0] (.names)                                             1.014    28.841
n9736.out[0] (.names)                                            0.261    29.102
n10022.in[1] (.names)                                            1.014    30.116
n10022.out[0] (.names)                                           0.261    30.377
n10026.in[1] (.names)                                            1.014    31.390
n10026.out[0] (.names)                                           0.261    31.651
n10028.in[0] (.names)                                            1.014    32.665
n10028.out[0] (.names)                                           0.261    32.926
n10029.in[0] (.names)                                            1.014    33.940
n10029.out[0] (.names)                                           0.261    34.201
n10034.in[1] (.names)                                            1.014    35.215
n10034.out[0] (.names)                                           0.261    35.476
n10035.in[1] (.names)                                            1.014    36.490
n10035.out[0] (.names)                                           0.261    36.751
n10039.in[1] (.names)                                            1.014    37.765
n10039.out[0] (.names)                                           0.261    38.026
n10040.in[1] (.names)                                            1.014    39.039
n10040.out[0] (.names)                                           0.261    39.300
n10041.in[0] (.names)                                            1.014    40.314
n10041.out[0] (.names)                                           0.261    40.575
n10019.in[1] (.names)                                            1.014    41.589
n10019.out[0] (.names)                                           0.261    41.850
n10020.in[0] (.names)                                            1.014    42.864
n10020.out[0] (.names)                                           0.261    43.125
n10361.in[1] (.names)                                            1.014    44.139
n10361.out[0] (.names)                                           0.261    44.400
n10366.in[0] (.names)                                            1.014    45.413
n10366.out[0] (.names)                                           0.261    45.674
n10367.in[0] (.names)                                            1.014    46.688
n10367.out[0] (.names)                                           0.261    46.949
n10368.in[0] (.names)                                            1.014    47.963
n10368.out[0] (.names)                                           0.261    48.224
n10369.in[0] (.names)                                            1.014    49.238
n10369.out[0] (.names)                                           0.261    49.499
n9282.in[0] (.names)                                             1.014    50.513
n9282.out[0] (.names)                                            0.261    50.774
n9278.in[0] (.names)                                             1.014    51.787
n9278.out[0] (.names)                                            0.261    52.048
n9279.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9279.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n3209.Q[0] (.latch clocked by pclk)
Endpoint  : n239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3209.clk[0] (.latch)                                            1.014     1.014
n3209.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8086.in[0] (.names)                                             1.014     2.070
n8086.out[0] (.names)                                            0.261     2.331
n8097.in[0] (.names)                                             1.014     3.344
n8097.out[0] (.names)                                            0.261     3.605
n8098.in[0] (.names)                                             1.014     4.619
n8098.out[0] (.names)                                            0.261     4.880
n8099.in[0] (.names)                                             1.014     5.894
n8099.out[0] (.names)                                            0.261     6.155
n8100.in[0] (.names)                                             1.014     7.169
n8100.out[0] (.names)                                            0.261     7.430
n8101.in[0] (.names)                                             1.014     8.444
n8101.out[0] (.names)                                            0.261     8.705
n8065.in[0] (.names)                                             1.014     9.719
n8065.out[0] (.names)                                            0.261     9.980
n8102.in[0] (.names)                                             1.014    10.993
n8102.out[0] (.names)                                            0.261    11.254
n8010.in[1] (.names)                                             1.014    12.268
n8010.out[0] (.names)                                            0.261    12.529
n8040.in[0] (.names)                                             1.014    13.543
n8040.out[0] (.names)                                            0.261    13.804
n8041.in[1] (.names)                                             1.014    14.818
n8041.out[0] (.names)                                            0.261    15.079
n8043.in[1] (.names)                                             1.014    16.093
n8043.out[0] (.names)                                            0.261    16.354
n8046.in[0] (.names)                                             1.014    17.367
n8046.out[0] (.names)                                            0.261    17.628
n8047.in[1] (.names)                                             1.014    18.642
n8047.out[0] (.names)                                            0.261    18.903
n8048.in[1] (.names)                                             1.014    19.917
n8048.out[0] (.names)                                            0.261    20.178
n8014.in[1] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8018.in[0] (.names)                                             1.014    22.467
n8018.out[0] (.names)                                            0.261    22.728
n8019.in[1] (.names)                                             1.014    23.742
n8019.out[0] (.names)                                            0.261    24.003
n8020.in[0] (.names)                                             1.014    25.016
n8020.out[0] (.names)                                            0.261    25.277
n8021.in[2] (.names)                                             1.014    26.291
n8021.out[0] (.names)                                            0.261    26.552
n8022.in[0] (.names)                                             1.014    27.566
n8022.out[0] (.names)                                            0.261    27.827
n8023.in[1] (.names)                                             1.014    28.841
n8023.out[0] (.names)                                            0.261    29.102
n8024.in[2] (.names)                                             1.014    30.116
n8024.out[0] (.names)                                            0.261    30.377
n8027.in[0] (.names)                                             1.014    31.390
n8027.out[0] (.names)                                            0.261    31.651
n7107.in[1] (.names)                                             1.014    32.665
n7107.out[0] (.names)                                            0.261    32.926
n8029.in[0] (.names)                                             1.014    33.940
n8029.out[0] (.names)                                            0.261    34.201
n8034.in[1] (.names)                                             1.014    35.215
n8034.out[0] (.names)                                            0.261    35.476
n8030.in[0] (.names)                                             1.014    36.490
n8030.out[0] (.names)                                            0.261    36.751
n8222.in[3] (.names)                                             1.014    37.765
n8222.out[0] (.names)                                            0.261    38.026
n8223.in[1] (.names)                                             1.014    39.039
n8223.out[0] (.names)                                            0.261    39.300
n8224.in[0] (.names)                                             1.014    40.314
n8224.out[0] (.names)                                            0.261    40.575
n8212.in[0] (.names)                                             1.014    41.589
n8212.out[0] (.names)                                            0.261    41.850
n8215.in[0] (.names)                                             1.014    42.864
n8215.out[0] (.names)                                            0.261    43.125
n8219.in[1] (.names)                                             1.014    44.139
n8219.out[0] (.names)                                            0.261    44.400
n247.in[3] (.names)                                              1.014    45.413
n247.out[0] (.names)                                             0.261    45.674
n8226.in[1] (.names)                                             1.014    46.688
n8226.out[0] (.names)                                            0.261    46.949
n8229.in[1] (.names)                                             1.014    47.963
n8229.out[0] (.names)                                            0.261    48.224
n8231.in[0] (.names)                                             1.014    49.238
n8231.out[0] (.names)                                            0.261    49.499
n3188.in[0] (.names)                                             1.014    50.513
n3188.out[0] (.names)                                            0.261    50.774
n238.in[0] (.names)                                              1.014    51.787
n238.out[0] (.names)                                             0.261    52.048
n239.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n239.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n4768.Q[0] (.latch clocked by pclk)
Endpoint  : n3217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4768.clk[0] (.latch)                                            1.014     1.014
n4768.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6121.in[0] (.names)                                             1.014     2.070
n6121.out[0] (.names)                                            0.261     2.331
n6151.in[1] (.names)                                             1.014     3.344
n6151.out[0] (.names)                                            0.261     3.605
n5877.in[0] (.names)                                             1.014     4.619
n5877.out[0] (.names)                                            0.261     4.880
n6083.in[1] (.names)                                             1.014     5.894
n6083.out[0] (.names)                                            0.261     6.155
n6084.in[0] (.names)                                             1.014     7.169
n6084.out[0] (.names)                                            0.261     7.430
n6085.in[0] (.names)                                             1.014     8.444
n6085.out[0] (.names)                                            0.261     8.705
n6038.in[0] (.names)                                             1.014     9.719
n6038.out[0] (.names)                                            0.261     9.980
n6091.in[2] (.names)                                             1.014    10.993
n6091.out[0] (.names)                                            0.261    11.254
n6104.in[2] (.names)                                             1.014    12.268
n6104.out[0] (.names)                                            0.261    12.529
n6086.in[1] (.names)                                             1.014    13.543
n6086.out[0] (.names)                                            0.261    13.804
n6087.in[0] (.names)                                             1.014    14.818
n6087.out[0] (.names)                                            0.261    15.079
n6088.in[0] (.names)                                             1.014    16.093
n6088.out[0] (.names)                                            0.261    16.354
n6089.in[0] (.names)                                             1.014    17.367
n6089.out[0] (.names)                                            0.261    17.628
n6111.in[1] (.names)                                             1.014    18.642
n6111.out[0] (.names)                                            0.261    18.903
n6107.in[1] (.names)                                             1.014    19.917
n6107.out[0] (.names)                                            0.261    20.178
n6110.in[0] (.names)                                             1.014    21.192
n6110.out[0] (.names)                                            0.261    21.453
n6112.in[1] (.names)                                             1.014    22.467
n6112.out[0] (.names)                                            0.261    22.728
n6100.in[1] (.names)                                             1.014    23.742
n6100.out[0] (.names)                                            0.261    24.003
n6114.in[2] (.names)                                             1.014    25.016
n6114.out[0] (.names)                                            0.261    25.277
n6115.in[1] (.names)                                             1.014    26.291
n6115.out[0] (.names)                                            0.261    26.552
n6067.in[2] (.names)                                             1.014    27.566
n6067.out[0] (.names)                                            0.261    27.827
n6118.in[1] (.names)                                             1.014    28.841
n6118.out[0] (.names)                                            0.261    29.102
n6119.in[0] (.names)                                             1.014    30.116
n6119.out[0] (.names)                                            0.261    30.377
n6093.in[1] (.names)                                             1.014    31.390
n6093.out[0] (.names)                                            0.261    31.651
n6094.in[0] (.names)                                             1.014    32.665
n6094.out[0] (.names)                                            0.261    32.926
n6095.in[0] (.names)                                             1.014    33.940
n6095.out[0] (.names)                                            0.261    34.201
n6098.in[1] (.names)                                             1.014    35.215
n6098.out[0] (.names)                                            0.261    35.476
n6099.in[1] (.names)                                             1.014    36.490
n6099.out[0] (.names)                                            0.261    36.751
n3214.in[0] (.names)                                             1.014    37.765
n3214.out[0] (.names)                                            0.261    38.026
n6571.in[3] (.names)                                             1.014    39.039
n6571.out[0] (.names)                                            0.261    39.300
n6573.in[1] (.names)                                             1.014    40.314
n6573.out[0] (.names)                                            0.261    40.575
n6574.in[0] (.names)                                             1.014    41.589
n6574.out[0] (.names)                                            0.261    41.850
n6575.in[1] (.names)                                             1.014    42.864
n6575.out[0] (.names)                                            0.261    43.125
n6576.in[0] (.names)                                             1.014    44.139
n6576.out[0] (.names)                                            0.261    44.400
n6583.in[2] (.names)                                             1.014    45.413
n6583.out[0] (.names)                                            0.261    45.674
n6586.in[1] (.names)                                             1.014    46.688
n6586.out[0] (.names)                                            0.261    46.949
n6587.in[1] (.names)                                             1.014    47.963
n6587.out[0] (.names)                                            0.261    48.224
n6589.in[1] (.names)                                             1.014    49.238
n6589.out[0] (.names)                                            0.261    49.499
n3242.in[0] (.names)                                             1.014    50.513
n3242.out[0] (.names)                                            0.261    50.774
n3216.in[0] (.names)                                             1.014    51.787
n3216.out[0] (.names)                                            0.261    52.048
n3217.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3217.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n12732.Q[0] (.latch clocked by pclk)
Endpoint  : n13454.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12732.clk[0] (.latch)                                           1.014     1.014
n12732.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13859.in[0] (.names)                                            1.014     2.070
n13859.out[0] (.names)                                           0.261     2.331
n13861.in[2] (.names)                                            1.014     3.344
n13861.out[0] (.names)                                           0.261     3.605
n13862.in[1] (.names)                                            1.014     4.619
n13862.out[0] (.names)                                           0.261     4.880
n13864.in[1] (.names)                                            1.014     5.894
n13864.out[0] (.names)                                           0.261     6.155
n13865.in[2] (.names)                                            1.014     7.169
n13865.out[0] (.names)                                           0.261     7.430
n13867.in[0] (.names)                                            1.014     8.444
n13867.out[0] (.names)                                           0.261     8.705
n13868.in[0] (.names)                                            1.014     9.719
n13868.out[0] (.names)                                           0.261     9.980
n13869.in[0] (.names)                                            1.014    10.993
n13869.out[0] (.names)                                           0.261    11.254
n13852.in[0] (.names)                                            1.014    12.268
n13852.out[0] (.names)                                           0.261    12.529
n13839.in[0] (.names)                                            1.014    13.543
n13839.out[0] (.names)                                           0.261    13.804
n13840.in[2] (.names)                                            1.014    14.818
n13840.out[0] (.names)                                           0.261    15.079
n13841.in[1] (.names)                                            1.014    16.093
n13841.out[0] (.names)                                           0.261    16.354
n13842.in[0] (.names)                                            1.014    17.367
n13842.out[0] (.names)                                           0.261    17.628
n13843.in[0] (.names)                                            1.014    18.642
n13843.out[0] (.names)                                           0.261    18.903
n13844.in[1] (.names)                                            1.014    19.917
n13844.out[0] (.names)                                           0.261    20.178
n13845.in[0] (.names)                                            1.014    21.192
n13845.out[0] (.names)                                           0.261    21.453
n13293.in[0] (.names)                                            1.014    22.467
n13293.out[0] (.names)                                           0.261    22.728
n13294.in[1] (.names)                                            1.014    23.742
n13294.out[0] (.names)                                           0.261    24.003
n13295.in[0] (.names)                                            1.014    25.016
n13295.out[0] (.names)                                           0.261    25.277
n13296.in[0] (.names)                                            1.014    26.291
n13296.out[0] (.names)                                           0.261    26.552
n13297.in[2] (.names)                                            1.014    27.566
n13297.out[0] (.names)                                           0.261    27.827
n13299.in[2] (.names)                                            1.014    28.841
n13299.out[0] (.names)                                           0.261    29.102
n13301.in[1] (.names)                                            1.014    30.116
n13301.out[0] (.names)                                           0.261    30.377
n13303.in[0] (.names)                                            1.014    31.390
n13303.out[0] (.names)                                           0.261    31.651
n13309.in[0] (.names)                                            1.014    32.665
n13309.out[0] (.names)                                           0.261    32.926
n13314.in[0] (.names)                                            1.014    33.940
n13314.out[0] (.names)                                           0.261    34.201
n13315.in[0] (.names)                                            1.014    35.215
n13315.out[0] (.names)                                           0.261    35.476
n13316.in[0] (.names)                                            1.014    36.490
n13316.out[0] (.names)                                           0.261    36.751
n13317.in[0] (.names)                                            1.014    37.765
n13317.out[0] (.names)                                           0.261    38.026
n13319.in[0] (.names)                                            1.014    39.039
n13319.out[0] (.names)                                           0.261    39.300
n13305.in[0] (.names)                                            1.014    40.314
n13305.out[0] (.names)                                           0.261    40.575
n13306.in[0] (.names)                                            1.014    41.589
n13306.out[0] (.names)                                           0.261    41.850
n13321.in[0] (.names)                                            1.014    42.864
n13321.out[0] (.names)                                           0.261    43.125
n13322.in[0] (.names)                                            1.014    44.139
n13322.out[0] (.names)                                           0.261    44.400
n12735.in[0] (.names)                                            1.014    45.413
n12735.out[0] (.names)                                           0.261    45.674
n13326.in[0] (.names)                                            1.014    46.688
n13326.out[0] (.names)                                           0.261    46.949
n13327.in[0] (.names)                                            1.014    47.963
n13327.out[0] (.names)                                           0.261    48.224
n13328.in[0] (.names)                                            1.014    49.238
n13328.out[0] (.names)                                           0.261    49.499
n13329.in[0] (.names)                                            1.014    50.513
n13329.out[0] (.names)                                           0.261    50.774
n13454.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13454.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 7
Startpoint: n316.Q[0] (.latch clocked by pclk)
Endpoint  : n1165.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n316.clk[0] (.latch)                                             1.014     1.014
n316.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1299.in[0] (.names)                                             1.014     2.070
n1299.out[0] (.names)                                            0.261     2.331
n1302.in[0] (.names)                                             1.014     3.344
n1302.out[0] (.names)                                            0.261     3.605
n1300.in[2] (.names)                                             1.014     4.619
n1300.out[0] (.names)                                            0.261     4.880
n1301.in[0] (.names)                                             1.014     5.894
n1301.out[0] (.names)                                            0.261     6.155
n1306.in[0] (.names)                                             1.014     7.169
n1306.out[0] (.names)                                            0.261     7.430
n1308.in[0] (.names)                                             1.014     8.444
n1308.out[0] (.names)                                            0.261     8.705
n1416.in[2] (.names)                                             1.014     9.719
n1416.out[0] (.names)                                            0.261     9.980
n1421.in[0] (.names)                                             1.014    10.993
n1421.out[0] (.names)                                            0.261    11.254
n1422.in[0] (.names)                                             1.014    12.268
n1422.out[0] (.names)                                            0.261    12.529
n1423.in[0] (.names)                                             1.014    13.543
n1423.out[0] (.names)                                            0.261    13.804
n1311.in[0] (.names)                                             1.014    14.818
n1311.out[0] (.names)                                            0.261    15.079
n1424.in[0] (.names)                                             1.014    16.093
n1424.out[0] (.names)                                            0.261    16.354
n1330.in[0] (.names)                                             1.014    17.367
n1330.out[0] (.names)                                            0.261    17.628
n1406.in[0] (.names)                                             1.014    18.642
n1406.out[0] (.names)                                            0.261    18.903
n1407.in[0] (.names)                                             1.014    19.917
n1407.out[0] (.names)                                            0.261    20.178
n1409.in[0] (.names)                                             1.014    21.192
n1409.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1411.in[0] (.names)                                             1.014    23.742
n1411.out[0] (.names)                                            0.261    24.003
n1412.in[0] (.names)                                             1.014    25.016
n1412.out[0] (.names)                                            0.261    25.277
n1413.in[0] (.names)                                             1.014    26.291
n1413.out[0] (.names)                                            0.261    26.552
n1414.in[0] (.names)                                             1.014    27.566
n1414.out[0] (.names)                                            0.261    27.827
n1415.in[0] (.names)                                             1.014    28.841
n1415.out[0] (.names)                                            0.261    29.102
n2007.in[0] (.names)                                             1.014    30.116
n2007.out[0] (.names)                                            0.261    30.377
n1945.in[0] (.names)                                             1.014    31.390
n1945.out[0] (.names)                                            0.261    31.651
n1970.in[0] (.names)                                             1.014    32.665
n1970.out[0] (.names)                                            0.261    32.926
n1971.in[3] (.names)                                             1.014    33.940
n1971.out[0] (.names)                                            0.261    34.201
n1972.in[2] (.names)                                             1.014    35.215
n1972.out[0] (.names)                                            0.261    35.476
n1978.in[1] (.names)                                             1.014    36.490
n1978.out[0] (.names)                                            0.261    36.751
n1980.in[0] (.names)                                             1.014    37.765
n1980.out[0] (.names)                                            0.261    38.026
n1982.in[0] (.names)                                             1.014    39.039
n1982.out[0] (.names)                                            0.261    39.300
n1983.in[0] (.names)                                             1.014    40.314
n1983.out[0] (.names)                                            0.261    40.575
n1984.in[0] (.names)                                             1.014    41.589
n1984.out[0] (.names)                                            0.261    41.850
n1985.in[0] (.names)                                             1.014    42.864
n1985.out[0] (.names)                                            0.261    43.125
n1990.in[1] (.names)                                             1.014    44.139
n1990.out[0] (.names)                                            0.261    44.400
n1987.in[0] (.names)                                             1.014    45.413
n1987.out[0] (.names)                                            0.261    45.674
n1994.in[0] (.names)                                             1.014    46.688
n1994.out[0] (.names)                                            0.261    46.949
n1995.in[0] (.names)                                             1.014    47.963
n1995.out[0] (.names)                                            0.261    48.224
n1137.in[1] (.names)                                             1.014    49.238
n1137.out[0] (.names)                                            0.261    49.499
n1164.in[0] (.names)                                             1.014    50.513
n1164.out[0] (.names)                                            0.261    50.774
n1165.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1165.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 8
Startpoint: n12732.Q[0] (.latch clocked by pclk)
Endpoint  : n13291.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12732.clk[0] (.latch)                                           1.014     1.014
n12732.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13859.in[0] (.names)                                            1.014     2.070
n13859.out[0] (.names)                                           0.261     2.331
n13861.in[2] (.names)                                            1.014     3.344
n13861.out[0] (.names)                                           0.261     3.605
n13862.in[1] (.names)                                            1.014     4.619
n13862.out[0] (.names)                                           0.261     4.880
n13864.in[1] (.names)                                            1.014     5.894
n13864.out[0] (.names)                                           0.261     6.155
n13865.in[2] (.names)                                            1.014     7.169
n13865.out[0] (.names)                                           0.261     7.430
n13867.in[0] (.names)                                            1.014     8.444
n13867.out[0] (.names)                                           0.261     8.705
n13868.in[0] (.names)                                            1.014     9.719
n13868.out[0] (.names)                                           0.261     9.980
n13869.in[0] (.names)                                            1.014    10.993
n13869.out[0] (.names)                                           0.261    11.254
n13852.in[0] (.names)                                            1.014    12.268
n13852.out[0] (.names)                                           0.261    12.529
n13839.in[0] (.names)                                            1.014    13.543
n13839.out[0] (.names)                                           0.261    13.804
n13840.in[2] (.names)                                            1.014    14.818
n13840.out[0] (.names)                                           0.261    15.079
n13841.in[1] (.names)                                            1.014    16.093
n13841.out[0] (.names)                                           0.261    16.354
n13842.in[0] (.names)                                            1.014    17.367
n13842.out[0] (.names)                                           0.261    17.628
n13843.in[0] (.names)                                            1.014    18.642
n13843.out[0] (.names)                                           0.261    18.903
n13844.in[1] (.names)                                            1.014    19.917
n13844.out[0] (.names)                                           0.261    20.178
n13845.in[0] (.names)                                            1.014    21.192
n13845.out[0] (.names)                                           0.261    21.453
n13293.in[0] (.names)                                            1.014    22.467
n13293.out[0] (.names)                                           0.261    22.728
n13294.in[1] (.names)                                            1.014    23.742
n13294.out[0] (.names)                                           0.261    24.003
n13295.in[0] (.names)                                            1.014    25.016
n13295.out[0] (.names)                                           0.261    25.277
n13296.in[0] (.names)                                            1.014    26.291
n13296.out[0] (.names)                                           0.261    26.552
n13297.in[2] (.names)                                            1.014    27.566
n13297.out[0] (.names)                                           0.261    27.827
n13299.in[2] (.names)                                            1.014    28.841
n13299.out[0] (.names)                                           0.261    29.102
n13301.in[1] (.names)                                            1.014    30.116
n13301.out[0] (.names)                                           0.261    30.377
n13303.in[0] (.names)                                            1.014    31.390
n13303.out[0] (.names)                                           0.261    31.651
n13309.in[0] (.names)                                            1.014    32.665
n13309.out[0] (.names)                                           0.261    32.926
n13314.in[0] (.names)                                            1.014    33.940
n13314.out[0] (.names)                                           0.261    34.201
n13315.in[0] (.names)                                            1.014    35.215
n13315.out[0] (.names)                                           0.261    35.476
n13316.in[0] (.names)                                            1.014    36.490
n13316.out[0] (.names)                                           0.261    36.751
n13317.in[0] (.names)                                            1.014    37.765
n13317.out[0] (.names)                                           0.261    38.026
n13319.in[0] (.names)                                            1.014    39.039
n13319.out[0] (.names)                                           0.261    39.300
n13305.in[0] (.names)                                            1.014    40.314
n13305.out[0] (.names)                                           0.261    40.575
n13306.in[0] (.names)                                            1.014    41.589
n13306.out[0] (.names)                                           0.261    41.850
n13321.in[0] (.names)                                            1.014    42.864
n13321.out[0] (.names)                                           0.261    43.125
n13322.in[0] (.names)                                            1.014    44.139
n13322.out[0] (.names)                                           0.261    44.400
n12735.in[0] (.names)                                            1.014    45.413
n12735.out[0] (.names)                                           0.261    45.674
n13326.in[0] (.names)                                            1.014    46.688
n13326.out[0] (.names)                                           0.261    46.949
n13327.in[0] (.names)                                            1.014    47.963
n13327.out[0] (.names)                                           0.261    48.224
n13328.in[0] (.names)                                            1.014    49.238
n13328.out[0] (.names)                                           0.261    49.499
n13329.in[0] (.names)                                            1.014    50.513
n13329.out[0] (.names)                                           0.261    50.774
n13291.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13291.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n11934.Q[0] (.latch clocked by pclk)
Endpoint  : n12692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11934.clk[0] (.latch)                                           1.014     1.014
n11934.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11939.in[0] (.names)                                            1.014     2.070
n11939.out[0] (.names)                                           0.261     2.331
n11940.in[0] (.names)                                            1.014     3.344
n11940.out[0] (.names)                                           0.261     3.605
n11943.in[1] (.names)                                            1.014     4.619
n11943.out[0] (.names)                                           0.261     4.880
n11944.in[0] (.names)                                            1.014     5.894
n11944.out[0] (.names)                                           0.261     6.155
n11945.in[1] (.names)                                            1.014     7.169
n11945.out[0] (.names)                                           0.261     7.430
n11946.in[0] (.names)                                            1.014     8.444
n11946.out[0] (.names)                                           0.261     8.705
n11947.in[1] (.names)                                            1.014     9.719
n11947.out[0] (.names)                                           0.261     9.980
n11948.in[0] (.names)                                            1.014    10.993
n11948.out[0] (.names)                                           0.261    11.254
n11949.in[0] (.names)                                            1.014    12.268
n11949.out[0] (.names)                                           0.261    12.529
n11935.in[1] (.names)                                            1.014    13.543
n11935.out[0] (.names)                                           0.261    13.804
n11970.in[2] (.names)                                            1.014    14.818
n11970.out[0] (.names)                                           0.261    15.079
n12008.in[2] (.names)                                            1.014    16.093
n12008.out[0] (.names)                                           0.261    16.354
n12020.in[0] (.names)                                            1.014    17.367
n12020.out[0] (.names)                                           0.261    17.628
n12022.in[2] (.names)                                            1.014    18.642
n12022.out[0] (.names)                                           0.261    18.903
n12023.in[0] (.names)                                            1.014    19.917
n12023.out[0] (.names)                                           0.261    20.178
n12015.in[0] (.names)                                            1.014    21.192
n12015.out[0] (.names)                                           0.261    21.453
n12027.in[1] (.names)                                            1.014    22.467
n12027.out[0] (.names)                                           0.261    22.728
n12030.in[0] (.names)                                            1.014    23.742
n12030.out[0] (.names)                                           0.261    24.003
n12032.in[0] (.names)                                            1.014    25.016
n12032.out[0] (.names)                                           0.261    25.277
n11999.in[0] (.names)                                            1.014    26.291
n11999.out[0] (.names)                                           0.261    26.552
n12000.in[0] (.names)                                            1.014    27.566
n12000.out[0] (.names)                                           0.261    27.827
n11996.in[1] (.names)                                            1.014    28.841
n11996.out[0] (.names)                                           0.261    29.102
n11997.in[0] (.names)                                            1.014    30.116
n11997.out[0] (.names)                                           0.261    30.377
n11993.in[0] (.names)                                            1.014    31.390
n11993.out[0] (.names)                                           0.261    31.651
n12679.in[3] (.names)                                            1.014    32.665
n12679.out[0] (.names)                                           0.261    32.926
n12676.in[0] (.names)                                            1.014    33.940
n12676.out[0] (.names)                                           0.261    34.201
n12677.in[2] (.names)                                            1.014    35.215
n12677.out[0] (.names)                                           0.261    35.476
n12673.in[0] (.names)                                            1.014    36.490
n12673.out[0] (.names)                                           0.261    36.751
n12678.in[0] (.names)                                            1.014    37.765
n12678.out[0] (.names)                                           0.261    38.026
n12681.in[0] (.names)                                            1.014    39.039
n12681.out[0] (.names)                                           0.261    39.300
n11813.in[0] (.names)                                            1.014    40.314
n11813.out[0] (.names)                                           0.261    40.575
n12682.in[0] (.names)                                            1.014    41.589
n12682.out[0] (.names)                                           0.261    41.850
n12683.in[2] (.names)                                            1.014    42.864
n12683.out[0] (.names)                                           0.261    43.125
n12688.in[1] (.names)                                            1.014    44.139
n12688.out[0] (.names)                                           0.261    44.400
n12689.in[2] (.names)                                            1.014    45.413
n12689.out[0] (.names)                                           0.261    45.674
n12690.in[0] (.names)                                            1.014    46.688
n12690.out[0] (.names)                                           0.261    46.949
n138.in[1] (.names)                                              1.014    47.963
n138.out[0] (.names)                                             0.261    48.224
n12691.in[0] (.names)                                            1.014    49.238
n12691.out[0] (.names)                                           0.261    49.499
n10461.in[0] (.names)                                            1.014    50.513
n10461.out[0] (.names)                                           0.261    50.774
n12692.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12692.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n11934.Q[0] (.latch clocked by pclk)
Endpoint  : n10462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11934.clk[0] (.latch)                                           1.014     1.014
n11934.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11939.in[0] (.names)                                            1.014     2.070
n11939.out[0] (.names)                                           0.261     2.331
n11940.in[0] (.names)                                            1.014     3.344
n11940.out[0] (.names)                                           0.261     3.605
n11943.in[1] (.names)                                            1.014     4.619
n11943.out[0] (.names)                                           0.261     4.880
n11944.in[0] (.names)                                            1.014     5.894
n11944.out[0] (.names)                                           0.261     6.155
n11945.in[1] (.names)                                            1.014     7.169
n11945.out[0] (.names)                                           0.261     7.430
n11946.in[0] (.names)                                            1.014     8.444
n11946.out[0] (.names)                                           0.261     8.705
n11947.in[1] (.names)                                            1.014     9.719
n11947.out[0] (.names)                                           0.261     9.980
n11948.in[0] (.names)                                            1.014    10.993
n11948.out[0] (.names)                                           0.261    11.254
n11949.in[0] (.names)                                            1.014    12.268
n11949.out[0] (.names)                                           0.261    12.529
n11935.in[1] (.names)                                            1.014    13.543
n11935.out[0] (.names)                                           0.261    13.804
n11970.in[2] (.names)                                            1.014    14.818
n11970.out[0] (.names)                                           0.261    15.079
n12008.in[2] (.names)                                            1.014    16.093
n12008.out[0] (.names)                                           0.261    16.354
n12020.in[0] (.names)                                            1.014    17.367
n12020.out[0] (.names)                                           0.261    17.628
n12022.in[2] (.names)                                            1.014    18.642
n12022.out[0] (.names)                                           0.261    18.903
n12023.in[0] (.names)                                            1.014    19.917
n12023.out[0] (.names)                                           0.261    20.178
n12015.in[0] (.names)                                            1.014    21.192
n12015.out[0] (.names)                                           0.261    21.453
n12027.in[1] (.names)                                            1.014    22.467
n12027.out[0] (.names)                                           0.261    22.728
n12030.in[0] (.names)                                            1.014    23.742
n12030.out[0] (.names)                                           0.261    24.003
n12032.in[0] (.names)                                            1.014    25.016
n12032.out[0] (.names)                                           0.261    25.277
n11999.in[0] (.names)                                            1.014    26.291
n11999.out[0] (.names)                                           0.261    26.552
n12000.in[0] (.names)                                            1.014    27.566
n12000.out[0] (.names)                                           0.261    27.827
n11996.in[1] (.names)                                            1.014    28.841
n11996.out[0] (.names)                                           0.261    29.102
n11997.in[0] (.names)                                            1.014    30.116
n11997.out[0] (.names)                                           0.261    30.377
n11993.in[0] (.names)                                            1.014    31.390
n11993.out[0] (.names)                                           0.261    31.651
n12679.in[3] (.names)                                            1.014    32.665
n12679.out[0] (.names)                                           0.261    32.926
n12676.in[0] (.names)                                            1.014    33.940
n12676.out[0] (.names)                                           0.261    34.201
n12677.in[2] (.names)                                            1.014    35.215
n12677.out[0] (.names)                                           0.261    35.476
n12673.in[0] (.names)                                            1.014    36.490
n12673.out[0] (.names)                                           0.261    36.751
n12678.in[0] (.names)                                            1.014    37.765
n12678.out[0] (.names)                                           0.261    38.026
n12681.in[0] (.names)                                            1.014    39.039
n12681.out[0] (.names)                                           0.261    39.300
n11813.in[0] (.names)                                            1.014    40.314
n11813.out[0] (.names)                                           0.261    40.575
n12682.in[0] (.names)                                            1.014    41.589
n12682.out[0] (.names)                                           0.261    41.850
n12683.in[2] (.names)                                            1.014    42.864
n12683.out[0] (.names)                                           0.261    43.125
n12688.in[1] (.names)                                            1.014    44.139
n12688.out[0] (.names)                                           0.261    44.400
n12689.in[2] (.names)                                            1.014    45.413
n12689.out[0] (.names)                                           0.261    45.674
n12690.in[0] (.names)                                            1.014    46.688
n12690.out[0] (.names)                                           0.261    46.949
n138.in[1] (.names)                                              1.014    47.963
n138.out[0] (.names)                                             0.261    48.224
n12691.in[0] (.names)                                            1.014    49.238
n12691.out[0] (.names)                                           0.261    49.499
n10461.in[0] (.names)                                            1.014    50.513
n10461.out[0] (.names)                                           0.261    50.774
n10462.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10462.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n11557.Q[0] (.latch clocked by pclk)
Endpoint  : n10512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11557.clk[0] (.latch)                                           1.014     1.014
n11557.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11601.in[0] (.names)                                            1.014     2.070
n11601.out[0] (.names)                                           0.261     2.331
n11602.in[2] (.names)                                            1.014     3.344
n11602.out[0] (.names)                                           0.261     3.605
n11603.in[1] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11415.in[1] (.names)                                            1.014     5.894
n11415.out[0] (.names)                                           0.261     6.155
n11416.in[3] (.names)                                            1.014     7.169
n11416.out[0] (.names)                                           0.261     7.430
n11417.in[2] (.names)                                            1.014     8.444
n11417.out[0] (.names)                                           0.261     8.705
n11351.in[0] (.names)                                            1.014     9.719
n11351.out[0] (.names)                                           0.261     9.980
n11418.in[1] (.names)                                            1.014    10.993
n11418.out[0] (.names)                                           0.261    11.254
n11419.in[1] (.names)                                            1.014    12.268
n11419.out[0] (.names)                                           0.261    12.529
n11420.in[0] (.names)                                            1.014    13.543
n11420.out[0] (.names)                                           0.261    13.804
n11421.in[0] (.names)                                            1.014    14.818
n11421.out[0] (.names)                                           0.261    15.079
n11355.in[0] (.names)                                            1.014    16.093
n11355.out[0] (.names)                                           0.261    16.354
n11356.in[1] (.names)                                            1.014    17.367
n11356.out[0] (.names)                                           0.261    17.628
n11359.in[0] (.names)                                            1.014    18.642
n11359.out[0] (.names)                                           0.261    18.903
n11361.in[0] (.names)                                            1.014    19.917
n11361.out[0] (.names)                                           0.261    20.178
n11362.in[0] (.names)                                            1.014    21.192
n11362.out[0] (.names)                                           0.261    21.453
n11363.in[0] (.names)                                            1.014    22.467
n11363.out[0] (.names)                                           0.261    22.728
n11364.in[0] (.names)                                            1.014    23.742
n11364.out[0] (.names)                                           0.261    24.003
n11365.in[0] (.names)                                            1.014    25.016
n11365.out[0] (.names)                                           0.261    25.277
n11366.in[0] (.names)                                            1.014    26.291
n11366.out[0] (.names)                                           0.261    26.552
n11368.in[2] (.names)                                            1.014    27.566
n11368.out[0] (.names)                                           0.261    27.827
n11369.in[1] (.names)                                            1.014    28.841
n11369.out[0] (.names)                                           0.261    29.102
n11370.in[2] (.names)                                            1.014    30.116
n11370.out[0] (.names)                                           0.261    30.377
n11372.in[1] (.names)                                            1.014    31.390
n11372.out[0] (.names)                                           0.261    31.651
n11375.in[3] (.names)                                            1.014    32.665
n11375.out[0] (.names)                                           0.261    32.926
n11376.in[0] (.names)                                            1.014    33.940
n11376.out[0] (.names)                                           0.261    34.201
n11377.in[1] (.names)                                            1.014    35.215
n11377.out[0] (.names)                                           0.261    35.476
n11378.in[0] (.names)                                            1.014    36.490
n11378.out[0] (.names)                                           0.261    36.751
n11385.in[0] (.names)                                            1.014    37.765
n11385.out[0] (.names)                                           0.261    38.026
n10389.in[0] (.names)                                            1.014    39.039
n10389.out[0] (.names)                                           0.261    39.300
n11379.in[0] (.names)                                            1.014    40.314
n11379.out[0] (.names)                                           0.261    40.575
n11383.in[2] (.names)                                            1.014    41.589
n11383.out[0] (.names)                                           0.261    41.850
n11380.in[0] (.names)                                            1.014    42.864
n11380.out[0] (.names)                                           0.261    43.125
n11384.in[0] (.names)                                            1.014    44.139
n11384.out[0] (.names)                                           0.261    44.400
n11387.in[1] (.names)                                            1.014    45.413
n11387.out[0] (.names)                                           0.261    45.674
n10507.in[0] (.names)                                            1.014    46.688
n10507.out[0] (.names)                                           0.261    46.949
n11388.in[0] (.names)                                            1.014    47.963
n11388.out[0] (.names)                                           0.261    48.224
n11389.in[1] (.names)                                            1.014    49.238
n11389.out[0] (.names)                                           0.261    49.499
n10511.in[1] (.names)                                            1.014    50.513
n10511.out[0] (.names)                                           0.261    50.774
n10512.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10512.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n10412.Q[0] (.latch clocked by pclk)
Endpoint  : n8529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10412.clk[0] (.latch)                                           1.014     1.014
n10412.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17964.in[1] (.names)                                            1.014     2.070
n17964.out[0] (.names)                                           0.261     2.331
n17914.in[0] (.names)                                            1.014     3.344
n17914.out[0] (.names)                                           0.261     3.605
n17748.in[0] (.names)                                            1.014     4.619
n17748.out[0] (.names)                                           0.261     4.880
n17730.in[1] (.names)                                            1.014     5.894
n17730.out[0] (.names)                                           0.261     6.155
n17732.in[0] (.names)                                            1.014     7.169
n17732.out[0] (.names)                                           0.261     7.430
n17865.in[0] (.names)                                            1.014     8.444
n17865.out[0] (.names)                                           0.261     8.705
n17773.in[0] (.names)                                            1.014     9.719
n17773.out[0] (.names)                                           0.261     9.980
n17774.in[1] (.names)                                            1.014    10.993
n17774.out[0] (.names)                                           0.261    11.254
n17775.in[2] (.names)                                            1.014    12.268
n17775.out[0] (.names)                                           0.261    12.529
n17776.in[0] (.names)                                            1.014    13.543
n17776.out[0] (.names)                                           0.261    13.804
n17777.in[0] (.names)                                            1.014    14.818
n17777.out[0] (.names)                                           0.261    15.079
n17780.in[1] (.names)                                            1.014    16.093
n17780.out[0] (.names)                                           0.261    16.354
n17778.in[1] (.names)                                            1.014    17.367
n17778.out[0] (.names)                                           0.261    17.628
n17781.in[0] (.names)                                            1.014    18.642
n17781.out[0] (.names)                                           0.261    18.903
n17782.in[0] (.names)                                            1.014    19.917
n17782.out[0] (.names)                                           0.261    20.178
n17783.in[0] (.names)                                            1.014    21.192
n17783.out[0] (.names)                                           0.261    21.453
n17784.in[0] (.names)                                            1.014    22.467
n17784.out[0] (.names)                                           0.261    22.728
n17785.in[0] (.names)                                            1.014    23.742
n17785.out[0] (.names)                                           0.261    24.003
n17787.in[0] (.names)                                            1.014    25.016
n17787.out[0] (.names)                                           0.261    25.277
n17790.in[0] (.names)                                            1.014    26.291
n17790.out[0] (.names)                                           0.261    26.552
n17847.in[1] (.names)                                            1.014    27.566
n17847.out[0] (.names)                                           0.261    27.827
n17849.in[2] (.names)                                            1.014    28.841
n17849.out[0] (.names)                                           0.261    29.102
n17851.in[2] (.names)                                            1.014    30.116
n17851.out[0] (.names)                                           0.261    30.377
n17852.in[1] (.names)                                            1.014    31.390
n17852.out[0] (.names)                                           0.261    31.651
n17829.in[0] (.names)                                            1.014    32.665
n17829.out[0] (.names)                                           0.261    32.926
n17836.in[0] (.names)                                            1.014    33.940
n17836.out[0] (.names)                                           0.261    34.201
n17854.in[1] (.names)                                            1.014    35.215
n17854.out[0] (.names)                                           0.261    35.476
n17855.in[2] (.names)                                            1.014    36.490
n17855.out[0] (.names)                                           0.261    36.751
n17856.in[0] (.names)                                            1.014    37.765
n17856.out[0] (.names)                                           0.261    38.026
n17857.in[1] (.names)                                            1.014    39.039
n17857.out[0] (.names)                                           0.261    39.300
n17858.in[1] (.names)                                            1.014    40.314
n17858.out[0] (.names)                                           0.261    40.575
n17842.in[0] (.names)                                            1.014    41.589
n17842.out[0] (.names)                                           0.261    41.850
n17860.in[2] (.names)                                            1.014    42.864
n17860.out[0] (.names)                                           0.261    43.125
n17862.in[0] (.names)                                            1.014    44.139
n17862.out[0] (.names)                                           0.261    44.400
n17861.in[1] (.names)                                            1.014    45.413
n17861.out[0] (.names)                                           0.261    45.674
n137.in[0] (.names)                                              1.014    46.688
n137.out[0] (.names)                                             0.261    46.949
n17864.in[0] (.names)                                            1.014    47.963
n17864.out[0] (.names)                                           0.261    48.224
n17393.in[0] (.names)                                            1.014    49.238
n17393.out[0] (.names)                                           0.261    49.499
n8528.in[0] (.names)                                             1.014    50.513
n8528.out[0] (.names)                                            0.261    50.774
n8529.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8529.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n9818.Q[0] (.latch clocked by pclk)
Endpoint  : n9283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9818.clk[0] (.latch)                                            1.014     1.014
n9818.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9819.in[0] (.names)                                             1.014     2.070
n9819.out[0] (.names)                                            0.261     2.331
n9834.in[0] (.names)                                             1.014     3.344
n9834.out[0] (.names)                                            0.261     3.605
n9836.in[0] (.names)                                             1.014     4.619
n9836.out[0] (.names)                                            0.261     4.880
n9693.in[1] (.names)                                             1.014     5.894
n9693.out[0] (.names)                                            0.261     6.155
n9694.in[1] (.names)                                             1.014     7.169
n9694.out[0] (.names)                                            0.261     7.430
n9695.in[0] (.names)                                             1.014     8.444
n9695.out[0] (.names)                                            0.261     8.705
n9696.in[0] (.names)                                             1.014     9.719
n9696.out[0] (.names)                                            0.261     9.980
n9697.in[0] (.names)                                             1.014    10.993
n9697.out[0] (.names)                                            0.261    11.254
n9698.in[0] (.names)                                             1.014    12.268
n9698.out[0] (.names)                                            0.261    12.529
n9701.in[0] (.names)                                             1.014    13.543
n9701.out[0] (.names)                                            0.261    13.804
n9702.in[0] (.names)                                             1.014    14.818
n9702.out[0] (.names)                                            0.261    15.079
n9703.in[0] (.names)                                             1.014    16.093
n9703.out[0] (.names)                                            0.261    16.354
n9706.in[0] (.names)                                             1.014    17.367
n9706.out[0] (.names)                                            0.261    17.628
n9730.in[2] (.names)                                             1.014    18.642
n9730.out[0] (.names)                                            0.261    18.903
n9732.in[0] (.names)                                             1.014    19.917
n9732.out[0] (.names)                                            0.261    20.178
n9709.in[0] (.names)                                             1.014    21.192
n9709.out[0] (.names)                                            0.261    21.453
n9733.in[0] (.names)                                             1.014    22.467
n9733.out[0] (.names)                                            0.261    22.728
n9734.in[1] (.names)                                             1.014    23.742
n9734.out[0] (.names)                                            0.261    24.003
n9654.in[0] (.names)                                             1.014    25.016
n9654.out[0] (.names)                                            0.261    25.277
n9735.in[0] (.names)                                             1.014    26.291
n9735.out[0] (.names)                                            0.261    26.552
n9719.in[0] (.names)                                             1.014    27.566
n9719.out[0] (.names)                                            0.261    27.827
n9736.in[0] (.names)                                             1.014    28.841
n9736.out[0] (.names)                                            0.261    29.102
n10022.in[1] (.names)                                            1.014    30.116
n10022.out[0] (.names)                                           0.261    30.377
n10026.in[1] (.names)                                            1.014    31.390
n10026.out[0] (.names)                                           0.261    31.651
n10028.in[0] (.names)                                            1.014    32.665
n10028.out[0] (.names)                                           0.261    32.926
n10029.in[0] (.names)                                            1.014    33.940
n10029.out[0] (.names)                                           0.261    34.201
n10034.in[1] (.names)                                            1.014    35.215
n10034.out[0] (.names)                                           0.261    35.476
n10035.in[1] (.names)                                            1.014    36.490
n10035.out[0] (.names)                                           0.261    36.751
n10039.in[1] (.names)                                            1.014    37.765
n10039.out[0] (.names)                                           0.261    38.026
n10040.in[1] (.names)                                            1.014    39.039
n10040.out[0] (.names)                                           0.261    39.300
n10041.in[0] (.names)                                            1.014    40.314
n10041.out[0] (.names)                                           0.261    40.575
n10019.in[1] (.names)                                            1.014    41.589
n10019.out[0] (.names)                                           0.261    41.850
n10020.in[0] (.names)                                            1.014    42.864
n10020.out[0] (.names)                                           0.261    43.125
n10361.in[1] (.names)                                            1.014    44.139
n10361.out[0] (.names)                                           0.261    44.400
n10366.in[0] (.names)                                            1.014    45.413
n10366.out[0] (.names)                                           0.261    45.674
n10367.in[0] (.names)                                            1.014    46.688
n10367.out[0] (.names)                                           0.261    46.949
n10368.in[0] (.names)                                            1.014    47.963
n10368.out[0] (.names)                                           0.261    48.224
n10369.in[0] (.names)                                            1.014    49.238
n10369.out[0] (.names)                                           0.261    49.499
n9282.in[0] (.names)                                             1.014    50.513
n9282.out[0] (.names)                                            0.261    50.774
n9283.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9283.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n3209.Q[0] (.latch clocked by pclk)
Endpoint  : n3189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3209.clk[0] (.latch)                                            1.014     1.014
n3209.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8086.in[0] (.names)                                             1.014     2.070
n8086.out[0] (.names)                                            0.261     2.331
n8097.in[0] (.names)                                             1.014     3.344
n8097.out[0] (.names)                                            0.261     3.605
n8098.in[0] (.names)                                             1.014     4.619
n8098.out[0] (.names)                                            0.261     4.880
n8099.in[0] (.names)                                             1.014     5.894
n8099.out[0] (.names)                                            0.261     6.155
n8100.in[0] (.names)                                             1.014     7.169
n8100.out[0] (.names)                                            0.261     7.430
n8101.in[0] (.names)                                             1.014     8.444
n8101.out[0] (.names)                                            0.261     8.705
n8065.in[0] (.names)                                             1.014     9.719
n8065.out[0] (.names)                                            0.261     9.980
n8102.in[0] (.names)                                             1.014    10.993
n8102.out[0] (.names)                                            0.261    11.254
n8010.in[1] (.names)                                             1.014    12.268
n8010.out[0] (.names)                                            0.261    12.529
n8040.in[0] (.names)                                             1.014    13.543
n8040.out[0] (.names)                                            0.261    13.804
n8041.in[1] (.names)                                             1.014    14.818
n8041.out[0] (.names)                                            0.261    15.079
n8043.in[1] (.names)                                             1.014    16.093
n8043.out[0] (.names)                                            0.261    16.354
n8046.in[0] (.names)                                             1.014    17.367
n8046.out[0] (.names)                                            0.261    17.628
n8047.in[1] (.names)                                             1.014    18.642
n8047.out[0] (.names)                                            0.261    18.903
n8048.in[1] (.names)                                             1.014    19.917
n8048.out[0] (.names)                                            0.261    20.178
n8014.in[1] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8018.in[0] (.names)                                             1.014    22.467
n8018.out[0] (.names)                                            0.261    22.728
n8019.in[1] (.names)                                             1.014    23.742
n8019.out[0] (.names)                                            0.261    24.003
n8020.in[0] (.names)                                             1.014    25.016
n8020.out[0] (.names)                                            0.261    25.277
n8021.in[2] (.names)                                             1.014    26.291
n8021.out[0] (.names)                                            0.261    26.552
n8022.in[0] (.names)                                             1.014    27.566
n8022.out[0] (.names)                                            0.261    27.827
n8023.in[1] (.names)                                             1.014    28.841
n8023.out[0] (.names)                                            0.261    29.102
n8024.in[2] (.names)                                             1.014    30.116
n8024.out[0] (.names)                                            0.261    30.377
n8027.in[0] (.names)                                             1.014    31.390
n8027.out[0] (.names)                                            0.261    31.651
n7107.in[1] (.names)                                             1.014    32.665
n7107.out[0] (.names)                                            0.261    32.926
n8029.in[0] (.names)                                             1.014    33.940
n8029.out[0] (.names)                                            0.261    34.201
n8034.in[1] (.names)                                             1.014    35.215
n8034.out[0] (.names)                                            0.261    35.476
n8030.in[0] (.names)                                             1.014    36.490
n8030.out[0] (.names)                                            0.261    36.751
n8222.in[3] (.names)                                             1.014    37.765
n8222.out[0] (.names)                                            0.261    38.026
n8223.in[1] (.names)                                             1.014    39.039
n8223.out[0] (.names)                                            0.261    39.300
n8224.in[0] (.names)                                             1.014    40.314
n8224.out[0] (.names)                                            0.261    40.575
n8212.in[0] (.names)                                             1.014    41.589
n8212.out[0] (.names)                                            0.261    41.850
n8215.in[0] (.names)                                             1.014    42.864
n8215.out[0] (.names)                                            0.261    43.125
n8219.in[1] (.names)                                             1.014    44.139
n8219.out[0] (.names)                                            0.261    44.400
n247.in[3] (.names)                                              1.014    45.413
n247.out[0] (.names)                                             0.261    45.674
n8226.in[1] (.names)                                             1.014    46.688
n8226.out[0] (.names)                                            0.261    46.949
n8229.in[1] (.names)                                             1.014    47.963
n8229.out[0] (.names)                                            0.261    48.224
n8231.in[0] (.names)                                             1.014    49.238
n8231.out[0] (.names)                                            0.261    49.499
n3188.in[0] (.names)                                             1.014    50.513
n3188.out[0] (.names)                                            0.261    50.774
n3189.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3189.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n4768.Q[0] (.latch clocked by pclk)
Endpoint  : n141.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4768.clk[0] (.latch)                                            1.014     1.014
n4768.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6121.in[0] (.names)                                             1.014     2.070
n6121.out[0] (.names)                                            0.261     2.331
n6151.in[1] (.names)                                             1.014     3.344
n6151.out[0] (.names)                                            0.261     3.605
n5877.in[0] (.names)                                             1.014     4.619
n5877.out[0] (.names)                                            0.261     4.880
n6083.in[1] (.names)                                             1.014     5.894
n6083.out[0] (.names)                                            0.261     6.155
n6084.in[0] (.names)                                             1.014     7.169
n6084.out[0] (.names)                                            0.261     7.430
n6085.in[0] (.names)                                             1.014     8.444
n6085.out[0] (.names)                                            0.261     8.705
n6038.in[0] (.names)                                             1.014     9.719
n6038.out[0] (.names)                                            0.261     9.980
n6091.in[2] (.names)                                             1.014    10.993
n6091.out[0] (.names)                                            0.261    11.254
n6104.in[2] (.names)                                             1.014    12.268
n6104.out[0] (.names)                                            0.261    12.529
n6086.in[1] (.names)                                             1.014    13.543
n6086.out[0] (.names)                                            0.261    13.804
n6087.in[0] (.names)                                             1.014    14.818
n6087.out[0] (.names)                                            0.261    15.079
n6088.in[0] (.names)                                             1.014    16.093
n6088.out[0] (.names)                                            0.261    16.354
n6089.in[0] (.names)                                             1.014    17.367
n6089.out[0] (.names)                                            0.261    17.628
n6111.in[1] (.names)                                             1.014    18.642
n6111.out[0] (.names)                                            0.261    18.903
n6107.in[1] (.names)                                             1.014    19.917
n6107.out[0] (.names)                                            0.261    20.178
n6110.in[0] (.names)                                             1.014    21.192
n6110.out[0] (.names)                                            0.261    21.453
n6112.in[1] (.names)                                             1.014    22.467
n6112.out[0] (.names)                                            0.261    22.728
n6100.in[1] (.names)                                             1.014    23.742
n6100.out[0] (.names)                                            0.261    24.003
n6114.in[2] (.names)                                             1.014    25.016
n6114.out[0] (.names)                                            0.261    25.277
n6115.in[1] (.names)                                             1.014    26.291
n6115.out[0] (.names)                                            0.261    26.552
n6067.in[2] (.names)                                             1.014    27.566
n6067.out[0] (.names)                                            0.261    27.827
n6118.in[1] (.names)                                             1.014    28.841
n6118.out[0] (.names)                                            0.261    29.102
n6119.in[0] (.names)                                             1.014    30.116
n6119.out[0] (.names)                                            0.261    30.377
n6093.in[1] (.names)                                             1.014    31.390
n6093.out[0] (.names)                                            0.261    31.651
n6094.in[0] (.names)                                             1.014    32.665
n6094.out[0] (.names)                                            0.261    32.926
n6095.in[0] (.names)                                             1.014    33.940
n6095.out[0] (.names)                                            0.261    34.201
n6098.in[1] (.names)                                             1.014    35.215
n6098.out[0] (.names)                                            0.261    35.476
n6099.in[1] (.names)                                             1.014    36.490
n6099.out[0] (.names)                                            0.261    36.751
n3214.in[0] (.names)                                             1.014    37.765
n3214.out[0] (.names)                                            0.261    38.026
n6571.in[3] (.names)                                             1.014    39.039
n6571.out[0] (.names)                                            0.261    39.300
n6573.in[1] (.names)                                             1.014    40.314
n6573.out[0] (.names)                                            0.261    40.575
n6574.in[0] (.names)                                             1.014    41.589
n6574.out[0] (.names)                                            0.261    41.850
n6575.in[1] (.names)                                             1.014    42.864
n6575.out[0] (.names)                                            0.261    43.125
n6576.in[0] (.names)                                             1.014    44.139
n6576.out[0] (.names)                                            0.261    44.400
n6583.in[2] (.names)                                             1.014    45.413
n6583.out[0] (.names)                                            0.261    45.674
n6586.in[1] (.names)                                             1.014    46.688
n6586.out[0] (.names)                                            0.261    46.949
n6587.in[1] (.names)                                             1.014    47.963
n6587.out[0] (.names)                                            0.261    48.224
n6589.in[1] (.names)                                             1.014    49.238
n6589.out[0] (.names)                                            0.261    49.499
n3242.in[0] (.names)                                             1.014    50.513
n3242.out[0] (.names)                                            0.261    50.774
n141.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n141.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n665.Q[0] (.latch clocked by pclk)
Endpoint  : n1272.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n665.clk[0] (.latch)                                             1.014     1.014
n665.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1817.in[0] (.names)                                             1.014     2.070
n1817.out[0] (.names)                                            0.261     2.331
n1819.in[0] (.names)                                             1.014     3.344
n1819.out[0] (.names)                                            0.261     3.605
n1820.in[2] (.names)                                             1.014     4.619
n1820.out[0] (.names)                                            0.261     4.880
n1821.in[2] (.names)                                             1.014     5.894
n1821.out[0] (.names)                                            0.261     6.155
n1811.in[1] (.names)                                             1.014     7.169
n1811.out[0] (.names)                                            0.261     7.430
n1822.in[0] (.names)                                             1.014     8.444
n1822.out[0] (.names)                                            0.261     8.705
n1825.in[0] (.names)                                             1.014     9.719
n1825.out[0] (.names)                                            0.261     9.980
n1813.in[0] (.names)                                             1.014    10.993
n1813.out[0] (.names)                                            0.261    11.254
n1816.in[1] (.names)                                             1.014    12.268
n1816.out[0] (.names)                                            0.261    12.529
n1558.in[1] (.names)                                             1.014    13.543
n1558.out[0] (.names)                                            0.261    13.804
n1595.in[1] (.names)                                             1.014    14.818
n1595.out[0] (.names)                                            0.261    15.079
n1597.in[0] (.names)                                             1.014    16.093
n1597.out[0] (.names)                                            0.261    16.354
n1598.in[0] (.names)                                             1.014    17.367
n1598.out[0] (.names)                                            0.261    17.628
n1594.in[0] (.names)                                             1.014    18.642
n1594.out[0] (.names)                                            0.261    18.903
n1562.in[0] (.names)                                             1.014    19.917
n1562.out[0] (.names)                                            0.261    20.178
n1601.in[1] (.names)                                             1.014    21.192
n1601.out[0] (.names)                                            0.261    21.453
n1602.in[0] (.names)                                             1.014    22.467
n1602.out[0] (.names)                                            0.261    22.728
n1603.in[1] (.names)                                             1.014    23.742
n1603.out[0] (.names)                                            0.261    24.003
n1604.in[0] (.names)                                             1.014    25.016
n1604.out[0] (.names)                                            0.261    25.277
n1605.in[0] (.names)                                             1.014    26.291
n1605.out[0] (.names)                                            0.261    26.552
n1606.in[1] (.names)                                             1.014    27.566
n1606.out[0] (.names)                                            0.261    27.827
n1607.in[0] (.names)                                             1.014    28.841
n1607.out[0] (.names)                                            0.261    29.102
n1608.in[1] (.names)                                             1.014    30.116
n1608.out[0] (.names)                                            0.261    30.377
n1609.in[0] (.names)                                             1.014    31.390
n1609.out[0] (.names)                                            0.261    31.651
n1612.in[1] (.names)                                             1.014    32.665
n1612.out[0] (.names)                                            0.261    32.926
n1618.in[1] (.names)                                             1.014    33.940
n1618.out[0] (.names)                                            0.261    34.201
n1619.in[2] (.names)                                             1.014    35.215
n1619.out[0] (.names)                                            0.261    35.476
n1620.in[1] (.names)                                             1.014    36.490
n1620.out[0] (.names)                                            0.261    36.751
n1617.in[1] (.names)                                             1.014    37.765
n1617.out[0] (.names)                                            0.261    38.026
n2260.in[1] (.names)                                             1.014    39.039
n2260.out[0] (.names)                                            0.261    39.300
n2261.in[0] (.names)                                             1.014    40.314
n2261.out[0] (.names)                                            0.261    40.575
n2262.in[0] (.names)                                             1.014    41.589
n2262.out[0] (.names)                                            0.261    41.850
n2251.in[0] (.names)                                             1.014    42.864
n2251.out[0] (.names)                                            0.261    43.125
n1269.in[0] (.names)                                             1.014    44.139
n1269.out[0] (.names)                                            0.261    44.400
n2254.in[2] (.names)                                             1.014    45.413
n2254.out[0] (.names)                                            0.261    45.674
n2256.in[2] (.names)                                             1.014    46.688
n2256.out[0] (.names)                                            0.261    46.949
n1267.in[0] (.names)                                             1.014    47.963
n1267.out[0] (.names)                                            0.261    48.224
n2257.in[0] (.names)                                             1.014    49.238
n2257.out[0] (.names)                                            0.261    49.499
n1271.in[1] (.names)                                             1.014    50.513
n1271.out[0] (.names)                                            0.261    50.774
n1272.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1272.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n665.Q[0] (.latch clocked by pclk)
Endpoint  : n1586.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n665.clk[0] (.latch)                                             1.014     1.014
n665.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1817.in[0] (.names)                                             1.014     2.070
n1817.out[0] (.names)                                            0.261     2.331
n1819.in[0] (.names)                                             1.014     3.344
n1819.out[0] (.names)                                            0.261     3.605
n1820.in[2] (.names)                                             1.014     4.619
n1820.out[0] (.names)                                            0.261     4.880
n1821.in[2] (.names)                                             1.014     5.894
n1821.out[0] (.names)                                            0.261     6.155
n1811.in[1] (.names)                                             1.014     7.169
n1811.out[0] (.names)                                            0.261     7.430
n1822.in[0] (.names)                                             1.014     8.444
n1822.out[0] (.names)                                            0.261     8.705
n1825.in[0] (.names)                                             1.014     9.719
n1825.out[0] (.names)                                            0.261     9.980
n1813.in[0] (.names)                                             1.014    10.993
n1813.out[0] (.names)                                            0.261    11.254
n1816.in[1] (.names)                                             1.014    12.268
n1816.out[0] (.names)                                            0.261    12.529
n1558.in[1] (.names)                                             1.014    13.543
n1558.out[0] (.names)                                            0.261    13.804
n1595.in[1] (.names)                                             1.014    14.818
n1595.out[0] (.names)                                            0.261    15.079
n1597.in[0] (.names)                                             1.014    16.093
n1597.out[0] (.names)                                            0.261    16.354
n1598.in[0] (.names)                                             1.014    17.367
n1598.out[0] (.names)                                            0.261    17.628
n1594.in[0] (.names)                                             1.014    18.642
n1594.out[0] (.names)                                            0.261    18.903
n1562.in[0] (.names)                                             1.014    19.917
n1562.out[0] (.names)                                            0.261    20.178
n1563.in[1] (.names)                                             1.014    21.192
n1563.out[0] (.names)                                            0.261    21.453
n1564.in[3] (.names)                                             1.014    22.467
n1564.out[0] (.names)                                            0.261    22.728
n1566.in[2] (.names)                                             1.014    23.742
n1566.out[0] (.names)                                            0.261    24.003
n1567.in[0] (.names)                                             1.014    25.016
n1567.out[0] (.names)                                            0.261    25.277
n1568.in[0] (.names)                                             1.014    26.291
n1568.out[0] (.names)                                            0.261    26.552
n1570.in[0] (.names)                                             1.014    27.566
n1570.out[0] (.names)                                            0.261    27.827
n1571.in[2] (.names)                                             1.014    28.841
n1571.out[0] (.names)                                            0.261    29.102
n1572.in[0] (.names)                                             1.014    30.116
n1572.out[0] (.names)                                            0.261    30.377
n1445.in[0] (.names)                                             1.014    31.390
n1445.out[0] (.names)                                            0.261    31.651
n1574.in[0] (.names)                                             1.014    32.665
n1574.out[0] (.names)                                            0.261    32.926
n1577.in[1] (.names)                                             1.014    33.940
n1577.out[0] (.names)                                            0.261    34.201
n1575.in[1] (.names)                                             1.014    35.215
n1575.out[0] (.names)                                            0.261    35.476
n1229.in[0] (.names)                                             1.014    36.490
n1229.out[0] (.names)                                            0.261    36.751
n1576.in[3] (.names)                                             1.014    37.765
n1576.out[0] (.names)                                            0.261    38.026
n1578.in[2] (.names)                                             1.014    39.039
n1578.out[0] (.names)                                            0.261    39.300
n1579.in[1] (.names)                                             1.014    40.314
n1579.out[0] (.names)                                            0.261    40.575
n1581.in[0] (.names)                                             1.014    41.589
n1581.out[0] (.names)                                            0.261    41.850
n1582.in[0] (.names)                                             1.014    42.864
n1582.out[0] (.names)                                            0.261    43.125
n1583.in[1] (.names)                                             1.014    44.139
n1583.out[0] (.names)                                            0.261    44.400
n1584.in[0] (.names)                                             1.014    45.413
n1584.out[0] (.names)                                            0.261    45.674
n1585.in[0] (.names)                                             1.014    46.688
n1585.out[0] (.names)                                            0.261    46.949
n1460.in[2] (.names)                                             1.014    47.963
n1460.out[0] (.names)                                            0.261    48.224
n1588.in[1] (.names)                                             1.014    49.238
n1588.out[0] (.names)                                            0.261    49.499
n1255.in[0] (.names)                                             1.014    50.513
n1255.out[0] (.names)                                            0.261    50.774
n1586.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1586.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n665.Q[0] (.latch clocked by pclk)
Endpoint  : n1256.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n665.clk[0] (.latch)                                             1.014     1.014
n665.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1817.in[0] (.names)                                             1.014     2.070
n1817.out[0] (.names)                                            0.261     2.331
n1819.in[0] (.names)                                             1.014     3.344
n1819.out[0] (.names)                                            0.261     3.605
n1820.in[2] (.names)                                             1.014     4.619
n1820.out[0] (.names)                                            0.261     4.880
n1821.in[2] (.names)                                             1.014     5.894
n1821.out[0] (.names)                                            0.261     6.155
n1811.in[1] (.names)                                             1.014     7.169
n1811.out[0] (.names)                                            0.261     7.430
n1822.in[0] (.names)                                             1.014     8.444
n1822.out[0] (.names)                                            0.261     8.705
n1825.in[0] (.names)                                             1.014     9.719
n1825.out[0] (.names)                                            0.261     9.980
n1813.in[0] (.names)                                             1.014    10.993
n1813.out[0] (.names)                                            0.261    11.254
n1816.in[1] (.names)                                             1.014    12.268
n1816.out[0] (.names)                                            0.261    12.529
n1558.in[1] (.names)                                             1.014    13.543
n1558.out[0] (.names)                                            0.261    13.804
n1595.in[1] (.names)                                             1.014    14.818
n1595.out[0] (.names)                                            0.261    15.079
n1597.in[0] (.names)                                             1.014    16.093
n1597.out[0] (.names)                                            0.261    16.354
n1598.in[0] (.names)                                             1.014    17.367
n1598.out[0] (.names)                                            0.261    17.628
n1594.in[0] (.names)                                             1.014    18.642
n1594.out[0] (.names)                                            0.261    18.903
n1562.in[0] (.names)                                             1.014    19.917
n1562.out[0] (.names)                                            0.261    20.178
n1563.in[1] (.names)                                             1.014    21.192
n1563.out[0] (.names)                                            0.261    21.453
n1564.in[3] (.names)                                             1.014    22.467
n1564.out[0] (.names)                                            0.261    22.728
n1566.in[2] (.names)                                             1.014    23.742
n1566.out[0] (.names)                                            0.261    24.003
n1567.in[0] (.names)                                             1.014    25.016
n1567.out[0] (.names)                                            0.261    25.277
n1568.in[0] (.names)                                             1.014    26.291
n1568.out[0] (.names)                                            0.261    26.552
n1570.in[0] (.names)                                             1.014    27.566
n1570.out[0] (.names)                                            0.261    27.827
n1571.in[2] (.names)                                             1.014    28.841
n1571.out[0] (.names)                                            0.261    29.102
n1572.in[0] (.names)                                             1.014    30.116
n1572.out[0] (.names)                                            0.261    30.377
n1445.in[0] (.names)                                             1.014    31.390
n1445.out[0] (.names)                                            0.261    31.651
n1574.in[0] (.names)                                             1.014    32.665
n1574.out[0] (.names)                                            0.261    32.926
n1577.in[1] (.names)                                             1.014    33.940
n1577.out[0] (.names)                                            0.261    34.201
n1575.in[1] (.names)                                             1.014    35.215
n1575.out[0] (.names)                                            0.261    35.476
n1229.in[0] (.names)                                             1.014    36.490
n1229.out[0] (.names)                                            0.261    36.751
n1576.in[3] (.names)                                             1.014    37.765
n1576.out[0] (.names)                                            0.261    38.026
n1578.in[2] (.names)                                             1.014    39.039
n1578.out[0] (.names)                                            0.261    39.300
n1579.in[1] (.names)                                             1.014    40.314
n1579.out[0] (.names)                                            0.261    40.575
n1581.in[0] (.names)                                             1.014    41.589
n1581.out[0] (.names)                                            0.261    41.850
n1582.in[0] (.names)                                             1.014    42.864
n1582.out[0] (.names)                                            0.261    43.125
n1583.in[1] (.names)                                             1.014    44.139
n1583.out[0] (.names)                                            0.261    44.400
n1584.in[0] (.names)                                             1.014    45.413
n1584.out[0] (.names)                                            0.261    45.674
n1585.in[0] (.names)                                             1.014    46.688
n1585.out[0] (.names)                                            0.261    46.949
n1460.in[2] (.names)                                             1.014    47.963
n1460.out[0] (.names)                                            0.261    48.224
n1588.in[1] (.names)                                             1.014    49.238
n1588.out[0] (.names)                                            0.261    49.499
n1255.in[0] (.names)                                             1.014    50.513
n1255.out[0] (.names)                                            0.261    50.774
n1256.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1256.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n14374.Q[0] (.latch clocked by pclk)
Endpoint  : n14426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14374.clk[0] (.latch)                                           1.014     1.014
n14374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14674.in[0] (.names)                                            1.014     2.070
n14674.out[0] (.names)                                           0.261     2.331
n14675.in[2] (.names)                                            1.014     3.344
n14675.out[0] (.names)                                           0.261     3.605
n14676.in[0] (.names)                                            1.014     4.619
n14676.out[0] (.names)                                           0.261     4.880
n14666.in[0] (.names)                                            1.014     5.894
n14666.out[0] (.names)                                           0.261     6.155
n14701.in[0] (.names)                                            1.014     7.169
n14701.out[0] (.names)                                           0.261     7.430
n14779.in[0] (.names)                                            1.014     8.444
n14779.out[0] (.names)                                           0.261     8.705
n14780.in[0] (.names)                                            1.014     9.719
n14780.out[0] (.names)                                           0.261     9.980
n14781.in[2] (.names)                                            1.014    10.993
n14781.out[0] (.names)                                           0.261    11.254
n14782.in[0] (.names)                                            1.014    12.268
n14782.out[0] (.names)                                           0.261    12.529
n14718.in[0] (.names)                                            1.014    13.543
n14718.out[0] (.names)                                           0.261    13.804
n14719.in[0] (.names)                                            1.014    14.818
n14719.out[0] (.names)                                           0.261    15.079
n14720.in[0] (.names)                                            1.014    16.093
n14720.out[0] (.names)                                           0.261    16.354
n14722.in[0] (.names)                                            1.014    17.367
n14722.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n14724.in[1] (.names)                                            1.014    19.917
n14724.out[0] (.names)                                           0.261    20.178
n14725.in[0] (.names)                                            1.014    21.192
n14725.out[0] (.names)                                           0.261    21.453
n14728.in[1] (.names)                                            1.014    22.467
n14728.out[0] (.names)                                           0.261    22.728
n14729.in[0] (.names)                                            1.014    23.742
n14729.out[0] (.names)                                           0.261    24.003
n14667.in[0] (.names)                                            1.014    25.016
n14667.out[0] (.names)                                           0.261    25.277
n15357.in[0] (.names)                                            1.014    26.291
n15357.out[0] (.names)                                           0.261    26.552
n15358.in[3] (.names)                                            1.014    27.566
n15358.out[0] (.names)                                           0.261    27.827
n15360.in[2] (.names)                                            1.014    28.841
n15360.out[0] (.names)                                           0.261    29.102
n15362.in[0] (.names)                                            1.014    30.116
n15362.out[0] (.names)                                           0.261    30.377
n15376.in[0] (.names)                                            1.014    31.390
n15376.out[0] (.names)                                           0.261    31.651
n15377.in[0] (.names)                                            1.014    32.665
n15377.out[0] (.names)                                           0.261    32.926
n14636.in[1] (.names)                                            1.014    33.940
n14636.out[0] (.names)                                           0.261    34.201
n15335.in[0] (.names)                                            1.014    35.215
n15335.out[0] (.names)                                           0.261    35.476
n15343.in[0] (.names)                                            1.014    36.490
n15343.out[0] (.names)                                           0.261    36.751
n15344.in[0] (.names)                                            1.014    37.765
n15344.out[0] (.names)                                           0.261    38.026
n14359.in[3] (.names)                                            1.014    39.039
n14359.out[0] (.names)                                           0.261    39.300
n15345.in[0] (.names)                                            1.014    40.314
n15345.out[0] (.names)                                           0.261    40.575
n15348.in[0] (.names)                                            1.014    41.589
n15348.out[0] (.names)                                           0.261    41.850
n15336.in[0] (.names)                                            1.014    42.864
n15336.out[0] (.names)                                           0.261    43.125
n15337.in[1] (.names)                                            1.014    44.139
n15337.out[0] (.names)                                           0.261    44.400
n15342.in[1] (.names)                                            1.014    45.413
n15342.out[0] (.names)                                           0.261    45.674
n15338.in[0] (.names)                                            1.014    46.688
n15338.out[0] (.names)                                           0.261    46.949
n15339.in[0] (.names)                                            1.014    47.963
n15339.out[0] (.names)                                           0.261    48.224
n15340.in[0] (.names)                                            1.014    49.238
n15340.out[0] (.names)                                           0.261    49.499
n14425.in[1] (.names)                                            1.014    50.513
n14425.out[0] (.names)                                           0.261    50.774
n14426.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14426.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n12750.Q[0] (.latch clocked by pclk)
Endpoint  : n11790.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12750.clk[0] (.latch)                                           1.014     1.014
n12750.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13875.in[0] (.names)                                            1.014     2.070
n13875.out[0] (.names)                                           0.261     2.331
n14205.in[1] (.names)                                            1.014     3.344
n14205.out[0] (.names)                                           0.261     3.605
n13893.in[1] (.names)                                            1.014     4.619
n13893.out[0] (.names)                                           0.261     4.880
n14174.in[1] (.names)                                            1.014     5.894
n14174.out[0] (.names)                                           0.261     6.155
n14175.in[0] (.names)                                            1.014     7.169
n14175.out[0] (.names)                                           0.261     7.430
n14168.in[0] (.names)                                            1.014     8.444
n14168.out[0] (.names)                                           0.261     8.705
n14162.in[0] (.names)                                            1.014     9.719
n14162.out[0] (.names)                                           0.261     9.980
n14163.in[0] (.names)                                            1.014    10.993
n14163.out[0] (.names)                                           0.261    11.254
n14164.in[2] (.names)                                            1.014    12.268
n14164.out[0] (.names)                                           0.261    12.529
n14165.in[1] (.names)                                            1.014    13.543
n14165.out[0] (.names)                                           0.261    13.804
n14166.in[1] (.names)                                            1.014    14.818
n14166.out[0] (.names)                                           0.261    15.079
n14167.in[0] (.names)                                            1.014    16.093
n14167.out[0] (.names)                                           0.261    16.354
n14053.in[0] (.names)                                            1.014    17.367
n14053.out[0] (.names)                                           0.261    17.628
n14128.in[0] (.names)                                            1.014    18.642
n14128.out[0] (.names)                                           0.261    18.903
n14129.in[1] (.names)                                            1.014    19.917
n14129.out[0] (.names)                                           0.261    20.178
n14131.in[0] (.names)                                            1.014    21.192
n14131.out[0] (.names)                                           0.261    21.453
n14127.in[1] (.names)                                            1.014    22.467
n14127.out[0] (.names)                                           0.261    22.728
n14067.in[0] (.names)                                            1.014    23.742
n14067.out[0] (.names)                                           0.261    24.003
n14130.in[1] (.names)                                            1.014    25.016
n14130.out[0] (.names)                                           0.261    25.277
n14135.in[0] (.names)                                            1.014    26.291
n14135.out[0] (.names)                                           0.261    26.552
n14136.in[0] (.names)                                            1.014    27.566
n14136.out[0] (.names)                                           0.261    27.827
n14137.in[1] (.names)                                            1.014    28.841
n14137.out[0] (.names)                                           0.261    29.102
n14139.in[1] (.names)                                            1.014    30.116
n14139.out[0] (.names)                                           0.261    30.377
n14030.in[0] (.names)                                            1.014    31.390
n14030.out[0] (.names)                                           0.261    31.651
n13936.in[1] (.names)                                            1.014    32.665
n13936.out[0] (.names)                                           0.261    32.926
n13925.in[2] (.names)                                            1.014    33.940
n13925.out[0] (.names)                                           0.261    34.201
n14015.in[1] (.names)                                            1.014    35.215
n14015.out[0] (.names)                                           0.261    35.476
n14016.in[0] (.names)                                            1.014    36.490
n14016.out[0] (.names)                                           0.261    36.751
n14017.in[0] (.names)                                            1.014    37.765
n14017.out[0] (.names)                                           0.261    38.026
n14018.in[0] (.names)                                            1.014    39.039
n14018.out[0] (.names)                                           0.261    39.300
n14019.in[0] (.names)                                            1.014    40.314
n14019.out[0] (.names)                                           0.261    40.575
n14020.in[0] (.names)                                            1.014    41.589
n14020.out[0] (.names)                                           0.261    41.850
n14021.in[0] (.names)                                            1.014    42.864
n14021.out[0] (.names)                                           0.261    43.125
n14023.in[1] (.names)                                            1.014    44.139
n14023.out[0] (.names)                                           0.261    44.400
n14024.in[0] (.names)                                            1.014    45.413
n14024.out[0] (.names)                                           0.261    45.674
n14025.in[0] (.names)                                            1.014    46.688
n14025.out[0] (.names)                                           0.261    46.949
n14026.in[1] (.names)                                            1.014    47.963
n14026.out[0] (.names)                                           0.261    48.224
n11741.in[0] (.names)                                            1.014    49.238
n11741.out[0] (.names)                                           0.261    49.499
n11789.in[0] (.names)                                            1.014    50.513
n11789.out[0] (.names)                                           0.261    50.774
n11790.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11790.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n18865.Q[0] (.latch clocked by pclk)
Endpoint  : n18297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18865.clk[0] (.latch)                                           1.014     1.014
n18865.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18866.in[0] (.names)                                            1.014     2.070
n18866.out[0] (.names)                                           0.261     2.331
n18868.in[1] (.names)                                            1.014     3.344
n18868.out[0] (.names)                                           0.261     3.605
n18869.in[1] (.names)                                            1.014     4.619
n18869.out[0] (.names)                                           0.261     4.880
n18870.in[0] (.names)                                            1.014     5.894
n18870.out[0] (.names)                                           0.261     6.155
n18872.in[1] (.names)                                            1.014     7.169
n18872.out[0] (.names)                                           0.261     7.430
n18873.in[2] (.names)                                            1.014     8.444
n18873.out[0] (.names)                                           0.261     8.705
n18874.in[0] (.names)                                            1.014     9.719
n18874.out[0] (.names)                                           0.261     9.980
n18876.in[2] (.names)                                            1.014    10.993
n18876.out[0] (.names)                                           0.261    11.254
n18877.in[1] (.names)                                            1.014    12.268
n18877.out[0] (.names)                                           0.261    12.529
n18878.in[1] (.names)                                            1.014    13.543
n18878.out[0] (.names)                                           0.261    13.804
n18880.in[1] (.names)                                            1.014    14.818
n18880.out[0] (.names)                                           0.261    15.079
n18881.in[0] (.names)                                            1.014    16.093
n18881.out[0] (.names)                                           0.261    16.354
n18882.in[1] (.names)                                            1.014    17.367
n18882.out[0] (.names)                                           0.261    17.628
n18884.in[0] (.names)                                            1.014    18.642
n18884.out[0] (.names)                                           0.261    18.903
n18885.in[0] (.names)                                            1.014    19.917
n18885.out[0] (.names)                                           0.261    20.178
n18161.in[1] (.names)                                            1.014    21.192
n18161.out[0] (.names)                                           0.261    21.453
n18887.in[0] (.names)                                            1.014    22.467
n18887.out[0] (.names)                                           0.261    22.728
n18079.in[0] (.names)                                            1.014    23.742
n18079.out[0] (.names)                                           0.261    24.003
n18225.in[0] (.names)                                            1.014    25.016
n18225.out[0] (.names)                                           0.261    25.277
n18224.in[0] (.names)                                            1.014    26.291
n18224.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n18228.in[2] (.names)                                            1.014    28.841
n18228.out[0] (.names)                                           0.261    29.102
n18229.in[0] (.names)                                            1.014    30.116
n18229.out[0] (.names)                                           0.261    30.377
n18230.in[0] (.names)                                            1.014    31.390
n18230.out[0] (.names)                                           0.261    31.651
n18231.in[2] (.names)                                            1.014    32.665
n18231.out[0] (.names)                                           0.261    32.926
n18232.in[0] (.names)                                            1.014    33.940
n18232.out[0] (.names)                                           0.261    34.201
n18235.in[0] (.names)                                            1.014    35.215
n18235.out[0] (.names)                                           0.261    35.476
n18210.in[1] (.names)                                            1.014    36.490
n18210.out[0] (.names)                                           0.261    36.751
n18237.in[0] (.names)                                            1.014    37.765
n18237.out[0] (.names)                                           0.261    38.026
n18238.in[0] (.names)                                            1.014    39.039
n18238.out[0] (.names)                                           0.261    39.300
n18239.in[2] (.names)                                            1.014    40.314
n18239.out[0] (.names)                                           0.261    40.575
n18240.in[0] (.names)                                            1.014    41.589
n18240.out[0] (.names)                                           0.261    41.850
n18241.in[0] (.names)                                            1.014    42.864
n18241.out[0] (.names)                                           0.261    43.125
n18243.in[1] (.names)                                            1.014    44.139
n18243.out[0] (.names)                                           0.261    44.400
n18069.in[1] (.names)                                            1.014    45.413
n18069.out[0] (.names)                                           0.261    45.674
n18244.in[0] (.names)                                            1.014    46.688
n18244.out[0] (.names)                                           0.261    46.949
n18246.in[1] (.names)                                            1.014    47.963
n18246.out[0] (.names)                                           0.261    48.224
n18247.in[0] (.names)                                            1.014    49.238
n18247.out[0] (.names)                                           0.261    49.499
n18248.in[0] (.names)                                            1.014    50.513
n18248.out[0] (.names)                                           0.261    50.774
n18297.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18297.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n17982.Q[0] (.latch clocked by pclk)
Endpoint  : n18040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17982.clk[0] (.latch)                                           1.014     1.014
n17982.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n20977.in[0] (.names)                                            1.014     2.070
n20977.out[0] (.names)                                           0.261     2.331
n20980.in[1] (.names)                                            1.014     3.344
n20980.out[0] (.names)                                           0.261     3.605
n20982.in[1] (.names)                                            1.014     4.619
n20982.out[0] (.names)                                           0.261     4.880
n20983.in[1] (.names)                                            1.014     5.894
n20983.out[0] (.names)                                           0.261     6.155
n20986.in[1] (.names)                                            1.014     7.169
n20986.out[0] (.names)                                           0.261     7.430
n20987.in[1] (.names)                                            1.014     8.444
n20987.out[0] (.names)                                           0.261     8.705
n20988.in[1] (.names)                                            1.014     9.719
n20988.out[0] (.names)                                           0.261     9.980
n20990.in[1] (.names)                                            1.014    10.993
n20990.out[0] (.names)                                           0.261    11.254
n20991.in[0] (.names)                                            1.014    12.268
n20991.out[0] (.names)                                           0.261    12.529
n20992.in[0] (.names)                                            1.014    13.543
n20992.out[0] (.names)                                           0.261    13.804
n20993.in[0] (.names)                                            1.014    14.818
n20993.out[0] (.names)                                           0.261    15.079
n20994.in[0] (.names)                                            1.014    16.093
n20994.out[0] (.names)                                           0.261    16.354
n20995.in[0] (.names)                                            1.014    17.367
n20995.out[0] (.names)                                           0.261    17.628
n20999.in[3] (.names)                                            1.014    18.642
n20999.out[0] (.names)                                           0.261    18.903
n21001.in[1] (.names)                                            1.014    19.917
n21001.out[0] (.names)                                           0.261    20.178
n21002.in[0] (.names)                                            1.014    21.192
n21002.out[0] (.names)                                           0.261    21.453
n20996.in[0] (.names)                                            1.014    22.467
n20996.out[0] (.names)                                           0.261    22.728
n20469.in[0] (.names)                                            1.014    23.742
n20469.out[0] (.names)                                           0.261    24.003
n20485.in[2] (.names)                                            1.014    25.016
n20485.out[0] (.names)                                           0.261    25.277
n20465.in[0] (.names)                                            1.014    26.291
n20465.out[0] (.names)                                           0.261    26.552
n20483.in[0] (.names)                                            1.014    27.566
n20483.out[0] (.names)                                           0.261    27.827
n20457.in[0] (.names)                                            1.014    28.841
n20457.out[0] (.names)                                           0.261    29.102
n20451.in[0] (.names)                                            1.014    30.116
n20451.out[0] (.names)                                           0.261    30.377
n20452.in[0] (.names)                                            1.014    31.390
n20452.out[0] (.names)                                           0.261    31.651
n20456.in[0] (.names)                                            1.014    32.665
n20456.out[0] (.names)                                           0.261    32.926
n20458.in[1] (.names)                                            1.014    33.940
n20458.out[0] (.names)                                           0.261    34.201
n20467.in[0] (.names)                                            1.014    35.215
n20467.out[0] (.names)                                           0.261    35.476
n18037.in[1] (.names)                                            1.014    36.490
n18037.out[0] (.names)                                           0.261    36.751
n20470.in[0] (.names)                                            1.014    37.765
n20470.out[0] (.names)                                           0.261    38.026
n20471.in[1] (.names)                                            1.014    39.039
n20471.out[0] (.names)                                           0.261    39.300
n20472.in[0] (.names)                                            1.014    40.314
n20472.out[0] (.names)                                           0.261    40.575
n20473.in[1] (.names)                                            1.014    41.589
n20473.out[0] (.names)                                           0.261    41.850
n20474.in[0] (.names)                                            1.014    42.864
n20474.out[0] (.names)                                           0.261    43.125
n20479.in[0] (.names)                                            1.014    44.139
n20479.out[0] (.names)                                           0.261    44.400
n20480.in[0] (.names)                                            1.014    45.413
n20480.out[0] (.names)                                           0.261    45.674
n20481.in[2] (.names)                                            1.014    46.688
n20481.out[0] (.names)                                           0.261    46.949
n17399.in[1] (.names)                                            1.014    47.963
n17399.out[0] (.names)                                           0.261    48.224
n20482.in[0] (.names)                                            1.014    49.238
n20482.out[0] (.names)                                           0.261    49.499
n18039.in[0] (.names)                                            1.014    50.513
n18039.out[0] (.names)                                           0.261    50.774
n18040.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18040.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n17067.Q[0] (.latch clocked by pclk)
Endpoint  : n16941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17067.clk[0] (.latch)                                           1.014     1.014
n17067.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17071.in[0] (.names)                                            1.014     2.070
n17071.out[0] (.names)                                           0.261     2.331
n17074.in[0] (.names)                                            1.014     3.344
n17074.out[0] (.names)                                           0.261     3.605
n17075.in[0] (.names)                                            1.014     4.619
n17075.out[0] (.names)                                           0.261     4.880
n17076.in[1] (.names)                                            1.014     5.894
n17076.out[0] (.names)                                           0.261     6.155
n16700.in[0] (.names)                                            1.014     7.169
n16700.out[0] (.names)                                           0.261     7.430
n16913.in[1] (.names)                                            1.014     8.444
n16913.out[0] (.names)                                           0.261     8.705
n16944.in[0] (.names)                                            1.014     9.719
n16944.out[0] (.names)                                           0.261     9.980
n16949.in[2] (.names)                                            1.014    10.993
n16949.out[0] (.names)                                           0.261    11.254
n16952.in[2] (.names)                                            1.014    12.268
n16952.out[0] (.names)                                           0.261    12.529
n16953.in[1] (.names)                                            1.014    13.543
n16953.out[0] (.names)                                           0.261    13.804
n16946.in[1] (.names)                                            1.014    14.818
n16946.out[0] (.names)                                           0.261    15.079
n16945.in[0] (.names)                                            1.014    16.093
n16945.out[0] (.names)                                           0.261    16.354
n16947.in[1] (.names)                                            1.014    17.367
n16947.out[0] (.names)                                           0.261    17.628
n16948.in[2] (.names)                                            1.014    18.642
n16948.out[0] (.names)                                           0.261    18.903
n16904.in[0] (.names)                                            1.014    19.917
n16904.out[0] (.names)                                           0.261    20.178
n16919.in[0] (.names)                                            1.014    21.192
n16919.out[0] (.names)                                           0.261    21.453
n16920.in[0] (.names)                                            1.014    22.467
n16920.out[0] (.names)                                           0.261    22.728
n16921.in[0] (.names)                                            1.014    23.742
n16921.out[0] (.names)                                           0.261    24.003
n16923.in[1] (.names)                                            1.014    25.016
n16923.out[0] (.names)                                           0.261    25.277
n16925.in[1] (.names)                                            1.014    26.291
n16925.out[0] (.names)                                           0.261    26.552
n16912.in[0] (.names)                                            1.014    27.566
n16912.out[0] (.names)                                           0.261    27.827
n16915.in[0] (.names)                                            1.014    28.841
n16915.out[0] (.names)                                           0.261    29.102
n16927.in[0] (.names)                                            1.014    30.116
n16927.out[0] (.names)                                           0.261    30.377
n16903.in[0] (.names)                                            1.014    31.390
n16903.out[0] (.names)                                           0.261    31.651
n16905.in[0] (.names)                                            1.014    32.665
n16905.out[0] (.names)                                           0.261    32.926
n16907.in[0] (.names)                                            1.014    33.940
n16907.out[0] (.names)                                           0.261    34.201
n16908.in[0] (.names)                                            1.014    35.215
n16908.out[0] (.names)                                           0.261    35.476
n16909.in[0] (.names)                                            1.014    36.490
n16909.out[0] (.names)                                           0.261    36.751
n16911.in[1] (.names)                                            1.014    37.765
n16911.out[0] (.names)                                           0.261    38.026
n10441.in[0] (.names)                                            1.014    39.039
n10441.out[0] (.names)                                           0.261    39.300
n16930.in[1] (.names)                                            1.014    40.314
n16930.out[0] (.names)                                           0.261    40.575
n16928.in[1] (.names)                                            1.014    41.589
n16928.out[0] (.names)                                           0.261    41.850
n16935.in[1] (.names)                                            1.014    42.864
n16935.out[0] (.names)                                           0.261    43.125
n16938.in[1] (.names)                                            1.014    44.139
n16938.out[0] (.names)                                           0.261    44.400
n14303.in[0] (.names)                                            1.014    45.413
n14303.out[0] (.names)                                           0.261    45.674
n16939.in[0] (.names)                                            1.014    46.688
n16939.out[0] (.names)                                           0.261    46.949
n16940.in[2] (.names)                                            1.014    47.963
n16940.out[0] (.names)                                           0.261    48.224
n16943.in[1] (.names)                                            1.014    49.238
n16943.out[0] (.names)                                           0.261    49.499
n16210.in[1] (.names)                                            1.014    50.513
n16210.out[0] (.names)                                           0.261    50.774
n16941.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16941.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n17067.Q[0] (.latch clocked by pclk)
Endpoint  : n16211.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17067.clk[0] (.latch)                                           1.014     1.014
n17067.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17071.in[0] (.names)                                            1.014     2.070
n17071.out[0] (.names)                                           0.261     2.331
n17074.in[0] (.names)                                            1.014     3.344
n17074.out[0] (.names)                                           0.261     3.605
n17075.in[0] (.names)                                            1.014     4.619
n17075.out[0] (.names)                                           0.261     4.880
n17076.in[1] (.names)                                            1.014     5.894
n17076.out[0] (.names)                                           0.261     6.155
n16700.in[0] (.names)                                            1.014     7.169
n16700.out[0] (.names)                                           0.261     7.430
n16913.in[1] (.names)                                            1.014     8.444
n16913.out[0] (.names)                                           0.261     8.705
n16944.in[0] (.names)                                            1.014     9.719
n16944.out[0] (.names)                                           0.261     9.980
n16949.in[2] (.names)                                            1.014    10.993
n16949.out[0] (.names)                                           0.261    11.254
n16952.in[2] (.names)                                            1.014    12.268
n16952.out[0] (.names)                                           0.261    12.529
n16953.in[1] (.names)                                            1.014    13.543
n16953.out[0] (.names)                                           0.261    13.804
n16946.in[1] (.names)                                            1.014    14.818
n16946.out[0] (.names)                                           0.261    15.079
n16945.in[0] (.names)                                            1.014    16.093
n16945.out[0] (.names)                                           0.261    16.354
n16947.in[1] (.names)                                            1.014    17.367
n16947.out[0] (.names)                                           0.261    17.628
n16948.in[2] (.names)                                            1.014    18.642
n16948.out[0] (.names)                                           0.261    18.903
n16904.in[0] (.names)                                            1.014    19.917
n16904.out[0] (.names)                                           0.261    20.178
n16919.in[0] (.names)                                            1.014    21.192
n16919.out[0] (.names)                                           0.261    21.453
n16920.in[0] (.names)                                            1.014    22.467
n16920.out[0] (.names)                                           0.261    22.728
n16921.in[0] (.names)                                            1.014    23.742
n16921.out[0] (.names)                                           0.261    24.003
n16923.in[1] (.names)                                            1.014    25.016
n16923.out[0] (.names)                                           0.261    25.277
n16925.in[1] (.names)                                            1.014    26.291
n16925.out[0] (.names)                                           0.261    26.552
n16912.in[0] (.names)                                            1.014    27.566
n16912.out[0] (.names)                                           0.261    27.827
n16915.in[0] (.names)                                            1.014    28.841
n16915.out[0] (.names)                                           0.261    29.102
n16927.in[0] (.names)                                            1.014    30.116
n16927.out[0] (.names)                                           0.261    30.377
n16903.in[0] (.names)                                            1.014    31.390
n16903.out[0] (.names)                                           0.261    31.651
n16905.in[0] (.names)                                            1.014    32.665
n16905.out[0] (.names)                                           0.261    32.926
n16907.in[0] (.names)                                            1.014    33.940
n16907.out[0] (.names)                                           0.261    34.201
n16908.in[0] (.names)                                            1.014    35.215
n16908.out[0] (.names)                                           0.261    35.476
n16909.in[0] (.names)                                            1.014    36.490
n16909.out[0] (.names)                                           0.261    36.751
n16911.in[1] (.names)                                            1.014    37.765
n16911.out[0] (.names)                                           0.261    38.026
n10441.in[0] (.names)                                            1.014    39.039
n10441.out[0] (.names)                                           0.261    39.300
n16930.in[1] (.names)                                            1.014    40.314
n16930.out[0] (.names)                                           0.261    40.575
n16928.in[1] (.names)                                            1.014    41.589
n16928.out[0] (.names)                                           0.261    41.850
n16935.in[1] (.names)                                            1.014    42.864
n16935.out[0] (.names)                                           0.261    43.125
n16938.in[1] (.names)                                            1.014    44.139
n16938.out[0] (.names)                                           0.261    44.400
n14303.in[0] (.names)                                            1.014    45.413
n14303.out[0] (.names)                                           0.261    45.674
n16939.in[0] (.names)                                            1.014    46.688
n16939.out[0] (.names)                                           0.261    46.949
n16940.in[2] (.names)                                            1.014    47.963
n16940.out[0] (.names)                                           0.261    48.224
n16943.in[1] (.names)                                            1.014    49.238
n16943.out[0] (.names)                                           0.261    49.499
n16210.in[1] (.names)                                            1.014    50.513
n16210.out[0] (.names)                                           0.261    50.774
n16211.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16211.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n14314.Q[0] (.latch clocked by pclk)
Endpoint  : n11756.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14314.clk[0] (.latch)                                           1.014     1.014
n14314.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16653.in[0] (.names)                                            1.014     2.070
n16653.out[0] (.names)                                           0.261     2.331
n16663.in[2] (.names)                                            1.014     3.344
n16663.out[0] (.names)                                           0.261     3.605
n16666.in[3] (.names)                                            1.014     4.619
n16666.out[0] (.names)                                           0.261     4.880
n16668.in[3] (.names)                                            1.014     5.894
n16668.out[0] (.names)                                           0.261     6.155
n16745.in[0] (.names)                                            1.014     7.169
n16745.out[0] (.names)                                           0.261     7.430
n16746.in[0] (.names)                                            1.014     8.444
n16746.out[0] (.names)                                           0.261     8.705
n16679.in[0] (.names)                                            1.014     9.719
n16679.out[0] (.names)                                           0.261     9.980
n16749.in[0] (.names)                                            1.014    10.993
n16749.out[0] (.names)                                           0.261    11.254
n16740.in[0] (.names)                                            1.014    12.268
n16740.out[0] (.names)                                           0.261    12.529
n16737.in[1] (.names)                                            1.014    13.543
n16737.out[0] (.names)                                           0.261    13.804
n16738.in[1] (.names)                                            1.014    14.818
n16738.out[0] (.names)                                           0.261    15.079
n16566.in[0] (.names)                                            1.014    16.093
n16566.out[0] (.names)                                           0.261    16.354
n16654.in[0] (.names)                                            1.014    17.367
n16654.out[0] (.names)                                           0.261    17.628
n16681.in[3] (.names)                                            1.014    18.642
n16681.out[0] (.names)                                           0.261    18.903
n16686.in[2] (.names)                                            1.014    19.917
n16686.out[0] (.names)                                           0.261    20.178
n16696.in[2] (.names)                                            1.014    21.192
n16696.out[0] (.names)                                           0.261    21.453
n16687.in[0] (.names)                                            1.014    22.467
n16687.out[0] (.names)                                           0.261    22.728
n16688.in[0] (.names)                                            1.014    23.742
n16688.out[0] (.names)                                           0.261    24.003
n16689.in[2] (.names)                                            1.014    25.016
n16689.out[0] (.names)                                           0.261    25.277
n16690.in[1] (.names)                                            1.014    26.291
n16690.out[0] (.names)                                           0.261    26.552
n16691.in[0] (.names)                                            1.014    27.566
n16691.out[0] (.names)                                           0.261    27.827
n16692.in[0] (.names)                                            1.014    28.841
n16692.out[0] (.names)                                           0.261    29.102
n16693.in[0] (.names)                                            1.014    30.116
n16693.out[0] (.names)                                           0.261    30.377
n16695.in[0] (.names)                                            1.014    31.390
n16695.out[0] (.names)                                           0.261    31.651
n16718.in[3] (.names)                                            1.014    32.665
n16718.out[0] (.names)                                           0.261    32.926
n16733.in[1] (.names)                                            1.014    33.940
n16733.out[0] (.names)                                           0.261    34.201
n16734.in[0] (.names)                                            1.014    35.215
n16734.out[0] (.names)                                           0.261    35.476
n16735.in[0] (.names)                                            1.014    36.490
n16735.out[0] (.names)                                           0.261    36.751
n16564.in[0] (.names)                                            1.014    37.765
n16564.out[0] (.names)                                           0.261    38.026
n16705.in[1] (.names)                                            1.014    39.039
n16705.out[0] (.names)                                           0.261    39.300
n16719.in[0] (.names)                                            1.014    40.314
n16719.out[0] (.names)                                           0.261    40.575
n16720.in[0] (.names)                                            1.014    41.589
n16720.out[0] (.names)                                           0.261    41.850
n16722.in[0] (.names)                                            1.014    42.864
n16722.out[0] (.names)                                           0.261    43.125
n16723.in[0] (.names)                                            1.014    44.139
n16723.out[0] (.names)                                           0.261    44.400
n14305.in[1] (.names)                                            1.014    45.413
n14305.out[0] (.names)                                           0.261    45.674
n16714.in[0] (.names)                                            1.014    46.688
n16714.out[0] (.names)                                           0.261    46.949
n16715.in[1] (.names)                                            1.014    47.963
n16715.out[0] (.names)                                           0.261    48.224
n16716.in[0] (.names)                                            1.014    49.238
n16716.out[0] (.names)                                           0.261    49.499
n11755.in[0] (.names)                                            1.014    50.513
n11755.out[0] (.names)                                           0.261    50.774
n11756.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11756.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n15662.Q[0] (.latch clocked by pclk)
Endpoint  : n14436.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15662.clk[0] (.latch)                                           1.014     1.014
n15662.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15664.in[0] (.names)                                            1.014     2.070
n15664.out[0] (.names)                                           0.261     2.331
n15665.in[2] (.names)                                            1.014     3.344
n15665.out[0] (.names)                                           0.261     3.605
n15667.in[1] (.names)                                            1.014     4.619
n15667.out[0] (.names)                                           0.261     4.880
n15509.in[0] (.names)                                            1.014     5.894
n15509.out[0] (.names)                                           0.261     6.155
n15656.in[1] (.names)                                            1.014     7.169
n15656.out[0] (.names)                                           0.261     7.430
n15657.in[1] (.names)                                            1.014     8.444
n15657.out[0] (.names)                                           0.261     8.705
n15638.in[0] (.names)                                            1.014     9.719
n15638.out[0] (.names)                                           0.261     9.980
n15659.in[0] (.names)                                            1.014    10.993
n15659.out[0] (.names)                                           0.261    11.254
n15431.in[1] (.names)                                            1.014    12.268
n15431.out[0] (.names)                                           0.261    12.529
n15535.in[2] (.names)                                            1.014    13.543
n15535.out[0] (.names)                                           0.261    13.804
n15510.in[1] (.names)                                            1.014    14.818
n15510.out[0] (.names)                                           0.261    15.079
n15511.in[3] (.names)                                            1.014    16.093
n15511.out[0] (.names)                                           0.261    16.354
n15512.in[0] (.names)                                            1.014    17.367
n15512.out[0] (.names)                                           0.261    17.628
n15513.in[1] (.names)                                            1.014    18.642
n15513.out[0] (.names)                                           0.261    18.903
n15514.in[0] (.names)                                            1.014    19.917
n15514.out[0] (.names)                                           0.261    20.178
n15515.in[1] (.names)                                            1.014    21.192
n15515.out[0] (.names)                                           0.261    21.453
n15524.in[3] (.names)                                            1.014    22.467
n15524.out[0] (.names)                                           0.261    22.728
n15518.in[1] (.names)                                            1.014    23.742
n15518.out[0] (.names)                                           0.261    24.003
n15521.in[0] (.names)                                            1.014    25.016
n15521.out[0] (.names)                                           0.261    25.277
n15591.in[0] (.names)                                            1.014    26.291
n15591.out[0] (.names)                                           0.261    26.552
n15596.in[1] (.names)                                            1.014    27.566
n15596.out[0] (.names)                                           0.261    27.827
n15597.in[1] (.names)                                            1.014    28.841
n15597.out[0] (.names)                                           0.261    29.102
n15598.in[0] (.names)                                            1.014    30.116
n15598.out[0] (.names)                                           0.261    30.377
n15602.in[0] (.names)                                            1.014    31.390
n15602.out[0] (.names)                                           0.261    31.651
n15600.in[0] (.names)                                            1.014    32.665
n15600.out[0] (.names)                                           0.261    32.926
n15601.in[0] (.names)                                            1.014    33.940
n15601.out[0] (.names)                                           0.261    34.201
n15603.in[1] (.names)                                            1.014    35.215
n15603.out[0] (.names)                                           0.261    35.476
n15604.in[1] (.names)                                            1.014    36.490
n15604.out[0] (.names)                                           0.261    36.751
n15605.in[0] (.names)                                            1.014    37.765
n15605.out[0] (.names)                                           0.261    38.026
n15606.in[0] (.names)                                            1.014    39.039
n15606.out[0] (.names)                                           0.261    39.300
n15607.in[0] (.names)                                            1.014    40.314
n15607.out[0] (.names)                                           0.261    40.575
n15615.in[0] (.names)                                            1.014    41.589
n15615.out[0] (.names)                                           0.261    41.850
n11729.in[1] (.names)                                            1.014    42.864
n11729.out[0] (.names)                                           0.261    43.125
n15616.in[0] (.names)                                            1.014    44.139
n15616.out[0] (.names)                                           0.261    44.400
n14403.in[0] (.names)                                            1.014    45.413
n14403.out[0] (.names)                                           0.261    45.674
n15617.in[0] (.names)                                            1.014    46.688
n15617.out[0] (.names)                                           0.261    46.949
n15618.in[1] (.names)                                            1.014    47.963
n15618.out[0] (.names)                                           0.261    48.224
n14321.in[0] (.names)                                            1.014    49.238
n14321.out[0] (.names)                                           0.261    49.499
n14435.in[0] (.names)                                            1.014    50.513
n14435.out[0] (.names)                                           0.261    50.774
n14436.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14436.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n14374.Q[0] (.latch clocked by pclk)
Endpoint  : n15400.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14374.clk[0] (.latch)                                           1.014     1.014
n14374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14674.in[0] (.names)                                            1.014     2.070
n14674.out[0] (.names)                                           0.261     2.331
n14675.in[2] (.names)                                            1.014     3.344
n14675.out[0] (.names)                                           0.261     3.605
n14676.in[0] (.names)                                            1.014     4.619
n14676.out[0] (.names)                                           0.261     4.880
n14666.in[0] (.names)                                            1.014     5.894
n14666.out[0] (.names)                                           0.261     6.155
n14701.in[0] (.names)                                            1.014     7.169
n14701.out[0] (.names)                                           0.261     7.430
n14779.in[0] (.names)                                            1.014     8.444
n14779.out[0] (.names)                                           0.261     8.705
n14780.in[0] (.names)                                            1.014     9.719
n14780.out[0] (.names)                                           0.261     9.980
n14781.in[2] (.names)                                            1.014    10.993
n14781.out[0] (.names)                                           0.261    11.254
n14782.in[0] (.names)                                            1.014    12.268
n14782.out[0] (.names)                                           0.261    12.529
n14718.in[0] (.names)                                            1.014    13.543
n14718.out[0] (.names)                                           0.261    13.804
n14719.in[0] (.names)                                            1.014    14.818
n14719.out[0] (.names)                                           0.261    15.079
n14720.in[0] (.names)                                            1.014    16.093
n14720.out[0] (.names)                                           0.261    16.354
n14722.in[0] (.names)                                            1.014    17.367
n14722.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n14724.in[1] (.names)                                            1.014    19.917
n14724.out[0] (.names)                                           0.261    20.178
n14725.in[0] (.names)                                            1.014    21.192
n14725.out[0] (.names)                                           0.261    21.453
n14728.in[1] (.names)                                            1.014    22.467
n14728.out[0] (.names)                                           0.261    22.728
n14729.in[0] (.names)                                            1.014    23.742
n14729.out[0] (.names)                                           0.261    24.003
n14667.in[0] (.names)                                            1.014    25.016
n14667.out[0] (.names)                                           0.261    25.277
n15357.in[0] (.names)                                            1.014    26.291
n15357.out[0] (.names)                                           0.261    26.552
n15358.in[3] (.names)                                            1.014    27.566
n15358.out[0] (.names)                                           0.261    27.827
n15360.in[2] (.names)                                            1.014    28.841
n15360.out[0] (.names)                                           0.261    29.102
n15370.in[1] (.names)                                            1.014    30.116
n15370.out[0] (.names)                                           0.261    30.377
n15371.in[0] (.names)                                            1.014    31.390
n15371.out[0] (.names)                                           0.261    31.651
n15373.in[1] (.names)                                            1.014    32.665
n15373.out[0] (.names)                                           0.261    32.926
n14385.in[0] (.names)                                            1.014    33.940
n14385.out[0] (.names)                                           0.261    34.201
n15380.in[1] (.names)                                            1.014    35.215
n15380.out[0] (.names)                                           0.261    35.476
n15382.in[0] (.names)                                            1.014    36.490
n15382.out[0] (.names)                                           0.261    36.751
n15383.in[1] (.names)                                            1.014    37.765
n15383.out[0] (.names)                                           0.261    38.026
n15387.in[2] (.names)                                            1.014    39.039
n15387.out[0] (.names)                                           0.261    39.300
n15389.in[3] (.names)                                            1.014    40.314
n15389.out[0] (.names)                                           0.261    40.575
n15390.in[0] (.names)                                            1.014    41.589
n15390.out[0] (.names)                                           0.261    41.850
n14660.in[0] (.names)                                            1.014    42.864
n14660.out[0] (.names)                                           0.261    43.125
n15392.in[2] (.names)                                            1.014    44.139
n15392.out[0] (.names)                                           0.261    44.400
n15393.in[0] (.names)                                            1.014    45.413
n15393.out[0] (.names)                                           0.261    45.674
n15394.in[0] (.names)                                            1.014    46.688
n15394.out[0] (.names)                                           0.261    46.949
n15399.in[1] (.names)                                            1.014    47.963
n15399.out[0] (.names)                                           0.261    48.224
n15396.in[0] (.names)                                            1.014    49.238
n15396.out[0] (.names)                                           0.261    49.499
n15397.in[0] (.names)                                            1.014    50.513
n15397.out[0] (.names)                                           0.261    50.774
n15400.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15400.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n14374.Q[0] (.latch clocked by pclk)
Endpoint  : n15398.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14374.clk[0] (.latch)                                           1.014     1.014
n14374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14674.in[0] (.names)                                            1.014     2.070
n14674.out[0] (.names)                                           0.261     2.331
n14675.in[2] (.names)                                            1.014     3.344
n14675.out[0] (.names)                                           0.261     3.605
n14676.in[0] (.names)                                            1.014     4.619
n14676.out[0] (.names)                                           0.261     4.880
n14666.in[0] (.names)                                            1.014     5.894
n14666.out[0] (.names)                                           0.261     6.155
n14701.in[0] (.names)                                            1.014     7.169
n14701.out[0] (.names)                                           0.261     7.430
n14779.in[0] (.names)                                            1.014     8.444
n14779.out[0] (.names)                                           0.261     8.705
n14780.in[0] (.names)                                            1.014     9.719
n14780.out[0] (.names)                                           0.261     9.980
n14781.in[2] (.names)                                            1.014    10.993
n14781.out[0] (.names)                                           0.261    11.254
n14782.in[0] (.names)                                            1.014    12.268
n14782.out[0] (.names)                                           0.261    12.529
n14718.in[0] (.names)                                            1.014    13.543
n14718.out[0] (.names)                                           0.261    13.804
n14719.in[0] (.names)                                            1.014    14.818
n14719.out[0] (.names)                                           0.261    15.079
n14720.in[0] (.names)                                            1.014    16.093
n14720.out[0] (.names)                                           0.261    16.354
n14722.in[0] (.names)                                            1.014    17.367
n14722.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n14724.in[1] (.names)                                            1.014    19.917
n14724.out[0] (.names)                                           0.261    20.178
n14725.in[0] (.names)                                            1.014    21.192
n14725.out[0] (.names)                                           0.261    21.453
n14728.in[1] (.names)                                            1.014    22.467
n14728.out[0] (.names)                                           0.261    22.728
n14729.in[0] (.names)                                            1.014    23.742
n14729.out[0] (.names)                                           0.261    24.003
n14667.in[0] (.names)                                            1.014    25.016
n14667.out[0] (.names)                                           0.261    25.277
n15357.in[0] (.names)                                            1.014    26.291
n15357.out[0] (.names)                                           0.261    26.552
n15358.in[3] (.names)                                            1.014    27.566
n15358.out[0] (.names)                                           0.261    27.827
n15360.in[2] (.names)                                            1.014    28.841
n15360.out[0] (.names)                                           0.261    29.102
n15370.in[1] (.names)                                            1.014    30.116
n15370.out[0] (.names)                                           0.261    30.377
n15371.in[0] (.names)                                            1.014    31.390
n15371.out[0] (.names)                                           0.261    31.651
n15373.in[1] (.names)                                            1.014    32.665
n15373.out[0] (.names)                                           0.261    32.926
n14385.in[0] (.names)                                            1.014    33.940
n14385.out[0] (.names)                                           0.261    34.201
n15380.in[1] (.names)                                            1.014    35.215
n15380.out[0] (.names)                                           0.261    35.476
n15382.in[0] (.names)                                            1.014    36.490
n15382.out[0] (.names)                                           0.261    36.751
n15383.in[1] (.names)                                            1.014    37.765
n15383.out[0] (.names)                                           0.261    38.026
n15387.in[2] (.names)                                            1.014    39.039
n15387.out[0] (.names)                                           0.261    39.300
n15389.in[3] (.names)                                            1.014    40.314
n15389.out[0] (.names)                                           0.261    40.575
n15390.in[0] (.names)                                            1.014    41.589
n15390.out[0] (.names)                                           0.261    41.850
n14660.in[0] (.names)                                            1.014    42.864
n14660.out[0] (.names)                                           0.261    43.125
n15392.in[2] (.names)                                            1.014    44.139
n15392.out[0] (.names)                                           0.261    44.400
n15393.in[0] (.names)                                            1.014    45.413
n15393.out[0] (.names)                                           0.261    45.674
n15394.in[0] (.names)                                            1.014    46.688
n15394.out[0] (.names)                                           0.261    46.949
n15399.in[1] (.names)                                            1.014    47.963
n15399.out[0] (.names)                                           0.261    48.224
n15396.in[0] (.names)                                            1.014    49.238
n15396.out[0] (.names)                                           0.261    49.499
n15397.in[0] (.names)                                            1.014    50.513
n15397.out[0] (.names)                                           0.261    50.774
n15398.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15398.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n14374.Q[0] (.latch clocked by pclk)
Endpoint  : n15351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14374.clk[0] (.latch)                                           1.014     1.014
n14374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14674.in[0] (.names)                                            1.014     2.070
n14674.out[0] (.names)                                           0.261     2.331
n14675.in[2] (.names)                                            1.014     3.344
n14675.out[0] (.names)                                           0.261     3.605
n14676.in[0] (.names)                                            1.014     4.619
n14676.out[0] (.names)                                           0.261     4.880
n14666.in[0] (.names)                                            1.014     5.894
n14666.out[0] (.names)                                           0.261     6.155
n14701.in[0] (.names)                                            1.014     7.169
n14701.out[0] (.names)                                           0.261     7.430
n14779.in[0] (.names)                                            1.014     8.444
n14779.out[0] (.names)                                           0.261     8.705
n14780.in[0] (.names)                                            1.014     9.719
n14780.out[0] (.names)                                           0.261     9.980
n14781.in[2] (.names)                                            1.014    10.993
n14781.out[0] (.names)                                           0.261    11.254
n14782.in[0] (.names)                                            1.014    12.268
n14782.out[0] (.names)                                           0.261    12.529
n14718.in[0] (.names)                                            1.014    13.543
n14718.out[0] (.names)                                           0.261    13.804
n14719.in[0] (.names)                                            1.014    14.818
n14719.out[0] (.names)                                           0.261    15.079
n14720.in[0] (.names)                                            1.014    16.093
n14720.out[0] (.names)                                           0.261    16.354
n14722.in[0] (.names)                                            1.014    17.367
n14722.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n14724.in[1] (.names)                                            1.014    19.917
n14724.out[0] (.names)                                           0.261    20.178
n14725.in[0] (.names)                                            1.014    21.192
n14725.out[0] (.names)                                           0.261    21.453
n14728.in[1] (.names)                                            1.014    22.467
n14728.out[0] (.names)                                           0.261    22.728
n14729.in[0] (.names)                                            1.014    23.742
n14729.out[0] (.names)                                           0.261    24.003
n14667.in[0] (.names)                                            1.014    25.016
n14667.out[0] (.names)                                           0.261    25.277
n15357.in[0] (.names)                                            1.014    26.291
n15357.out[0] (.names)                                           0.261    26.552
n15358.in[3] (.names)                                            1.014    27.566
n15358.out[0] (.names)                                           0.261    27.827
n15360.in[2] (.names)                                            1.014    28.841
n15360.out[0] (.names)                                           0.261    29.102
n15370.in[1] (.names)                                            1.014    30.116
n15370.out[0] (.names)                                           0.261    30.377
n15371.in[0] (.names)                                            1.014    31.390
n15371.out[0] (.names)                                           0.261    31.651
n15373.in[1] (.names)                                            1.014    32.665
n15373.out[0] (.names)                                           0.261    32.926
n14385.in[0] (.names)                                            1.014    33.940
n14385.out[0] (.names)                                           0.261    34.201
n15380.in[1] (.names)                                            1.014    35.215
n15380.out[0] (.names)                                           0.261    35.476
n15382.in[0] (.names)                                            1.014    36.490
n15382.out[0] (.names)                                           0.261    36.751
n15383.in[1] (.names)                                            1.014    37.765
n15383.out[0] (.names)                                           0.261    38.026
n15387.in[2] (.names)                                            1.014    39.039
n15387.out[0] (.names)                                           0.261    39.300
n15389.in[3] (.names)                                            1.014    40.314
n15389.out[0] (.names)                                           0.261    40.575
n15390.in[0] (.names)                                            1.014    41.589
n15390.out[0] (.names)                                           0.261    41.850
n14660.in[0] (.names)                                            1.014    42.864
n14660.out[0] (.names)                                           0.261    43.125
n15392.in[2] (.names)                                            1.014    44.139
n15392.out[0] (.names)                                           0.261    44.400
n15393.in[0] (.names)                                            1.014    45.413
n15393.out[0] (.names)                                           0.261    45.674
n15394.in[0] (.names)                                            1.014    46.688
n15394.out[0] (.names)                                           0.261    46.949
n15395.in[0] (.names)                                            1.014    47.963
n15395.out[0] (.names)                                           0.261    48.224
n15402.in[2] (.names)                                            1.014    49.238
n15402.out[0] (.names)                                           0.261    49.499
n10425.in[0] (.names)                                            1.014    50.513
n10425.out[0] (.names)                                           0.261    50.774
n15351.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15351.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n14374.Q[0] (.latch clocked by pclk)
Endpoint  : n10426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14374.clk[0] (.latch)                                           1.014     1.014
n14374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14674.in[0] (.names)                                            1.014     2.070
n14674.out[0] (.names)                                           0.261     2.331
n14675.in[2] (.names)                                            1.014     3.344
n14675.out[0] (.names)                                           0.261     3.605
n14676.in[0] (.names)                                            1.014     4.619
n14676.out[0] (.names)                                           0.261     4.880
n14666.in[0] (.names)                                            1.014     5.894
n14666.out[0] (.names)                                           0.261     6.155
n14701.in[0] (.names)                                            1.014     7.169
n14701.out[0] (.names)                                           0.261     7.430
n14779.in[0] (.names)                                            1.014     8.444
n14779.out[0] (.names)                                           0.261     8.705
n14780.in[0] (.names)                                            1.014     9.719
n14780.out[0] (.names)                                           0.261     9.980
n14781.in[2] (.names)                                            1.014    10.993
n14781.out[0] (.names)                                           0.261    11.254
n14782.in[0] (.names)                                            1.014    12.268
n14782.out[0] (.names)                                           0.261    12.529
n14718.in[0] (.names)                                            1.014    13.543
n14718.out[0] (.names)                                           0.261    13.804
n14719.in[0] (.names)                                            1.014    14.818
n14719.out[0] (.names)                                           0.261    15.079
n14720.in[0] (.names)                                            1.014    16.093
n14720.out[0] (.names)                                           0.261    16.354
n14722.in[0] (.names)                                            1.014    17.367
n14722.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n14724.in[1] (.names)                                            1.014    19.917
n14724.out[0] (.names)                                           0.261    20.178
n14725.in[0] (.names)                                            1.014    21.192
n14725.out[0] (.names)                                           0.261    21.453
n14728.in[1] (.names)                                            1.014    22.467
n14728.out[0] (.names)                                           0.261    22.728
n14729.in[0] (.names)                                            1.014    23.742
n14729.out[0] (.names)                                           0.261    24.003
n14667.in[0] (.names)                                            1.014    25.016
n14667.out[0] (.names)                                           0.261    25.277
n15357.in[0] (.names)                                            1.014    26.291
n15357.out[0] (.names)                                           0.261    26.552
n15358.in[3] (.names)                                            1.014    27.566
n15358.out[0] (.names)                                           0.261    27.827
n15360.in[2] (.names)                                            1.014    28.841
n15360.out[0] (.names)                                           0.261    29.102
n15370.in[1] (.names)                                            1.014    30.116
n15370.out[0] (.names)                                           0.261    30.377
n15371.in[0] (.names)                                            1.014    31.390
n15371.out[0] (.names)                                           0.261    31.651
n15373.in[1] (.names)                                            1.014    32.665
n15373.out[0] (.names)                                           0.261    32.926
n14385.in[0] (.names)                                            1.014    33.940
n14385.out[0] (.names)                                           0.261    34.201
n15380.in[1] (.names)                                            1.014    35.215
n15380.out[0] (.names)                                           0.261    35.476
n15382.in[0] (.names)                                            1.014    36.490
n15382.out[0] (.names)                                           0.261    36.751
n15383.in[1] (.names)                                            1.014    37.765
n15383.out[0] (.names)                                           0.261    38.026
n15387.in[2] (.names)                                            1.014    39.039
n15387.out[0] (.names)                                           0.261    39.300
n15389.in[3] (.names)                                            1.014    40.314
n15389.out[0] (.names)                                           0.261    40.575
n15390.in[0] (.names)                                            1.014    41.589
n15390.out[0] (.names)                                           0.261    41.850
n14660.in[0] (.names)                                            1.014    42.864
n14660.out[0] (.names)                                           0.261    43.125
n15392.in[2] (.names)                                            1.014    44.139
n15392.out[0] (.names)                                           0.261    44.400
n15393.in[0] (.names)                                            1.014    45.413
n15393.out[0] (.names)                                           0.261    45.674
n15394.in[0] (.names)                                            1.014    46.688
n15394.out[0] (.names)                                           0.261    46.949
n15395.in[0] (.names)                                            1.014    47.963
n15395.out[0] (.names)                                           0.261    48.224
n15402.in[2] (.names)                                            1.014    49.238
n15402.out[0] (.names)                                           0.261    49.499
n10425.in[0] (.names)                                            1.014    50.513
n10425.out[0] (.names)                                           0.261    50.774
n10426.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10426.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n4.inpad[0] (.input clocked by pclk)
Endpoint  : n18110.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n4.inpad[0] (.input)                                             0.000     0.000
n18151.in[0] (.names)                                            1.014     1.014
n18151.out[0] (.names)                                           0.261     1.275
n18257.in[1] (.names)                                            1.014     2.289
n18257.out[0] (.names)                                           0.261     2.550
n18260.in[0] (.names)                                            1.014     3.563
n18260.out[0] (.names)                                           0.261     3.824
n18261.in[1] (.names)                                            1.014     4.838
n18261.out[0] (.names)                                           0.261     5.099
n18262.in[0] (.names)                                            1.014     6.113
n18262.out[0] (.names)                                           0.261     6.374
n18205.in[0] (.names)                                            1.014     7.388
n18205.out[0] (.names)                                           0.261     7.649
n18263.in[2] (.names)                                            1.014     8.663
n18263.out[0] (.names)                                           0.261     8.924
n18264.in[0] (.names)                                            1.014     9.938
n18264.out[0] (.names)                                           0.261    10.199
n18265.in[0] (.names)                                            1.014    11.212
n18265.out[0] (.names)                                           0.261    11.473
n18266.in[0] (.names)                                            1.014    12.487
n18266.out[0] (.names)                                           0.261    12.748
n18278.in[0] (.names)                                            1.014    13.762
n18278.out[0] (.names)                                           0.261    14.023
n18276.in[0] (.names)                                            1.014    15.037
n18276.out[0] (.names)                                           0.261    15.298
n18281.in[1] (.names)                                            1.014    16.312
n18281.out[0] (.names)                                           0.261    16.573
n18267.in[0] (.names)                                            1.014    17.586
n18267.out[0] (.names)                                           0.261    17.847
n18268.in[0] (.names)                                            1.014    18.861
n18268.out[0] (.names)                                           0.261    19.122
n18272.in[1] (.names)                                            1.014    20.136
n18272.out[0] (.names)                                           0.261    20.397
n18273.in[1] (.names)                                            1.014    21.411
n18273.out[0] (.names)                                           0.261    21.672
n18274.in[0] (.names)                                            1.014    22.686
n18274.out[0] (.names)                                           0.261    22.947
n18277.in[2] (.names)                                            1.014    23.961
n18277.out[0] (.names)                                           0.261    24.222
n18280.in[3] (.names)                                            1.014    25.235
n18280.out[0] (.names)                                           0.261    25.496
n18285.in[1] (.names)                                            1.014    26.510
n18285.out[0] (.names)                                           0.261    26.771
n18286.in[1] (.names)                                            1.014    27.785
n18286.out[0] (.names)                                           0.261    28.046
n18253.in[0] (.names)                                            1.014    29.060
n18253.out[0] (.names)                                           0.261    29.321
n18731.in[2] (.names)                                            1.014    30.335
n18731.out[0] (.names)                                           0.261    30.596
n18713.in[0] (.names)                                            1.014    31.609
n18713.out[0] (.names)                                           0.261    31.870
n18714.in[0] (.names)                                            1.014    32.884
n18714.out[0] (.names)                                           0.261    33.145
n18716.in[0] (.names)                                            1.014    34.159
n18716.out[0] (.names)                                           0.261    34.420
n18722.in[1] (.names)                                            1.014    35.434
n18722.out[0] (.names)                                           0.261    35.695
n18723.in[0] (.names)                                            1.014    36.709
n18723.out[0] (.names)                                           0.261    36.970
n18718.in[0] (.names)                                            1.014    37.984
n18718.out[0] (.names)                                           0.261    38.245
n18720.in[0] (.names)                                            1.014    39.258
n18720.out[0] (.names)                                           0.261    39.519
n18727.in[2] (.names)                                            1.014    40.533
n18727.out[0] (.names)                                           0.261    40.794
n18728.in[0] (.names)                                            1.014    41.808
n18728.out[0] (.names)                                           0.261    42.069
n17983.in[0] (.names)                                            1.014    43.083
n17983.out[0] (.names)                                           0.261    43.344
n18729.in[0] (.names)                                            1.014    44.358
n18729.out[0] (.names)                                           0.261    44.619
n18734.in[1] (.names)                                            1.014    45.632
n18734.out[0] (.names)                                           0.261    45.893
n18738.in[2] (.names)                                            1.014    46.907
n18738.out[0] (.names)                                           0.261    47.168
n17395.in[0] (.names)                                            1.014    48.182
n17395.out[0] (.names)                                           0.261    48.443
n18109.in[0] (.names)                                            1.014    49.457
n18109.out[0] (.names)                                           0.261    49.718
n18110.D[0] (.latch)                                             1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18110.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 32
Startpoint: n5123.Q[0] (.latch clocked by pclk)
Endpoint  : n5185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5123.clk[0] (.latch)                                            1.014     1.014
n5123.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5588.in[0] (.names)                                             1.014     2.070
n5588.out[0] (.names)                                            0.261     2.331
n5589.in[1] (.names)                                             1.014     3.344
n5589.out[0] (.names)                                            0.261     3.605
n5596.in[0] (.names)                                             1.014     4.619
n5596.out[0] (.names)                                            0.261     4.880
n5590.in[1] (.names)                                             1.014     5.894
n5590.out[0] (.names)                                            0.261     6.155
n5591.in[0] (.names)                                             1.014     7.169
n5591.out[0] (.names)                                            0.261     7.430
n5598.in[2] (.names)                                             1.014     8.444
n5598.out[0] (.names)                                            0.261     8.705
n5579.in[1] (.names)                                             1.014     9.719
n5579.out[0] (.names)                                            0.261     9.980
n5580.in[2] (.names)                                             1.014    10.993
n5580.out[0] (.names)                                            0.261    11.254
n5581.in[1] (.names)                                             1.014    12.268
n5581.out[0] (.names)                                            0.261    12.529
n5616.in[2] (.names)                                             1.014    13.543
n5616.out[0] (.names)                                            0.261    13.804
n5619.in[0] (.names)                                             1.014    14.818
n5619.out[0] (.names)                                            0.261    15.079
n5620.in[0] (.names)                                             1.014    16.093
n5620.out[0] (.names)                                            0.261    16.354
n5617.in[0] (.names)                                             1.014    17.367
n5617.out[0] (.names)                                            0.261    17.628
n5607.in[0] (.names)                                             1.014    18.642
n5607.out[0] (.names)                                            0.261    18.903
n5608.in[1] (.names)                                             1.014    19.917
n5608.out[0] (.names)                                            0.261    20.178
n5609.in[1] (.names)                                             1.014    21.192
n5609.out[0] (.names)                                            0.261    21.453
n5610.in[0] (.names)                                             1.014    22.467
n5610.out[0] (.names)                                            0.261    22.728
n5611.in[1] (.names)                                             1.014    23.742
n5611.out[0] (.names)                                            0.261    24.003
n5612.in[0] (.names)                                             1.014    25.016
n5612.out[0] (.names)                                            0.261    25.277
n5613.in[0] (.names)                                             1.014    26.291
n5613.out[0] (.names)                                            0.261    26.552
n5614.in[0] (.names)                                             1.014    27.566
n5614.out[0] (.names)                                            0.261    27.827
n5622.in[1] (.names)                                             1.014    28.841
n5622.out[0] (.names)                                            0.261    29.102
n5623.in[0] (.names)                                             1.014    30.116
n5623.out[0] (.names)                                            0.261    30.377
n5679.in[0] (.names)                                             1.014    31.390
n5679.out[0] (.names)                                            0.261    31.651
n5745.in[1] (.names)                                             1.014    32.665
n5745.out[0] (.names)                                            0.261    32.926
n5746.in[0] (.names)                                             1.014    33.940
n5746.out[0] (.names)                                            0.261    34.201
n5747.in[0] (.names)                                             1.014    35.215
n5747.out[0] (.names)                                            0.261    35.476
n5748.in[2] (.names)                                             1.014    36.490
n5748.out[0] (.names)                                            0.261    36.751
n5749.in[0] (.names)                                             1.014    37.765
n5749.out[0] (.names)                                            0.261    38.026
n5750.in[0] (.names)                                             1.014    39.039
n5750.out[0] (.names)                                            0.261    39.300
n5751.in[1] (.names)                                             1.014    40.314
n5751.out[0] (.names)                                            0.261    40.575
n5752.in[0] (.names)                                             1.014    41.589
n5752.out[0] (.names)                                            0.261    41.850
n5182.in[1] (.names)                                             1.014    42.864
n5182.out[0] (.names)                                            0.261    43.125
n5753.in[2] (.names)                                             1.014    44.139
n5753.out[0] (.names)                                            0.261    44.400
n5754.in[0] (.names)                                             1.014    45.413
n5754.out[0] (.names)                                            0.261    45.674
n5755.in[0] (.names)                                             1.014    46.688
n5755.out[0] (.names)                                            0.261    46.949
n4791.in[0] (.names)                                             1.014    47.963
n4791.out[0] (.names)                                            0.261    48.224
n5184.in[0] (.names)                                             1.014    49.238
n5184.out[0] (.names)                                            0.261    49.499
n5185.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5185.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 33
Startpoint: n9311.Q[0] (.latch clocked by pclk)
Endpoint  : n9309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9311.clk[0] (.latch)                                            1.014     1.014
n9311.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10071.in[0] (.names)                                            1.014     2.070
n10071.out[0] (.names)                                           0.261     2.331
n10072.in[0] (.names)                                            1.014     3.344
n10072.out[0] (.names)                                           0.261     3.605
n10073.in[0] (.names)                                            1.014     4.619
n10073.out[0] (.names)                                           0.261     4.880
n10074.in[0] (.names)                                            1.014     5.894
n10074.out[0] (.names)                                           0.261     6.155
n10075.in[0] (.names)                                            1.014     7.169
n10075.out[0] (.names)                                           0.261     7.430
n10076.in[0] (.names)                                            1.014     8.444
n10076.out[0] (.names)                                           0.261     8.705
n10077.in[0] (.names)                                            1.014     9.719
n10077.out[0] (.names)                                           0.261     9.980
n10078.in[2] (.names)                                            1.014    10.993
n10078.out[0] (.names)                                           0.261    11.254
n10079.in[0] (.names)                                            1.014    12.268
n10079.out[0] (.names)                                           0.261    12.529
n10082.in[0] (.names)                                            1.014    13.543
n10082.out[0] (.names)                                           0.261    13.804
n10083.in[0] (.names)                                            1.014    14.818
n10083.out[0] (.names)                                           0.261    15.079
n10084.in[0] (.names)                                            1.014    16.093
n10084.out[0] (.names)                                           0.261    16.354
n10085.in[0] (.names)                                            1.014    17.367
n10085.out[0] (.names)                                           0.261    17.628
n10069.in[0] (.names)                                            1.014    18.642
n10069.out[0] (.names)                                           0.261    18.903
n10070.in[0] (.names)                                            1.014    19.917
n10070.out[0] (.names)                                           0.261    20.178
n10086.in[2] (.names)                                            1.014    21.192
n10086.out[0] (.names)                                           0.261    21.453
n9751.in[1] (.names)                                             1.014    22.467
n9751.out[0] (.names)                                            0.261    22.728
n10089.in[1] (.names)                                            1.014    23.742
n10089.out[0] (.names)                                           0.261    24.003
n10092.in[1] (.names)                                            1.014    25.016
n10092.out[0] (.names)                                           0.261    25.277
n10093.in[0] (.names)                                            1.014    26.291
n10093.out[0] (.names)                                           0.261    26.552
n10196.in[2] (.names)                                            1.014    27.566
n10196.out[0] (.names)                                           0.261    27.827
n10198.in[2] (.names)                                            1.014    28.841
n10198.out[0] (.names)                                           0.261    29.102
n10230.in[0] (.names)                                            1.014    30.116
n10230.out[0] (.names)                                           0.261    30.377
n10232.in[0] (.names)                                            1.014    31.390
n10232.out[0] (.names)                                           0.261    31.651
n10113.in[0] (.names)                                            1.014    32.665
n10113.out[0] (.names)                                           0.261    32.926
n10114.in[1] (.names)                                            1.014    33.940
n10114.out[0] (.names)                                           0.261    34.201
n9306.in[2] (.names)                                             1.014    35.215
n9306.out[0] (.names)                                            0.261    35.476
n10163.in[0] (.names)                                            1.014    36.490
n10163.out[0] (.names)                                           0.261    36.751
n10165.in[0] (.names)                                            1.014    37.765
n10165.out[0] (.names)                                           0.261    38.026
n10166.in[0] (.names)                                            1.014    39.039
n10166.out[0] (.names)                                           0.261    39.300
n10187.in[2] (.names)                                            1.014    40.314
n10187.out[0] (.names)                                           0.261    40.575
n10188.in[3] (.names)                                            1.014    41.589
n10188.out[0] (.names)                                           0.261    41.850
n10189.in[2] (.names)                                            1.014    42.864
n10189.out[0] (.names)                                           0.261    43.125
n10191.in[0] (.names)                                            1.014    44.139
n10191.out[0] (.names)                                           0.261    44.400
n8546.in[0] (.names)                                             1.014    45.413
n8546.out[0] (.names)                                            0.261    45.674
n10192.in[0] (.names)                                            1.014    46.688
n10192.out[0] (.names)                                           0.261    46.949
n9114.in[0] (.names)                                             1.014    47.963
n9114.out[0] (.names)                                            0.261    48.224
n9308.in[0] (.names)                                             1.014    49.238
n9308.out[0] (.names)                                            0.261    49.499
n9309.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9309.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 34
Startpoint: n5123.Q[0] (.latch clocked by pclk)
Endpoint  : n5147.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5123.clk[0] (.latch)                                            1.014     1.014
n5123.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5588.in[0] (.names)                                             1.014     2.070
n5588.out[0] (.names)                                            0.261     2.331
n5589.in[1] (.names)                                             1.014     3.344
n5589.out[0] (.names)                                            0.261     3.605
n5596.in[0] (.names)                                             1.014     4.619
n5596.out[0] (.names)                                            0.261     4.880
n5590.in[1] (.names)                                             1.014     5.894
n5590.out[0] (.names)                                            0.261     6.155
n5591.in[0] (.names)                                             1.014     7.169
n5591.out[0] (.names)                                            0.261     7.430
n5598.in[2] (.names)                                             1.014     8.444
n5598.out[0] (.names)                                            0.261     8.705
n5579.in[1] (.names)                                             1.014     9.719
n5579.out[0] (.names)                                            0.261     9.980
n5580.in[2] (.names)                                             1.014    10.993
n5580.out[0] (.names)                                            0.261    11.254
n5582.in[0] (.names)                                             1.014    12.268
n5582.out[0] (.names)                                            0.261    12.529
n5585.in[0] (.names)                                             1.014    13.543
n5585.out[0] (.names)                                            0.261    13.804
n5386.in[0] (.names)                                             1.014    14.818
n5386.out[0] (.names)                                            0.261    15.079
n5389.in[0] (.names)                                             1.014    16.093
n5389.out[0] (.names)                                            0.261    16.354
n5390.in[0] (.names)                                             1.014    17.367
n5390.out[0] (.names)                                            0.261    17.628
n5391.in[0] (.names)                                             1.014    18.642
n5391.out[0] (.names)                                            0.261    18.903
n5392.in[0] (.names)                                             1.014    19.917
n5392.out[0] (.names)                                            0.261    20.178
n5393.in[0] (.names)                                             1.014    21.192
n5393.out[0] (.names)                                            0.261    21.453
n5373.in[0] (.names)                                             1.014    22.467
n5373.out[0] (.names)                                            0.261    22.728
n5374.in[1] (.names)                                             1.014    23.742
n5374.out[0] (.names)                                            0.261    24.003
n5436.in[1] (.names)                                             1.014    25.016
n5436.out[0] (.names)                                            0.261    25.277
n5438.in[1] (.names)                                             1.014    26.291
n5438.out[0] (.names)                                            0.261    26.552
n5403.in[0] (.names)                                             1.014    27.566
n5403.out[0] (.names)                                            0.261    27.827
n5405.in[0] (.names)                                             1.014    28.841
n5405.out[0] (.names)                                            0.261    29.102
n5408.in[0] (.names)                                             1.014    30.116
n5408.out[0] (.names)                                            0.261    30.377
n5410.in[1] (.names)                                             1.014    31.390
n5410.out[0] (.names)                                            0.261    31.651
n5411.in[0] (.names)                                             1.014    32.665
n5411.out[0] (.names)                                            0.261    32.926
n5413.in[1] (.names)                                             1.014    33.940
n5413.out[0] (.names)                                            0.261    34.201
n5414.in[0] (.names)                                             1.014    35.215
n5414.out[0] (.names)                                            0.261    35.476
n5376.in[0] (.names)                                             1.014    36.490
n5376.out[0] (.names)                                            0.261    36.751
n5440.in[2] (.names)                                             1.014    37.765
n5440.out[0] (.names)                                            0.261    38.026
n5447.in[1] (.names)                                             1.014    39.039
n5447.out[0] (.names)                                            0.261    39.300
n5457.in[0] (.names)                                             1.014    40.314
n5457.out[0] (.names)                                            0.261    40.575
n5458.in[0] (.names)                                             1.014    41.589
n5458.out[0] (.names)                                            0.261    41.850
n5450.in[2] (.names)                                             1.014    42.864
n5450.out[0] (.names)                                            0.261    43.125
n5460.in[0] (.names)                                             1.014    44.139
n5460.out[0] (.names)                                            0.261    44.400
n5451.in[0] (.names)                                             1.014    45.413
n5451.out[0] (.names)                                            0.261    45.674
n5452.in[2] (.names)                                             1.014    46.688
n5452.out[0] (.names)                                            0.261    46.949
n5453.in[0] (.names)                                             1.014    47.963
n5453.out[0] (.names)                                            0.261    48.224
n5146.in[0] (.names)                                             1.014    49.238
n5146.out[0] (.names)                                            0.261    49.499
n5147.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5147.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 35
Startpoint: n5123.Q[0] (.latch clocked by pclk)
Endpoint  : n4820.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5123.clk[0] (.latch)                                            1.014     1.014
n5123.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5588.in[0] (.names)                                             1.014     2.070
n5588.out[0] (.names)                                            0.261     2.331
n5589.in[1] (.names)                                             1.014     3.344
n5589.out[0] (.names)                                            0.261     3.605
n5596.in[0] (.names)                                             1.014     4.619
n5596.out[0] (.names)                                            0.261     4.880
n5590.in[1] (.names)                                             1.014     5.894
n5590.out[0] (.names)                                            0.261     6.155
n5591.in[0] (.names)                                             1.014     7.169
n5591.out[0] (.names)                                            0.261     7.430
n5598.in[2] (.names)                                             1.014     8.444
n5598.out[0] (.names)                                            0.261     8.705
n5579.in[1] (.names)                                             1.014     9.719
n5579.out[0] (.names)                                            0.261     9.980
n5580.in[2] (.names)                                             1.014    10.993
n5580.out[0] (.names)                                            0.261    11.254
n5582.in[0] (.names)                                             1.014    12.268
n5582.out[0] (.names)                                            0.261    12.529
n5585.in[0] (.names)                                             1.014    13.543
n5585.out[0] (.names)                                            0.261    13.804
n5386.in[0] (.names)                                             1.014    14.818
n5386.out[0] (.names)                                            0.261    15.079
n5389.in[0] (.names)                                             1.014    16.093
n5389.out[0] (.names)                                            0.261    16.354
n5390.in[0] (.names)                                             1.014    17.367
n5390.out[0] (.names)                                            0.261    17.628
n5391.in[0] (.names)                                             1.014    18.642
n5391.out[0] (.names)                                            0.261    18.903
n5392.in[0] (.names)                                             1.014    19.917
n5392.out[0] (.names)                                            0.261    20.178
n5393.in[0] (.names)                                             1.014    21.192
n5393.out[0] (.names)                                            0.261    21.453
n5373.in[0] (.names)                                             1.014    22.467
n5373.out[0] (.names)                                            0.261    22.728
n5374.in[1] (.names)                                             1.014    23.742
n5374.out[0] (.names)                                            0.261    24.003
n5436.in[1] (.names)                                             1.014    25.016
n5436.out[0] (.names)                                            0.261    25.277
n5438.in[1] (.names)                                             1.014    26.291
n5438.out[0] (.names)                                            0.261    26.552
n5403.in[0] (.names)                                             1.014    27.566
n5403.out[0] (.names)                                            0.261    27.827
n5405.in[0] (.names)                                             1.014    28.841
n5405.out[0] (.names)                                            0.261    29.102
n5408.in[0] (.names)                                             1.014    30.116
n5408.out[0] (.names)                                            0.261    30.377
n5410.in[1] (.names)                                             1.014    31.390
n5410.out[0] (.names)                                            0.261    31.651
n5411.in[0] (.names)                                             1.014    32.665
n5411.out[0] (.names)                                            0.261    32.926
n5413.in[1] (.names)                                             1.014    33.940
n5413.out[0] (.names)                                            0.261    34.201
n5414.in[0] (.names)                                             1.014    35.215
n5414.out[0] (.names)                                            0.261    35.476
n5376.in[0] (.names)                                             1.014    36.490
n5376.out[0] (.names)                                            0.261    36.751
n5440.in[2] (.names)                                             1.014    37.765
n5440.out[0] (.names)                                            0.261    38.026
n5447.in[1] (.names)                                             1.014    39.039
n5447.out[0] (.names)                                            0.261    39.300
n5457.in[0] (.names)                                             1.014    40.314
n5457.out[0] (.names)                                            0.261    40.575
n5458.in[0] (.names)                                             1.014    41.589
n5458.out[0] (.names)                                            0.261    41.850
n5450.in[2] (.names)                                             1.014    42.864
n5450.out[0] (.names)                                            0.261    43.125
n5460.in[0] (.names)                                             1.014    44.139
n5460.out[0] (.names)                                            0.261    44.400
n5451.in[0] (.names)                                             1.014    45.413
n5451.out[0] (.names)                                            0.261    45.674
n5452.in[2] (.names)                                             1.014    46.688
n5452.out[0] (.names)                                            0.261    46.949
n5453.in[0] (.names)                                             1.014    47.963
n5453.out[0] (.names)                                            0.261    48.224
n4819.in[0] (.names)                                             1.014    49.238
n4819.out[0] (.names)                                            0.261    49.499
n4820.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4820.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 36
Startpoint: n5123.Q[0] (.latch clocked by pclk)
Endpoint  : n5437.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5123.clk[0] (.latch)                                            1.014     1.014
n5123.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5588.in[0] (.names)                                             1.014     2.070
n5588.out[0] (.names)                                            0.261     2.331
n5589.in[1] (.names)                                             1.014     3.344
n5589.out[0] (.names)                                            0.261     3.605
n5596.in[0] (.names)                                             1.014     4.619
n5596.out[0] (.names)                                            0.261     4.880
n5590.in[1] (.names)                                             1.014     5.894
n5590.out[0] (.names)                                            0.261     6.155
n5591.in[0] (.names)                                             1.014     7.169
n5591.out[0] (.names)                                            0.261     7.430
n5598.in[2] (.names)                                             1.014     8.444
n5598.out[0] (.names)                                            0.261     8.705
n5579.in[1] (.names)                                             1.014     9.719
n5579.out[0] (.names)                                            0.261     9.980
n5580.in[2] (.names)                                             1.014    10.993
n5580.out[0] (.names)                                            0.261    11.254
n5582.in[0] (.names)                                             1.014    12.268
n5582.out[0] (.names)                                            0.261    12.529
n5585.in[0] (.names)                                             1.014    13.543
n5585.out[0] (.names)                                            0.261    13.804
n5386.in[0] (.names)                                             1.014    14.818
n5386.out[0] (.names)                                            0.261    15.079
n5389.in[0] (.names)                                             1.014    16.093
n5389.out[0] (.names)                                            0.261    16.354
n5390.in[0] (.names)                                             1.014    17.367
n5390.out[0] (.names)                                            0.261    17.628
n5391.in[0] (.names)                                             1.014    18.642
n5391.out[0] (.names)                                            0.261    18.903
n5392.in[0] (.names)                                             1.014    19.917
n5392.out[0] (.names)                                            0.261    20.178
n5393.in[0] (.names)                                             1.014    21.192
n5393.out[0] (.names)                                            0.261    21.453
n5373.in[0] (.names)                                             1.014    22.467
n5373.out[0] (.names)                                            0.261    22.728
n5374.in[1] (.names)                                             1.014    23.742
n5374.out[0] (.names)                                            0.261    24.003
n5436.in[1] (.names)                                             1.014    25.016
n5436.out[0] (.names)                                            0.261    25.277
n5438.in[1] (.names)                                             1.014    26.291
n5438.out[0] (.names)                                            0.261    26.552
n5403.in[0] (.names)                                             1.014    27.566
n5403.out[0] (.names)                                            0.261    27.827
n5405.in[0] (.names)                                             1.014    28.841
n5405.out[0] (.names)                                            0.261    29.102
n5408.in[0] (.names)                                             1.014    30.116
n5408.out[0] (.names)                                            0.261    30.377
n5410.in[1] (.names)                                             1.014    31.390
n5410.out[0] (.names)                                            0.261    31.651
n5411.in[0] (.names)                                             1.014    32.665
n5411.out[0] (.names)                                            0.261    32.926
n5413.in[1] (.names)                                             1.014    33.940
n5413.out[0] (.names)                                            0.261    34.201
n5414.in[0] (.names)                                             1.014    35.215
n5414.out[0] (.names)                                            0.261    35.476
n5376.in[0] (.names)                                             1.014    36.490
n5376.out[0] (.names)                                            0.261    36.751
n5440.in[2] (.names)                                             1.014    37.765
n5440.out[0] (.names)                                            0.261    38.026
n5447.in[1] (.names)                                             1.014    39.039
n5447.out[0] (.names)                                            0.261    39.300
n5457.in[0] (.names)                                             1.014    40.314
n5457.out[0] (.names)                                            0.261    40.575
n5458.in[0] (.names)                                             1.014    41.589
n5458.out[0] (.names)                                            0.261    41.850
n5450.in[2] (.names)                                             1.014    42.864
n5450.out[0] (.names)                                            0.261    43.125
n5460.in[0] (.names)                                             1.014    44.139
n5460.out[0] (.names)                                            0.261    44.400
n5451.in[0] (.names)                                             1.014    45.413
n5451.out[0] (.names)                                            0.261    45.674
n5452.in[2] (.names)                                             1.014    46.688
n5452.out[0] (.names)                                            0.261    46.949
n5453.in[0] (.names)                                             1.014    47.963
n5453.out[0] (.names)                                            0.261    48.224
n4819.in[0] (.names)                                             1.014    49.238
n4819.out[0] (.names)                                            0.261    49.499
n5437.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5437.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n6617.Q[0] (.latch clocked by pclk)
Endpoint  : n5177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6617.clk[0] (.latch)                                            1.014     1.014
n6617.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6618.in[0] (.names)                                             1.014     2.070
n6618.out[0] (.names)                                            0.261     2.331
n6596.in[0] (.names)                                             1.014     3.344
n6596.out[0] (.names)                                            0.261     3.605
n6551.in[0] (.names)                                             1.014     4.619
n6551.out[0] (.names)                                            0.261     4.880
n6552.in[0] (.names)                                             1.014     5.894
n6552.out[0] (.names)                                            0.261     6.155
n6556.in[3] (.names)                                             1.014     7.169
n6556.out[0] (.names)                                            0.261     7.430
n6557.in[1] (.names)                                             1.014     8.444
n6557.out[0] (.names)                                            0.261     8.705
n6558.in[1] (.names)                                             1.014     9.719
n6558.out[0] (.names)                                            0.261     9.980
n6559.in[0] (.names)                                             1.014    10.993
n6559.out[0] (.names)                                            0.261    11.254
n6560.in[0] (.names)                                             1.014    12.268
n6560.out[0] (.names)                                            0.261    12.529
n6562.in[1] (.names)                                             1.014    13.543
n6562.out[0] (.names)                                            0.261    13.804
n6563.in[1] (.names)                                             1.014    14.818
n6563.out[0] (.names)                                            0.261    15.079
n6564.in[0] (.names)                                             1.014    16.093
n6564.out[0] (.names)                                            0.261    16.354
n6565.in[0] (.names)                                             1.014    17.367
n6565.out[0] (.names)                                            0.261    17.628
n6566.in[0] (.names)                                             1.014    18.642
n6566.out[0] (.names)                                            0.261    18.903
n6567.in[0] (.names)                                             1.014    19.917
n6567.out[0] (.names)                                            0.261    20.178
n6549.in[0] (.names)                                             1.014    21.192
n6549.out[0] (.names)                                            0.261    21.453
n5764.in[0] (.names)                                             1.014    22.467
n5764.out[0] (.names)                                            0.261    22.728
n5765.in[0] (.names)                                             1.014    23.742
n5765.out[0] (.names)                                            0.261    24.003
n5760.in[0] (.names)                                             1.014    25.016
n5760.out[0] (.names)                                            0.261    25.277
n5767.in[0] (.names)                                             1.014    26.291
n5767.out[0] (.names)                                            0.261    26.552
n5820.in[2] (.names)                                             1.014    27.566
n5820.out[0] (.names)                                            0.261    27.827
n5822.in[0] (.names)                                             1.014    28.841
n5822.out[0] (.names)                                            0.261    29.102
n5825.in[1] (.names)                                             1.014    30.116
n5825.out[0] (.names)                                            0.261    30.377
n5826.in[1] (.names)                                             1.014    31.390
n5826.out[0] (.names)                                            0.261    31.651
n5827.in[0] (.names)                                             1.014    32.665
n5827.out[0] (.names)                                            0.261    32.926
n5790.in[1] (.names)                                             1.014    33.940
n5790.out[0] (.names)                                            0.261    34.201
n5791.in[0] (.names)                                             1.014    35.215
n5791.out[0] (.names)                                            0.261    35.476
n5793.in[2] (.names)                                             1.014    36.490
n5793.out[0] (.names)                                            0.261    36.751
n5795.in[0] (.names)                                             1.014    37.765
n5795.out[0] (.names)                                            0.261    38.026
n5797.in[0] (.names)                                             1.014    39.039
n5797.out[0] (.names)                                            0.261    39.300
n5798.in[1] (.names)                                             1.014    40.314
n5798.out[0] (.names)                                            0.261    40.575
n5799.in[0] (.names)                                             1.014    41.589
n5799.out[0] (.names)                                            0.261    41.850
n5800.in[0] (.names)                                             1.014    42.864
n5800.out[0] (.names)                                            0.261    43.125
n5801.in[0] (.names)                                             1.014    44.139
n5801.out[0] (.names)                                            0.261    44.400
n5802.in[0] (.names)                                             1.014    45.413
n5802.out[0] (.names)                                            0.261    45.674
n5803.in[0] (.names)                                             1.014    46.688
n5803.out[0] (.names)                                            0.261    46.949
n5124.in[0] (.names)                                             1.014    47.963
n5124.out[0] (.names)                                            0.261    48.224
n5176.in[0] (.names)                                             1.014    49.238
n5176.out[0] (.names)                                            0.261    49.499
n5177.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5177.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n7112.Q[0] (.latch clocked by pclk)
Endpoint  : n7120.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7112.clk[0] (.latch)                                            1.014     1.014
n7112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7703.in[0] (.names)                                             1.014     2.070
n7703.out[0] (.names)                                            0.261     2.331
n7707.in[0] (.names)                                             1.014     3.344
n7707.out[0] (.names)                                            0.261     3.605
n7687.in[0] (.names)                                             1.014     4.619
n7687.out[0] (.names)                                            0.261     4.880
n7708.in[0] (.names)                                             1.014     5.894
n7708.out[0] (.names)                                            0.261     6.155
n7709.in[1] (.names)                                             1.014     7.169
n7709.out[0] (.names)                                            0.261     7.430
n7710.in[1] (.names)                                             1.014     8.444
n7710.out[0] (.names)                                            0.261     8.705
n7623.in[0] (.names)                                             1.014     9.719
n7623.out[0] (.names)                                            0.261     9.980
n7688.in[1] (.names)                                             1.014    10.993
n7688.out[0] (.names)                                            0.261    11.254
n7690.in[1] (.names)                                             1.014    12.268
n7690.out[0] (.names)                                            0.261    12.529
n7691.in[0] (.names)                                             1.014    13.543
n7691.out[0] (.names)                                            0.261    13.804
n7692.in[0] (.names)                                             1.014    14.818
n7692.out[0] (.names)                                            0.261    15.079
n7683.in[0] (.names)                                             1.014    16.093
n7683.out[0] (.names)                                            0.261    16.354
n7684.in[0] (.names)                                             1.014    17.367
n7684.out[0] (.names)                                            0.261    17.628
n7685.in[0] (.names)                                             1.014    18.642
n7685.out[0] (.names)                                            0.261    18.903
n7694.in[2] (.names)                                             1.014    19.917
n7694.out[0] (.names)                                            0.261    20.178
n7700.in[1] (.names)                                             1.014    21.192
n7700.out[0] (.names)                                            0.261    21.453
n7626.in[1] (.names)                                             1.014    22.467
n7626.out[0] (.names)                                            0.261    22.728
n7695.in[1] (.names)                                             1.014    23.742
n7695.out[0] (.names)                                            0.261    24.003
n8117.in[0] (.names)                                             1.014    25.016
n8117.out[0] (.names)                                            0.261    25.277
n8118.in[1] (.names)                                             1.014    26.291
n8118.out[0] (.names)                                            0.261    26.552
n8119.in[1] (.names)                                             1.014    27.566
n8119.out[0] (.names)                                            0.261    27.827
n8120.in[2] (.names)                                             1.014    28.841
n8120.out[0] (.names)                                            0.261    29.102
n8121.in[0] (.names)                                             1.014    30.116
n8121.out[0] (.names)                                            0.261    30.377
n8134.in[1] (.names)                                             1.014    31.390
n8134.out[0] (.names)                                            0.261    31.651
n8136.in[1] (.names)                                             1.014    32.665
n8136.out[0] (.names)                                            0.261    32.926
n8138.in[1] (.names)                                             1.014    33.940
n8138.out[0] (.names)                                            0.261    34.201
n8142.in[0] (.names)                                             1.014    35.215
n8142.out[0] (.names)                                            0.261    35.476
n8139.in[0] (.names)                                             1.014    36.490
n8139.out[0] (.names)                                            0.261    36.751
n8140.in[1] (.names)                                             1.014    37.765
n8140.out[0] (.names)                                            0.261    38.026
n8145.in[0] (.names)                                             1.014    39.039
n8145.out[0] (.names)                                            0.261    39.300
n8146.in[0] (.names)                                             1.014    40.314
n8146.out[0] (.names)                                            0.261    40.575
n8148.in[0] (.names)                                             1.014    41.589
n8148.out[0] (.names)                                            0.261    41.850
n8149.in[0] (.names)                                             1.014    42.864
n8149.out[0] (.names)                                            0.261    43.125
n8150.in[0] (.names)                                             1.014    44.139
n8150.out[0] (.names)                                            0.261    44.400
n8151.in[1] (.names)                                             1.014    45.413
n8151.out[0] (.names)                                            0.261    45.674
n8152.in[0] (.names)                                             1.014    46.688
n8152.out[0] (.names)                                            0.261    46.949
n8153.in[0] (.names)                                             1.014    47.963
n8153.out[0] (.names)                                            0.261    48.224
n7119.in[0] (.names)                                             1.014    49.238
n7119.out[0] (.names)                                            0.261    49.499
n7120.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7120.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n7112.Q[0] (.latch clocked by pclk)
Endpoint  : n8137.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7112.clk[0] (.latch)                                            1.014     1.014
n7112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7703.in[0] (.names)                                             1.014     2.070
n7703.out[0] (.names)                                            0.261     2.331
n7707.in[0] (.names)                                             1.014     3.344
n7707.out[0] (.names)                                            0.261     3.605
n7687.in[0] (.names)                                             1.014     4.619
n7687.out[0] (.names)                                            0.261     4.880
n7708.in[0] (.names)                                             1.014     5.894
n7708.out[0] (.names)                                            0.261     6.155
n7709.in[1] (.names)                                             1.014     7.169
n7709.out[0] (.names)                                            0.261     7.430
n7710.in[1] (.names)                                             1.014     8.444
n7710.out[0] (.names)                                            0.261     8.705
n7623.in[0] (.names)                                             1.014     9.719
n7623.out[0] (.names)                                            0.261     9.980
n7688.in[1] (.names)                                             1.014    10.993
n7688.out[0] (.names)                                            0.261    11.254
n7690.in[1] (.names)                                             1.014    12.268
n7690.out[0] (.names)                                            0.261    12.529
n7691.in[0] (.names)                                             1.014    13.543
n7691.out[0] (.names)                                            0.261    13.804
n7692.in[0] (.names)                                             1.014    14.818
n7692.out[0] (.names)                                            0.261    15.079
n7683.in[0] (.names)                                             1.014    16.093
n7683.out[0] (.names)                                            0.261    16.354
n7684.in[0] (.names)                                             1.014    17.367
n7684.out[0] (.names)                                            0.261    17.628
n7685.in[0] (.names)                                             1.014    18.642
n7685.out[0] (.names)                                            0.261    18.903
n7694.in[2] (.names)                                             1.014    19.917
n7694.out[0] (.names)                                            0.261    20.178
n7700.in[1] (.names)                                             1.014    21.192
n7700.out[0] (.names)                                            0.261    21.453
n7626.in[1] (.names)                                             1.014    22.467
n7626.out[0] (.names)                                            0.261    22.728
n7695.in[1] (.names)                                             1.014    23.742
n7695.out[0] (.names)                                            0.261    24.003
n8117.in[0] (.names)                                             1.014    25.016
n8117.out[0] (.names)                                            0.261    25.277
n8118.in[1] (.names)                                             1.014    26.291
n8118.out[0] (.names)                                            0.261    26.552
n8119.in[1] (.names)                                             1.014    27.566
n8119.out[0] (.names)                                            0.261    27.827
n8120.in[2] (.names)                                             1.014    28.841
n8120.out[0] (.names)                                            0.261    29.102
n8121.in[0] (.names)                                             1.014    30.116
n8121.out[0] (.names)                                            0.261    30.377
n8134.in[1] (.names)                                             1.014    31.390
n8134.out[0] (.names)                                            0.261    31.651
n8136.in[1] (.names)                                             1.014    32.665
n8136.out[0] (.names)                                            0.261    32.926
n8138.in[1] (.names)                                             1.014    33.940
n8138.out[0] (.names)                                            0.261    34.201
n8142.in[0] (.names)                                             1.014    35.215
n8142.out[0] (.names)                                            0.261    35.476
n8139.in[0] (.names)                                             1.014    36.490
n8139.out[0] (.names)                                            0.261    36.751
n8140.in[1] (.names)                                             1.014    37.765
n8140.out[0] (.names)                                            0.261    38.026
n8145.in[0] (.names)                                             1.014    39.039
n8145.out[0] (.names)                                            0.261    39.300
n8146.in[0] (.names)                                             1.014    40.314
n8146.out[0] (.names)                                            0.261    40.575
n8148.in[0] (.names)                                             1.014    41.589
n8148.out[0] (.names)                                            0.261    41.850
n8149.in[0] (.names)                                             1.014    42.864
n8149.out[0] (.names)                                            0.261    43.125
n8150.in[0] (.names)                                             1.014    44.139
n8150.out[0] (.names)                                            0.261    44.400
n8151.in[1] (.names)                                             1.014    45.413
n8151.out[0] (.names)                                            0.261    45.674
n8152.in[0] (.names)                                             1.014    46.688
n8152.out[0] (.names)                                            0.261    46.949
n8153.in[0] (.names)                                             1.014    47.963
n8153.out[0] (.names)                                            0.261    48.224
n7119.in[0] (.names)                                             1.014    49.238
n7119.out[0] (.names)                                            0.261    49.499
n8137.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8137.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n7144.Q[0] (.latch clocked by pclk)
Endpoint  : n7156.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7144.clk[0] (.latch)                                            1.014     1.014
n7144.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7882.in[0] (.names)                                             1.014     2.070
n7882.out[0] (.names)                                            0.261     2.331
n7786.in[1] (.names)                                             1.014     3.344
n7786.out[0] (.names)                                            0.261     3.605
n7885.in[1] (.names)                                             1.014     4.619
n7885.out[0] (.names)                                            0.261     4.880
n7889.in[1] (.names)                                             1.014     5.894
n7889.out[0] (.names)                                            0.261     6.155
n7811.in[0] (.names)                                             1.014     7.169
n7811.out[0] (.names)                                            0.261     7.430
n7765.in[3] (.names)                                             1.014     8.444
n7765.out[0] (.names)                                            0.261     8.705
n7766.in[1] (.names)                                             1.014     9.719
n7766.out[0] (.names)                                            0.261     9.980
n7767.in[0] (.names)                                             1.014    10.993
n7767.out[0] (.names)                                            0.261    11.254
n7770.in[1] (.names)                                             1.014    12.268
n7770.out[0] (.names)                                            0.261    12.529
n7771.in[0] (.names)                                             1.014    13.543
n7771.out[0] (.names)                                            0.261    13.804
n7772.in[0] (.names)                                             1.014    14.818
n7772.out[0] (.names)                                            0.261    15.079
n7773.in[0] (.names)                                             1.014    16.093
n7773.out[0] (.names)                                            0.261    16.354
n7778.in[1] (.names)                                             1.014    17.367
n7778.out[0] (.names)                                            0.261    17.628
n7780.in[1] (.names)                                             1.014    18.642
n7780.out[0] (.names)                                            0.261    18.903
n7783.in[0] (.names)                                             1.014    19.917
n7783.out[0] (.names)                                            0.261    20.178
n7784.in[2] (.names)                                             1.014    21.192
n7784.out[0] (.names)                                            0.261    21.453
n7785.in[2] (.names)                                             1.014    22.467
n7785.out[0] (.names)                                            0.261    22.728
n7781.in[0] (.names)                                             1.014    23.742
n7781.out[0] (.names)                                            0.261    24.003
n7749.in[0] (.names)                                             1.014    25.016
n7749.out[0] (.names)                                            0.261    25.277
n7750.in[0] (.names)                                             1.014    26.291
n7750.out[0] (.names)                                            0.261    26.552
n7753.in[0] (.names)                                             1.014    27.566
n7753.out[0] (.names)                                            0.261    27.827
n7754.in[0] (.names)                                             1.014    28.841
n7754.out[0] (.names)                                            0.261    29.102
n7604.in[0] (.names)                                             1.014    30.116
n7604.out[0] (.names)                                            0.261    30.377
n7605.in[1] (.names)                                             1.014    31.390
n7605.out[0] (.names)                                            0.261    31.651
n7606.in[0] (.names)                                             1.014    32.665
n7606.out[0] (.names)                                            0.261    32.926
n7607.in[0] (.names)                                             1.014    33.940
n7607.out[0] (.names)                                            0.261    34.201
n7569.in[0] (.names)                                             1.014    35.215
n7569.out[0] (.names)                                            0.261    35.476
n7603.in[0] (.names)                                             1.014    36.490
n7603.out[0] (.names)                                            0.261    36.751
n7608.in[0] (.names)                                             1.014    37.765
n7608.out[0] (.names)                                            0.261    38.026
n7610.in[2] (.names)                                             1.014    39.039
n7610.out[0] (.names)                                            0.261    39.300
n7611.in[0] (.names)                                             1.014    40.314
n7611.out[0] (.names)                                            0.261    40.575
n7612.in[0] (.names)                                             1.014    41.589
n7612.out[0] (.names)                                            0.261    41.850
n7165.in[1] (.names)                                             1.014    42.864
n7165.out[0] (.names)                                            0.261    43.125
n7617.in[2] (.names)                                             1.014    44.139
n7617.out[0] (.names)                                            0.261    44.400
n7619.in[0] (.names)                                             1.014    45.413
n7619.out[0] (.names)                                            0.261    45.674
n7620.in[0] (.names)                                             1.014    46.688
n7620.out[0] (.names)                                            0.261    46.949
n7175.in[0] (.names)                                             1.014    47.963
n7175.out[0] (.names)                                            0.261    48.224
n7155.in[0] (.names)                                             1.014    49.238
n7155.out[0] (.names)                                            0.261    49.499
n7156.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7156.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n3209.Q[0] (.latch clocked by pclk)
Endpoint  : n8221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3209.clk[0] (.latch)                                            1.014     1.014
n3209.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8086.in[0] (.names)                                             1.014     2.070
n8086.out[0] (.names)                                            0.261     2.331
n8097.in[0] (.names)                                             1.014     3.344
n8097.out[0] (.names)                                            0.261     3.605
n8098.in[0] (.names)                                             1.014     4.619
n8098.out[0] (.names)                                            0.261     4.880
n8099.in[0] (.names)                                             1.014     5.894
n8099.out[0] (.names)                                            0.261     6.155
n8100.in[0] (.names)                                             1.014     7.169
n8100.out[0] (.names)                                            0.261     7.430
n8101.in[0] (.names)                                             1.014     8.444
n8101.out[0] (.names)                                            0.261     8.705
n8065.in[0] (.names)                                             1.014     9.719
n8065.out[0] (.names)                                            0.261     9.980
n8102.in[0] (.names)                                             1.014    10.993
n8102.out[0] (.names)                                            0.261    11.254
n8010.in[1] (.names)                                             1.014    12.268
n8010.out[0] (.names)                                            0.261    12.529
n8040.in[0] (.names)                                             1.014    13.543
n8040.out[0] (.names)                                            0.261    13.804
n8041.in[1] (.names)                                             1.014    14.818
n8041.out[0] (.names)                                            0.261    15.079
n8043.in[1] (.names)                                             1.014    16.093
n8043.out[0] (.names)                                            0.261    16.354
n8046.in[0] (.names)                                             1.014    17.367
n8046.out[0] (.names)                                            0.261    17.628
n8047.in[1] (.names)                                             1.014    18.642
n8047.out[0] (.names)                                            0.261    18.903
n8048.in[1] (.names)                                             1.014    19.917
n8048.out[0] (.names)                                            0.261    20.178
n8014.in[1] (.names)                                             1.014    21.192
n8014.out[0] (.names)                                            0.261    21.453
n8018.in[0] (.names)                                             1.014    22.467
n8018.out[0] (.names)                                            0.261    22.728
n8019.in[1] (.names)                                             1.014    23.742
n8019.out[0] (.names)                                            0.261    24.003
n8020.in[0] (.names)                                             1.014    25.016
n8020.out[0] (.names)                                            0.261    25.277
n8021.in[2] (.names)                                             1.014    26.291
n8021.out[0] (.names)                                            0.261    26.552
n8022.in[0] (.names)                                             1.014    27.566
n8022.out[0] (.names)                                            0.261    27.827
n8023.in[1] (.names)                                             1.014    28.841
n8023.out[0] (.names)                                            0.261    29.102
n8024.in[2] (.names)                                             1.014    30.116
n8024.out[0] (.names)                                            0.261    30.377
n8027.in[0] (.names)                                             1.014    31.390
n8027.out[0] (.names)                                            0.261    31.651
n7107.in[1] (.names)                                             1.014    32.665
n7107.out[0] (.names)                                            0.261    32.926
n8029.in[0] (.names)                                             1.014    33.940
n8029.out[0] (.names)                                            0.261    34.201
n8034.in[1] (.names)                                             1.014    35.215
n8034.out[0] (.names)                                            0.261    35.476
n8030.in[0] (.names)                                             1.014    36.490
n8030.out[0] (.names)                                            0.261    36.751
n8222.in[3] (.names)                                             1.014    37.765
n8222.out[0] (.names)                                            0.261    38.026
n8223.in[1] (.names)                                             1.014    39.039
n8223.out[0] (.names)                                            0.261    39.300
n8224.in[0] (.names)                                             1.014    40.314
n8224.out[0] (.names)                                            0.261    40.575
n8212.in[0] (.names)                                             1.014    41.589
n8212.out[0] (.names)                                            0.261    41.850
n8215.in[0] (.names)                                             1.014    42.864
n8215.out[0] (.names)                                            0.261    43.125
n8219.in[1] (.names)                                             1.014    44.139
n8219.out[0] (.names)                                            0.261    44.400
n247.in[3] (.names)                                              1.014    45.413
n247.out[0] (.names)                                             0.261    45.674
n8226.in[1] (.names)                                             1.014    46.688
n8226.out[0] (.names)                                            0.261    46.949
n8227.in[0] (.names)                                             1.014    47.963
n8227.out[0] (.names)                                            0.261    48.224
n8220.in[1] (.names)                                             1.014    49.238
n8220.out[0] (.names)                                            0.261    49.499
n8221.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8221.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n8745.Q[0] (.latch clocked by pclk)
Endpoint  : n8557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8745.clk[0] (.latch)                                            1.014     1.014
n8745.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8746.in[0] (.names)                                             1.014     2.070
n8746.out[0] (.names)                                            0.261     2.331
n8748.in[0] (.names)                                             1.014     3.344
n8748.out[0] (.names)                                            0.261     3.605
n8749.in[0] (.names)                                             1.014     4.619
n8749.out[0] (.names)                                            0.261     4.880
n8750.in[0] (.names)                                             1.014     5.894
n8750.out[0] (.names)                                            0.261     6.155
n8743.in[1] (.names)                                             1.014     7.169
n8743.out[0] (.names)                                            0.261     7.430
n8744.in[0] (.names)                                             1.014     8.444
n8744.out[0] (.names)                                            0.261     8.705
n8769.in[0] (.names)                                             1.014     9.719
n8769.out[0] (.names)                                            0.261     9.980
n8775.in[2] (.names)                                             1.014    10.993
n8775.out[0] (.names)                                            0.261    11.254
n8758.in[0] (.names)                                             1.014    12.268
n8758.out[0] (.names)                                            0.261    12.529
n8776.in[0] (.names)                                             1.014    13.543
n8776.out[0] (.names)                                            0.261    13.804
n8756.in[0] (.names)                                             1.014    14.818
n8756.out[0] (.names)                                            0.261    15.079
n8759.in[0] (.names)                                             1.014    16.093
n8759.out[0] (.names)                                            0.261    16.354
n8755.in[1] (.names)                                             1.014    17.367
n8755.out[0] (.names)                                            0.261    17.628
n8757.in[0] (.names)                                             1.014    18.642
n8757.out[0] (.names)                                            0.261    18.903
n8763.in[0] (.names)                                             1.014    19.917
n8763.out[0] (.names)                                            0.261    20.178
n8767.in[1] (.names)                                             1.014    21.192
n8767.out[0] (.names)                                            0.261    21.453
n8765.in[0] (.names)                                             1.014    22.467
n8765.out[0] (.names)                                            0.261    22.728
n8766.in[0] (.names)                                             1.014    23.742
n8766.out[0] (.names)                                            0.261    24.003
n8984.in[0] (.names)                                             1.014    25.016
n8984.out[0] (.names)                                            0.261    25.277
n8985.in[1] (.names)                                             1.014    26.291
n8985.out[0] (.names)                                            0.261    26.552
n8986.in[0] (.names)                                             1.014    27.566
n8986.out[0] (.names)                                            0.261    27.827
n8989.in[1] (.names)                                             1.014    28.841
n8989.out[0] (.names)                                            0.261    29.102
n8990.in[2] (.names)                                             1.014    30.116
n8990.out[0] (.names)                                            0.261    30.377
n8991.in[0] (.names)                                             1.014    31.390
n8991.out[0] (.names)                                            0.261    31.651
n8992.in[0] (.names)                                             1.014    32.665
n8992.out[0] (.names)                                            0.261    32.926
n8993.in[0] (.names)                                             1.014    33.940
n8993.out[0] (.names)                                            0.261    34.201
n8994.in[0] (.names)                                             1.014    35.215
n8994.out[0] (.names)                                            0.261    35.476
n8996.in[0] (.names)                                             1.014    36.490
n8996.out[0] (.names)                                            0.261    36.751
n8997.in[0] (.names)                                             1.014    37.765
n8997.out[0] (.names)                                            0.261    38.026
n8999.in[1] (.names)                                             1.014    39.039
n8999.out[0] (.names)                                            0.261    39.300
n9000.in[0] (.names)                                             1.014    40.314
n9000.out[0] (.names)                                            0.261    40.575
n9001.in[0] (.names)                                             1.014    41.589
n9001.out[0] (.names)                                            0.261    41.850
n9004.in[1] (.names)                                             1.014    42.864
n9004.out[0] (.names)                                            0.261    43.125
n9005.in[0] (.names)                                             1.014    44.139
n9005.out[0] (.names)                                            0.261    44.400
n8524.in[0] (.names)                                             1.014    45.413
n8524.out[0] (.names)                                            0.261    45.674
n9003.in[0] (.names)                                             1.014    46.688
n9003.out[0] (.names)                                            0.261    46.949
n8586.in[0] (.names)                                             1.014    47.963
n8586.out[0] (.names)                                            0.261    48.224
n8556.in[0] (.names)                                             1.014    49.238
n8556.out[0] (.names)                                            0.261    49.499
n8557.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8557.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n9179.Q[0] (.latch clocked by pclk)
Endpoint  : n9117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9179.clk[0] (.latch)                                            1.014     1.014
n9179.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9180.in[0] (.names)                                             1.014     2.070
n9180.out[0] (.names)                                            0.261     2.331
n9158.in[2] (.names)                                             1.014     3.344
n9158.out[0] (.names)                                            0.261     3.605
n9125.in[0] (.names)                                             1.014     4.619
n9125.out[0] (.names)                                            0.261     4.880
n9162.in[2] (.names)                                             1.014     5.894
n9162.out[0] (.names)                                            0.261     6.155
n9189.in[0] (.names)                                             1.014     7.169
n9189.out[0] (.names)                                            0.261     7.430
n9190.in[0] (.names)                                             1.014     8.444
n9190.out[0] (.names)                                            0.261     8.705
n9192.in[0] (.names)                                             1.014     9.719
n9192.out[0] (.names)                                            0.261     9.980
n9193.in[1] (.names)                                             1.014    10.993
n9193.out[0] (.names)                                            0.261    11.254
n9194.in[1] (.names)                                             1.014    12.268
n9194.out[0] (.names)                                            0.261    12.529
n9183.in[0] (.names)                                             1.014    13.543
n9183.out[0] (.names)                                            0.261    13.804
n9168.in[0] (.names)                                             1.014    14.818
n9168.out[0] (.names)                                            0.261    15.079
n9169.in[0] (.names)                                             1.014    16.093
n9169.out[0] (.names)                                            0.261    16.354
n9170.in[0] (.names)                                             1.014    17.367
n9170.out[0] (.names)                                            0.261    17.628
n9171.in[0] (.names)                                             1.014    18.642
n9171.out[0] (.names)                                            0.261    18.903
n9172.in[1] (.names)                                             1.014    19.917
n9172.out[0] (.names)                                            0.261    20.178
n9173.in[1] (.names)                                             1.014    21.192
n9173.out[0] (.names)                                            0.261    21.453
n9174.in[1] (.names)                                             1.014    22.467
n9174.out[0] (.names)                                            0.261    22.728
n9175.in[0] (.names)                                             1.014    23.742
n9175.out[0] (.names)                                            0.261    24.003
n9201.in[1] (.names)                                             1.014    25.016
n9201.out[0] (.names)                                            0.261    25.277
n9202.in[0] (.names)                                             1.014    26.291
n9202.out[0] (.names)                                            0.261    26.552
n9203.in[0] (.names)                                             1.014    27.566
n9203.out[0] (.names)                                            0.261    27.827
n9207.in[0] (.names)                                             1.014    28.841
n9207.out[0] (.names)                                            0.261    29.102
n9208.in[0] (.names)                                             1.014    30.116
n9208.out[0] (.names)                                            0.261    30.377
n9209.in[0] (.names)                                             1.014    31.390
n9209.out[0] (.names)                                            0.261    31.651
n9212.in[0] (.names)                                             1.014    32.665
n9212.out[0] (.names)                                            0.261    32.926
n9184.in[1] (.names)                                             1.014    33.940
n9184.out[0] (.names)                                            0.261    34.201
n9204.in[0] (.names)                                             1.014    35.215
n9204.out[0] (.names)                                            0.261    35.476
n9215.in[0] (.names)                                             1.014    36.490
n9215.out[0] (.names)                                            0.261    36.751
n9216.in[0] (.names)                                             1.014    37.765
n9216.out[0] (.names)                                            0.261    38.026
n9217.in[1] (.names)                                             1.014    39.039
n9217.out[0] (.names)                                            0.261    39.300
n9218.in[0] (.names)                                             1.014    40.314
n9218.out[0] (.names)                                            0.261    40.575
n9220.in[1] (.names)                                             1.014    41.589
n9220.out[0] (.names)                                            0.261    41.850
n9221.in[2] (.names)                                             1.014    42.864
n9221.out[0] (.names)                                            0.261    43.125
n9103.in[0] (.names)                                             1.014    44.139
n9103.out[0] (.names)                                            0.261    44.400
n9222.in[0] (.names)                                             1.014    45.413
n9222.out[0] (.names)                                            0.261    45.674
n9223.in[0] (.names)                                             1.014    46.688
n9223.out[0] (.names)                                            0.261    46.949
n9099.in[0] (.names)                                             1.014    47.963
n9099.out[0] (.names)                                            0.261    48.224
n9116.in[0] (.names)                                             1.014    49.238
n9116.out[0] (.names)                                            0.261    49.499
n9117.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9117.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n9179.Q[0] (.latch clocked by pclk)
Endpoint  : n8581.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9179.clk[0] (.latch)                                            1.014     1.014
n9179.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9180.in[0] (.names)                                             1.014     2.070
n9180.out[0] (.names)                                            0.261     2.331
n9158.in[2] (.names)                                             1.014     3.344
n9158.out[0] (.names)                                            0.261     3.605
n9125.in[0] (.names)                                             1.014     4.619
n9125.out[0] (.names)                                            0.261     4.880
n9373.in[0] (.names)                                             1.014     5.894
n9373.out[0] (.names)                                            0.261     6.155
n9375.in[2] (.names)                                             1.014     7.169
n9375.out[0] (.names)                                            0.261     7.430
n9376.in[2] (.names)                                             1.014     8.444
n9376.out[0] (.names)                                            0.261     8.705
n9377.in[0] (.names)                                             1.014     9.719
n9377.out[0] (.names)                                            0.261     9.980
n9378.in[0] (.names)                                             1.014    10.993
n9378.out[0] (.names)                                            0.261    11.254
n9379.in[1] (.names)                                             1.014    12.268
n9379.out[0] (.names)                                            0.261    12.529
n9380.in[0] (.names)                                             1.014    13.543
n9380.out[0] (.names)                                            0.261    13.804
n9381.in[0] (.names)                                             1.014    14.818
n9381.out[0] (.names)                                            0.261    15.079
n9383.in[1] (.names)                                             1.014    16.093
n9383.out[0] (.names)                                            0.261    16.354
n9384.in[2] (.names)                                             1.014    17.367
n9384.out[0] (.names)                                            0.261    17.628
n9386.in[0] (.names)                                             1.014    18.642
n9386.out[0] (.names)                                            0.261    18.903
n9387.in[0] (.names)                                             1.014    19.917
n9387.out[0] (.names)                                            0.261    20.178
n9388.in[2] (.names)                                             1.014    21.192
n9388.out[0] (.names)                                            0.261    21.453
n9389.in[1] (.names)                                             1.014    22.467
n9389.out[0] (.names)                                            0.261    22.728
n9390.in[0] (.names)                                             1.014    23.742
n9390.out[0] (.names)                                            0.261    24.003
n9391.in[0] (.names)                                             1.014    25.016
n9391.out[0] (.names)                                            0.261    25.277
n9394.in[0] (.names)                                             1.014    26.291
n9394.out[0] (.names)                                            0.261    26.552
n9395.in[0] (.names)                                             1.014    27.566
n9395.out[0] (.names)                                            0.261    27.827
n9446.in[1] (.names)                                             1.014    28.841
n9446.out[0] (.names)                                            0.261    29.102
n9472.in[1] (.names)                                             1.014    30.116
n9472.out[0] (.names)                                            0.261    30.377
n9473.in[0] (.names)                                             1.014    31.390
n9473.out[0] (.names)                                            0.261    31.651
n9471.in[1] (.names)                                             1.014    32.665
n9471.out[0] (.names)                                            0.261    32.926
n9427.in[0] (.names)                                             1.014    33.940
n9427.out[0] (.names)                                            0.261    34.201
n9474.in[1] (.names)                                             1.014    35.215
n9474.out[0] (.names)                                            0.261    35.476
n9425.in[0] (.names)                                             1.014    36.490
n9425.out[0] (.names)                                            0.261    36.751
n9428.in[0] (.names)                                             1.014    37.765
n9428.out[0] (.names)                                            0.261    38.026
n9430.in[3] (.names)                                             1.014    39.039
n9430.out[0] (.names)                                            0.261    39.300
n9431.in[3] (.names)                                             1.014    40.314
n9431.out[0] (.names)                                            0.261    40.575
n9432.in[2] (.names)                                             1.014    41.589
n9432.out[0] (.names)                                            0.261    41.850
n9433.in[0] (.names)                                             1.014    42.864
n9433.out[0] (.names)                                            0.261    43.125
n9434.in[0] (.names)                                             1.014    44.139
n9434.out[0] (.names)                                            0.261    44.400
n9435.in[0] (.names)                                             1.014    45.413
n9435.out[0] (.names)                                            0.261    45.674
n9436.in[0] (.names)                                             1.014    46.688
n9436.out[0] (.names)                                            0.261    46.949
n9324.in[0] (.names)                                             1.014    47.963
n9324.out[0] (.names)                                            0.261    48.224
n8580.in[0] (.names)                                             1.014    49.238
n8580.out[0] (.names)                                            0.261    49.499
n8581.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8581.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n9311.Q[0] (.latch clocked by pclk)
Endpoint  : n8551.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9311.clk[0] (.latch)                                            1.014     1.014
n9311.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10071.in[0] (.names)                                            1.014     2.070
n10071.out[0] (.names)                                           0.261     2.331
n10072.in[0] (.names)                                            1.014     3.344
n10072.out[0] (.names)                                           0.261     3.605
n10073.in[0] (.names)                                            1.014     4.619
n10073.out[0] (.names)                                           0.261     4.880
n10074.in[0] (.names)                                            1.014     5.894
n10074.out[0] (.names)                                           0.261     6.155
n10075.in[0] (.names)                                            1.014     7.169
n10075.out[0] (.names)                                           0.261     7.430
n10076.in[0] (.names)                                            1.014     8.444
n10076.out[0] (.names)                                           0.261     8.705
n10077.in[0] (.names)                                            1.014     9.719
n10077.out[0] (.names)                                           0.261     9.980
n10078.in[2] (.names)                                            1.014    10.993
n10078.out[0] (.names)                                           0.261    11.254
n10079.in[0] (.names)                                            1.014    12.268
n10079.out[0] (.names)                                           0.261    12.529
n10082.in[0] (.names)                                            1.014    13.543
n10082.out[0] (.names)                                           0.261    13.804
n10083.in[0] (.names)                                            1.014    14.818
n10083.out[0] (.names)                                           0.261    15.079
n10084.in[0] (.names)                                            1.014    16.093
n10084.out[0] (.names)                                           0.261    16.354
n10085.in[0] (.names)                                            1.014    17.367
n10085.out[0] (.names)                                           0.261    17.628
n10069.in[0] (.names)                                            1.014    18.642
n10069.out[0] (.names)                                           0.261    18.903
n10070.in[0] (.names)                                            1.014    19.917
n10070.out[0] (.names)                                           0.261    20.178
n10086.in[2] (.names)                                            1.014    21.192
n10086.out[0] (.names)                                           0.261    21.453
n9751.in[1] (.names)                                             1.014    22.467
n9751.out[0] (.names)                                            0.261    22.728
n10089.in[1] (.names)                                            1.014    23.742
n10089.out[0] (.names)                                           0.261    24.003
n10092.in[1] (.names)                                            1.014    25.016
n10092.out[0] (.names)                                           0.261    25.277
n10093.in[0] (.names)                                            1.014    26.291
n10093.out[0] (.names)                                           0.261    26.552
n10196.in[2] (.names)                                            1.014    27.566
n10196.out[0] (.names)                                           0.261    27.827
n10198.in[2] (.names)                                            1.014    28.841
n10198.out[0] (.names)                                           0.261    29.102
n10200.in[1] (.names)                                            1.014    30.116
n10200.out[0] (.names)                                           0.261    30.377
n10226.in[2] (.names)                                            1.014    31.390
n10226.out[0] (.names)                                           0.261    31.651
n10227.in[3] (.names)                                            1.014    32.665
n10227.out[0] (.names)                                           0.261    32.926
n10228.in[1] (.names)                                            1.014    33.940
n10228.out[0] (.names)                                           0.261    34.201
n10229.in[0] (.names)                                            1.014    35.215
n10229.out[0] (.names)                                           0.261    35.476
n10209.in[0] (.names)                                            1.014    36.490
n10209.out[0] (.names)                                           0.261    36.751
n10223.in[0] (.names)                                            1.014    37.765
n10223.out[0] (.names)                                           0.261    38.026
n10224.in[2] (.names)                                            1.014    39.039
n10224.out[0] (.names)                                           0.261    39.300
n10216.in[0] (.names)                                            1.014    40.314
n10216.out[0] (.names)                                           0.261    40.575
n10217.in[1] (.names)                                            1.014    41.589
n10217.out[0] (.names)                                           0.261    41.850
n10219.in[0] (.names)                                            1.014    42.864
n10219.out[0] (.names)                                           0.261    43.125
n10220.in[0] (.names)                                            1.014    44.139
n10220.out[0] (.names)                                           0.261    44.400
n10221.in[0] (.names)                                            1.014    45.413
n10221.out[0] (.names)                                           0.261    45.674
n10222.in[0] (.names)                                            1.014    46.688
n10222.out[0] (.names)                                           0.261    46.949
n10206.in[0] (.names)                                            1.014    47.963
n10206.out[0] (.names)                                           0.261    48.224
n8550.in[0] (.names)                                             1.014    49.238
n8550.out[0] (.names)                                            0.261    49.499
n8551.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8551.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n5123.Q[0] (.latch clocked by pclk)
Endpoint  : n3223.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5123.clk[0] (.latch)                                            1.014     1.014
n5123.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5588.in[0] (.names)                                             1.014     2.070
n5588.out[0] (.names)                                            0.261     2.331
n5589.in[1] (.names)                                             1.014     3.344
n5589.out[0] (.names)                                            0.261     3.605
n5596.in[0] (.names)                                             1.014     4.619
n5596.out[0] (.names)                                            0.261     4.880
n5590.in[1] (.names)                                             1.014     5.894
n5590.out[0] (.names)                                            0.261     6.155
n5591.in[0] (.names)                                             1.014     7.169
n5591.out[0] (.names)                                            0.261     7.430
n5598.in[2] (.names)                                             1.014     8.444
n5598.out[0] (.names)                                            0.261     8.705
n5579.in[1] (.names)                                             1.014     9.719
n5579.out[0] (.names)                                            0.261     9.980
n5580.in[2] (.names)                                             1.014    10.993
n5580.out[0] (.names)                                            0.261    11.254
n5581.in[1] (.names)                                             1.014    12.268
n5581.out[0] (.names)                                            0.261    12.529
n5616.in[2] (.names)                                             1.014    13.543
n5616.out[0] (.names)                                            0.261    13.804
n5619.in[0] (.names)                                             1.014    14.818
n5619.out[0] (.names)                                            0.261    15.079
n5620.in[0] (.names)                                             1.014    16.093
n5620.out[0] (.names)                                            0.261    16.354
n5617.in[0] (.names)                                             1.014    17.367
n5617.out[0] (.names)                                            0.261    17.628
n5607.in[0] (.names)                                             1.014    18.642
n5607.out[0] (.names)                                            0.261    18.903
n5608.in[1] (.names)                                             1.014    19.917
n5608.out[0] (.names)                                            0.261    20.178
n5609.in[1] (.names)                                             1.014    21.192
n5609.out[0] (.names)                                            0.261    21.453
n5610.in[0] (.names)                                             1.014    22.467
n5610.out[0] (.names)                                            0.261    22.728
n5611.in[1] (.names)                                             1.014    23.742
n5611.out[0] (.names)                                            0.261    24.003
n5612.in[0] (.names)                                             1.014    25.016
n5612.out[0] (.names)                                            0.261    25.277
n5613.in[0] (.names)                                             1.014    26.291
n5613.out[0] (.names)                                            0.261    26.552
n5614.in[0] (.names)                                             1.014    27.566
n5614.out[0] (.names)                                            0.261    27.827
n5622.in[1] (.names)                                             1.014    28.841
n5622.out[0] (.names)                                            0.261    29.102
n5623.in[0] (.names)                                             1.014    30.116
n5623.out[0] (.names)                                            0.261    30.377
n5679.in[0] (.names)                                             1.014    31.390
n5679.out[0] (.names)                                            0.261    31.651
n5681.in[0] (.names)                                             1.014    32.665
n5681.out[0] (.names)                                            0.261    32.926
n5682.in[0] (.names)                                             1.014    33.940
n5682.out[0] (.names)                                            0.261    34.201
n5683.in[0] (.names)                                             1.014    35.215
n5683.out[0] (.names)                                            0.261    35.476
n5684.in[0] (.names)                                             1.014    36.490
n5684.out[0] (.names)                                            0.261    36.751
n5695.in[0] (.names)                                             1.014    37.765
n5695.out[0] (.names)                                            0.261    38.026
n5696.in[1] (.names)                                             1.014    39.039
n5696.out[0] (.names)                                            0.261    39.300
n5698.in[0] (.names)                                             1.014    40.314
n5698.out[0] (.names)                                            0.261    40.575
n5699.in[0] (.names)                                             1.014    41.589
n5699.out[0] (.names)                                            0.261    41.850
n5700.in[0] (.names)                                             1.014    42.864
n5700.out[0] (.names)                                            0.261    43.125
n5701.in[0] (.names)                                             1.014    44.139
n5701.out[0] (.names)                                            0.261    44.400
n5702.in[0] (.names)                                             1.014    45.413
n5702.out[0] (.names)                                            0.261    45.674
n5703.in[0] (.names)                                             1.014    46.688
n5703.out[0] (.names)                                            0.261    46.949
n4797.in[0] (.names)                                             1.014    47.963
n4797.out[0] (.names)                                            0.261    48.224
n3222.in[0] (.names)                                             1.014    49.238
n3222.out[0] (.names)                                            0.261    49.499
n3223.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3223.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n347.Q[0] (.latch clocked by pclk)
Endpoint  : n3337.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n347.clk[0] (.latch)                                             1.014     1.014
n347.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4581.in[0] (.names)                                             1.014     2.070
n4581.out[0] (.names)                                            0.261     2.331
n4582.in[0] (.names)                                             1.014     3.344
n4582.out[0] (.names)                                            0.261     3.605
n4583.in[0] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4468.in[0] (.names)                                             1.014     5.894
n4468.out[0] (.names)                                            0.261     6.155
n4469.in[3] (.names)                                             1.014     7.169
n4469.out[0] (.names)                                            0.261     7.430
n4470.in[0] (.names)                                             1.014     8.444
n4470.out[0] (.names)                                            0.261     8.705
n4473.in[0] (.names)                                             1.014     9.719
n4473.out[0] (.names)                                            0.261     9.980
n4474.in[0] (.names)                                             1.014    10.993
n4474.out[0] (.names)                                            0.261    11.254
n4476.in[1] (.names)                                             1.014    12.268
n4476.out[0] (.names)                                            0.261    12.529
n4451.in[0] (.names)                                             1.014    13.543
n4451.out[0] (.names)                                            0.261    13.804
n4452.in[3] (.names)                                             1.014    14.818
n4452.out[0] (.names)                                            0.261    15.079
n4464.in[1] (.names)                                             1.014    16.093
n4464.out[0] (.names)                                            0.261    16.354
n4466.in[0] (.names)                                             1.014    17.367
n4466.out[0] (.names)                                            0.261    17.628
n4460.in[1] (.names)                                             1.014    18.642
n4460.out[0] (.names)                                            0.261    18.903
n4461.in[1] (.names)                                             1.014    19.917
n4461.out[0] (.names)                                            0.261    20.178
n4462.in[1] (.names)                                             1.014    21.192
n4462.out[0] (.names)                                            0.261    21.453
n4463.in[1] (.names)                                             1.014    22.467
n4463.out[0] (.names)                                            0.261    22.728
n4490.in[2] (.names)                                             1.014    23.742
n4490.out[0] (.names)                                            0.261    24.003
n4492.in[0] (.names)                                             1.014    25.016
n4492.out[0] (.names)                                            0.261    25.277
n4493.in[0] (.names)                                             1.014    26.291
n4493.out[0] (.names)                                            0.261    26.552
n4494.in[0] (.names)                                             1.014    27.566
n4494.out[0] (.names)                                            0.261    27.827
n4497.in[0] (.names)                                             1.014    28.841
n4497.out[0] (.names)                                            0.261    29.102
n4498.in[0] (.names)                                             1.014    30.116
n4498.out[0] (.names)                                            0.261    30.377
n4503.in[0] (.names)                                             1.014    31.390
n4503.out[0] (.names)                                            0.261    31.651
n4504.in[1] (.names)                                             1.014    32.665
n4504.out[0] (.names)                                            0.261    32.926
n4505.in[0] (.names)                                             1.014    33.940
n4505.out[0] (.names)                                            0.261    34.201
n4506.in[0] (.names)                                             1.014    35.215
n4506.out[0] (.names)                                            0.261    35.476
n4508.in[0] (.names)                                             1.014    36.490
n4508.out[0] (.names)                                            0.261    36.751
n4509.in[0] (.names)                                             1.014    37.765
n4509.out[0] (.names)                                            0.261    38.026
n3240.in[0] (.names)                                             1.014    39.039
n3240.out[0] (.names)                                            0.261    39.300
n4521.in[2] (.names)                                             1.014    40.314
n4521.out[0] (.names)                                            0.261    40.575
n4522.in[1] (.names)                                             1.014    41.589
n4522.out[0] (.names)                                            0.261    41.850
n4524.in[1] (.names)                                             1.014    42.864
n4524.out[0] (.names)                                            0.261    43.125
n4525.in[1] (.names)                                             1.014    44.139
n4525.out[0] (.names)                                            0.261    44.400
n4526.in[1] (.names)                                             1.014    45.413
n4526.out[0] (.names)                                            0.261    45.674
n4527.in[0] (.names)                                             1.014    46.688
n4527.out[0] (.names)                                            0.261    46.949
n4500.in[0] (.names)                                             1.014    47.963
n4500.out[0] (.names)                                            0.261    48.224
n3336.in[0] (.names)                                             1.014    49.238
n3336.out[0] (.names)                                            0.261    49.499
n3337.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3337.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n347.Q[0] (.latch clocked by pclk)
Endpoint  : n3271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n347.clk[0] (.latch)                                             1.014     1.014
n347.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4581.in[0] (.names)                                             1.014     2.070
n4581.out[0] (.names)                                            0.261     2.331
n4582.in[0] (.names)                                             1.014     3.344
n4582.out[0] (.names)                                            0.261     3.605
n4583.in[0] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4468.in[0] (.names)                                             1.014     5.894
n4468.out[0] (.names)                                            0.261     6.155
n4469.in[3] (.names)                                             1.014     7.169
n4469.out[0] (.names)                                            0.261     7.430
n4470.in[0] (.names)                                             1.014     8.444
n4470.out[0] (.names)                                            0.261     8.705
n4473.in[0] (.names)                                             1.014     9.719
n4473.out[0] (.names)                                            0.261     9.980
n4474.in[0] (.names)                                             1.014    10.993
n4474.out[0] (.names)                                            0.261    11.254
n4476.in[1] (.names)                                             1.014    12.268
n4476.out[0] (.names)                                            0.261    12.529
n4451.in[0] (.names)                                             1.014    13.543
n4451.out[0] (.names)                                            0.261    13.804
n4452.in[3] (.names)                                             1.014    14.818
n4452.out[0] (.names)                                            0.261    15.079
n4464.in[1] (.names)                                             1.014    16.093
n4464.out[0] (.names)                                            0.261    16.354
n4466.in[0] (.names)                                             1.014    17.367
n4466.out[0] (.names)                                            0.261    17.628
n4460.in[1] (.names)                                             1.014    18.642
n4460.out[0] (.names)                                            0.261    18.903
n4461.in[1] (.names)                                             1.014    19.917
n4461.out[0] (.names)                                            0.261    20.178
n4462.in[1] (.names)                                             1.014    21.192
n4462.out[0] (.names)                                            0.261    21.453
n4463.in[1] (.names)                                             1.014    22.467
n4463.out[0] (.names)                                            0.261    22.728
n4490.in[2] (.names)                                             1.014    23.742
n4490.out[0] (.names)                                            0.261    24.003
n4492.in[0] (.names)                                             1.014    25.016
n4492.out[0] (.names)                                            0.261    25.277
n4493.in[0] (.names)                                             1.014    26.291
n4493.out[0] (.names)                                            0.261    26.552
n4494.in[0] (.names)                                             1.014    27.566
n4494.out[0] (.names)                                            0.261    27.827
n4497.in[0] (.names)                                             1.014    28.841
n4497.out[0] (.names)                                            0.261    29.102
n4498.in[0] (.names)                                             1.014    30.116
n4498.out[0] (.names)                                            0.261    30.377
n4503.in[0] (.names)                                             1.014    31.390
n4503.out[0] (.names)                                            0.261    31.651
n4504.in[1] (.names)                                             1.014    32.665
n4504.out[0] (.names)                                            0.261    32.926
n4505.in[0] (.names)                                             1.014    33.940
n4505.out[0] (.names)                                            0.261    34.201
n4506.in[0] (.names)                                             1.014    35.215
n4506.out[0] (.names)                                            0.261    35.476
n4508.in[0] (.names)                                             1.014    36.490
n4508.out[0] (.names)                                            0.261    36.751
n4509.in[0] (.names)                                             1.014    37.765
n4509.out[0] (.names)                                            0.261    38.026
n3240.in[0] (.names)                                             1.014    39.039
n3240.out[0] (.names)                                            0.261    39.300
n4521.in[2] (.names)                                             1.014    40.314
n4521.out[0] (.names)                                            0.261    40.575
n4522.in[1] (.names)                                             1.014    41.589
n4522.out[0] (.names)                                            0.261    41.850
n4524.in[1] (.names)                                             1.014    42.864
n4524.out[0] (.names)                                            0.261    43.125
n4525.in[1] (.names)                                             1.014    44.139
n4525.out[0] (.names)                                            0.261    44.400
n4526.in[1] (.names)                                             1.014    45.413
n4526.out[0] (.names)                                            0.261    45.674
n4527.in[0] (.names)                                             1.014    46.688
n4527.out[0] (.names)                                            0.261    46.949
n4500.in[0] (.names)                                             1.014    47.963
n4500.out[0] (.names)                                            0.261    48.224
n3270.in[1] (.names)                                             1.014    49.238
n3270.out[0] (.names)                                            0.261    49.499
n3271.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3271.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n4290.Q[0] (.latch clocked by pclk)
Endpoint  : n3265.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4290.clk[0] (.latch)                                            1.014     1.014
n4290.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4267.in[0] (.names)                                             1.014     2.070
n4267.out[0] (.names)                                            0.261     2.331
n4291.in[0] (.names)                                             1.014     3.344
n4291.out[0] (.names)                                            0.261     3.605
n4292.in[0] (.names)                                             1.014     4.619
n4292.out[0] (.names)                                            0.261     4.880
n4266.in[1] (.names)                                             1.014     5.894
n4266.out[0] (.names)                                            0.261     6.155
n4305.in[0] (.names)                                             1.014     7.169
n4305.out[0] (.names)                                            0.261     7.430
n4306.in[1] (.names)                                             1.014     8.444
n4306.out[0] (.names)                                            0.261     8.705
n4294.in[3] (.names)                                             1.014     9.719
n4294.out[0] (.names)                                            0.261     9.980
n4295.in[0] (.names)                                             1.014    10.993
n4295.out[0] (.names)                                            0.261    11.254
n4299.in[1] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4308.in[1] (.names)                                             1.014    17.367
n4308.out[0] (.names)                                            0.261    17.628
n4314.in[0] (.names)                                             1.014    18.642
n4314.out[0] (.names)                                            0.261    18.903
n4315.in[1] (.names)                                             1.014    19.917
n4315.out[0] (.names)                                            0.261    20.178
n4318.in[0] (.names)                                             1.014    21.192
n4318.out[0] (.names)                                            0.261    21.453
n4320.in[1] (.names)                                             1.014    22.467
n4320.out[0] (.names)                                            0.261    22.728
n4321.in[0] (.names)                                             1.014    23.742
n4321.out[0] (.names)                                            0.261    24.003
n4322.in[0] (.names)                                             1.014    25.016
n4322.out[0] (.names)                                            0.261    25.277
n4323.in[0] (.names)                                             1.014    26.291
n4323.out[0] (.names)                                            0.261    26.552
n4324.in[0] (.names)                                             1.014    27.566
n4324.out[0] (.names)                                            0.261    27.827
n4325.in[0] (.names)                                             1.014    28.841
n4325.out[0] (.names)                                            0.261    29.102
n4326.in[0] (.names)                                             1.014    30.116
n4326.out[0] (.names)                                            0.261    30.377
n4327.in[0] (.names)                                             1.014    31.390
n4327.out[0] (.names)                                            0.261    31.651
n4328.in[0] (.names)                                             1.014    32.665
n4328.out[0] (.names)                                            0.261    32.926
n4329.in[2] (.names)                                             1.014    33.940
n4329.out[0] (.names)                                            0.261    34.201
n4330.in[1] (.names)                                             1.014    35.215
n4330.out[0] (.names)                                            0.261    35.476
n4331.in[2] (.names)                                             1.014    36.490
n4331.out[0] (.names)                                            0.261    36.751
n4333.in[1] (.names)                                             1.014    37.765
n4333.out[0] (.names)                                            0.261    38.026
n4334.in[0] (.names)                                             1.014    39.039
n4334.out[0] (.names)                                            0.261    39.300
n4335.in[0] (.names)                                             1.014    40.314
n4335.out[0] (.names)                                            0.261    40.575
n4336.in[1] (.names)                                             1.014    41.589
n4336.out[0] (.names)                                            0.261    41.850
n4337.in[0] (.names)                                             1.014    42.864
n4337.out[0] (.names)                                            0.261    43.125
n4338.in[0] (.names)                                             1.014    44.139
n4338.out[0] (.names)                                            0.261    44.400
n4339.in[2] (.names)                                             1.014    45.413
n4339.out[0] (.names)                                            0.261    45.674
n3292.in[0] (.names)                                             1.014    46.688
n3292.out[0] (.names)                                            0.261    46.949
n4342.in[0] (.names)                                             1.014    47.963
n4342.out[0] (.names)                                            0.261    48.224
n3264.in[1] (.names)                                             1.014    49.238
n3264.out[0] (.names)                                            0.261    49.499
n3265.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3265.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n3856.Q[0] (.latch clocked by pclk)
Endpoint  : n4580.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3856.clk[0] (.latch)                                            1.014     1.014
n3856.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3857.in[0] (.names)                                             1.014     2.070
n3857.out[0] (.names)                                            0.261     2.331
n3858.in[3] (.names)                                             1.014     3.344
n3858.out[0] (.names)                                            0.261     3.605
n3859.in[2] (.names)                                             1.014     4.619
n3859.out[0] (.names)                                            0.261     4.880
n3861.in[0] (.names)                                             1.014     5.894
n3861.out[0] (.names)                                            0.261     6.155
n3851.in[0] (.names)                                             1.014     7.169
n3851.out[0] (.names)                                            0.261     7.430
n3919.in[0] (.names)                                             1.014     8.444
n3919.out[0] (.names)                                            0.261     8.705
n3916.in[0] (.names)                                             1.014     9.719
n3916.out[0] (.names)                                            0.261     9.980
n3931.in[1] (.names)                                             1.014    10.993
n3931.out[0] (.names)                                            0.261    11.254
n3932.in[0] (.names)                                             1.014    12.268
n3932.out[0] (.names)                                            0.261    12.529
n3933.in[2] (.names)                                             1.014    13.543
n3933.out[0] (.names)                                            0.261    13.804
n3934.in[0] (.names)                                             1.014    14.818
n3934.out[0] (.names)                                            0.261    15.079
n3935.in[1] (.names)                                             1.014    16.093
n3935.out[0] (.names)                                            0.261    16.354
n3936.in[0] (.names)                                             1.014    17.367
n3936.out[0] (.names)                                            0.261    17.628
n3937.in[0] (.names)                                             1.014    18.642
n3937.out[0] (.names)                                            0.261    18.903
n3985.in[0] (.names)                                             1.014    19.917
n3985.out[0] (.names)                                            0.261    20.178
n3986.in[0] (.names)                                             1.014    21.192
n3986.out[0] (.names)                                            0.261    21.453
n3987.in[1] (.names)                                             1.014    22.467
n3987.out[0] (.names)                                            0.261    22.728
n3990.in[1] (.names)                                             1.014    23.742
n3990.out[0] (.names)                                            0.261    24.003
n3991.in[1] (.names)                                             1.014    25.016
n3991.out[0] (.names)                                            0.261    25.277
n3992.in[0] (.names)                                             1.014    26.291
n3992.out[0] (.names)                                            0.261    26.552
n3995.in[0] (.names)                                             1.014    27.566
n3995.out[0] (.names)                                            0.261    27.827
n4555.in[3] (.names)                                             1.014    28.841
n4555.out[0] (.names)                                            0.261    29.102
n4556.in[3] (.names)                                             1.014    30.116
n4556.out[0] (.names)                                            0.261    30.377
n4557.in[1] (.names)                                             1.014    31.390
n4557.out[0] (.names)                                            0.261    31.651
n4558.in[0] (.names)                                             1.014    32.665
n4558.out[0] (.names)                                            0.261    32.926
n4559.in[0] (.names)                                             1.014    33.940
n4559.out[0] (.names)                                            0.261    34.201
n4560.in[0] (.names)                                             1.014    35.215
n4560.out[0] (.names)                                            0.261    35.476
n4569.in[0] (.names)                                             1.014    36.490
n4569.out[0] (.names)                                            0.261    36.751
n4571.in[0] (.names)                                             1.014    37.765
n4571.out[0] (.names)                                            0.261    38.026
n4572.in[0] (.names)                                             1.014    39.039
n4572.out[0] (.names)                                            0.261    39.300
n4573.in[0] (.names)                                             1.014    40.314
n4573.out[0] (.names)                                            0.261    40.575
n4561.in[1] (.names)                                             1.014    41.589
n4561.out[0] (.names)                                            0.261    41.850
n4562.in[3] (.names)                                             1.014    42.864
n4562.out[0] (.names)                                            0.261    43.125
n4563.in[0] (.names)                                             1.014    44.139
n4563.out[0] (.names)                                            0.261    44.400
n4564.in[0] (.names)                                             1.014    45.413
n4564.out[0] (.names)                                            0.261    45.674
n4565.in[0] (.names)                                             1.014    46.688
n4565.out[0] (.names)                                            0.261    46.949
n3208.in[1] (.names)                                             1.014    47.963
n3208.out[0] (.names)                                            0.261    48.224
n4578.in[3] (.names)                                             1.014    49.238
n4578.out[0] (.names)                                            0.261    49.499
n4580.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4580.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n3856.Q[0] (.latch clocked by pclk)
Endpoint  : n4567.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3856.clk[0] (.latch)                                            1.014     1.014
n3856.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3857.in[0] (.names)                                             1.014     2.070
n3857.out[0] (.names)                                            0.261     2.331
n3858.in[3] (.names)                                             1.014     3.344
n3858.out[0] (.names)                                            0.261     3.605
n3859.in[2] (.names)                                             1.014     4.619
n3859.out[0] (.names)                                            0.261     4.880
n3861.in[0] (.names)                                             1.014     5.894
n3861.out[0] (.names)                                            0.261     6.155
n3851.in[0] (.names)                                             1.014     7.169
n3851.out[0] (.names)                                            0.261     7.430
n3919.in[0] (.names)                                             1.014     8.444
n3919.out[0] (.names)                                            0.261     8.705
n3916.in[0] (.names)                                             1.014     9.719
n3916.out[0] (.names)                                            0.261     9.980
n3931.in[1] (.names)                                             1.014    10.993
n3931.out[0] (.names)                                            0.261    11.254
n3932.in[0] (.names)                                             1.014    12.268
n3932.out[0] (.names)                                            0.261    12.529
n3933.in[2] (.names)                                             1.014    13.543
n3933.out[0] (.names)                                            0.261    13.804
n3934.in[0] (.names)                                             1.014    14.818
n3934.out[0] (.names)                                            0.261    15.079
n3935.in[1] (.names)                                             1.014    16.093
n3935.out[0] (.names)                                            0.261    16.354
n3936.in[0] (.names)                                             1.014    17.367
n3936.out[0] (.names)                                            0.261    17.628
n3937.in[0] (.names)                                             1.014    18.642
n3937.out[0] (.names)                                            0.261    18.903
n3985.in[0] (.names)                                             1.014    19.917
n3985.out[0] (.names)                                            0.261    20.178
n3986.in[0] (.names)                                             1.014    21.192
n3986.out[0] (.names)                                            0.261    21.453
n3987.in[1] (.names)                                             1.014    22.467
n3987.out[0] (.names)                                            0.261    22.728
n3990.in[1] (.names)                                             1.014    23.742
n3990.out[0] (.names)                                            0.261    24.003
n3991.in[1] (.names)                                             1.014    25.016
n3991.out[0] (.names)                                            0.261    25.277
n3992.in[0] (.names)                                             1.014    26.291
n3992.out[0] (.names)                                            0.261    26.552
n3995.in[0] (.names)                                             1.014    27.566
n3995.out[0] (.names)                                            0.261    27.827
n4555.in[3] (.names)                                             1.014    28.841
n4555.out[0] (.names)                                            0.261    29.102
n4556.in[3] (.names)                                             1.014    30.116
n4556.out[0] (.names)                                            0.261    30.377
n4557.in[1] (.names)                                             1.014    31.390
n4557.out[0] (.names)                                            0.261    31.651
n4558.in[0] (.names)                                             1.014    32.665
n4558.out[0] (.names)                                            0.261    32.926
n4559.in[0] (.names)                                             1.014    33.940
n4559.out[0] (.names)                                            0.261    34.201
n4560.in[0] (.names)                                             1.014    35.215
n4560.out[0] (.names)                                            0.261    35.476
n4569.in[0] (.names)                                             1.014    36.490
n4569.out[0] (.names)                                            0.261    36.751
n4571.in[0] (.names)                                             1.014    37.765
n4571.out[0] (.names)                                            0.261    38.026
n4572.in[0] (.names)                                             1.014    39.039
n4572.out[0] (.names)                                            0.261    39.300
n4573.in[0] (.names)                                             1.014    40.314
n4573.out[0] (.names)                                            0.261    40.575
n4561.in[1] (.names)                                             1.014    41.589
n4561.out[0] (.names)                                            0.261    41.850
n4562.in[3] (.names)                                             1.014    42.864
n4562.out[0] (.names)                                            0.261    43.125
n4563.in[0] (.names)                                             1.014    44.139
n4563.out[0] (.names)                                            0.261    44.400
n4564.in[0] (.names)                                             1.014    45.413
n4564.out[0] (.names)                                            0.261    45.674
n4565.in[0] (.names)                                             1.014    46.688
n4565.out[0] (.names)                                            0.261    46.949
n3208.in[1] (.names)                                             1.014    47.963
n3208.out[0] (.names)                                            0.261    48.224
n4566.in[0] (.names)                                             1.014    49.238
n4566.out[0] (.names)                                            0.261    49.499
n4567.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4567.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n1165.Q[0] (.latch clocked by pclk)
Endpoint  : n514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1165.clk[0] (.latch)                                            1.014     1.014
n1165.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2266.in[0] (.names)                                             1.014     2.070
n2266.out[0] (.names)                                            0.261     2.331
n2267.in[0] (.names)                                             1.014     3.344
n2267.out[0] (.names)                                            0.261     3.605
n2268.in[2] (.names)                                             1.014     4.619
n2268.out[0] (.names)                                            0.261     4.880
n2269.in[0] (.names)                                             1.014     5.894
n2269.out[0] (.names)                                            0.261     6.155
n2271.in[1] (.names)                                             1.014     7.169
n2271.out[0] (.names)                                            0.261     7.430
n2272.in[1] (.names)                                             1.014     8.444
n2272.out[0] (.names)                                            0.261     8.705
n2273.in[0] (.names)                                             1.014     9.719
n2273.out[0] (.names)                                            0.261     9.980
n2274.in[0] (.names)                                             1.014    10.993
n2274.out[0] (.names)                                            0.261    11.254
n2281.in[2] (.names)                                             1.014    12.268
n2281.out[0] (.names)                                            0.261    12.529
n2541.in[2] (.names)                                             1.014    13.543
n2541.out[0] (.names)                                            0.261    13.804
n2542.in[3] (.names)                                             1.014    14.818
n2542.out[0] (.names)                                            0.261    15.079
n2545.in[1] (.names)                                             1.014    16.093
n2545.out[0] (.names)                                            0.261    16.354
n2405.in[0] (.names)                                             1.014    17.367
n2405.out[0] (.names)                                            0.261    17.628
n2452.in[2] (.names)                                             1.014    18.642
n2452.out[0] (.names)                                            0.261    18.903
n2497.in[0] (.names)                                             1.014    19.917
n2497.out[0] (.names)                                            0.261    20.178
n2498.in[1] (.names)                                             1.014    21.192
n2498.out[0] (.names)                                            0.261    21.453
n2499.in[0] (.names)                                             1.014    22.467
n2499.out[0] (.names)                                            0.261    22.728
n2501.in[1] (.names)                                             1.014    23.742
n2501.out[0] (.names)                                            0.261    24.003
n2502.in[0] (.names)                                             1.014    25.016
n2502.out[0] (.names)                                            0.261    25.277
n2503.in[1] (.names)                                             1.014    26.291
n2503.out[0] (.names)                                            0.261    26.552
n2504.in[0] (.names)                                             1.014    27.566
n2504.out[0] (.names)                                            0.261    27.827
n2505.in[0] (.names)                                             1.014    28.841
n2505.out[0] (.names)                                            0.261    29.102
n2500.in[0] (.names)                                             1.014    30.116
n2500.out[0] (.names)                                            0.261    30.377
n2453.in[1] (.names)                                             1.014    31.390
n2453.out[0] (.names)                                            0.261    31.651
n2454.in[2] (.names)                                             1.014    32.665
n2454.out[0] (.names)                                            0.261    32.926
n2474.in[0] (.names)                                             1.014    33.940
n2474.out[0] (.names)                                            0.261    34.201
n2477.in[0] (.names)                                             1.014    35.215
n2477.out[0] (.names)                                            0.261    35.476
n2480.in[0] (.names)                                             1.014    36.490
n2480.out[0] (.names)                                            0.261    36.751
n2478.in[1] (.names)                                             1.014    37.765
n2478.out[0] (.names)                                            0.261    38.026
n2479.in[0] (.names)                                             1.014    39.039
n2479.out[0] (.names)                                            0.261    39.300
n2481.in[1] (.names)                                             1.014    40.314
n2481.out[0] (.names)                                            0.261    40.575
n2482.in[1] (.names)                                             1.014    41.589
n2482.out[0] (.names)                                            0.261    41.850
n2488.in[3] (.names)                                             1.014    42.864
n2488.out[0] (.names)                                            0.261    43.125
n2489.in[2] (.names)                                             1.014    44.139
n2489.out[0] (.names)                                            0.261    44.400
n2490.in[0] (.names)                                             1.014    45.413
n2490.out[0] (.names)                                            0.261    45.674
n2491.in[1] (.names)                                             1.014    46.688
n2491.out[0] (.names)                                            0.261    46.949
n1245.in[0] (.names)                                             1.014    47.963
n1245.out[0] (.names)                                            0.261    48.224
n1155.in[0] (.names)                                             1.014    49.238
n1155.out[0] (.names)                                            0.261    49.499
n514.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n514.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n323.Q[0] (.latch clocked by pclk)
Endpoint  : n981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n323.clk[0] (.latch)                                             1.014     1.014
n323.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n368.in[1] (.names)                                              1.014     2.070
n368.out[0] (.names)                                             0.261     2.331
n369.in[1] (.names)                                              1.014     3.344
n369.out[0] (.names)                                             0.261     3.605
n370.in[0] (.names)                                              1.014     4.619
n370.out[0] (.names)                                             0.261     4.880
n372.in[2] (.names)                                              1.014     5.894
n372.out[0] (.names)                                             0.261     6.155
n443.in[0] (.names)                                              1.014     7.169
n443.out[0] (.names)                                             0.261     7.430
n444.in[0] (.names)                                              1.014     8.444
n444.out[0] (.names)                                             0.261     8.705
n418.in[0] (.names)                                              1.014     9.719
n418.out[0] (.names)                                             0.261     9.980
n419.in[0] (.names)                                              1.014    10.993
n419.out[0] (.names)                                             0.261    11.254
n426.in[0] (.names)                                              1.014    12.268
n426.out[0] (.names)                                             0.261    12.529
n427.in[0] (.names)                                              1.014    13.543
n427.out[0] (.names)                                             0.261    13.804
n428.in[1] (.names)                                              1.014    14.818
n428.out[0] (.names)                                             0.261    15.079
n429.in[0] (.names)                                              1.014    16.093
n429.out[0] (.names)                                             0.261    16.354
n430.in[0] (.names)                                              1.014    17.367
n430.out[0] (.names)                                             0.261    17.628
n432.in[0] (.names)                                              1.014    18.642
n432.out[0] (.names)                                             0.261    18.903
n435.in[2] (.names)                                              1.014    19.917
n435.out[0] (.names)                                             0.261    20.178
n378.in[1] (.names)                                              1.014    21.192
n378.out[0] (.names)                                             0.261    21.453
n397.in[0] (.names)                                              1.014    22.467
n397.out[0] (.names)                                             0.261    22.728
n398.in[2] (.names)                                              1.014    23.742
n398.out[0] (.names)                                             0.261    24.003
n399.in[1] (.names)                                              1.014    25.016
n399.out[0] (.names)                                             0.261    25.277
n400.in[0] (.names)                                              1.014    26.291
n400.out[0] (.names)                                             0.261    26.552
n401.in[1] (.names)                                              1.014    27.566
n401.out[0] (.names)                                             0.261    27.827
n402.in[0] (.names)                                              1.014    28.841
n402.out[0] (.names)                                             0.261    29.102
n403.in[0] (.names)                                              1.014    30.116
n403.out[0] (.names)                                             0.261    30.377
n404.in[0] (.names)                                              1.014    31.390
n404.out[0] (.names)                                             0.261    31.651
n405.in[2] (.names)                                              1.014    32.665
n405.out[0] (.names)                                             0.261    32.926
n955.in[0] (.names)                                              1.014    33.940
n955.out[0] (.names)                                             0.261    34.201
n957.in[0] (.names)                                              1.014    35.215
n957.out[0] (.names)                                             0.261    35.476
n958.in[0] (.names)                                              1.014    36.490
n958.out[0] (.names)                                             0.261    36.751
n964.in[1] (.names)                                              1.014    37.765
n964.out[0] (.names)                                             0.261    38.026
n965.in[2] (.names)                                              1.014    39.039
n965.out[0] (.names)                                             0.261    39.300
n967.in[1] (.names)                                              1.014    40.314
n967.out[0] (.names)                                             0.261    40.575
n968.in[2] (.names)                                              1.014    41.589
n968.out[0] (.names)                                             0.261    41.850
n969.in[0] (.names)                                              1.014    42.864
n969.out[0] (.names)                                             0.261    43.125
n971.in[0] (.names)                                              1.014    44.139
n971.out[0] (.names)                                             0.261    44.400
n975.in[0] (.names)                                              1.014    45.413
n975.out[0] (.names)                                             0.261    45.674
n976.in[0] (.names)                                              1.014    46.688
n976.out[0] (.names)                                             0.261    46.949
n977.in[0] (.names)                                              1.014    47.963
n977.out[0] (.names)                                             0.261    48.224
n979.in[0] (.names)                                              1.014    49.238
n979.out[0] (.names)                                             0.261    49.499
n981.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n981.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n323.Q[0] (.latch clocked by pclk)
Endpoint  : n980.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n323.clk[0] (.latch)                                             1.014     1.014
n323.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n368.in[1] (.names)                                              1.014     2.070
n368.out[0] (.names)                                             0.261     2.331
n369.in[1] (.names)                                              1.014     3.344
n369.out[0] (.names)                                             0.261     3.605
n370.in[0] (.names)                                              1.014     4.619
n370.out[0] (.names)                                             0.261     4.880
n372.in[2] (.names)                                              1.014     5.894
n372.out[0] (.names)                                             0.261     6.155
n443.in[0] (.names)                                              1.014     7.169
n443.out[0] (.names)                                             0.261     7.430
n444.in[0] (.names)                                              1.014     8.444
n444.out[0] (.names)                                             0.261     8.705
n418.in[0] (.names)                                              1.014     9.719
n418.out[0] (.names)                                             0.261     9.980
n419.in[0] (.names)                                              1.014    10.993
n419.out[0] (.names)                                             0.261    11.254
n426.in[0] (.names)                                              1.014    12.268
n426.out[0] (.names)                                             0.261    12.529
n427.in[0] (.names)                                              1.014    13.543
n427.out[0] (.names)                                             0.261    13.804
n428.in[1] (.names)                                              1.014    14.818
n428.out[0] (.names)                                             0.261    15.079
n429.in[0] (.names)                                              1.014    16.093
n429.out[0] (.names)                                             0.261    16.354
n430.in[0] (.names)                                              1.014    17.367
n430.out[0] (.names)                                             0.261    17.628
n432.in[0] (.names)                                              1.014    18.642
n432.out[0] (.names)                                             0.261    18.903
n435.in[2] (.names)                                              1.014    19.917
n435.out[0] (.names)                                             0.261    20.178
n378.in[1] (.names)                                              1.014    21.192
n378.out[0] (.names)                                             0.261    21.453
n397.in[0] (.names)                                              1.014    22.467
n397.out[0] (.names)                                             0.261    22.728
n398.in[2] (.names)                                              1.014    23.742
n398.out[0] (.names)                                             0.261    24.003
n399.in[1] (.names)                                              1.014    25.016
n399.out[0] (.names)                                             0.261    25.277
n400.in[0] (.names)                                              1.014    26.291
n400.out[0] (.names)                                             0.261    26.552
n401.in[1] (.names)                                              1.014    27.566
n401.out[0] (.names)                                             0.261    27.827
n402.in[0] (.names)                                              1.014    28.841
n402.out[0] (.names)                                             0.261    29.102
n403.in[0] (.names)                                              1.014    30.116
n403.out[0] (.names)                                             0.261    30.377
n404.in[0] (.names)                                              1.014    31.390
n404.out[0] (.names)                                             0.261    31.651
n405.in[2] (.names)                                              1.014    32.665
n405.out[0] (.names)                                             0.261    32.926
n955.in[0] (.names)                                              1.014    33.940
n955.out[0] (.names)                                             0.261    34.201
n957.in[0] (.names)                                              1.014    35.215
n957.out[0] (.names)                                             0.261    35.476
n958.in[0] (.names)                                              1.014    36.490
n958.out[0] (.names)                                             0.261    36.751
n964.in[1] (.names)                                              1.014    37.765
n964.out[0] (.names)                                             0.261    38.026
n965.in[2] (.names)                                              1.014    39.039
n965.out[0] (.names)                                             0.261    39.300
n967.in[1] (.names)                                              1.014    40.314
n967.out[0] (.names)                                             0.261    40.575
n968.in[2] (.names)                                              1.014    41.589
n968.out[0] (.names)                                             0.261    41.850
n969.in[0] (.names)                                              1.014    42.864
n969.out[0] (.names)                                             0.261    43.125
n971.in[0] (.names)                                              1.014    44.139
n971.out[0] (.names)                                             0.261    44.400
n975.in[0] (.names)                                              1.014    45.413
n975.out[0] (.names)                                             0.261    45.674
n976.in[0] (.names)                                              1.014    46.688
n976.out[0] (.names)                                             0.261    46.949
n977.in[0] (.names)                                              1.014    47.963
n977.out[0] (.names)                                             0.261    48.224
n979.in[0] (.names)                                              1.014    49.238
n979.out[0] (.names)                                             0.261    49.499
n980.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n980.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n316.Q[0] (.latch clocked by pclk)
Endpoint  : n1138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n316.clk[0] (.latch)                                             1.014     1.014
n316.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1299.in[0] (.names)                                             1.014     2.070
n1299.out[0] (.names)                                            0.261     2.331
n1302.in[0] (.names)                                             1.014     3.344
n1302.out[0] (.names)                                            0.261     3.605
n1300.in[2] (.names)                                             1.014     4.619
n1300.out[0] (.names)                                            0.261     4.880
n1301.in[0] (.names)                                             1.014     5.894
n1301.out[0] (.names)                                            0.261     6.155
n1306.in[0] (.names)                                             1.014     7.169
n1306.out[0] (.names)                                            0.261     7.430
n1308.in[0] (.names)                                             1.014     8.444
n1308.out[0] (.names)                                            0.261     8.705
n1416.in[2] (.names)                                             1.014     9.719
n1416.out[0] (.names)                                            0.261     9.980
n1421.in[0] (.names)                                             1.014    10.993
n1421.out[0] (.names)                                            0.261    11.254
n1422.in[0] (.names)                                             1.014    12.268
n1422.out[0] (.names)                                            0.261    12.529
n1423.in[0] (.names)                                             1.014    13.543
n1423.out[0] (.names)                                            0.261    13.804
n1311.in[0] (.names)                                             1.014    14.818
n1311.out[0] (.names)                                            0.261    15.079
n1424.in[0] (.names)                                             1.014    16.093
n1424.out[0] (.names)                                            0.261    16.354
n1330.in[0] (.names)                                             1.014    17.367
n1330.out[0] (.names)                                            0.261    17.628
n1406.in[0] (.names)                                             1.014    18.642
n1406.out[0] (.names)                                            0.261    18.903
n1407.in[0] (.names)                                             1.014    19.917
n1407.out[0] (.names)                                            0.261    20.178
n1409.in[0] (.names)                                             1.014    21.192
n1409.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1411.in[0] (.names)                                             1.014    23.742
n1411.out[0] (.names)                                            0.261    24.003
n1412.in[0] (.names)                                             1.014    25.016
n1412.out[0] (.names)                                            0.261    25.277
n1413.in[0] (.names)                                             1.014    26.291
n1413.out[0] (.names)                                            0.261    26.552
n1414.in[0] (.names)                                             1.014    27.566
n1414.out[0] (.names)                                            0.261    27.827
n1415.in[0] (.names)                                             1.014    28.841
n1415.out[0] (.names)                                            0.261    29.102
n2007.in[0] (.names)                                             1.014    30.116
n2007.out[0] (.names)                                            0.261    30.377
n1945.in[0] (.names)                                             1.014    31.390
n1945.out[0] (.names)                                            0.261    31.651
n1970.in[0] (.names)                                             1.014    32.665
n1970.out[0] (.names)                                            0.261    32.926
n1971.in[3] (.names)                                             1.014    33.940
n1971.out[0] (.names)                                            0.261    34.201
n1972.in[2] (.names)                                             1.014    35.215
n1972.out[0] (.names)                                            0.261    35.476
n1978.in[1] (.names)                                             1.014    36.490
n1978.out[0] (.names)                                            0.261    36.751
n1980.in[0] (.names)                                             1.014    37.765
n1980.out[0] (.names)                                            0.261    38.026
n1982.in[0] (.names)                                             1.014    39.039
n1982.out[0] (.names)                                            0.261    39.300
n1983.in[0] (.names)                                             1.014    40.314
n1983.out[0] (.names)                                            0.261    40.575
n1984.in[0] (.names)                                             1.014    41.589
n1984.out[0] (.names)                                            0.261    41.850
n1985.in[0] (.names)                                             1.014    42.864
n1985.out[0] (.names)                                            0.261    43.125
n1990.in[1] (.names)                                             1.014    44.139
n1990.out[0] (.names)                                            0.261    44.400
n1987.in[0] (.names)                                             1.014    45.413
n1987.out[0] (.names)                                            0.261    45.674
n1994.in[0] (.names)                                             1.014    46.688
n1994.out[0] (.names)                                            0.261    46.949
n1995.in[0] (.names)                                             1.014    47.963
n1995.out[0] (.names)                                            0.261    48.224
n1137.in[1] (.names)                                             1.014    49.238
n1137.out[0] (.names)                                            0.261    49.499
n1138.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1138.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n316.Q[0] (.latch clocked by pclk)
Endpoint  : n1195.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n316.clk[0] (.latch)                                             1.014     1.014
n316.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1299.in[0] (.names)                                             1.014     2.070
n1299.out[0] (.names)                                            0.261     2.331
n1302.in[0] (.names)                                             1.014     3.344
n1302.out[0] (.names)                                            0.261     3.605
n1300.in[2] (.names)                                             1.014     4.619
n1300.out[0] (.names)                                            0.261     4.880
n1301.in[0] (.names)                                             1.014     5.894
n1301.out[0] (.names)                                            0.261     6.155
n1306.in[0] (.names)                                             1.014     7.169
n1306.out[0] (.names)                                            0.261     7.430
n1308.in[0] (.names)                                             1.014     8.444
n1308.out[0] (.names)                                            0.261     8.705
n1416.in[2] (.names)                                             1.014     9.719
n1416.out[0] (.names)                                            0.261     9.980
n1421.in[0] (.names)                                             1.014    10.993
n1421.out[0] (.names)                                            0.261    11.254
n1422.in[0] (.names)                                             1.014    12.268
n1422.out[0] (.names)                                            0.261    12.529
n1423.in[0] (.names)                                             1.014    13.543
n1423.out[0] (.names)                                            0.261    13.804
n1311.in[0] (.names)                                             1.014    14.818
n1311.out[0] (.names)                                            0.261    15.079
n1424.in[0] (.names)                                             1.014    16.093
n1424.out[0] (.names)                                            0.261    16.354
n1330.in[0] (.names)                                             1.014    17.367
n1330.out[0] (.names)                                            0.261    17.628
n1406.in[0] (.names)                                             1.014    18.642
n1406.out[0] (.names)                                            0.261    18.903
n1407.in[0] (.names)                                             1.014    19.917
n1407.out[0] (.names)                                            0.261    20.178
n1409.in[0] (.names)                                             1.014    21.192
n1409.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1411.in[0] (.names)                                             1.014    23.742
n1411.out[0] (.names)                                            0.261    24.003
n1412.in[0] (.names)                                             1.014    25.016
n1412.out[0] (.names)                                            0.261    25.277
n1413.in[0] (.names)                                             1.014    26.291
n1413.out[0] (.names)                                            0.261    26.552
n1414.in[0] (.names)                                             1.014    27.566
n1414.out[0] (.names)                                            0.261    27.827
n1415.in[0] (.names)                                             1.014    28.841
n1415.out[0] (.names)                                            0.261    29.102
n2007.in[0] (.names)                                             1.014    30.116
n2007.out[0] (.names)                                            0.261    30.377
n1945.in[0] (.names)                                             1.014    31.390
n1945.out[0] (.names)                                            0.261    31.651
n1970.in[0] (.names)                                             1.014    32.665
n1970.out[0] (.names)                                            0.261    32.926
n1971.in[3] (.names)                                             1.014    33.940
n1971.out[0] (.names)                                            0.261    34.201
n1972.in[2] (.names)                                             1.014    35.215
n1972.out[0] (.names)                                            0.261    35.476
n1978.in[1] (.names)                                             1.014    36.490
n1978.out[0] (.names)                                            0.261    36.751
n1980.in[0] (.names)                                             1.014    37.765
n1980.out[0] (.names)                                            0.261    38.026
n1982.in[0] (.names)                                             1.014    39.039
n1982.out[0] (.names)                                            0.261    39.300
n1983.in[0] (.names)                                             1.014    40.314
n1983.out[0] (.names)                                            0.261    40.575
n1984.in[0] (.names)                                             1.014    41.589
n1984.out[0] (.names)                                            0.261    41.850
n1985.in[0] (.names)                                             1.014    42.864
n1985.out[0] (.names)                                            0.261    43.125
n1990.in[1] (.names)                                             1.014    44.139
n1990.out[0] (.names)                                            0.261    44.400
n1987.in[0] (.names)                                             1.014    45.413
n1987.out[0] (.names)                                            0.261    45.674
n1994.in[0] (.names)                                             1.014    46.688
n1994.out[0] (.names)                                            0.261    46.949
n1995.in[0] (.names)                                             1.014    47.963
n1995.out[0] (.names)                                            0.261    48.224
n1194.in[0] (.names)                                             1.014    49.238
n1194.out[0] (.names)                                            0.261    49.499
n1195.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1195.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n316.Q[0] (.latch clocked by pclk)
Endpoint  : n1992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n316.clk[0] (.latch)                                             1.014     1.014
n316.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1299.in[0] (.names)                                             1.014     2.070
n1299.out[0] (.names)                                            0.261     2.331
n1302.in[0] (.names)                                             1.014     3.344
n1302.out[0] (.names)                                            0.261     3.605
n1300.in[2] (.names)                                             1.014     4.619
n1300.out[0] (.names)                                            0.261     4.880
n1301.in[0] (.names)                                             1.014     5.894
n1301.out[0] (.names)                                            0.261     6.155
n1306.in[0] (.names)                                             1.014     7.169
n1306.out[0] (.names)                                            0.261     7.430
n1308.in[0] (.names)                                             1.014     8.444
n1308.out[0] (.names)                                            0.261     8.705
n1416.in[2] (.names)                                             1.014     9.719
n1416.out[0] (.names)                                            0.261     9.980
n1421.in[0] (.names)                                             1.014    10.993
n1421.out[0] (.names)                                            0.261    11.254
n1422.in[0] (.names)                                             1.014    12.268
n1422.out[0] (.names)                                            0.261    12.529
n1423.in[0] (.names)                                             1.014    13.543
n1423.out[0] (.names)                                            0.261    13.804
n1311.in[0] (.names)                                             1.014    14.818
n1311.out[0] (.names)                                            0.261    15.079
n1424.in[0] (.names)                                             1.014    16.093
n1424.out[0] (.names)                                            0.261    16.354
n1330.in[0] (.names)                                             1.014    17.367
n1330.out[0] (.names)                                            0.261    17.628
n1406.in[0] (.names)                                             1.014    18.642
n1406.out[0] (.names)                                            0.261    18.903
n1407.in[0] (.names)                                             1.014    19.917
n1407.out[0] (.names)                                            0.261    20.178
n1409.in[0] (.names)                                             1.014    21.192
n1409.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1411.in[0] (.names)                                             1.014    23.742
n1411.out[0] (.names)                                            0.261    24.003
n1412.in[0] (.names)                                             1.014    25.016
n1412.out[0] (.names)                                            0.261    25.277
n1413.in[0] (.names)                                             1.014    26.291
n1413.out[0] (.names)                                            0.261    26.552
n1414.in[0] (.names)                                             1.014    27.566
n1414.out[0] (.names)                                            0.261    27.827
n1415.in[0] (.names)                                             1.014    28.841
n1415.out[0] (.names)                                            0.261    29.102
n2007.in[0] (.names)                                             1.014    30.116
n2007.out[0] (.names)                                            0.261    30.377
n1945.in[0] (.names)                                             1.014    31.390
n1945.out[0] (.names)                                            0.261    31.651
n1970.in[0] (.names)                                             1.014    32.665
n1970.out[0] (.names)                                            0.261    32.926
n1971.in[3] (.names)                                             1.014    33.940
n1971.out[0] (.names)                                            0.261    34.201
n1972.in[2] (.names)                                             1.014    35.215
n1972.out[0] (.names)                                            0.261    35.476
n1978.in[1] (.names)                                             1.014    36.490
n1978.out[0] (.names)                                            0.261    36.751
n1980.in[0] (.names)                                             1.014    37.765
n1980.out[0] (.names)                                            0.261    38.026
n1982.in[0] (.names)                                             1.014    39.039
n1982.out[0] (.names)                                            0.261    39.300
n1983.in[0] (.names)                                             1.014    40.314
n1983.out[0] (.names)                                            0.261    40.575
n1984.in[0] (.names)                                             1.014    41.589
n1984.out[0] (.names)                                            0.261    41.850
n1985.in[0] (.names)                                             1.014    42.864
n1985.out[0] (.names)                                            0.261    43.125
n1990.in[1] (.names)                                             1.014    44.139
n1990.out[0] (.names)                                            0.261    44.400
n1987.in[0] (.names)                                             1.014    45.413
n1987.out[0] (.names)                                            0.261    45.674
n1989.in[0] (.names)                                             1.014    46.688
n1989.out[0] (.names)                                            0.261    46.949
n1965.in[2] (.names)                                             1.014    47.963
n1965.out[0] (.names)                                            0.261    48.224
n1991.in[0] (.names)                                             1.014    49.238
n1991.out[0] (.names)                                            0.261    49.499
n1992.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1992.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n316.Q[0] (.latch clocked by pclk)
Endpoint  : n1966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n316.clk[0] (.latch)                                             1.014     1.014
n316.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1299.in[0] (.names)                                             1.014     2.070
n1299.out[0] (.names)                                            0.261     2.331
n1302.in[0] (.names)                                             1.014     3.344
n1302.out[0] (.names)                                            0.261     3.605
n1300.in[2] (.names)                                             1.014     4.619
n1300.out[0] (.names)                                            0.261     4.880
n1301.in[0] (.names)                                             1.014     5.894
n1301.out[0] (.names)                                            0.261     6.155
n1306.in[0] (.names)                                             1.014     7.169
n1306.out[0] (.names)                                            0.261     7.430
n1308.in[0] (.names)                                             1.014     8.444
n1308.out[0] (.names)                                            0.261     8.705
n1416.in[2] (.names)                                             1.014     9.719
n1416.out[0] (.names)                                            0.261     9.980
n1421.in[0] (.names)                                             1.014    10.993
n1421.out[0] (.names)                                            0.261    11.254
n1422.in[0] (.names)                                             1.014    12.268
n1422.out[0] (.names)                                            0.261    12.529
n1423.in[0] (.names)                                             1.014    13.543
n1423.out[0] (.names)                                            0.261    13.804
n1311.in[0] (.names)                                             1.014    14.818
n1311.out[0] (.names)                                            0.261    15.079
n1424.in[0] (.names)                                             1.014    16.093
n1424.out[0] (.names)                                            0.261    16.354
n1330.in[0] (.names)                                             1.014    17.367
n1330.out[0] (.names)                                            0.261    17.628
n1406.in[0] (.names)                                             1.014    18.642
n1406.out[0] (.names)                                            0.261    18.903
n1407.in[0] (.names)                                             1.014    19.917
n1407.out[0] (.names)                                            0.261    20.178
n1409.in[0] (.names)                                             1.014    21.192
n1409.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1411.in[0] (.names)                                             1.014    23.742
n1411.out[0] (.names)                                            0.261    24.003
n1412.in[0] (.names)                                             1.014    25.016
n1412.out[0] (.names)                                            0.261    25.277
n1413.in[0] (.names)                                             1.014    26.291
n1413.out[0] (.names)                                            0.261    26.552
n1414.in[0] (.names)                                             1.014    27.566
n1414.out[0] (.names)                                            0.261    27.827
n1415.in[0] (.names)                                             1.014    28.841
n1415.out[0] (.names)                                            0.261    29.102
n2007.in[0] (.names)                                             1.014    30.116
n2007.out[0] (.names)                                            0.261    30.377
n1945.in[0] (.names)                                             1.014    31.390
n1945.out[0] (.names)                                            0.261    31.651
n1970.in[0] (.names)                                             1.014    32.665
n1970.out[0] (.names)                                            0.261    32.926
n1971.in[3] (.names)                                             1.014    33.940
n1971.out[0] (.names)                                            0.261    34.201
n1972.in[2] (.names)                                             1.014    35.215
n1972.out[0] (.names)                                            0.261    35.476
n1978.in[1] (.names)                                             1.014    36.490
n1978.out[0] (.names)                                            0.261    36.751
n1980.in[0] (.names)                                             1.014    37.765
n1980.out[0] (.names)                                            0.261    38.026
n1982.in[0] (.names)                                             1.014    39.039
n1982.out[0] (.names)                                            0.261    39.300
n1983.in[0] (.names)                                             1.014    40.314
n1983.out[0] (.names)                                            0.261    40.575
n1984.in[0] (.names)                                             1.014    41.589
n1984.out[0] (.names)                                            0.261    41.850
n1985.in[0] (.names)                                             1.014    42.864
n1985.out[0] (.names)                                            0.261    43.125
n1990.in[1] (.names)                                             1.014    44.139
n1990.out[0] (.names)                                            0.261    44.400
n1987.in[0] (.names)                                             1.014    45.413
n1987.out[0] (.names)                                            0.261    45.674
n1989.in[0] (.names)                                             1.014    46.688
n1989.out[0] (.names)                                            0.261    46.949
n1965.in[2] (.names)                                             1.014    47.963
n1965.out[0] (.names)                                            0.261    48.224
n1261.in[0] (.names)                                             1.014    49.238
n1261.out[0] (.names)                                            0.261    49.499
n1966.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1966.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n316.Q[0] (.latch clocked by pclk)
Endpoint  : n1262.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n316.clk[0] (.latch)                                             1.014     1.014
n316.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1299.in[0] (.names)                                             1.014     2.070
n1299.out[0] (.names)                                            0.261     2.331
n1302.in[0] (.names)                                             1.014     3.344
n1302.out[0] (.names)                                            0.261     3.605
n1300.in[2] (.names)                                             1.014     4.619
n1300.out[0] (.names)                                            0.261     4.880
n1301.in[0] (.names)                                             1.014     5.894
n1301.out[0] (.names)                                            0.261     6.155
n1306.in[0] (.names)                                             1.014     7.169
n1306.out[0] (.names)                                            0.261     7.430
n1308.in[0] (.names)                                             1.014     8.444
n1308.out[0] (.names)                                            0.261     8.705
n1416.in[2] (.names)                                             1.014     9.719
n1416.out[0] (.names)                                            0.261     9.980
n1421.in[0] (.names)                                             1.014    10.993
n1421.out[0] (.names)                                            0.261    11.254
n1422.in[0] (.names)                                             1.014    12.268
n1422.out[0] (.names)                                            0.261    12.529
n1423.in[0] (.names)                                             1.014    13.543
n1423.out[0] (.names)                                            0.261    13.804
n1311.in[0] (.names)                                             1.014    14.818
n1311.out[0] (.names)                                            0.261    15.079
n1424.in[0] (.names)                                             1.014    16.093
n1424.out[0] (.names)                                            0.261    16.354
n1330.in[0] (.names)                                             1.014    17.367
n1330.out[0] (.names)                                            0.261    17.628
n1406.in[0] (.names)                                             1.014    18.642
n1406.out[0] (.names)                                            0.261    18.903
n1407.in[0] (.names)                                             1.014    19.917
n1407.out[0] (.names)                                            0.261    20.178
n1409.in[0] (.names)                                             1.014    21.192
n1409.out[0] (.names)                                            0.261    21.453
n1357.in[0] (.names)                                             1.014    22.467
n1357.out[0] (.names)                                            0.261    22.728
n1411.in[0] (.names)                                             1.014    23.742
n1411.out[0] (.names)                                            0.261    24.003
n1412.in[0] (.names)                                             1.014    25.016
n1412.out[0] (.names)                                            0.261    25.277
n1413.in[0] (.names)                                             1.014    26.291
n1413.out[0] (.names)                                            0.261    26.552
n1414.in[0] (.names)                                             1.014    27.566
n1414.out[0] (.names)                                            0.261    27.827
n1415.in[0] (.names)                                             1.014    28.841
n1415.out[0] (.names)                                            0.261    29.102
n2007.in[0] (.names)                                             1.014    30.116
n2007.out[0] (.names)                                            0.261    30.377
n1945.in[0] (.names)                                             1.014    31.390
n1945.out[0] (.names)                                            0.261    31.651
n1970.in[0] (.names)                                             1.014    32.665
n1970.out[0] (.names)                                            0.261    32.926
n1971.in[3] (.names)                                             1.014    33.940
n1971.out[0] (.names)                                            0.261    34.201
n1972.in[2] (.names)                                             1.014    35.215
n1972.out[0] (.names)                                            0.261    35.476
n1978.in[1] (.names)                                             1.014    36.490
n1978.out[0] (.names)                                            0.261    36.751
n1980.in[0] (.names)                                             1.014    37.765
n1980.out[0] (.names)                                            0.261    38.026
n1982.in[0] (.names)                                             1.014    39.039
n1982.out[0] (.names)                                            0.261    39.300
n1983.in[0] (.names)                                             1.014    40.314
n1983.out[0] (.names)                                            0.261    40.575
n1984.in[0] (.names)                                             1.014    41.589
n1984.out[0] (.names)                                            0.261    41.850
n1985.in[0] (.names)                                             1.014    42.864
n1985.out[0] (.names)                                            0.261    43.125
n1990.in[1] (.names)                                             1.014    44.139
n1990.out[0] (.names)                                            0.261    44.400
n1987.in[0] (.names)                                             1.014    45.413
n1987.out[0] (.names)                                            0.261    45.674
n1989.in[0] (.names)                                             1.014    46.688
n1989.out[0] (.names)                                            0.261    46.949
n1965.in[2] (.names)                                             1.014    47.963
n1965.out[0] (.names)                                            0.261    48.224
n1261.in[0] (.names)                                             1.014    49.238
n1261.out[0] (.names)                                            0.261    49.499
n1262.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1262.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n6925.Q[0] (.latch clocked by pclk)
Endpoint  : n6676.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6925.clk[0] (.latch)                                            1.014     1.014
n6925.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6928.in[0] (.names)                                             1.014     2.070
n6928.out[0] (.names)                                            0.261     2.331
n6893.in[0] (.names)                                             1.014     3.344
n6893.out[0] (.names)                                            0.261     3.605
n6894.in[0] (.names)                                             1.014     4.619
n6894.out[0] (.names)                                            0.261     4.880
n6895.in[0] (.names)                                             1.014     5.894
n6895.out[0] (.names)                                            0.261     6.155
n6911.in[1] (.names)                                             1.014     7.169
n6911.out[0] (.names)                                            0.261     7.430
n6912.in[0] (.names)                                             1.014     8.444
n6912.out[0] (.names)                                            0.261     8.705
n6914.in[0] (.names)                                             1.014     9.719
n6914.out[0] (.names)                                            0.261     9.980
n6915.in[0] (.names)                                             1.014    10.993
n6915.out[0] (.names)                                            0.261    11.254
n6918.in[2] (.names)                                             1.014    12.268
n6918.out[0] (.names)                                            0.261    12.529
n6899.in[2] (.names)                                             1.014    13.543
n6899.out[0] (.names)                                            0.261    13.804
n6964.in[3] (.names)                                             1.014    14.818
n6964.out[0] (.names)                                            0.261    15.079
n6969.in[1] (.names)                                             1.014    16.093
n6969.out[0] (.names)                                            0.261    16.354
n6970.in[0] (.names)                                             1.014    17.367
n6970.out[0] (.names)                                            0.261    17.628
n6971.in[0] (.names)                                             1.014    18.642
n6971.out[0] (.names)                                            0.261    18.903
n6973.in[2] (.names)                                             1.014    19.917
n6973.out[0] (.names)                                            0.261    20.178
n6926.in[0] (.names)                                             1.014    21.192
n6926.out[0] (.names)                                            0.261    21.453
n7011.in[0] (.names)                                             1.014    22.467
n7011.out[0] (.names)                                            0.261    22.728
n7013.in[2] (.names)                                             1.014    23.742
n7013.out[0] (.names)                                            0.261    24.003
n7014.in[1] (.names)                                             1.014    25.016
n7014.out[0] (.names)                                            0.261    25.277
n7015.in[0] (.names)                                             1.014    26.291
n7015.out[0] (.names)                                            0.261    26.552
n7016.in[1] (.names)                                             1.014    27.566
n7016.out[0] (.names)                                            0.261    27.827
n7017.in[0] (.names)                                             1.014    28.841
n7017.out[0] (.names)                                            0.261    29.102
n7018.in[0] (.names)                                             1.014    30.116
n7018.out[0] (.names)                                            0.261    30.377
n7020.in[0] (.names)                                             1.014    31.390
n7020.out[0] (.names)                                            0.261    31.651
n7021.in[0] (.names)                                             1.014    32.665
n7021.out[0] (.names)                                            0.261    32.926
n7023.in[0] (.names)                                             1.014    33.940
n7023.out[0] (.names)                                            0.261    34.201
n7024.in[0] (.names)                                             1.014    35.215
n7024.out[0] (.names)                                            0.261    35.476
n7025.in[0] (.names)                                             1.014    36.490
n7025.out[0] (.names)                                            0.261    36.751
n7026.in[0] (.names)                                             1.014    37.765
n7026.out[0] (.names)                                            0.261    38.026
n7027.in[1] (.names)                                             1.014    39.039
n7027.out[0] (.names)                                            0.261    39.300
n7028.in[2] (.names)                                             1.014    40.314
n7028.out[0] (.names)                                            0.261    40.575
n242.in[0] (.names)                                              1.014    41.589
n242.out[0] (.names)                                             0.261    41.850
n7029.in[2] (.names)                                             1.014    42.864
n7029.out[0] (.names)                                            0.261    43.125
n7032.in[0] (.names)                                             1.014    44.139
n7032.out[0] (.names)                                            0.261    44.400
n7030.in[1] (.names)                                             1.014    45.413
n7030.out[0] (.names)                                            0.261    45.674
n6950.in[0] (.names)                                             1.014    46.688
n6950.out[0] (.names)                                            0.261    46.949
n7031.in[0] (.names)                                             1.014    47.963
n7031.out[0] (.names)                                            0.261    48.224
n6675.in[1] (.names)                                             1.014    49.238
n6675.out[0] (.names)                                            0.261    49.499
n6676.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6676.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n9818.Q[0] (.latch clocked by pclk)
Endpoint  : n8499.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9818.clk[0] (.latch)                                            1.014     1.014
n9818.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9819.in[0] (.names)                                             1.014     2.070
n9819.out[0] (.names)                                            0.261     2.331
n9834.in[0] (.names)                                             1.014     3.344
n9834.out[0] (.names)                                            0.261     3.605
n9836.in[0] (.names)                                             1.014     4.619
n9836.out[0] (.names)                                            0.261     4.880
n9693.in[1] (.names)                                             1.014     5.894
n9693.out[0] (.names)                                            0.261     6.155
n9694.in[1] (.names)                                             1.014     7.169
n9694.out[0] (.names)                                            0.261     7.430
n9695.in[0] (.names)                                             1.014     8.444
n9695.out[0] (.names)                                            0.261     8.705
n9696.in[0] (.names)                                             1.014     9.719
n9696.out[0] (.names)                                            0.261     9.980
n9697.in[0] (.names)                                             1.014    10.993
n9697.out[0] (.names)                                            0.261    11.254
n9698.in[0] (.names)                                             1.014    12.268
n9698.out[0] (.names)                                            0.261    12.529
n9701.in[0] (.names)                                             1.014    13.543
n9701.out[0] (.names)                                            0.261    13.804
n9702.in[0] (.names)                                             1.014    14.818
n9702.out[0] (.names)                                            0.261    15.079
n9703.in[0] (.names)                                             1.014    16.093
n9703.out[0] (.names)                                            0.261    16.354
n9706.in[0] (.names)                                             1.014    17.367
n9706.out[0] (.names)                                            0.261    17.628
n9730.in[2] (.names)                                             1.014    18.642
n9730.out[0] (.names)                                            0.261    18.903
n9732.in[0] (.names)                                             1.014    19.917
n9732.out[0] (.names)                                            0.261    20.178
n9709.in[0] (.names)                                             1.014    21.192
n9709.out[0] (.names)                                            0.261    21.453
n9733.in[0] (.names)                                             1.014    22.467
n9733.out[0] (.names)                                            0.261    22.728
n9734.in[1] (.names)                                             1.014    23.742
n9734.out[0] (.names)                                            0.261    24.003
n9654.in[0] (.names)                                             1.014    25.016
n9654.out[0] (.names)                                            0.261    25.277
n9655.in[2] (.names)                                             1.014    26.291
n9655.out[0] (.names)                                            0.261    26.552
n9676.in[1] (.names)                                             1.014    27.566
n9676.out[0] (.names)                                            0.261    27.827
n9685.in[0] (.names)                                             1.014    28.841
n9685.out[0] (.names)                                            0.261    29.102
n9598.in[1] (.names)                                             1.014    30.116
n9598.out[0] (.names)                                            0.261    30.377
n9671.in[1] (.names)                                             1.014    31.390
n9671.out[0] (.names)                                            0.261    31.651
n9672.in[0] (.names)                                             1.014    32.665
n9672.out[0] (.names)                                            0.261    32.926
n9615.in[1] (.names)                                             1.014    33.940
n9615.out[0] (.names)                                            0.261    34.201
n9679.in[1] (.names)                                             1.014    35.215
n9679.out[0] (.names)                                            0.261    35.476
n9682.in[0] (.names)                                             1.014    36.490
n9682.out[0] (.names)                                            0.261    36.751
n9686.in[2] (.names)                                             1.014    37.765
n9686.out[0] (.names)                                            0.261    38.026
n9638.in[0] (.names)                                             1.014    39.039
n9638.out[0] (.names)                                            0.261    39.300
n9639.in[3] (.names)                                             1.014    40.314
n9639.out[0] (.names)                                            0.261    40.575
n9647.in[0] (.names)                                             1.014    41.589
n9647.out[0] (.names)                                            0.261    41.850
n9618.in[0] (.names)                                             1.014    42.864
n9618.out[0] (.names)                                            0.261    43.125
n9648.in[0] (.names)                                             1.014    44.139
n9648.out[0] (.names)                                            0.261    44.400
n8566.in[0] (.names)                                             1.014    45.413
n8566.out[0] (.names)                                            0.261    45.674
n9649.in[0] (.names)                                             1.014    46.688
n9649.out[0] (.names)                                            0.261    46.949
n9650.in[0] (.names)                                             1.014    47.963
n9650.out[0] (.names)                                            0.261    48.224
n8498.in[0] (.names)                                             1.014    49.238
n8498.out[0] (.names)                                            0.261    49.499
n8499.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8499.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n20521.Q[0] (.latch clocked by pclk)
Endpoint  : n20623.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n20521.clk[0] (.latch)                                           1.014     1.014
n20521.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n20486.in[0] (.names)                                            1.014     2.070
n20486.out[0] (.names)                                           0.261     2.331
n20487.in[2] (.names)                                            1.014     3.344
n20487.out[0] (.names)                                           0.261     3.605
n20488.in[1] (.names)                                            1.014     4.619
n20488.out[0] (.names)                                           0.261     4.880
n20528.in[2] (.names)                                            1.014     5.894
n20528.out[0] (.names)                                           0.261     6.155
n20529.in[1] (.names)                                            1.014     7.169
n20529.out[0] (.names)                                           0.261     7.430
n20530.in[0] (.names)                                            1.014     8.444
n20530.out[0] (.names)                                           0.261     8.705
n20531.in[0] (.names)                                            1.014     9.719
n20531.out[0] (.names)                                           0.261     9.980
n20532.in[0] (.names)                                            1.014    10.993
n20532.out[0] (.names)                                           0.261    11.254
n20491.in[0] (.names)                                            1.014    12.268
n20491.out[0] (.names)                                           0.261    12.529
n20573.in[2] (.names)                                            1.014    13.543
n20573.out[0] (.names)                                           0.261    13.804
n20574.in[1] (.names)                                            1.014    14.818
n20574.out[0] (.names)                                           0.261    15.079
n20575.in[2] (.names)                                            1.014    16.093
n20575.out[0] (.names)                                           0.261    16.354
n20577.in[0] (.names)                                            1.014    17.367
n20577.out[0] (.names)                                           0.261    17.628
n20579.in[0] (.names)                                            1.014    18.642
n20579.out[0] (.names)                                           0.261    18.903
n20581.in[0] (.names)                                            1.014    19.917
n20581.out[0] (.names)                                           0.261    20.178
n20582.in[0] (.names)                                            1.014    21.192
n20582.out[0] (.names)                                           0.261    21.453
n20604.in[0] (.names)                                            1.014    22.467
n20604.out[0] (.names)                                           0.261    22.728
n20605.in[0] (.names)                                            1.014    23.742
n20605.out[0] (.names)                                           0.261    24.003
n20606.in[0] (.names)                                            1.014    25.016
n20606.out[0] (.names)                                           0.261    25.277
n20607.in[2] (.names)                                            1.014    26.291
n20607.out[0] (.names)                                           0.261    26.552
n20608.in[1] (.names)                                            1.014    27.566
n20608.out[0] (.names)                                           0.261    27.827
n20609.in[2] (.names)                                            1.014    28.841
n20609.out[0] (.names)                                           0.261    29.102
n20610.in[1] (.names)                                            1.014    30.116
n20610.out[0] (.names)                                           0.261    30.377
n20611.in[0] (.names)                                            1.014    31.390
n20611.out[0] (.names)                                           0.261    31.651
n20612.in[0] (.names)                                            1.014    32.665
n20612.out[0] (.names)                                           0.261    32.926
n20547.in[0] (.names)                                            1.014    33.940
n20547.out[0] (.names)                                           0.261    34.201
n20614.in[1] (.names)                                            1.014    35.215
n20614.out[0] (.names)                                           0.261    35.476
n20615.in[1] (.names)                                            1.014    36.490
n20615.out[0] (.names)                                           0.261    36.751
n20616.in[3] (.names)                                            1.014    37.765
n20616.out[0] (.names)                                           0.261    38.026
n20583.in[2] (.names)                                            1.014    39.039
n20583.out[0] (.names)                                           0.261    39.300
n20617.in[1] (.names)                                            1.014    40.314
n20617.out[0] (.names)                                           0.261    40.575
n20620.in[0] (.names)                                            1.014    41.589
n20620.out[0] (.names)                                           0.261    41.850
n20622.in[1] (.names)                                            1.014    42.864
n20622.out[0] (.names)                                           0.261    43.125
n18017.in[0] (.names)                                            1.014    44.139
n18017.out[0] (.names)                                           0.261    44.400
n20624.in[2] (.names)                                            1.014    45.413
n20624.out[0] (.names)                                           0.261    45.674
n20625.in[0] (.names)                                            1.014    46.688
n20625.out[0] (.names)                                           0.261    46.949
n20626.in[0] (.names)                                            1.014    47.963
n20626.out[0] (.names)                                           0.261    48.224
n18013.in[0] (.names)                                            1.014    49.238
n18013.out[0] (.names)                                           0.261    49.499
n20623.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n20623.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n20521.Q[0] (.latch clocked by pclk)
Endpoint  : n18014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n20521.clk[0] (.latch)                                           1.014     1.014
n20521.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n20486.in[0] (.names)                                            1.014     2.070
n20486.out[0] (.names)                                           0.261     2.331
n20487.in[2] (.names)                                            1.014     3.344
n20487.out[0] (.names)                                           0.261     3.605
n20488.in[1] (.names)                                            1.014     4.619
n20488.out[0] (.names)                                           0.261     4.880
n20528.in[2] (.names)                                            1.014     5.894
n20528.out[0] (.names)                                           0.261     6.155
n20529.in[1] (.names)                                            1.014     7.169
n20529.out[0] (.names)                                           0.261     7.430
n20530.in[0] (.names)                                            1.014     8.444
n20530.out[0] (.names)                                           0.261     8.705
n20531.in[0] (.names)                                            1.014     9.719
n20531.out[0] (.names)                                           0.261     9.980
n20532.in[0] (.names)                                            1.014    10.993
n20532.out[0] (.names)                                           0.261    11.254
n20491.in[0] (.names)                                            1.014    12.268
n20491.out[0] (.names)                                           0.261    12.529
n20573.in[2] (.names)                                            1.014    13.543
n20573.out[0] (.names)                                           0.261    13.804
n20574.in[1] (.names)                                            1.014    14.818
n20574.out[0] (.names)                                           0.261    15.079
n20575.in[2] (.names)                                            1.014    16.093
n20575.out[0] (.names)                                           0.261    16.354
n20577.in[0] (.names)                                            1.014    17.367
n20577.out[0] (.names)                                           0.261    17.628
n20579.in[0] (.names)                                            1.014    18.642
n20579.out[0] (.names)                                           0.261    18.903
n20581.in[0] (.names)                                            1.014    19.917
n20581.out[0] (.names)                                           0.261    20.178
n20582.in[0] (.names)                                            1.014    21.192
n20582.out[0] (.names)                                           0.261    21.453
n20604.in[0] (.names)                                            1.014    22.467
n20604.out[0] (.names)                                           0.261    22.728
n20605.in[0] (.names)                                            1.014    23.742
n20605.out[0] (.names)                                           0.261    24.003
n20606.in[0] (.names)                                            1.014    25.016
n20606.out[0] (.names)                                           0.261    25.277
n20607.in[2] (.names)                                            1.014    26.291
n20607.out[0] (.names)                                           0.261    26.552
n20608.in[1] (.names)                                            1.014    27.566
n20608.out[0] (.names)                                           0.261    27.827
n20609.in[2] (.names)                                            1.014    28.841
n20609.out[0] (.names)                                           0.261    29.102
n20610.in[1] (.names)                                            1.014    30.116
n20610.out[0] (.names)                                           0.261    30.377
n20611.in[0] (.names)                                            1.014    31.390
n20611.out[0] (.names)                                           0.261    31.651
n20612.in[0] (.names)                                            1.014    32.665
n20612.out[0] (.names)                                           0.261    32.926
n20547.in[0] (.names)                                            1.014    33.940
n20547.out[0] (.names)                                           0.261    34.201
n20614.in[1] (.names)                                            1.014    35.215
n20614.out[0] (.names)                                           0.261    35.476
n20615.in[1] (.names)                                            1.014    36.490
n20615.out[0] (.names)                                           0.261    36.751
n20616.in[3] (.names)                                            1.014    37.765
n20616.out[0] (.names)                                           0.261    38.026
n20583.in[2] (.names)                                            1.014    39.039
n20583.out[0] (.names)                                           0.261    39.300
n20617.in[1] (.names)                                            1.014    40.314
n20617.out[0] (.names)                                           0.261    40.575
n20620.in[0] (.names)                                            1.014    41.589
n20620.out[0] (.names)                                           0.261    41.850
n20622.in[1] (.names)                                            1.014    42.864
n20622.out[0] (.names)                                           0.261    43.125
n18017.in[0] (.names)                                            1.014    44.139
n18017.out[0] (.names)                                           0.261    44.400
n20624.in[2] (.names)                                            1.014    45.413
n20624.out[0] (.names)                                           0.261    45.674
n20625.in[0] (.names)                                            1.014    46.688
n20625.out[0] (.names)                                           0.261    46.949
n20626.in[0] (.names)                                            1.014    47.963
n20626.out[0] (.names)                                           0.261    48.224
n18013.in[0] (.names)                                            1.014    49.238
n18013.out[0] (.names)                                           0.261    49.499
n18014.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18014.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n19200.Q[0] (.latch clocked by pclk)
Endpoint  : n19192.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19200.clk[0] (.latch)                                           1.014     1.014
n19200.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19458.in[0] (.names)                                            1.014     2.070
n19458.out[0] (.names)                                           0.261     2.331
n19460.in[0] (.names)                                            1.014     3.344
n19460.out[0] (.names)                                           0.261     3.605
n19461.in[3] (.names)                                            1.014     4.619
n19461.out[0] (.names)                                           0.261     4.880
n19462.in[1] (.names)                                            1.014     5.894
n19462.out[0] (.names)                                           0.261     6.155
n19467.in[0] (.names)                                            1.014     7.169
n19467.out[0] (.names)                                           0.261     7.430
n19475.in[2] (.names)                                            1.014     8.444
n19475.out[0] (.names)                                           0.261     8.705
n19478.in[2] (.names)                                            1.014     9.719
n19478.out[0] (.names)                                           0.261     9.980
n19479.in[0] (.names)                                            1.014    10.993
n19479.out[0] (.names)                                           0.261    11.254
n19481.in[0] (.names)                                            1.014    12.268
n19481.out[0] (.names)                                           0.261    12.529
n19482.in[2] (.names)                                            1.014    13.543
n19482.out[0] (.names)                                           0.261    13.804
n19484.in[1] (.names)                                            1.014    14.818
n19484.out[0] (.names)                                           0.261    15.079
n19485.in[0] (.names)                                            1.014    16.093
n19485.out[0] (.names)                                           0.261    16.354
n19486.in[0] (.names)                                            1.014    17.367
n19486.out[0] (.names)                                           0.261    17.628
n19488.in[2] (.names)                                            1.014    18.642
n19488.out[0] (.names)                                           0.261    18.903
n19492.in[2] (.names)                                            1.014    19.917
n19492.out[0] (.names)                                           0.261    20.178
n19493.in[0] (.names)                                            1.014    21.192
n19493.out[0] (.names)                                           0.261    21.453
n19539.in[0] (.names)                                            1.014    22.467
n19539.out[0] (.names)                                           0.261    22.728
n19540.in[0] (.names)                                            1.014    23.742
n19540.out[0] (.names)                                           0.261    24.003
n19542.in[0] (.names)                                            1.014    25.016
n19542.out[0] (.names)                                           0.261    25.277
n19543.in[0] (.names)                                            1.014    26.291
n19543.out[0] (.names)                                           0.261    26.552
n19544.in[2] (.names)                                            1.014    27.566
n19544.out[0] (.names)                                           0.261    27.827
n19548.in[0] (.names)                                            1.014    28.841
n19548.out[0] (.names)                                           0.261    29.102
n19545.in[1] (.names)                                            1.014    30.116
n19545.out[0] (.names)                                           0.261    30.377
n19546.in[0] (.names)                                            1.014    31.390
n19546.out[0] (.names)                                           0.261    31.651
n19547.in[3] (.names)                                            1.014    32.665
n19547.out[0] (.names)                                           0.261    32.926
n19551.in[0] (.names)                                            1.014    33.940
n19551.out[0] (.names)                                           0.261    34.201
n19552.in[0] (.names)                                            1.014    35.215
n19552.out[0] (.names)                                           0.261    35.476
n19553.in[0] (.names)                                            1.014    36.490
n19553.out[0] (.names)                                           0.261    36.751
n19555.in[2] (.names)                                            1.014    37.765
n19555.out[0] (.names)                                           0.261    38.026
n19557.in[0] (.names)                                            1.014    39.039
n19557.out[0] (.names)                                           0.261    39.300
n19558.in[1] (.names)                                            1.014    40.314
n19558.out[0] (.names)                                           0.261    40.575
n19561.in[2] (.names)                                            1.014    41.589
n19561.out[0] (.names)                                           0.261    41.850
n19562.in[0] (.names)                                            1.014    42.864
n19562.out[0] (.names)                                           0.261    43.125
n19563.in[1] (.names)                                            1.014    44.139
n19563.out[0] (.names)                                           0.261    44.400
n19169.in[0] (.names)                                            1.014    45.413
n19169.out[0] (.names)                                           0.261    45.674
n19564.in[0] (.names)                                            1.014    46.688
n19564.out[0] (.names)                                           0.261    46.949
n19185.in[0] (.names)                                            1.014    47.963
n19185.out[0] (.names)                                           0.261    48.224
n19191.in[1] (.names)                                            1.014    49.238
n19191.out[0] (.names)                                           0.261    49.499
n19192.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19192.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n10528.Q[0] (.latch clocked by pclk)
Endpoint  : n10478.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10528.clk[0] (.latch)                                           1.014     1.014
n10528.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11392.in[0] (.names)                                            1.014     2.070
n11392.out[0] (.names)                                           0.261     2.331
n11374.in[0] (.names)                                            1.014     3.344
n11374.out[0] (.names)                                           0.261     3.605
n11401.in[1] (.names)                                            1.014     4.619
n11401.out[0] (.names)                                           0.261     4.880
n11403.in[0] (.names)                                            1.014     5.894
n11403.out[0] (.names)                                           0.261     6.155
n11249.in[0] (.names)                                            1.014     7.169
n11249.out[0] (.names)                                           0.261     7.430
n11250.in[3] (.names)                                            1.014     8.444
n11250.out[0] (.names)                                           0.261     8.705
n11312.in[0] (.names)                                            1.014     9.719
n11312.out[0] (.names)                                           0.261     9.980
n11287.in[1] (.names)                                            1.014    10.993
n11287.out[0] (.names)                                           0.261    11.254
n11316.in[0] (.names)                                            1.014    12.268
n11316.out[0] (.names)                                           0.261    12.529
n11318.in[1] (.names)                                            1.014    13.543
n11318.out[0] (.names)                                           0.261    13.804
n11320.in[1] (.names)                                            1.014    14.818
n11320.out[0] (.names)                                           0.261    15.079
n11322.in[0] (.names)                                            1.014    16.093
n11322.out[0] (.names)                                           0.261    16.354
n11260.in[1] (.names)                                            1.014    17.367
n11260.out[0] (.names)                                           0.261    17.628
n11263.in[0] (.names)                                            1.014    18.642
n11263.out[0] (.names)                                           0.261    18.903
n11264.in[0] (.names)                                            1.014    19.917
n11264.out[0] (.names)                                           0.261    20.178
n11259.in[0] (.names)                                            1.014    21.192
n11259.out[0] (.names)                                           0.261    21.453
n11261.in[0] (.names)                                            1.014    22.467
n11261.out[0] (.names)                                           0.261    22.728
n11268.in[1] (.names)                                            1.014    23.742
n11268.out[0] (.names)                                           0.261    24.003
n11271.in[0] (.names)                                            1.014    25.016
n11271.out[0] (.names)                                           0.261    25.277
n11269.in[1] (.names)                                            1.014    26.291
n11269.out[0] (.names)                                           0.261    26.552
n11276.in[1] (.names)                                            1.014    27.566
n11276.out[0] (.names)                                           0.261    27.827
n11288.in[1] (.names)                                            1.014    28.841
n11288.out[0] (.names)                                           0.261    29.102
n11294.in[1] (.names)                                            1.014    30.116
n11294.out[0] (.names)                                           0.261    30.377
n11295.in[0] (.names)                                            1.014    31.390
n11295.out[0] (.names)                                           0.261    31.651
n11296.in[0] (.names)                                            1.014    32.665
n11296.out[0] (.names)                                           0.261    32.926
n11281.in[0] (.names)                                            1.014    33.940
n11281.out[0] (.names)                                           0.261    34.201
n11298.in[0] (.names)                                            1.014    35.215
n11298.out[0] (.names)                                           0.261    35.476
n11299.in[2] (.names)                                            1.014    36.490
n11299.out[0] (.names)                                           0.261    36.751
n11300.in[3] (.names)                                            1.014    37.765
n11300.out[0] (.names)                                           0.261    38.026
n11302.in[0] (.names)                                            1.014    39.039
n11302.out[0] (.names)                                           0.261    39.300
n10485.in[0] (.names)                                            1.014    40.314
n10485.out[0] (.names)                                           0.261    40.575
n11303.in[0] (.names)                                            1.014    41.589
n11303.out[0] (.names)                                           0.261    41.850
n11304.in[1] (.names)                                            1.014    42.864
n11304.out[0] (.names)                                           0.261    43.125
n11305.in[3] (.names)                                            1.014    44.139
n11305.out[0] (.names)                                           0.261    44.400
n11306.in[0] (.names)                                            1.014    45.413
n11306.out[0] (.names)                                           0.261    45.674
n11307.in[0] (.names)                                            1.014    46.688
n11307.out[0] (.names)                                           0.261    46.949
n10495.in[0] (.names)                                            1.014    47.963
n10495.out[0] (.names)                                           0.261    48.224
n10477.in[0] (.names)                                            1.014    49.238
n10477.out[0] (.names)                                           0.261    49.499
n10478.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10478.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n16555.Q[0] (.latch clocked by pclk)
Endpoint  : n11750.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16555.clk[0] (.latch)                                           1.014     1.014
n16555.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16539.in[0] (.names)                                            1.014     2.070
n16539.out[0] (.names)                                           0.261     2.331
n16556.in[0] (.names)                                            1.014     3.344
n16556.out[0] (.names)                                           0.261     3.605
n16557.in[0] (.names)                                            1.014     4.619
n16557.out[0] (.names)                                           0.261     4.880
n16561.in[2] (.names)                                            1.014     5.894
n16561.out[0] (.names)                                           0.261     6.155
n16523.in[0] (.names)                                            1.014     7.169
n16523.out[0] (.names)                                           0.261     7.430
n16563.in[1] (.names)                                            1.014     8.444
n16563.out[0] (.names)                                           0.261     8.705
n16547.in[0] (.names)                                            1.014     9.719
n16547.out[0] (.names)                                           0.261     9.980
n16548.in[3] (.names)                                            1.014    10.993
n16548.out[0] (.names)                                           0.261    11.254
n16549.in[0] (.names)                                            1.014    12.268
n16549.out[0] (.names)                                           0.261    12.529
n16550.in[0] (.names)                                            1.014    13.543
n16550.out[0] (.names)                                           0.261    13.804
n16551.in[0] (.names)                                            1.014    14.818
n16551.out[0] (.names)                                           0.261    15.079
n16552.in[1] (.names)                                            1.014    16.093
n16552.out[0] (.names)                                           0.261    16.354
n16553.in[2] (.names)                                            1.014    17.367
n16553.out[0] (.names)                                           0.261    17.628
n16479.in[0] (.names)                                            1.014    18.642
n16479.out[0] (.names)                                           0.261    18.903
n16554.in[0] (.names)                                            1.014    19.917
n16554.out[0] (.names)                                           0.261    20.178
n16525.in[1] (.names)                                            1.014    21.192
n16525.out[0] (.names)                                           0.261    21.453
n16528.in[0] (.names)                                            1.014    22.467
n16528.out[0] (.names)                                           0.261    22.728
n16529.in[1] (.names)                                            1.014    23.742
n16529.out[0] (.names)                                           0.261    24.003
n16533.in[1] (.names)                                            1.014    25.016
n16533.out[0] (.names)                                           0.261    25.277
n16534.in[0] (.names)                                            1.014    26.291
n16534.out[0] (.names)                                           0.261    26.552
n16535.in[0] (.names)                                            1.014    27.566
n16535.out[0] (.names)                                           0.261    27.827
n17093.in[1] (.names)                                            1.014    28.841
n17093.out[0] (.names)                                           0.261    29.102
n17094.in[0] (.names)                                            1.014    30.116
n17094.out[0] (.names)                                           0.261    30.377
n17095.in[0] (.names)                                            1.014    31.390
n17095.out[0] (.names)                                           0.261    31.651
n17097.in[1] (.names)                                            1.014    32.665
n17097.out[0] (.names)                                           0.261    32.926
n17098.in[0] (.names)                                            1.014    33.940
n17098.out[0] (.names)                                           0.261    34.201
n17099.in[0] (.names)                                            1.014    35.215
n17099.out[0] (.names)                                           0.261    35.476
n17100.in[1] (.names)                                            1.014    36.490
n17100.out[0] (.names)                                           0.261    36.751
n17103.in[1] (.names)                                            1.014    37.765
n17103.out[0] (.names)                                           0.261    38.026
n17144.in[0] (.names)                                            1.014    39.039
n17144.out[0] (.names)                                           0.261    39.300
n17145.in[0] (.names)                                            1.014    40.314
n17145.out[0] (.names)                                           0.261    40.575
n17146.in[1] (.names)                                            1.014    41.589
n17146.out[0] (.names)                                           0.261    41.850
n17139.in[0] (.names)                                            1.014    42.864
n17139.out[0] (.names)                                           0.261    43.125
n14317.in[1] (.names)                                            1.014    44.139
n14317.out[0] (.names)                                           0.261    44.400
n17156.in[0] (.names)                                            1.014    45.413
n17156.out[0] (.names)                                           0.261    45.674
n17158.in[0] (.names)                                            1.014    46.688
n17158.out[0] (.names)                                           0.261    46.949
n17152.in[0] (.names)                                            1.014    47.963
n17152.out[0] (.names)                                           0.261    48.224
n11749.in[0] (.names)                                            1.014    49.238
n11749.out[0] (.names)                                           0.261    49.499
n11750.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11750.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n14314.Q[0] (.latch clocked by pclk)
Endpoint  : n16717.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14314.clk[0] (.latch)                                           1.014     1.014
n14314.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16653.in[0] (.names)                                            1.014     2.070
n16653.out[0] (.names)                                           0.261     2.331
n16663.in[2] (.names)                                            1.014     3.344
n16663.out[0] (.names)                                           0.261     3.605
n16666.in[3] (.names)                                            1.014     4.619
n16666.out[0] (.names)                                           0.261     4.880
n16668.in[3] (.names)                                            1.014     5.894
n16668.out[0] (.names)                                           0.261     6.155
n16745.in[0] (.names)                                            1.014     7.169
n16745.out[0] (.names)                                           0.261     7.430
n16746.in[0] (.names)                                            1.014     8.444
n16746.out[0] (.names)                                           0.261     8.705
n16679.in[0] (.names)                                            1.014     9.719
n16679.out[0] (.names)                                           0.261     9.980
n16749.in[0] (.names)                                            1.014    10.993
n16749.out[0] (.names)                                           0.261    11.254
n16740.in[0] (.names)                                            1.014    12.268
n16740.out[0] (.names)                                           0.261    12.529
n16737.in[1] (.names)                                            1.014    13.543
n16737.out[0] (.names)                                           0.261    13.804
n16738.in[1] (.names)                                            1.014    14.818
n16738.out[0] (.names)                                           0.261    15.079
n16566.in[0] (.names)                                            1.014    16.093
n16566.out[0] (.names)                                           0.261    16.354
n16654.in[0] (.names)                                            1.014    17.367
n16654.out[0] (.names)                                           0.261    17.628
n16681.in[3] (.names)                                            1.014    18.642
n16681.out[0] (.names)                                           0.261    18.903
n16686.in[2] (.names)                                            1.014    19.917
n16686.out[0] (.names)                                           0.261    20.178
n16696.in[2] (.names)                                            1.014    21.192
n16696.out[0] (.names)                                           0.261    21.453
n16687.in[0] (.names)                                            1.014    22.467
n16687.out[0] (.names)                                           0.261    22.728
n16688.in[0] (.names)                                            1.014    23.742
n16688.out[0] (.names)                                           0.261    24.003
n16689.in[2] (.names)                                            1.014    25.016
n16689.out[0] (.names)                                           0.261    25.277
n16690.in[1] (.names)                                            1.014    26.291
n16690.out[0] (.names)                                           0.261    26.552
n16691.in[0] (.names)                                            1.014    27.566
n16691.out[0] (.names)                                           0.261    27.827
n16692.in[0] (.names)                                            1.014    28.841
n16692.out[0] (.names)                                           0.261    29.102
n16693.in[0] (.names)                                            1.014    30.116
n16693.out[0] (.names)                                           0.261    30.377
n16695.in[0] (.names)                                            1.014    31.390
n16695.out[0] (.names)                                           0.261    31.651
n16718.in[3] (.names)                                            1.014    32.665
n16718.out[0] (.names)                                           0.261    32.926
n16733.in[1] (.names)                                            1.014    33.940
n16733.out[0] (.names)                                           0.261    34.201
n16734.in[0] (.names)                                            1.014    35.215
n16734.out[0] (.names)                                           0.261    35.476
n16735.in[0] (.names)                                            1.014    36.490
n16735.out[0] (.names)                                           0.261    36.751
n16564.in[0] (.names)                                            1.014    37.765
n16564.out[0] (.names)                                           0.261    38.026
n16705.in[1] (.names)                                            1.014    39.039
n16705.out[0] (.names)                                           0.261    39.300
n16719.in[0] (.names)                                            1.014    40.314
n16719.out[0] (.names)                                           0.261    40.575
n16720.in[0] (.names)                                            1.014    41.589
n16720.out[0] (.names)                                           0.261    41.850
n16722.in[0] (.names)                                            1.014    42.864
n16722.out[0] (.names)                                           0.261    43.125
n16723.in[0] (.names)                                            1.014    44.139
n16723.out[0] (.names)                                           0.261    44.400
n14305.in[1] (.names)                                            1.014    45.413
n14305.out[0] (.names)                                           0.261    45.674
n16714.in[0] (.names)                                            1.014    46.688
n16714.out[0] (.names)                                           0.261    46.949
n16715.in[1] (.names)                                            1.014    47.963
n16715.out[0] (.names)                                           0.261    48.224
n16716.in[0] (.names)                                            1.014    49.238
n16716.out[0] (.names)                                           0.261    49.499
n16717.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16717.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n15662.Q[0] (.latch clocked by pclk)
Endpoint  : n14322.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15662.clk[0] (.latch)                                           1.014     1.014
n15662.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15664.in[0] (.names)                                            1.014     2.070
n15664.out[0] (.names)                                           0.261     2.331
n15665.in[2] (.names)                                            1.014     3.344
n15665.out[0] (.names)                                           0.261     3.605
n15667.in[1] (.names)                                            1.014     4.619
n15667.out[0] (.names)                                           0.261     4.880
n15509.in[0] (.names)                                            1.014     5.894
n15509.out[0] (.names)                                           0.261     6.155
n15656.in[1] (.names)                                            1.014     7.169
n15656.out[0] (.names)                                           0.261     7.430
n15657.in[1] (.names)                                            1.014     8.444
n15657.out[0] (.names)                                           0.261     8.705
n15638.in[0] (.names)                                            1.014     9.719
n15638.out[0] (.names)                                           0.261     9.980
n15659.in[0] (.names)                                            1.014    10.993
n15659.out[0] (.names)                                           0.261    11.254
n15431.in[1] (.names)                                            1.014    12.268
n15431.out[0] (.names)                                           0.261    12.529
n15535.in[2] (.names)                                            1.014    13.543
n15535.out[0] (.names)                                           0.261    13.804
n15510.in[1] (.names)                                            1.014    14.818
n15510.out[0] (.names)                                           0.261    15.079
n15511.in[3] (.names)                                            1.014    16.093
n15511.out[0] (.names)                                           0.261    16.354
n15512.in[0] (.names)                                            1.014    17.367
n15512.out[0] (.names)                                           0.261    17.628
n15513.in[1] (.names)                                            1.014    18.642
n15513.out[0] (.names)                                           0.261    18.903
n15514.in[0] (.names)                                            1.014    19.917
n15514.out[0] (.names)                                           0.261    20.178
n15515.in[1] (.names)                                            1.014    21.192
n15515.out[0] (.names)                                           0.261    21.453
n15524.in[3] (.names)                                            1.014    22.467
n15524.out[0] (.names)                                           0.261    22.728
n15518.in[1] (.names)                                            1.014    23.742
n15518.out[0] (.names)                                           0.261    24.003
n15521.in[0] (.names)                                            1.014    25.016
n15521.out[0] (.names)                                           0.261    25.277
n15591.in[0] (.names)                                            1.014    26.291
n15591.out[0] (.names)                                           0.261    26.552
n15596.in[1] (.names)                                            1.014    27.566
n15596.out[0] (.names)                                           0.261    27.827
n15597.in[1] (.names)                                            1.014    28.841
n15597.out[0] (.names)                                           0.261    29.102
n15598.in[0] (.names)                                            1.014    30.116
n15598.out[0] (.names)                                           0.261    30.377
n15602.in[0] (.names)                                            1.014    31.390
n15602.out[0] (.names)                                           0.261    31.651
n15600.in[0] (.names)                                            1.014    32.665
n15600.out[0] (.names)                                           0.261    32.926
n15601.in[0] (.names)                                            1.014    33.940
n15601.out[0] (.names)                                           0.261    34.201
n15603.in[1] (.names)                                            1.014    35.215
n15603.out[0] (.names)                                           0.261    35.476
n15604.in[1] (.names)                                            1.014    36.490
n15604.out[0] (.names)                                           0.261    36.751
n15605.in[0] (.names)                                            1.014    37.765
n15605.out[0] (.names)                                           0.261    38.026
n15606.in[0] (.names)                                            1.014    39.039
n15606.out[0] (.names)                                           0.261    39.300
n15607.in[0] (.names)                                            1.014    40.314
n15607.out[0] (.names)                                           0.261    40.575
n15615.in[0] (.names)                                            1.014    41.589
n15615.out[0] (.names)                                           0.261    41.850
n11729.in[1] (.names)                                            1.014    42.864
n11729.out[0] (.names)                                           0.261    43.125
n15616.in[0] (.names)                                            1.014    44.139
n15616.out[0] (.names)                                           0.261    44.400
n14403.in[0] (.names)                                            1.014    45.413
n14403.out[0] (.names)                                           0.261    45.674
n15617.in[0] (.names)                                            1.014    46.688
n15617.out[0] (.names)                                           0.261    46.949
n15618.in[1] (.names)                                            1.014    47.963
n15618.out[0] (.names)                                           0.261    48.224
n14321.in[0] (.names)                                            1.014    49.238
n14321.out[0] (.names)                                           0.261    49.499
n14322.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14322.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n15662.Q[0] (.latch clocked by pclk)
Endpoint  : n15504.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15662.clk[0] (.latch)                                           1.014     1.014
n15662.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15664.in[0] (.names)                                            1.014     2.070
n15664.out[0] (.names)                                           0.261     2.331
n15665.in[2] (.names)                                            1.014     3.344
n15665.out[0] (.names)                                           0.261     3.605
n15667.in[1] (.names)                                            1.014     4.619
n15667.out[0] (.names)                                           0.261     4.880
n15509.in[0] (.names)                                            1.014     5.894
n15509.out[0] (.names)                                           0.261     6.155
n15656.in[1] (.names)                                            1.014     7.169
n15656.out[0] (.names)                                           0.261     7.430
n15657.in[1] (.names)                                            1.014     8.444
n15657.out[0] (.names)                                           0.261     8.705
n15638.in[0] (.names)                                            1.014     9.719
n15638.out[0] (.names)                                           0.261     9.980
n15659.in[0] (.names)                                            1.014    10.993
n15659.out[0] (.names)                                           0.261    11.254
n15431.in[1] (.names)                                            1.014    12.268
n15431.out[0] (.names)                                           0.261    12.529
n15535.in[2] (.names)                                            1.014    13.543
n15535.out[0] (.names)                                           0.261    13.804
n15510.in[1] (.names)                                            1.014    14.818
n15510.out[0] (.names)                                           0.261    15.079
n15511.in[3] (.names)                                            1.014    16.093
n15511.out[0] (.names)                                           0.261    16.354
n15512.in[0] (.names)                                            1.014    17.367
n15512.out[0] (.names)                                           0.261    17.628
n15513.in[1] (.names)                                            1.014    18.642
n15513.out[0] (.names)                                           0.261    18.903
n15514.in[0] (.names)                                            1.014    19.917
n15514.out[0] (.names)                                           0.261    20.178
n15515.in[1] (.names)                                            1.014    21.192
n15515.out[0] (.names)                                           0.261    21.453
n15524.in[3] (.names)                                            1.014    22.467
n15524.out[0] (.names)                                           0.261    22.728
n15518.in[1] (.names)                                            1.014    23.742
n15518.out[0] (.names)                                           0.261    24.003
n15521.in[0] (.names)                                            1.014    25.016
n15521.out[0] (.names)                                           0.261    25.277
n15542.in[0] (.names)                                            1.014    26.291
n15542.out[0] (.names)                                           0.261    26.552
n15545.in[0] (.names)                                            1.014    27.566
n15545.out[0] (.names)                                           0.261    27.827
n15546.in[1] (.names)                                            1.014    28.841
n15546.out[0] (.names)                                           0.261    29.102
n15569.in[3] (.names)                                            1.014    30.116
n15569.out[0] (.names)                                           0.261    30.377
n15571.in[0] (.names)                                            1.014    31.390
n15571.out[0] (.names)                                           0.261    31.651
n15572.in[1] (.names)                                            1.014    32.665
n15572.out[0] (.names)                                           0.261    32.926
n15574.in[0] (.names)                                            1.014    33.940
n15574.out[0] (.names)                                           0.261    34.201
n15576.in[0] (.names)                                            1.014    35.215
n15576.out[0] (.names)                                           0.261    35.476
n15577.in[0] (.names)                                            1.014    36.490
n15577.out[0] (.names)                                           0.261    36.751
n15497.in[1] (.names)                                            1.014    37.765
n15497.out[0] (.names)                                           0.261    38.026
n15498.in[0] (.names)                                            1.014    39.039
n15498.out[0] (.names)                                           0.261    39.300
n15499.in[0] (.names)                                            1.014    40.314
n15499.out[0] (.names)                                           0.261    40.575
n15500.in[0] (.names)                                            1.014    41.589
n15500.out[0] (.names)                                           0.261    41.850
n15501.in[0] (.names)                                            1.014    42.864
n15501.out[0] (.names)                                           0.261    43.125
n15502.in[0] (.names)                                            1.014    44.139
n15502.out[0] (.names)                                           0.261    44.400
n15503.in[0] (.names)                                            1.014    45.413
n15503.out[0] (.names)                                           0.261    45.674
n15505.in[1] (.names)                                            1.014    46.688
n15505.out[0] (.names)                                           0.261    46.949
n15506.in[0] (.names)                                            1.014    47.963
n15506.out[0] (.names)                                           0.261    48.224
n14341.in[0] (.names)                                            1.014    49.238
n14341.out[0] (.names)                                           0.261    49.499
n15504.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15504.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n15662.Q[0] (.latch clocked by pclk)
Endpoint  : n14342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15662.clk[0] (.latch)                                           1.014     1.014
n15662.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15664.in[0] (.names)                                            1.014     2.070
n15664.out[0] (.names)                                           0.261     2.331
n15665.in[2] (.names)                                            1.014     3.344
n15665.out[0] (.names)                                           0.261     3.605
n15667.in[1] (.names)                                            1.014     4.619
n15667.out[0] (.names)                                           0.261     4.880
n15509.in[0] (.names)                                            1.014     5.894
n15509.out[0] (.names)                                           0.261     6.155
n15656.in[1] (.names)                                            1.014     7.169
n15656.out[0] (.names)                                           0.261     7.430
n15657.in[1] (.names)                                            1.014     8.444
n15657.out[0] (.names)                                           0.261     8.705
n15638.in[0] (.names)                                            1.014     9.719
n15638.out[0] (.names)                                           0.261     9.980
n15659.in[0] (.names)                                            1.014    10.993
n15659.out[0] (.names)                                           0.261    11.254
n15431.in[1] (.names)                                            1.014    12.268
n15431.out[0] (.names)                                           0.261    12.529
n15535.in[2] (.names)                                            1.014    13.543
n15535.out[0] (.names)                                           0.261    13.804
n15510.in[1] (.names)                                            1.014    14.818
n15510.out[0] (.names)                                           0.261    15.079
n15511.in[3] (.names)                                            1.014    16.093
n15511.out[0] (.names)                                           0.261    16.354
n15512.in[0] (.names)                                            1.014    17.367
n15512.out[0] (.names)                                           0.261    17.628
n15513.in[1] (.names)                                            1.014    18.642
n15513.out[0] (.names)                                           0.261    18.903
n15514.in[0] (.names)                                            1.014    19.917
n15514.out[0] (.names)                                           0.261    20.178
n15515.in[1] (.names)                                            1.014    21.192
n15515.out[0] (.names)                                           0.261    21.453
n15524.in[3] (.names)                                            1.014    22.467
n15524.out[0] (.names)                                           0.261    22.728
n15518.in[1] (.names)                                            1.014    23.742
n15518.out[0] (.names)                                           0.261    24.003
n15521.in[0] (.names)                                            1.014    25.016
n15521.out[0] (.names)                                           0.261    25.277
n15542.in[0] (.names)                                            1.014    26.291
n15542.out[0] (.names)                                           0.261    26.552
n15545.in[0] (.names)                                            1.014    27.566
n15545.out[0] (.names)                                           0.261    27.827
n15546.in[1] (.names)                                            1.014    28.841
n15546.out[0] (.names)                                           0.261    29.102
n15569.in[3] (.names)                                            1.014    30.116
n15569.out[0] (.names)                                           0.261    30.377
n15571.in[0] (.names)                                            1.014    31.390
n15571.out[0] (.names)                                           0.261    31.651
n15572.in[1] (.names)                                            1.014    32.665
n15572.out[0] (.names)                                           0.261    32.926
n15574.in[0] (.names)                                            1.014    33.940
n15574.out[0] (.names)                                           0.261    34.201
n15576.in[0] (.names)                                            1.014    35.215
n15576.out[0] (.names)                                           0.261    35.476
n15577.in[0] (.names)                                            1.014    36.490
n15577.out[0] (.names)                                           0.261    36.751
n15497.in[1] (.names)                                            1.014    37.765
n15497.out[0] (.names)                                           0.261    38.026
n15498.in[0] (.names)                                            1.014    39.039
n15498.out[0] (.names)                                           0.261    39.300
n15499.in[0] (.names)                                            1.014    40.314
n15499.out[0] (.names)                                           0.261    40.575
n15500.in[0] (.names)                                            1.014    41.589
n15500.out[0] (.names)                                           0.261    41.850
n15501.in[0] (.names)                                            1.014    42.864
n15501.out[0] (.names)                                           0.261    43.125
n15502.in[0] (.names)                                            1.014    44.139
n15502.out[0] (.names)                                           0.261    44.400
n15503.in[0] (.names)                                            1.014    45.413
n15503.out[0] (.names)                                           0.261    45.674
n15505.in[1] (.names)                                            1.014    46.688
n15505.out[0] (.names)                                           0.261    46.949
n15506.in[0] (.names)                                            1.014    47.963
n15506.out[0] (.names)                                           0.261    48.224
n14341.in[0] (.names)                                            1.014    49.238
n14341.out[0] (.names)                                           0.261    49.499
n14342.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14342.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n15662.Q[0] (.latch clocked by pclk)
Endpoint  : n14354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15662.clk[0] (.latch)                                           1.014     1.014
n15662.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15664.in[0] (.names)                                            1.014     2.070
n15664.out[0] (.names)                                           0.261     2.331
n15665.in[2] (.names)                                            1.014     3.344
n15665.out[0] (.names)                                           0.261     3.605
n15667.in[1] (.names)                                            1.014     4.619
n15667.out[0] (.names)                                           0.261     4.880
n15509.in[0] (.names)                                            1.014     5.894
n15509.out[0] (.names)                                           0.261     6.155
n15656.in[1] (.names)                                            1.014     7.169
n15656.out[0] (.names)                                           0.261     7.430
n15657.in[1] (.names)                                            1.014     8.444
n15657.out[0] (.names)                                           0.261     8.705
n15638.in[0] (.names)                                            1.014     9.719
n15638.out[0] (.names)                                           0.261     9.980
n15659.in[0] (.names)                                            1.014    10.993
n15659.out[0] (.names)                                           0.261    11.254
n15431.in[1] (.names)                                            1.014    12.268
n15431.out[0] (.names)                                           0.261    12.529
n15535.in[2] (.names)                                            1.014    13.543
n15535.out[0] (.names)                                           0.261    13.804
n15510.in[1] (.names)                                            1.014    14.818
n15510.out[0] (.names)                                           0.261    15.079
n15511.in[3] (.names)                                            1.014    16.093
n15511.out[0] (.names)                                           0.261    16.354
n15512.in[0] (.names)                                            1.014    17.367
n15512.out[0] (.names)                                           0.261    17.628
n15513.in[1] (.names)                                            1.014    18.642
n15513.out[0] (.names)                                           0.261    18.903
n15514.in[0] (.names)                                            1.014    19.917
n15514.out[0] (.names)                                           0.261    20.178
n15515.in[1] (.names)                                            1.014    21.192
n15515.out[0] (.names)                                           0.261    21.453
n15524.in[3] (.names)                                            1.014    22.467
n15524.out[0] (.names)                                           0.261    22.728
n15518.in[1] (.names)                                            1.014    23.742
n15518.out[0] (.names)                                           0.261    24.003
n15521.in[0] (.names)                                            1.014    25.016
n15521.out[0] (.names)                                           0.261    25.277
n15542.in[0] (.names)                                            1.014    26.291
n15542.out[0] (.names)                                           0.261    26.552
n15545.in[0] (.names)                                            1.014    27.566
n15545.out[0] (.names)                                           0.261    27.827
n15546.in[1] (.names)                                            1.014    28.841
n15546.out[0] (.names)                                           0.261    29.102
n15569.in[3] (.names)                                            1.014    30.116
n15569.out[0] (.names)                                           0.261    30.377
n15571.in[0] (.names)                                            1.014    31.390
n15571.out[0] (.names)                                           0.261    31.651
n15572.in[1] (.names)                                            1.014    32.665
n15572.out[0] (.names)                                           0.261    32.926
n15574.in[0] (.names)                                            1.014    33.940
n15574.out[0] (.names)                                           0.261    34.201
n15576.in[0] (.names)                                            1.014    35.215
n15576.out[0] (.names)                                           0.261    35.476
n15577.in[0] (.names)                                            1.014    36.490
n15577.out[0] (.names)                                           0.261    36.751
n15497.in[1] (.names)                                            1.014    37.765
n15497.out[0] (.names)                                           0.261    38.026
n15498.in[0] (.names)                                            1.014    39.039
n15498.out[0] (.names)                                           0.261    39.300
n15499.in[0] (.names)                                            1.014    40.314
n15499.out[0] (.names)                                           0.261    40.575
n15500.in[0] (.names)                                            1.014    41.589
n15500.out[0] (.names)                                           0.261    41.850
n15501.in[0] (.names)                                            1.014    42.864
n15501.out[0] (.names)                                           0.261    43.125
n15502.in[0] (.names)                                            1.014    44.139
n15502.out[0] (.names)                                           0.261    44.400
n15503.in[0] (.names)                                            1.014    45.413
n15503.out[0] (.names)                                           0.261    45.674
n15505.in[1] (.names)                                            1.014    46.688
n15505.out[0] (.names)                                           0.261    46.949
n15506.in[0] (.names)                                            1.014    47.963
n15506.out[0] (.names)                                           0.261    48.224
n14353.in[0] (.names)                                            1.014    49.238
n14353.out[0] (.names)                                           0.261    49.499
n14354.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14354.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n14659.Q[0] (.latch clocked by pclk)
Endpoint  : n10380.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14659.clk[0] (.latch)                                           1.014     1.014
n14659.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15214.in[0] (.names)                                            1.014     2.070
n15214.out[0] (.names)                                           0.261     2.331
n15215.in[0] (.names)                                            1.014     3.344
n15215.out[0] (.names)                                           0.261     3.605
n15216.in[1] (.names)                                            1.014     4.619
n15216.out[0] (.names)                                           0.261     4.880
n15218.in[1] (.names)                                            1.014     5.894
n15218.out[0] (.names)                                           0.261     6.155
n15221.in[0] (.names)                                            1.014     7.169
n15221.out[0] (.names)                                           0.261     7.430
n15222.in[0] (.names)                                            1.014     8.444
n15222.out[0] (.names)                                           0.261     8.705
n15224.in[2] (.names)                                            1.014     9.719
n15224.out[0] (.names)                                           0.261     9.980
n15225.in[0] (.names)                                            1.014    10.993
n15225.out[0] (.names)                                           0.261    11.254
n15201.in[1] (.names)                                            1.014    12.268
n15201.out[0] (.names)                                           0.261    12.529
n15226.in[0] (.names)                                            1.014    13.543
n15226.out[0] (.names)                                           0.261    13.804
n15227.in[1] (.names)                                            1.014    14.818
n15227.out[0] (.names)                                           0.261    15.079
n15178.in[0] (.names)                                            1.014    16.093
n15178.out[0] (.names)                                           0.261    16.354
n15088.in[1] (.names)                                            1.014    17.367
n15088.out[0] (.names)                                           0.261    17.628
n15276.in[2] (.names)                                            1.014    18.642
n15276.out[0] (.names)                                           0.261    18.903
n15266.in[1] (.names)                                            1.014    19.917
n15266.out[0] (.names)                                           0.261    20.178
n14867.in[0] (.names)                                            1.014    21.192
n14867.out[0] (.names)                                           0.261    21.453
n15279.in[1] (.names)                                            1.014    22.467
n15279.out[0] (.names)                                           0.261    22.728
n15280.in[0] (.names)                                            1.014    23.742
n15280.out[0] (.names)                                           0.261    24.003
n15286.in[1] (.names)                                            1.014    25.016
n15286.out[0] (.names)                                           0.261    25.277
n15233.in[0] (.names)                                            1.014    26.291
n15233.out[0] (.names)                                           0.261    26.552
n15308.in[0] (.names)                                            1.014    27.566
n15308.out[0] (.names)                                           0.261    27.827
n15309.in[0] (.names)                                            1.014    28.841
n15309.out[0] (.names)                                           0.261    29.102
n15312.in[0] (.names)                                            1.014    30.116
n15312.out[0] (.names)                                           0.261    30.377
n15314.in[0] (.names)                                            1.014    31.390
n15314.out[0] (.names)                                           0.261    31.651
n15315.in[0] (.names)                                            1.014    32.665
n15315.out[0] (.names)                                           0.261    32.926
n15316.in[0] (.names)                                            1.014    33.940
n15316.out[0] (.names)                                           0.261    34.201
n15317.in[0] (.names)                                            1.014    35.215
n15317.out[0] (.names)                                           0.261    35.476
n15318.in[3] (.names)                                            1.014    36.490
n15318.out[0] (.names)                                           0.261    36.751
n15319.in[2] (.names)                                            1.014    37.765
n15319.out[0] (.names)                                           0.261    38.026
n15320.in[0] (.names)                                            1.014    39.039
n15320.out[0] (.names)                                           0.261    39.300
n14445.in[0] (.names)                                            1.014    40.314
n14445.out[0] (.names)                                           0.261    40.575
n14641.in[0] (.names)                                            1.014    41.589
n14641.out[0] (.names)                                           0.261    41.850
n14429.in[1] (.names)                                            1.014    42.864
n14429.out[0] (.names)                                           0.261    43.125
n14644.in[2] (.names)                                            1.014    44.139
n14644.out[0] (.names)                                           0.261    44.400
n14645.in[2] (.names)                                            1.014    45.413
n14645.out[0] (.names)                                           0.261    45.674
n14646.in[0] (.names)                                            1.014    46.688
n14646.out[0] (.names)                                           0.261    46.949
n14301.in[0] (.names)                                            1.014    47.963
n14301.out[0] (.names)                                           0.261    48.224
n10379.in[0] (.names)                                            1.014    49.238
n10379.out[0] (.names)                                           0.261    49.499
n10380.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10380.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n14374.Q[0] (.latch clocked by pclk)
Endpoint  : n15353.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14374.clk[0] (.latch)                                           1.014     1.014
n14374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14674.in[0] (.names)                                            1.014     2.070
n14674.out[0] (.names)                                           0.261     2.331
n14675.in[2] (.names)                                            1.014     3.344
n14675.out[0] (.names)                                           0.261     3.605
n14676.in[0] (.names)                                            1.014     4.619
n14676.out[0] (.names)                                           0.261     4.880
n14666.in[0] (.names)                                            1.014     5.894
n14666.out[0] (.names)                                           0.261     6.155
n14701.in[0] (.names)                                            1.014     7.169
n14701.out[0] (.names)                                           0.261     7.430
n14779.in[0] (.names)                                            1.014     8.444
n14779.out[0] (.names)                                           0.261     8.705
n14780.in[0] (.names)                                            1.014     9.719
n14780.out[0] (.names)                                           0.261     9.980
n14781.in[2] (.names)                                            1.014    10.993
n14781.out[0] (.names)                                           0.261    11.254
n14782.in[0] (.names)                                            1.014    12.268
n14782.out[0] (.names)                                           0.261    12.529
n14718.in[0] (.names)                                            1.014    13.543
n14718.out[0] (.names)                                           0.261    13.804
n14719.in[0] (.names)                                            1.014    14.818
n14719.out[0] (.names)                                           0.261    15.079
n14720.in[0] (.names)                                            1.014    16.093
n14720.out[0] (.names)                                           0.261    16.354
n14722.in[0] (.names)                                            1.014    17.367
n14722.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n14724.in[1] (.names)                                            1.014    19.917
n14724.out[0] (.names)                                           0.261    20.178
n14725.in[0] (.names)                                            1.014    21.192
n14725.out[0] (.names)                                           0.261    21.453
n14728.in[1] (.names)                                            1.014    22.467
n14728.out[0] (.names)                                           0.261    22.728
n14729.in[0] (.names)                                            1.014    23.742
n14729.out[0] (.names)                                           0.261    24.003
n14667.in[0] (.names)                                            1.014    25.016
n14667.out[0] (.names)                                           0.261    25.277
n15357.in[0] (.names)                                            1.014    26.291
n15357.out[0] (.names)                                           0.261    26.552
n15358.in[3] (.names)                                            1.014    27.566
n15358.out[0] (.names)                                           0.261    27.827
n15360.in[2] (.names)                                            1.014    28.841
n15360.out[0] (.names)                                           0.261    29.102
n15370.in[1] (.names)                                            1.014    30.116
n15370.out[0] (.names)                                           0.261    30.377
n15371.in[0] (.names)                                            1.014    31.390
n15371.out[0] (.names)                                           0.261    31.651
n15373.in[1] (.names)                                            1.014    32.665
n15373.out[0] (.names)                                           0.261    32.926
n14385.in[0] (.names)                                            1.014    33.940
n14385.out[0] (.names)                                           0.261    34.201
n15380.in[1] (.names)                                            1.014    35.215
n15380.out[0] (.names)                                           0.261    35.476
n15382.in[0] (.names)                                            1.014    36.490
n15382.out[0] (.names)                                           0.261    36.751
n15383.in[1] (.names)                                            1.014    37.765
n15383.out[0] (.names)                                           0.261    38.026
n15387.in[2] (.names)                                            1.014    39.039
n15387.out[0] (.names)                                           0.261    39.300
n15389.in[3] (.names)                                            1.014    40.314
n15389.out[0] (.names)                                           0.261    40.575
n15390.in[0] (.names)                                            1.014    41.589
n15390.out[0] (.names)                                           0.261    41.850
n14660.in[0] (.names)                                            1.014    42.864
n14660.out[0] (.names)                                           0.261    43.125
n15392.in[2] (.names)                                            1.014    44.139
n15392.out[0] (.names)                                           0.261    44.400
n15393.in[0] (.names)                                            1.014    45.413
n15393.out[0] (.names)                                           0.261    45.674
n15394.in[0] (.names)                                            1.014    46.688
n15394.out[0] (.names)                                           0.261    46.949
n15399.in[1] (.names)                                            1.014    47.963
n15399.out[0] (.names)                                           0.261    48.224
n15396.in[0] (.names)                                            1.014    49.238
n15396.out[0] (.names)                                           0.261    49.499
n15353.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15353.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n14374.Q[0] (.latch clocked by pclk)
Endpoint  : n15321.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14374.clk[0] (.latch)                                           1.014     1.014
n14374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14674.in[0] (.names)                                            1.014     2.070
n14674.out[0] (.names)                                           0.261     2.331
n14675.in[2] (.names)                                            1.014     3.344
n14675.out[0] (.names)                                           0.261     3.605
n14676.in[0] (.names)                                            1.014     4.619
n14676.out[0] (.names)                                           0.261     4.880
n14666.in[0] (.names)                                            1.014     5.894
n14666.out[0] (.names)                                           0.261     6.155
n14701.in[0] (.names)                                            1.014     7.169
n14701.out[0] (.names)                                           0.261     7.430
n14779.in[0] (.names)                                            1.014     8.444
n14779.out[0] (.names)                                           0.261     8.705
n14780.in[0] (.names)                                            1.014     9.719
n14780.out[0] (.names)                                           0.261     9.980
n14781.in[2] (.names)                                            1.014    10.993
n14781.out[0] (.names)                                           0.261    11.254
n14782.in[0] (.names)                                            1.014    12.268
n14782.out[0] (.names)                                           0.261    12.529
n14718.in[0] (.names)                                            1.014    13.543
n14718.out[0] (.names)                                           0.261    13.804
n14719.in[0] (.names)                                            1.014    14.818
n14719.out[0] (.names)                                           0.261    15.079
n14720.in[0] (.names)                                            1.014    16.093
n14720.out[0] (.names)                                           0.261    16.354
n14722.in[0] (.names)                                            1.014    17.367
n14722.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n14724.in[1] (.names)                                            1.014    19.917
n14724.out[0] (.names)                                           0.261    20.178
n14725.in[0] (.names)                                            1.014    21.192
n14725.out[0] (.names)                                           0.261    21.453
n14728.in[1] (.names)                                            1.014    22.467
n14728.out[0] (.names)                                           0.261    22.728
n14729.in[0] (.names)                                            1.014    23.742
n14729.out[0] (.names)                                           0.261    24.003
n14667.in[0] (.names)                                            1.014    25.016
n14667.out[0] (.names)                                           0.261    25.277
n15357.in[0] (.names)                                            1.014    26.291
n15357.out[0] (.names)                                           0.261    26.552
n15358.in[3] (.names)                                            1.014    27.566
n15358.out[0] (.names)                                           0.261    27.827
n15360.in[2] (.names)                                            1.014    28.841
n15360.out[0] (.names)                                           0.261    29.102
n15362.in[0] (.names)                                            1.014    30.116
n15362.out[0] (.names)                                           0.261    30.377
n15376.in[0] (.names)                                            1.014    31.390
n15376.out[0] (.names)                                           0.261    31.651
n15377.in[0] (.names)                                            1.014    32.665
n15377.out[0] (.names)                                           0.261    32.926
n14636.in[1] (.names)                                            1.014    33.940
n14636.out[0] (.names)                                           0.261    34.201
n15335.in[0] (.names)                                            1.014    35.215
n15335.out[0] (.names)                                           0.261    35.476
n15343.in[0] (.names)                                            1.014    36.490
n15343.out[0] (.names)                                           0.261    36.751
n15344.in[0] (.names)                                            1.014    37.765
n15344.out[0] (.names)                                           0.261    38.026
n14359.in[3] (.names)                                            1.014    39.039
n14359.out[0] (.names)                                           0.261    39.300
n15345.in[0] (.names)                                            1.014    40.314
n15345.out[0] (.names)                                           0.261    40.575
n15348.in[0] (.names)                                            1.014    41.589
n15348.out[0] (.names)                                           0.261    41.850
n15336.in[0] (.names)                                            1.014    42.864
n15336.out[0] (.names)                                           0.261    43.125
n15337.in[1] (.names)                                            1.014    44.139
n15337.out[0] (.names)                                           0.261    44.400
n15342.in[1] (.names)                                            1.014    45.413
n15342.out[0] (.names)                                           0.261    45.674
n15338.in[0] (.names)                                            1.014    46.688
n15338.out[0] (.names)                                           0.261    46.949
n15339.in[0] (.names)                                            1.014    47.963
n15339.out[0] (.names)                                           0.261    48.224
n15340.in[0] (.names)                                            1.014    49.238
n15340.out[0] (.names)                                           0.261    49.499
n15321.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15321.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n12750.Q[0] (.latch clocked by pclk)
Endpoint  : n12740.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12750.clk[0] (.latch)                                           1.014     1.014
n12750.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13875.in[0] (.names)                                            1.014     2.070
n13875.out[0] (.names)                                           0.261     2.331
n14205.in[1] (.names)                                            1.014     3.344
n14205.out[0] (.names)                                           0.261     3.605
n13893.in[1] (.names)                                            1.014     4.619
n13893.out[0] (.names)                                           0.261     4.880
n14174.in[1] (.names)                                            1.014     5.894
n14174.out[0] (.names)                                           0.261     6.155
n14175.in[0] (.names)                                            1.014     7.169
n14175.out[0] (.names)                                           0.261     7.430
n14168.in[0] (.names)                                            1.014     8.444
n14168.out[0] (.names)                                           0.261     8.705
n14162.in[0] (.names)                                            1.014     9.719
n14162.out[0] (.names)                                           0.261     9.980
n14163.in[0] (.names)                                            1.014    10.993
n14163.out[0] (.names)                                           0.261    11.254
n14164.in[2] (.names)                                            1.014    12.268
n14164.out[0] (.names)                                           0.261    12.529
n14165.in[1] (.names)                                            1.014    13.543
n14165.out[0] (.names)                                           0.261    13.804
n14166.in[1] (.names)                                            1.014    14.818
n14166.out[0] (.names)                                           0.261    15.079
n14167.in[0] (.names)                                            1.014    16.093
n14167.out[0] (.names)                                           0.261    16.354
n14053.in[0] (.names)                                            1.014    17.367
n14053.out[0] (.names)                                           0.261    17.628
n14128.in[0] (.names)                                            1.014    18.642
n14128.out[0] (.names)                                           0.261    18.903
n14129.in[1] (.names)                                            1.014    19.917
n14129.out[0] (.names)                                           0.261    20.178
n14131.in[0] (.names)                                            1.014    21.192
n14131.out[0] (.names)                                           0.261    21.453
n14127.in[1] (.names)                                            1.014    22.467
n14127.out[0] (.names)                                           0.261    22.728
n14067.in[0] (.names)                                            1.014    23.742
n14067.out[0] (.names)                                           0.261    24.003
n14130.in[1] (.names)                                            1.014    25.016
n14130.out[0] (.names)                                           0.261    25.277
n14135.in[0] (.names)                                            1.014    26.291
n14135.out[0] (.names)                                           0.261    26.552
n14136.in[0] (.names)                                            1.014    27.566
n14136.out[0] (.names)                                           0.261    27.827
n14137.in[1] (.names)                                            1.014    28.841
n14137.out[0] (.names)                                           0.261    29.102
n14139.in[1] (.names)                                            1.014    30.116
n14139.out[0] (.names)                                           0.261    30.377
n14030.in[0] (.names)                                            1.014    31.390
n14030.out[0] (.names)                                           0.261    31.651
n13936.in[1] (.names)                                            1.014    32.665
n13936.out[0] (.names)                                           0.261    32.926
n13925.in[2] (.names)                                            1.014    33.940
n13925.out[0] (.names)                                           0.261    34.201
n14015.in[1] (.names)                                            1.014    35.215
n14015.out[0] (.names)                                           0.261    35.476
n14016.in[0] (.names)                                            1.014    36.490
n14016.out[0] (.names)                                           0.261    36.751
n14017.in[0] (.names)                                            1.014    37.765
n14017.out[0] (.names)                                           0.261    38.026
n14018.in[0] (.names)                                            1.014    39.039
n14018.out[0] (.names)                                           0.261    39.300
n14019.in[0] (.names)                                            1.014    40.314
n14019.out[0] (.names)                                           0.261    40.575
n14020.in[0] (.names)                                            1.014    41.589
n14020.out[0] (.names)                                           0.261    41.850
n14021.in[0] (.names)                                            1.014    42.864
n14021.out[0] (.names)                                           0.261    43.125
n14023.in[1] (.names)                                            1.014    44.139
n14023.out[0] (.names)                                           0.261    44.400
n14024.in[0] (.names)                                            1.014    45.413
n14024.out[0] (.names)                                           0.261    45.674
n14009.in[1] (.names)                                            1.014    46.688
n14009.out[0] (.names)                                           0.261    46.949
n14010.in[1] (.names)                                            1.014    47.963
n14010.out[0] (.names)                                           0.261    48.224
n12739.in[1] (.names)                                            1.014    49.238
n12739.out[0] (.names)                                           0.261    49.499
n12740.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12740.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n11208.Q[0] (.latch clocked by pclk)
Endpoint  : n10446.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11208.clk[0] (.latch)                                           1.014     1.014
n11208.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11057.in[0] (.names)                                            1.014     2.070
n11057.out[0] (.names)                                           0.261     2.331
n11040.in[1] (.names)                                            1.014     3.344
n11040.out[0] (.names)                                           0.261     3.605
n11041.in[0] (.names)                                            1.014     4.619
n11041.out[0] (.names)                                           0.261     4.880
n11053.in[2] (.names)                                            1.014     5.894
n11053.out[0] (.names)                                           0.261     6.155
n11056.in[1] (.names)                                            1.014     7.169
n11056.out[0] (.names)                                           0.261     7.430
n11113.in[0] (.names)                                            1.014     8.444
n11113.out[0] (.names)                                           0.261     8.705
n11114.in[0] (.names)                                            1.014     9.719
n11114.out[0] (.names)                                           0.261     9.980
n11115.in[1] (.names)                                            1.014    10.993
n11115.out[0] (.names)                                           0.261    11.254
n11118.in[0] (.names)                                            1.014    12.268
n11118.out[0] (.names)                                           0.261    12.529
n11060.in[0] (.names)                                            1.014    13.543
n11060.out[0] (.names)                                           0.261    13.804
n11061.in[1] (.names)                                            1.014    14.818
n11061.out[0] (.names)                                           0.261    15.079
n11068.in[1] (.names)                                            1.014    16.093
n11068.out[0] (.names)                                           0.261    16.354
n11073.in[2] (.names)                                            1.014    17.367
n11073.out[0] (.names)                                           0.261    17.628
n11074.in[0] (.names)                                            1.014    18.642
n11074.out[0] (.names)                                           0.261    18.903
n11075.in[0] (.names)                                            1.014    19.917
n11075.out[0] (.names)                                           0.261    20.178
n11076.in[0] (.names)                                            1.014    21.192
n11076.out[0] (.names)                                           0.261    21.453
n11078.in[1] (.names)                                            1.014    22.467
n11078.out[0] (.names)                                           0.261    22.728
n11079.in[0] (.names)                                            1.014    23.742
n11079.out[0] (.names)                                           0.261    24.003
n11080.in[1] (.names)                                            1.014    25.016
n11080.out[0] (.names)                                           0.261    25.277
n11081.in[0] (.names)                                            1.014    26.291
n11081.out[0] (.names)                                           0.261    26.552
n11085.in[2] (.names)                                            1.014    27.566
n11085.out[0] (.names)                                           0.261    27.827
n11104.in[0] (.names)                                            1.014    28.841
n11104.out[0] (.names)                                           0.261    29.102
n11106.in[0] (.names)                                            1.014    30.116
n11106.out[0] (.names)                                           0.261    30.377
n11064.in[1] (.names)                                            1.014    31.390
n11064.out[0] (.names)                                           0.261    31.651
n11065.in[0] (.names)                                            1.014    32.665
n11065.out[0] (.names)                                           0.261    32.926
n11107.in[1] (.names)                                            1.014    33.940
n11107.out[0] (.names)                                           0.261    34.201
n11108.in[0] (.names)                                            1.014    35.215
n11108.out[0] (.names)                                           0.261    35.476
n11110.in[1] (.names)                                            1.014    36.490
n11110.out[0] (.names)                                           0.261    36.751
n11111.in[1] (.names)                                            1.014    37.765
n11111.out[0] (.names)                                           0.261    38.026
n11062.in[1] (.names)                                            1.014    39.039
n11062.out[0] (.names)                                           0.261    39.300
n11063.in[0] (.names)                                            1.014    40.314
n11063.out[0] (.names)                                           0.261    40.575
n11066.in[1] (.names)                                            1.014    41.589
n11066.out[0] (.names)                                           0.261    41.850
n224.in[3] (.names)                                              1.014    42.864
n224.out[0] (.names)                                             0.261    43.125
n11100.in[0] (.names)                                            1.014    44.139
n11100.out[0] (.names)                                           0.261    44.400
n11101.in[1] (.names)                                            1.014    45.413
n11101.out[0] (.names)                                           0.261    45.674
n11103.in[1] (.names)                                            1.014    46.688
n11103.out[0] (.names)                                           0.261    46.949
n10467.in[0] (.names)                                            1.014    47.963
n10467.out[0] (.names)                                           0.261    48.224
n10445.in[0] (.names)                                            1.014    49.238
n10445.out[0] (.names)                                           0.261    49.499
n10446.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10446.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n12750.Q[0] (.latch clocked by pclk)
Endpoint  : n11742.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12750.clk[0] (.latch)                                           1.014     1.014
n12750.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13875.in[0] (.names)                                            1.014     2.070
n13875.out[0] (.names)                                           0.261     2.331
n14205.in[1] (.names)                                            1.014     3.344
n14205.out[0] (.names)                                           0.261     3.605
n13893.in[1] (.names)                                            1.014     4.619
n13893.out[0] (.names)                                           0.261     4.880
n14174.in[1] (.names)                                            1.014     5.894
n14174.out[0] (.names)                                           0.261     6.155
n14175.in[0] (.names)                                            1.014     7.169
n14175.out[0] (.names)                                           0.261     7.430
n14168.in[0] (.names)                                            1.014     8.444
n14168.out[0] (.names)                                           0.261     8.705
n14162.in[0] (.names)                                            1.014     9.719
n14162.out[0] (.names)                                           0.261     9.980
n14163.in[0] (.names)                                            1.014    10.993
n14163.out[0] (.names)                                           0.261    11.254
n14164.in[2] (.names)                                            1.014    12.268
n14164.out[0] (.names)                                           0.261    12.529
n14165.in[1] (.names)                                            1.014    13.543
n14165.out[0] (.names)                                           0.261    13.804
n14166.in[1] (.names)                                            1.014    14.818
n14166.out[0] (.names)                                           0.261    15.079
n14167.in[0] (.names)                                            1.014    16.093
n14167.out[0] (.names)                                           0.261    16.354
n14053.in[0] (.names)                                            1.014    17.367
n14053.out[0] (.names)                                           0.261    17.628
n14128.in[0] (.names)                                            1.014    18.642
n14128.out[0] (.names)                                           0.261    18.903
n14129.in[1] (.names)                                            1.014    19.917
n14129.out[0] (.names)                                           0.261    20.178
n14131.in[0] (.names)                                            1.014    21.192
n14131.out[0] (.names)                                           0.261    21.453
n14127.in[1] (.names)                                            1.014    22.467
n14127.out[0] (.names)                                           0.261    22.728
n14067.in[0] (.names)                                            1.014    23.742
n14067.out[0] (.names)                                           0.261    24.003
n14130.in[1] (.names)                                            1.014    25.016
n14130.out[0] (.names)                                           0.261    25.277
n14135.in[0] (.names)                                            1.014    26.291
n14135.out[0] (.names)                                           0.261    26.552
n14136.in[0] (.names)                                            1.014    27.566
n14136.out[0] (.names)                                           0.261    27.827
n14137.in[1] (.names)                                            1.014    28.841
n14137.out[0] (.names)                                           0.261    29.102
n14139.in[1] (.names)                                            1.014    30.116
n14139.out[0] (.names)                                           0.261    30.377
n14030.in[0] (.names)                                            1.014    31.390
n14030.out[0] (.names)                                           0.261    31.651
n13936.in[1] (.names)                                            1.014    32.665
n13936.out[0] (.names)                                           0.261    32.926
n13925.in[2] (.names)                                            1.014    33.940
n13925.out[0] (.names)                                           0.261    34.201
n14015.in[1] (.names)                                            1.014    35.215
n14015.out[0] (.names)                                           0.261    35.476
n14016.in[0] (.names)                                            1.014    36.490
n14016.out[0] (.names)                                           0.261    36.751
n14017.in[0] (.names)                                            1.014    37.765
n14017.out[0] (.names)                                           0.261    38.026
n14018.in[0] (.names)                                            1.014    39.039
n14018.out[0] (.names)                                           0.261    39.300
n14019.in[0] (.names)                                            1.014    40.314
n14019.out[0] (.names)                                           0.261    40.575
n14020.in[0] (.names)                                            1.014    41.589
n14020.out[0] (.names)                                           0.261    41.850
n14021.in[0] (.names)                                            1.014    42.864
n14021.out[0] (.names)                                           0.261    43.125
n14023.in[1] (.names)                                            1.014    44.139
n14023.out[0] (.names)                                           0.261    44.400
n14024.in[0] (.names)                                            1.014    45.413
n14024.out[0] (.names)                                           0.261    45.674
n14025.in[0] (.names)                                            1.014    46.688
n14025.out[0] (.names)                                           0.261    46.949
n14026.in[1] (.names)                                            1.014    47.963
n14026.out[0] (.names)                                           0.261    48.224
n11741.in[0] (.names)                                            1.014    49.238
n11741.out[0] (.names)                                           0.261    49.499
n11742.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11742.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n9818.Q[0] (.latch clocked by pclk)
Endpoint  : n9637.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9818.clk[0] (.latch)                                            1.014     1.014
n9818.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9819.in[0] (.names)                                             1.014     2.070
n9819.out[0] (.names)                                            0.261     2.331
n9834.in[0] (.names)                                             1.014     3.344
n9834.out[0] (.names)                                            0.261     3.605
n9836.in[0] (.names)                                             1.014     4.619
n9836.out[0] (.names)                                            0.261     4.880
n9693.in[1] (.names)                                             1.014     5.894
n9693.out[0] (.names)                                            0.261     6.155
n9694.in[1] (.names)                                             1.014     7.169
n9694.out[0] (.names)                                            0.261     7.430
n9695.in[0] (.names)                                             1.014     8.444
n9695.out[0] (.names)                                            0.261     8.705
n9696.in[0] (.names)                                             1.014     9.719
n9696.out[0] (.names)                                            0.261     9.980
n9697.in[0] (.names)                                             1.014    10.993
n9697.out[0] (.names)                                            0.261    11.254
n9698.in[0] (.names)                                             1.014    12.268
n9698.out[0] (.names)                                            0.261    12.529
n9701.in[0] (.names)                                             1.014    13.543
n9701.out[0] (.names)                                            0.261    13.804
n9702.in[0] (.names)                                             1.014    14.818
n9702.out[0] (.names)                                            0.261    15.079
n9703.in[0] (.names)                                             1.014    16.093
n9703.out[0] (.names)                                            0.261    16.354
n9706.in[0] (.names)                                             1.014    17.367
n9706.out[0] (.names)                                            0.261    17.628
n9730.in[2] (.names)                                             1.014    18.642
n9730.out[0] (.names)                                            0.261    18.903
n9732.in[0] (.names)                                             1.014    19.917
n9732.out[0] (.names)                                            0.261    20.178
n9709.in[0] (.names)                                             1.014    21.192
n9709.out[0] (.names)                                            0.261    21.453
n9733.in[0] (.names)                                             1.014    22.467
n9733.out[0] (.names)                                            0.261    22.728
n9734.in[1] (.names)                                             1.014    23.742
n9734.out[0] (.names)                                            0.261    24.003
n9654.in[0] (.names)                                             1.014    25.016
n9654.out[0] (.names)                                            0.261    25.277
n9655.in[2] (.names)                                             1.014    26.291
n9655.out[0] (.names)                                            0.261    26.552
n9676.in[1] (.names)                                             1.014    27.566
n9676.out[0] (.names)                                            0.261    27.827
n9685.in[0] (.names)                                             1.014    28.841
n9685.out[0] (.names)                                            0.261    29.102
n9598.in[1] (.names)                                             1.014    30.116
n9598.out[0] (.names)                                            0.261    30.377
n9671.in[1] (.names)                                             1.014    31.390
n9671.out[0] (.names)                                            0.261    31.651
n9672.in[0] (.names)                                             1.014    32.665
n9672.out[0] (.names)                                            0.261    32.926
n9615.in[1] (.names)                                             1.014    33.940
n9615.out[0] (.names)                                            0.261    34.201
n9679.in[1] (.names)                                             1.014    35.215
n9679.out[0] (.names)                                            0.261    35.476
n9682.in[0] (.names)                                             1.014    36.490
n9682.out[0] (.names)                                            0.261    36.751
n9686.in[2] (.names)                                             1.014    37.765
n9686.out[0] (.names)                                            0.261    38.026
n9638.in[0] (.names)                                             1.014    39.039
n9638.out[0] (.names)                                            0.261    39.300
n9639.in[3] (.names)                                             1.014    40.314
n9639.out[0] (.names)                                            0.261    40.575
n9647.in[0] (.names)                                             1.014    41.589
n9647.out[0] (.names)                                            0.261    41.850
n9618.in[0] (.names)                                             1.014    42.864
n9618.out[0] (.names)                                            0.261    43.125
n9648.in[0] (.names)                                             1.014    44.139
n9648.out[0] (.names)                                            0.261    44.400
n8566.in[0] (.names)                                             1.014    45.413
n8566.out[0] (.names)                                            0.261    45.674
n9649.in[0] (.names)                                             1.014    46.688
n9649.out[0] (.names)                                            0.261    46.949
n9650.in[0] (.names)                                             1.014    47.963
n9650.out[0] (.names)                                            0.261    48.224
n8498.in[0] (.names)                                             1.014    49.238
n8498.out[0] (.names)                                            0.261    49.499
n9637.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9637.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n9818.Q[0] (.latch clocked by pclk)
Endpoint  : n9321.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9818.clk[0] (.latch)                                            1.014     1.014
n9818.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9819.in[0] (.names)                                             1.014     2.070
n9819.out[0] (.names)                                            0.261     2.331
n9834.in[0] (.names)                                             1.014     3.344
n9834.out[0] (.names)                                            0.261     3.605
n9836.in[0] (.names)                                             1.014     4.619
n9836.out[0] (.names)                                            0.261     4.880
n9693.in[1] (.names)                                             1.014     5.894
n9693.out[0] (.names)                                            0.261     6.155
n9852.in[0] (.names)                                             1.014     7.169
n9852.out[0] (.names)                                            0.261     7.430
n9853.in[1] (.names)                                             1.014     8.444
n9853.out[0] (.names)                                            0.261     8.705
n9855.in[0] (.names)                                             1.014     9.719
n9855.out[0] (.names)                                            0.261     9.980
n9857.in[2] (.names)                                             1.014    10.993
n9857.out[0] (.names)                                            0.261    11.254
n9858.in[1] (.names)                                             1.014    12.268
n9858.out[0] (.names)                                            0.261    12.529
n9848.in[0] (.names)                                             1.014    13.543
n9848.out[0] (.names)                                            0.261    13.804
n9830.in[0] (.names)                                             1.014    14.818
n9830.out[0] (.names)                                            0.261    15.079
n9859.in[2] (.names)                                             1.014    16.093
n9859.out[0] (.names)                                            0.261    16.354
n9749.in[1] (.names)                                             1.014    17.367
n9749.out[0] (.names)                                            0.261    17.628
n9837.in[0] (.names)                                             1.014    18.642
n9837.out[0] (.names)                                            0.261    18.903
n9838.in[1] (.names)                                             1.014    19.917
n9838.out[0] (.names)                                            0.261    20.178
n9841.in[1] (.names)                                             1.014    21.192
n9841.out[0] (.names)                                            0.261    21.453
n9791.in[0] (.names)                                             1.014    22.467
n9791.out[0] (.names)                                            0.261    22.728
n9826.in[1] (.names)                                             1.014    23.742
n9826.out[0] (.names)                                            0.261    24.003
n9827.in[0] (.names)                                             1.014    25.016
n9827.out[0] (.names)                                            0.261    25.277
n9828.in[0] (.names)                                             1.014    26.291
n9828.out[0] (.names)                                            0.261    26.552
n9829.in[0] (.names)                                             1.014    27.566
n9829.out[0] (.names)                                            0.261    27.827
n9831.in[1] (.names)                                             1.014    28.841
n9831.out[0] (.names)                                            0.261    29.102
n9793.in[2] (.names)                                             1.014    30.116
n9793.out[0] (.names)                                            0.261    30.377
n9847.in[0] (.names)                                             1.014    31.390
n9847.out[0] (.names)                                            0.261    31.651
n9778.in[0] (.names)                                             1.014    32.665
n9778.out[0] (.names)                                            0.261    32.926
n9779.in[0] (.names)                                             1.014    33.940
n9779.out[0] (.names)                                            0.261    34.201
n9771.in[2] (.names)                                             1.014    35.215
n9771.out[0] (.names)                                            0.261    35.476
n9782.in[0] (.names)                                             1.014    36.490
n9782.out[0] (.names)                                            0.261    36.751
n9783.in[0] (.names)                                             1.014    37.765
n9783.out[0] (.names)                                            0.261    38.026
n9785.in[0] (.names)                                             1.014    39.039
n9785.out[0] (.names)                                            0.261    39.300
n9737.in[0] (.names)                                             1.014    40.314
n9737.out[0] (.names)                                            0.261    40.575
n9801.in[3] (.names)                                             1.014    41.589
n9801.out[0] (.names)                                            0.261    41.850
n9802.in[1] (.names)                                             1.014    42.864
n9802.out[0] (.names)                                            0.261    43.125
n9803.in[0] (.names)                                             1.014    44.139
n9803.out[0] (.names)                                            0.261    44.400
n9105.in[0] (.names)                                             1.014    45.413
n9105.out[0] (.names)                                            0.261    45.674
n9804.in[0] (.names)                                             1.014    46.688
n9804.out[0] (.names)                                            0.261    46.949
n9805.in[2] (.names)                                             1.014    47.963
n9805.out[0] (.names)                                            0.261    48.224
n9320.in[1] (.names)                                             1.014    49.238
n9320.out[0] (.names)                                            0.261    49.499
n9321.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9321.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n10412.Q[0] (.latch clocked by pclk)
Endpoint  : n17394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10412.clk[0] (.latch)                                           1.014     1.014
n10412.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17964.in[1] (.names)                                            1.014     2.070
n17964.out[0] (.names)                                           0.261     2.331
n17914.in[0] (.names)                                            1.014     3.344
n17914.out[0] (.names)                                           0.261     3.605
n17748.in[0] (.names)                                            1.014     4.619
n17748.out[0] (.names)                                           0.261     4.880
n17730.in[1] (.names)                                            1.014     5.894
n17730.out[0] (.names)                                           0.261     6.155
n17732.in[0] (.names)                                            1.014     7.169
n17732.out[0] (.names)                                           0.261     7.430
n17865.in[0] (.names)                                            1.014     8.444
n17865.out[0] (.names)                                           0.261     8.705
n17773.in[0] (.names)                                            1.014     9.719
n17773.out[0] (.names)                                           0.261     9.980
n17774.in[1] (.names)                                            1.014    10.993
n17774.out[0] (.names)                                           0.261    11.254
n17775.in[2] (.names)                                            1.014    12.268
n17775.out[0] (.names)                                           0.261    12.529
n17776.in[0] (.names)                                            1.014    13.543
n17776.out[0] (.names)                                           0.261    13.804
n17777.in[0] (.names)                                            1.014    14.818
n17777.out[0] (.names)                                           0.261    15.079
n17780.in[1] (.names)                                            1.014    16.093
n17780.out[0] (.names)                                           0.261    16.354
n17778.in[1] (.names)                                            1.014    17.367
n17778.out[0] (.names)                                           0.261    17.628
n17781.in[0] (.names)                                            1.014    18.642
n17781.out[0] (.names)                                           0.261    18.903
n17782.in[0] (.names)                                            1.014    19.917
n17782.out[0] (.names)                                           0.261    20.178
n17783.in[0] (.names)                                            1.014    21.192
n17783.out[0] (.names)                                           0.261    21.453
n17784.in[0] (.names)                                            1.014    22.467
n17784.out[0] (.names)                                           0.261    22.728
n17785.in[0] (.names)                                            1.014    23.742
n17785.out[0] (.names)                                           0.261    24.003
n17787.in[0] (.names)                                            1.014    25.016
n17787.out[0] (.names)                                           0.261    25.277
n17790.in[0] (.names)                                            1.014    26.291
n17790.out[0] (.names)                                           0.261    26.552
n17847.in[1] (.names)                                            1.014    27.566
n17847.out[0] (.names)                                           0.261    27.827
n17849.in[2] (.names)                                            1.014    28.841
n17849.out[0] (.names)                                           0.261    29.102
n17851.in[2] (.names)                                            1.014    30.116
n17851.out[0] (.names)                                           0.261    30.377
n17852.in[1] (.names)                                            1.014    31.390
n17852.out[0] (.names)                                           0.261    31.651
n17829.in[0] (.names)                                            1.014    32.665
n17829.out[0] (.names)                                           0.261    32.926
n17836.in[0] (.names)                                            1.014    33.940
n17836.out[0] (.names)                                           0.261    34.201
n17854.in[1] (.names)                                            1.014    35.215
n17854.out[0] (.names)                                           0.261    35.476
n17855.in[2] (.names)                                            1.014    36.490
n17855.out[0] (.names)                                           0.261    36.751
n17856.in[0] (.names)                                            1.014    37.765
n17856.out[0] (.names)                                           0.261    38.026
n17857.in[1] (.names)                                            1.014    39.039
n17857.out[0] (.names)                                           0.261    39.300
n17858.in[1] (.names)                                            1.014    40.314
n17858.out[0] (.names)                                           0.261    40.575
n17842.in[0] (.names)                                            1.014    41.589
n17842.out[0] (.names)                                           0.261    41.850
n17860.in[2] (.names)                                            1.014    42.864
n17860.out[0] (.names)                                           0.261    43.125
n17862.in[0] (.names)                                            1.014    44.139
n17862.out[0] (.names)                                           0.261    44.400
n17861.in[1] (.names)                                            1.014    45.413
n17861.out[0] (.names)                                           0.261    45.674
n137.in[0] (.names)                                              1.014    46.688
n137.out[0] (.names)                                             0.261    46.949
n17864.in[0] (.names)                                            1.014    47.963
n17864.out[0] (.names)                                           0.261    48.224
n17393.in[0] (.names)                                            1.014    49.238
n17393.out[0] (.names)                                           0.261    49.499
n17394.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17394.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n10550.Q[0] (.latch clocked by pclk)
Endpoint  : n10522.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10550.clk[0] (.latch)                                           1.014     1.014
n10550.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10551.in[0] (.names)                                            1.014     2.070
n10551.out[0] (.names)                                           0.261     2.331
n10583.in[2] (.names)                                            1.014     3.344
n10583.out[0] (.names)                                           0.261     3.605
n10640.in[0] (.names)                                            1.014     4.619
n10640.out[0] (.names)                                           0.261     4.880
n10641.in[1] (.names)                                            1.014     5.894
n10641.out[0] (.names)                                           0.261     6.155
n10642.in[1] (.names)                                            1.014     7.169
n10642.out[0] (.names)                                           0.261     7.430
n10643.in[1] (.names)                                            1.014     8.444
n10643.out[0] (.names)                                           0.261     8.705
n10644.in[0] (.names)                                            1.014     9.719
n10644.out[0] (.names)                                           0.261     9.980
n10627.in[0] (.names)                                            1.014    10.993
n10627.out[0] (.names)                                           0.261    11.254
n10629.in[1] (.names)                                            1.014    12.268
n10629.out[0] (.names)                                           0.261    12.529
n10630.in[0] (.names)                                            1.014    13.543
n10630.out[0] (.names)                                           0.261    13.804
n10631.in[1] (.names)                                            1.014    14.818
n10631.out[0] (.names)                                           0.261    15.079
n10632.in[0] (.names)                                            1.014    16.093
n10632.out[0] (.names)                                           0.261    16.354
n10633.in[0] (.names)                                            1.014    17.367
n10633.out[0] (.names)                                           0.261    17.628
n10586.in[0] (.names)                                            1.014    18.642
n10586.out[0] (.names)                                           0.261    18.903
n10634.in[0] (.names)                                            1.014    19.917
n10634.out[0] (.names)                                           0.261    20.178
n10564.in[1] (.names)                                            1.014    21.192
n10564.out[0] (.names)                                           0.261    21.453
n10573.in[0] (.names)                                            1.014    22.467
n10573.out[0] (.names)                                           0.261    22.728
n10617.in[0] (.names)                                            1.014    23.742
n10617.out[0] (.names)                                           0.261    24.003
n10618.in[0] (.names)                                            1.014    25.016
n10618.out[0] (.names)                                           0.261    25.277
n10619.in[0] (.names)                                            1.014    26.291
n10619.out[0] (.names)                                           0.261    26.552
n10588.in[1] (.names)                                            1.014    27.566
n10588.out[0] (.names)                                           0.261    27.827
n10589.in[2] (.names)                                            1.014    28.841
n10589.out[0] (.names)                                           0.261    29.102
n10592.in[0] (.names)                                            1.014    30.116
n10592.out[0] (.names)                                           0.261    30.377
n10593.in[0] (.names)                                            1.014    31.390
n10593.out[0] (.names)                                           0.261    31.651
n10594.in[1] (.names)                                            1.014    32.665
n10594.out[0] (.names)                                           0.261    32.926
n10595.in[1] (.names)                                            1.014    33.940
n10595.out[0] (.names)                                           0.261    34.201
n10596.in[0] (.names)                                            1.014    35.215
n10596.out[0] (.names)                                           0.261    35.476
n10415.in[2] (.names)                                            1.014    36.490
n10415.out[0] (.names)                                           0.261    36.751
n10598.in[1] (.names)                                            1.014    37.765
n10598.out[0] (.names)                                           0.261    38.026
n10600.in[1] (.names)                                            1.014    39.039
n10600.out[0] (.names)                                           0.261    39.300
n10601.in[1] (.names)                                            1.014    40.314
n10601.out[0] (.names)                                           0.261    40.575
n10606.in[0] (.names)                                            1.014    41.589
n10606.out[0] (.names)                                           0.261    41.850
n10608.in[1] (.names)                                            1.014    42.864
n10608.out[0] (.names)                                           0.261    43.125
n10611.in[0] (.names)                                            1.014    44.139
n10611.out[0] (.names)                                           0.261    44.400
n10612.in[1] (.names)                                            1.014    45.413
n10612.out[0] (.names)                                           0.261    45.674
n10613.in[0] (.names)                                            1.014    46.688
n10613.out[0] (.names)                                           0.261    46.949
n10615.in[0] (.names)                                            1.014    47.963
n10615.out[0] (.names)                                           0.261    48.224
n10521.in[0] (.names)                                            1.014    49.238
n10521.out[0] (.names)                                           0.261    49.499
n10522.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10522.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n10550.Q[0] (.latch clocked by pclk)
Endpoint  : n234.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10550.clk[0] (.latch)                                           1.014     1.014
n10550.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10551.in[0] (.names)                                            1.014     2.070
n10551.out[0] (.names)                                           0.261     2.331
n10583.in[2] (.names)                                            1.014     3.344
n10583.out[0] (.names)                                           0.261     3.605
n10640.in[0] (.names)                                            1.014     4.619
n10640.out[0] (.names)                                           0.261     4.880
n10641.in[1] (.names)                                            1.014     5.894
n10641.out[0] (.names)                                           0.261     6.155
n10642.in[1] (.names)                                            1.014     7.169
n10642.out[0] (.names)                                           0.261     7.430
n10643.in[1] (.names)                                            1.014     8.444
n10643.out[0] (.names)                                           0.261     8.705
n10644.in[0] (.names)                                            1.014     9.719
n10644.out[0] (.names)                                           0.261     9.980
n10627.in[0] (.names)                                            1.014    10.993
n10627.out[0] (.names)                                           0.261    11.254
n10629.in[1] (.names)                                            1.014    12.268
n10629.out[0] (.names)                                           0.261    12.529
n10630.in[0] (.names)                                            1.014    13.543
n10630.out[0] (.names)                                           0.261    13.804
n10631.in[1] (.names)                                            1.014    14.818
n10631.out[0] (.names)                                           0.261    15.079
n10632.in[0] (.names)                                            1.014    16.093
n10632.out[0] (.names)                                           0.261    16.354
n10633.in[0] (.names)                                            1.014    17.367
n10633.out[0] (.names)                                           0.261    17.628
n10586.in[0] (.names)                                            1.014    18.642
n10586.out[0] (.names)                                           0.261    18.903
n10634.in[0] (.names)                                            1.014    19.917
n10634.out[0] (.names)                                           0.261    20.178
n10564.in[1] (.names)                                            1.014    21.192
n10564.out[0] (.names)                                           0.261    21.453
n10573.in[0] (.names)                                            1.014    22.467
n10573.out[0] (.names)                                           0.261    22.728
n10617.in[0] (.names)                                            1.014    23.742
n10617.out[0] (.names)                                           0.261    24.003
n10618.in[0] (.names)                                            1.014    25.016
n10618.out[0] (.names)                                           0.261    25.277
n10619.in[0] (.names)                                            1.014    26.291
n10619.out[0] (.names)                                           0.261    26.552
n10588.in[1] (.names)                                            1.014    27.566
n10588.out[0] (.names)                                           0.261    27.827
n10589.in[2] (.names)                                            1.014    28.841
n10589.out[0] (.names)                                           0.261    29.102
n10592.in[0] (.names)                                            1.014    30.116
n10592.out[0] (.names)                                           0.261    30.377
n10593.in[0] (.names)                                            1.014    31.390
n10593.out[0] (.names)                                           0.261    31.651
n10594.in[1] (.names)                                            1.014    32.665
n10594.out[0] (.names)                                           0.261    32.926
n10595.in[1] (.names)                                            1.014    33.940
n10595.out[0] (.names)                                           0.261    34.201
n10596.in[0] (.names)                                            1.014    35.215
n10596.out[0] (.names)                                           0.261    35.476
n10415.in[2] (.names)                                            1.014    36.490
n10415.out[0] (.names)                                           0.261    36.751
n10598.in[1] (.names)                                            1.014    37.765
n10598.out[0] (.names)                                           0.261    38.026
n10600.in[1] (.names)                                            1.014    39.039
n10600.out[0] (.names)                                           0.261    39.300
n10601.in[1] (.names)                                            1.014    40.314
n10601.out[0] (.names)                                           0.261    40.575
n10606.in[0] (.names)                                            1.014    41.589
n10606.out[0] (.names)                                           0.261    41.850
n10608.in[1] (.names)                                            1.014    42.864
n10608.out[0] (.names)                                           0.261    43.125
n10611.in[0] (.names)                                            1.014    44.139
n10611.out[0] (.names)                                           0.261    44.400
n10612.in[1] (.names)                                            1.014    45.413
n10612.out[0] (.names)                                           0.261    45.674
n10613.in[0] (.names)                                            1.014    46.688
n10613.out[0] (.names)                                           0.261    46.949
n10615.in[0] (.names)                                            1.014    47.963
n10615.out[0] (.names)                                           0.261    48.224
n233.in[1] (.names)                                              1.014    49.238
n233.out[0] (.names)                                             0.261    49.499
n234.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n234.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n11557.Q[0] (.latch clocked by pclk)
Endpoint  : n11629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11557.clk[0] (.latch)                                           1.014     1.014
n11557.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11601.in[0] (.names)                                            1.014     2.070
n11601.out[0] (.names)                                           0.261     2.331
n11602.in[2] (.names)                                            1.014     3.344
n11602.out[0] (.names)                                           0.261     3.605
n11603.in[1] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11415.in[1] (.names)                                            1.014     5.894
n11415.out[0] (.names)                                           0.261     6.155
n11653.in[2] (.names)                                            1.014     7.169
n11653.out[0] (.names)                                           0.261     7.430
n11655.in[0] (.names)                                            1.014     8.444
n11655.out[0] (.names)                                           0.261     8.705
n11660.in[0] (.names)                                            1.014     9.719
n11660.out[0] (.names)                                           0.261     9.980
n11662.in[0] (.names)                                            1.014    10.993
n11662.out[0] (.names)                                           0.261    11.254
n11657.in[0] (.names)                                            1.014    12.268
n11657.out[0] (.names)                                           0.261    12.529
n11656.in[0] (.names)                                            1.014    13.543
n11656.out[0] (.names)                                           0.261    13.804
n11555.in[1] (.names)                                            1.014    14.818
n11555.out[0] (.names)                                           0.261    15.079
n11665.in[0] (.names)                                            1.014    16.093
n11665.out[0] (.names)                                           0.261    16.354
n11670.in[1] (.names)                                            1.014    17.367
n11670.out[0] (.names)                                           0.261    17.628
n11697.in[0] (.names)                                            1.014    18.642
n11697.out[0] (.names)                                           0.261    18.903
n11615.in[0] (.names)                                            1.014    19.917
n11615.out[0] (.names)                                           0.261    20.178
n11616.in[2] (.names)                                            1.014    21.192
n11616.out[0] (.names)                                           0.261    21.453
n11617.in[2] (.names)                                            1.014    22.467
n11617.out[0] (.names)                                           0.261    22.728
n11619.in[2] (.names)                                            1.014    23.742
n11619.out[0] (.names)                                           0.261    24.003
n11625.in[0] (.names)                                            1.014    25.016
n11625.out[0] (.names)                                           0.261    25.277
n11626.in[0] (.names)                                            1.014    26.291
n11626.out[0] (.names)                                           0.261    26.552
n11627.in[0] (.names)                                            1.014    27.566
n11627.out[0] (.names)                                           0.261    27.827
n11630.in[1] (.names)                                            1.014    28.841
n11630.out[0] (.names)                                           0.261    29.102
n11639.in[0] (.names)                                            1.014    30.116
n11639.out[0] (.names)                                           0.261    30.377
n11640.in[0] (.names)                                            1.014    31.390
n11640.out[0] (.names)                                           0.261    31.651
n11636.in[0] (.names)                                            1.014    32.665
n11636.out[0] (.names)                                           0.261    32.926
n11638.in[0] (.names)                                            1.014    33.940
n11638.out[0] (.names)                                           0.261    34.201
n11635.in[1] (.names)                                            1.014    35.215
n11635.out[0] (.names)                                           0.261    35.476
n11549.in[1] (.names)                                            1.014    36.490
n11549.out[0] (.names)                                           0.261    36.751
n11642.in[0] (.names)                                            1.014    37.765
n11642.out[0] (.names)                                           0.261    38.026
n11643.in[2] (.names)                                            1.014    39.039
n11643.out[0] (.names)                                           0.261    39.300
n11631.in[1] (.names)                                            1.014    40.314
n11631.out[0] (.names)                                           0.261    40.575
n11632.in[1] (.names)                                            1.014    41.589
n11632.out[0] (.names)                                           0.261    41.850
n11647.in[0] (.names)                                            1.014    42.864
n11647.out[0] (.names)                                           0.261    43.125
n11649.in[0] (.names)                                            1.014    44.139
n11649.out[0] (.names)                                           0.261    44.400
n11650.in[0] (.names)                                            1.014    45.413
n11650.out[0] (.names)                                           0.261    45.674
n11651.in[0] (.names)                                            1.014    46.688
n11651.out[0] (.names)                                           0.261    46.949
n10523.in[0] (.names)                                            1.014    47.963
n10523.out[0] (.names)                                           0.261    48.224
n11628.in[0] (.names)                                            1.014    49.238
n11628.out[0] (.names)                                           0.261    49.499
n11629.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11629.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n11557.Q[0] (.latch clocked by pclk)
Endpoint  : n12693.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11557.clk[0] (.latch)                                           1.014     1.014
n11557.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11601.in[0] (.names)                                            1.014     2.070
n11601.out[0] (.names)                                           0.261     2.331
n11602.in[2] (.names)                                            1.014     3.344
n11602.out[0] (.names)                                           0.261     3.605
n11603.in[1] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11415.in[1] (.names)                                            1.014     5.894
n11415.out[0] (.names)                                           0.261     6.155
n11653.in[2] (.names)                                            1.014     7.169
n11653.out[0] (.names)                                           0.261     7.430
n11655.in[0] (.names)                                            1.014     8.444
n11655.out[0] (.names)                                           0.261     8.705
n11660.in[0] (.names)                                            1.014     9.719
n11660.out[0] (.names)                                           0.261     9.980
n11662.in[0] (.names)                                            1.014    10.993
n11662.out[0] (.names)                                           0.261    11.254
n11657.in[0] (.names)                                            1.014    12.268
n11657.out[0] (.names)                                           0.261    12.529
n11656.in[0] (.names)                                            1.014    13.543
n11656.out[0] (.names)                                           0.261    13.804
n11555.in[1] (.names)                                            1.014    14.818
n11555.out[0] (.names)                                           0.261    15.079
n11665.in[0] (.names)                                            1.014    16.093
n11665.out[0] (.names)                                           0.261    16.354
n11670.in[1] (.names)                                            1.014    17.367
n11670.out[0] (.names)                                           0.261    17.628
n11697.in[0] (.names)                                            1.014    18.642
n11697.out[0] (.names)                                           0.261    18.903
n11615.in[0] (.names)                                            1.014    19.917
n11615.out[0] (.names)                                           0.261    20.178
n11616.in[2] (.names)                                            1.014    21.192
n11616.out[0] (.names)                                           0.261    21.453
n11617.in[2] (.names)                                            1.014    22.467
n11617.out[0] (.names)                                           0.261    22.728
n11619.in[2] (.names)                                            1.014    23.742
n11619.out[0] (.names)                                           0.261    24.003
n11625.in[0] (.names)                                            1.014    25.016
n11625.out[0] (.names)                                           0.261    25.277
n11626.in[0] (.names)                                            1.014    26.291
n11626.out[0] (.names)                                           0.261    26.552
n11627.in[0] (.names)                                            1.014    27.566
n11627.out[0] (.names)                                           0.261    27.827
n11630.in[1] (.names)                                            1.014    28.841
n11630.out[0] (.names)                                           0.261    29.102
n11639.in[0] (.names)                                            1.014    30.116
n11639.out[0] (.names)                                           0.261    30.377
n11640.in[0] (.names)                                            1.014    31.390
n11640.out[0] (.names)                                           0.261    31.651
n11636.in[0] (.names)                                            1.014    32.665
n11636.out[0] (.names)                                           0.261    32.926
n11638.in[0] (.names)                                            1.014    33.940
n11638.out[0] (.names)                                           0.261    34.201
n11635.in[1] (.names)                                            1.014    35.215
n11635.out[0] (.names)                                           0.261    35.476
n11549.in[1] (.names)                                            1.014    36.490
n11549.out[0] (.names)                                           0.261    36.751
n11642.in[0] (.names)                                            1.014    37.765
n11642.out[0] (.names)                                           0.261    38.026
n11643.in[2] (.names)                                            1.014    39.039
n11643.out[0] (.names)                                           0.261    39.300
n11631.in[1] (.names)                                            1.014    40.314
n11631.out[0] (.names)                                           0.261    40.575
n11632.in[1] (.names)                                            1.014    41.589
n11632.out[0] (.names)                                           0.261    41.850
n11647.in[0] (.names)                                            1.014    42.864
n11647.out[0] (.names)                                           0.261    43.125
n11649.in[0] (.names)                                            1.014    44.139
n11649.out[0] (.names)                                           0.261    44.400
n11650.in[0] (.names)                                            1.014    45.413
n11650.out[0] (.names)                                           0.261    45.674
n11651.in[0] (.names)                                            1.014    46.688
n11651.out[0] (.names)                                           0.261    46.949
n10523.in[0] (.names)                                            1.014    47.963
n10523.out[0] (.names)                                           0.261    48.224
n11628.in[0] (.names)                                            1.014    49.238
n11628.out[0] (.names)                                           0.261    49.499
n12693.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12693.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n9818.Q[0] (.latch clocked by pclk)
Endpoint  : n9057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9818.clk[0] (.latch)                                            1.014     1.014
n9818.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9819.in[0] (.names)                                             1.014     2.070
n9819.out[0] (.names)                                            0.261     2.331
n9834.in[0] (.names)                                             1.014     3.344
n9834.out[0] (.names)                                            0.261     3.605
n9836.in[0] (.names)                                             1.014     4.619
n9836.out[0] (.names)                                            0.261     4.880
n9693.in[1] (.names)                                             1.014     5.894
n9693.out[0] (.names)                                            0.261     6.155
n9694.in[1] (.names)                                             1.014     7.169
n9694.out[0] (.names)                                            0.261     7.430
n9695.in[0] (.names)                                             1.014     8.444
n9695.out[0] (.names)                                            0.261     8.705
n9696.in[0] (.names)                                             1.014     9.719
n9696.out[0] (.names)                                            0.261     9.980
n9697.in[0] (.names)                                             1.014    10.993
n9697.out[0] (.names)                                            0.261    11.254
n9698.in[0] (.names)                                             1.014    12.268
n9698.out[0] (.names)                                            0.261    12.529
n9701.in[0] (.names)                                             1.014    13.543
n9701.out[0] (.names)                                            0.261    13.804
n9702.in[0] (.names)                                             1.014    14.818
n9702.out[0] (.names)                                            0.261    15.079
n9703.in[0] (.names)                                             1.014    16.093
n9703.out[0] (.names)                                            0.261    16.354
n9706.in[0] (.names)                                             1.014    17.367
n9706.out[0] (.names)                                            0.261    17.628
n9730.in[2] (.names)                                             1.014    18.642
n9730.out[0] (.names)                                            0.261    18.903
n9732.in[0] (.names)                                             1.014    19.917
n9732.out[0] (.names)                                            0.261    20.178
n9709.in[0] (.names)                                             1.014    21.192
n9709.out[0] (.names)                                            0.261    21.453
n9733.in[0] (.names)                                             1.014    22.467
n9733.out[0] (.names)                                            0.261    22.728
n9734.in[1] (.names)                                             1.014    23.742
n9734.out[0] (.names)                                            0.261    24.003
n9654.in[0] (.names)                                             1.014    25.016
n9654.out[0] (.names)                                            0.261    25.277
n9655.in[2] (.names)                                             1.014    26.291
n9655.out[0] (.names)                                            0.261    26.552
n9676.in[1] (.names)                                             1.014    27.566
n9676.out[0] (.names)                                            0.261    27.827
n9685.in[0] (.names)                                             1.014    28.841
n9685.out[0] (.names)                                            0.261    29.102
n9598.in[1] (.names)                                             1.014    30.116
n9598.out[0] (.names)                                            0.261    30.377
n9671.in[1] (.names)                                             1.014    31.390
n9671.out[0] (.names)                                            0.261    31.651
n9672.in[0] (.names)                                             1.014    32.665
n9672.out[0] (.names)                                            0.261    32.926
n9615.in[1] (.names)                                             1.014    33.940
n9615.out[0] (.names)                                            0.261    34.201
n9679.in[1] (.names)                                             1.014    35.215
n9679.out[0] (.names)                                            0.261    35.476
n9682.in[0] (.names)                                             1.014    36.490
n9682.out[0] (.names)                                            0.261    36.751
n9686.in[2] (.names)                                             1.014    37.765
n9686.out[0] (.names)                                            0.261    38.026
n9638.in[0] (.names)                                             1.014    39.039
n9638.out[0] (.names)                                            0.261    39.300
n9639.in[3] (.names)                                             1.014    40.314
n9639.out[0] (.names)                                            0.261    40.575
n9647.in[0] (.names)                                             1.014    41.589
n9647.out[0] (.names)                                            0.261    41.850
n9618.in[0] (.names)                                             1.014    42.864
n9618.out[0] (.names)                                            0.261    43.125
n9648.in[0] (.names)                                             1.014    44.139
n9648.out[0] (.names)                                            0.261    44.400
n8566.in[0] (.names)                                             1.014    45.413
n8566.out[0] (.names)                                            0.261    45.674
n9649.in[0] (.names)                                             1.014    46.688
n9649.out[0] (.names)                                            0.261    46.949
n9650.in[0] (.names)                                             1.014    47.963
n9650.out[0] (.names)                                            0.261    48.224
n9111.in[0] (.names)                                             1.014    49.238
n9111.out[0] (.names)                                            0.261    49.499
n9057.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9057.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n11934.Q[0] (.latch clocked by pclk)
Endpoint  : n11808.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11934.clk[0] (.latch)                                           1.014     1.014
n11934.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11939.in[0] (.names)                                            1.014     2.070
n11939.out[0] (.names)                                           0.261     2.331
n11940.in[0] (.names)                                            1.014     3.344
n11940.out[0] (.names)                                           0.261     3.605
n11943.in[1] (.names)                                            1.014     4.619
n11943.out[0] (.names)                                           0.261     4.880
n11944.in[0] (.names)                                            1.014     5.894
n11944.out[0] (.names)                                           0.261     6.155
n11945.in[1] (.names)                                            1.014     7.169
n11945.out[0] (.names)                                           0.261     7.430
n11946.in[0] (.names)                                            1.014     8.444
n11946.out[0] (.names)                                           0.261     8.705
n11947.in[1] (.names)                                            1.014     9.719
n11947.out[0] (.names)                                           0.261     9.980
n11948.in[0] (.names)                                            1.014    10.993
n11948.out[0] (.names)                                           0.261    11.254
n11949.in[0] (.names)                                            1.014    12.268
n11949.out[0] (.names)                                           0.261    12.529
n11935.in[1] (.names)                                            1.014    13.543
n11935.out[0] (.names)                                           0.261    13.804
n11970.in[2] (.names)                                            1.014    14.818
n11970.out[0] (.names)                                           0.261    15.079
n12008.in[2] (.names)                                            1.014    16.093
n12008.out[0] (.names)                                           0.261    16.354
n12020.in[0] (.names)                                            1.014    17.367
n12020.out[0] (.names)                                           0.261    17.628
n12022.in[2] (.names)                                            1.014    18.642
n12022.out[0] (.names)                                           0.261    18.903
n12023.in[0] (.names)                                            1.014    19.917
n12023.out[0] (.names)                                           0.261    20.178
n12015.in[0] (.names)                                            1.014    21.192
n12015.out[0] (.names)                                           0.261    21.453
n12027.in[1] (.names)                                            1.014    22.467
n12027.out[0] (.names)                                           0.261    22.728
n12030.in[0] (.names)                                            1.014    23.742
n12030.out[0] (.names)                                           0.261    24.003
n12032.in[0] (.names)                                            1.014    25.016
n12032.out[0] (.names)                                           0.261    25.277
n11999.in[0] (.names)                                            1.014    26.291
n11999.out[0] (.names)                                           0.261    26.552
n12000.in[0] (.names)                                            1.014    27.566
n12000.out[0] (.names)                                           0.261    27.827
n11996.in[1] (.names)                                            1.014    28.841
n11996.out[0] (.names)                                           0.261    29.102
n11997.in[0] (.names)                                            1.014    30.116
n11997.out[0] (.names)                                           0.261    30.377
n11993.in[0] (.names)                                            1.014    31.390
n11993.out[0] (.names)                                           0.261    31.651
n12679.in[3] (.names)                                            1.014    32.665
n12679.out[0] (.names)                                           0.261    32.926
n12676.in[0] (.names)                                            1.014    33.940
n12676.out[0] (.names)                                           0.261    34.201
n12677.in[2] (.names)                                            1.014    35.215
n12677.out[0] (.names)                                           0.261    35.476
n12673.in[0] (.names)                                            1.014    36.490
n12673.out[0] (.names)                                           0.261    36.751
n12678.in[0] (.names)                                            1.014    37.765
n12678.out[0] (.names)                                           0.261    38.026
n12681.in[0] (.names)                                            1.014    39.039
n12681.out[0] (.names)                                           0.261    39.300
n11813.in[0] (.names)                                            1.014    40.314
n11813.out[0] (.names)                                           0.261    40.575
n12682.in[0] (.names)                                            1.014    41.589
n12682.out[0] (.names)                                           0.261    41.850
n12683.in[2] (.names)                                            1.014    42.864
n12683.out[0] (.names)                                           0.261    43.125
n12688.in[1] (.names)                                            1.014    44.139
n12688.out[0] (.names)                                           0.261    44.400
n12689.in[2] (.names)                                            1.014    45.413
n12689.out[0] (.names)                                           0.261    45.674
n12690.in[0] (.names)                                            1.014    46.688
n12690.out[0] (.names)                                           0.261    46.949
n138.in[1] (.names)                                              1.014    47.963
n138.out[0] (.names)                                             0.261    48.224
n11807.in[0] (.names)                                            1.014    49.238
n11807.out[0] (.names)                                           0.261    49.499
n11808.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11808.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n12732.Q[0] (.latch clocked by pclk)
Endpoint  : n12726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12732.clk[0] (.latch)                                           1.014     1.014
n12732.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13859.in[0] (.names)                                            1.014     2.070
n13859.out[0] (.names)                                           0.261     2.331
n13861.in[2] (.names)                                            1.014     3.344
n13861.out[0] (.names)                                           0.261     3.605
n13862.in[1] (.names)                                            1.014     4.619
n13862.out[0] (.names)                                           0.261     4.880
n13864.in[1] (.names)                                            1.014     5.894
n13864.out[0] (.names)                                           0.261     6.155
n13865.in[2] (.names)                                            1.014     7.169
n13865.out[0] (.names)                                           0.261     7.430
n13867.in[0] (.names)                                            1.014     8.444
n13867.out[0] (.names)                                           0.261     8.705
n13868.in[0] (.names)                                            1.014     9.719
n13868.out[0] (.names)                                           0.261     9.980
n13501.in[0] (.names)                                            1.014    10.993
n13501.out[0] (.names)                                           0.261    11.254
n13504.in[2] (.names)                                            1.014    12.268
n13504.out[0] (.names)                                           0.261    12.529
n13505.in[0] (.names)                                            1.014    13.543
n13505.out[0] (.names)                                           0.261    13.804
n13506.in[1] (.names)                                            1.014    14.818
n13506.out[0] (.names)                                           0.261    15.079
n13510.in[0] (.names)                                            1.014    16.093
n13510.out[0] (.names)                                           0.261    16.354
n13511.in[1] (.names)                                            1.014    17.367
n13511.out[0] (.names)                                           0.261    17.628
n13512.in[0] (.names)                                            1.014    18.642
n13512.out[0] (.names)                                           0.261    18.903
n13513.in[1] (.names)                                            1.014    19.917
n13513.out[0] (.names)                                           0.261    20.178
n13527.in[0] (.names)                                            1.014    21.192
n13527.out[0] (.names)                                           0.261    21.453
n13532.in[2] (.names)                                            1.014    22.467
n13532.out[0] (.names)                                           0.261    22.728
n13533.in[1] (.names)                                            1.014    23.742
n13533.out[0] (.names)                                           0.261    24.003
n13534.in[0] (.names)                                            1.014    25.016
n13534.out[0] (.names)                                           0.261    25.277
n13528.in[1] (.names)                                            1.014    26.291
n13528.out[0] (.names)                                           0.261    26.552
n13529.in[0] (.names)                                            1.014    27.566
n13529.out[0] (.names)                                           0.261    27.827
n13530.in[0] (.names)                                            1.014    28.841
n13530.out[0] (.names)                                           0.261    29.102
n13536.in[2] (.names)                                            1.014    30.116
n13536.out[0] (.names)                                           0.261    30.377
n13537.in[0] (.names)                                            1.014    31.390
n13537.out[0] (.names)                                           0.261    31.651
n13538.in[0] (.names)                                            1.014    32.665
n13538.out[0] (.names)                                           0.261    32.926
n13541.in[0] (.names)                                            1.014    33.940
n13541.out[0] (.names)                                           0.261    34.201
n13540.in[0] (.names)                                            1.014    35.215
n13540.out[0] (.names)                                           0.261    35.476
n12761.in[0] (.names)                                            1.014    36.490
n12761.out[0] (.names)                                           0.261    36.751
n13543.in[0] (.names)                                            1.014    37.765
n13543.out[0] (.names)                                           0.261    38.026
n13592.in[3] (.names)                                            1.014    39.039
n13592.out[0] (.names)                                           0.261    39.300
n13597.in[1] (.names)                                            1.014    40.314
n13597.out[0] (.names)                                           0.261    40.575
n13600.in[0] (.names)                                            1.014    41.589
n13600.out[0] (.names)                                           0.261    41.850
n13601.in[2] (.names)                                            1.014    42.864
n13601.out[0] (.names)                                           0.261    43.125
n13602.in[0] (.names)                                            1.014    44.139
n13602.out[0] (.names)                                           0.261    44.400
n13603.in[0] (.names)                                            1.014    45.413
n13603.out[0] (.names)                                           0.261    45.674
n13604.in[0] (.names)                                            1.014    46.688
n13604.out[0] (.names)                                           0.261    46.949
n13605.in[0] (.names)                                            1.014    47.963
n13605.out[0] (.names)                                           0.261    48.224
n12725.in[0] (.names)                                            1.014    49.238
n12725.out[0] (.names)                                           0.261    49.499
n12726.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12726.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n12732.Q[0] (.latch clocked by pclk)
Endpoint  : n13380.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12732.clk[0] (.latch)                                           1.014     1.014
n12732.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13859.in[0] (.names)                                            1.014     2.070
n13859.out[0] (.names)                                           0.261     2.331
n13861.in[2] (.names)                                            1.014     3.344
n13861.out[0] (.names)                                           0.261     3.605
n13862.in[1] (.names)                                            1.014     4.619
n13862.out[0] (.names)                                           0.261     4.880
n13864.in[1] (.names)                                            1.014     5.894
n13864.out[0] (.names)                                           0.261     6.155
n13865.in[2] (.names)                                            1.014     7.169
n13865.out[0] (.names)                                           0.261     7.430
n13867.in[0] (.names)                                            1.014     8.444
n13867.out[0] (.names)                                           0.261     8.705
n13868.in[0] (.names)                                            1.014     9.719
n13868.out[0] (.names)                                           0.261     9.980
n13869.in[0] (.names)                                            1.014    10.993
n13869.out[0] (.names)                                           0.261    11.254
n13852.in[0] (.names)                                            1.014    12.268
n13852.out[0] (.names)                                           0.261    12.529
n13839.in[0] (.names)                                            1.014    13.543
n13839.out[0] (.names)                                           0.261    13.804
n13840.in[2] (.names)                                            1.014    14.818
n13840.out[0] (.names)                                           0.261    15.079
n13841.in[1] (.names)                                            1.014    16.093
n13841.out[0] (.names)                                           0.261    16.354
n13842.in[0] (.names)                                            1.014    17.367
n13842.out[0] (.names)                                           0.261    17.628
n13843.in[0] (.names)                                            1.014    18.642
n13843.out[0] (.names)                                           0.261    18.903
n13844.in[1] (.names)                                            1.014    19.917
n13844.out[0] (.names)                                           0.261    20.178
n13845.in[0] (.names)                                            1.014    21.192
n13845.out[0] (.names)                                           0.261    21.453
n13293.in[0] (.names)                                            1.014    22.467
n13293.out[0] (.names)                                           0.261    22.728
n13294.in[1] (.names)                                            1.014    23.742
n13294.out[0] (.names)                                           0.261    24.003
n13295.in[0] (.names)                                            1.014    25.016
n13295.out[0] (.names)                                           0.261    25.277
n13296.in[0] (.names)                                            1.014    26.291
n13296.out[0] (.names)                                           0.261    26.552
n13297.in[2] (.names)                                            1.014    27.566
n13297.out[0] (.names)                                           0.261    27.827
n13299.in[2] (.names)                                            1.014    28.841
n13299.out[0] (.names)                                           0.261    29.102
n13301.in[1] (.names)                                            1.014    30.116
n13301.out[0] (.names)                                           0.261    30.377
n13303.in[0] (.names)                                            1.014    31.390
n13303.out[0] (.names)                                           0.261    31.651
n13309.in[0] (.names)                                            1.014    32.665
n13309.out[0] (.names)                                           0.261    32.926
n13314.in[0] (.names)                                            1.014    33.940
n13314.out[0] (.names)                                           0.261    34.201
n13315.in[0] (.names)                                            1.014    35.215
n13315.out[0] (.names)                                           0.261    35.476
n13316.in[0] (.names)                                            1.014    36.490
n13316.out[0] (.names)                                           0.261    36.751
n13317.in[0] (.names)                                            1.014    37.765
n13317.out[0] (.names)                                           0.261    38.026
n13319.in[0] (.names)                                            1.014    39.039
n13319.out[0] (.names)                                           0.261    39.300
n13305.in[0] (.names)                                            1.014    40.314
n13305.out[0] (.names)                                           0.261    40.575
n13306.in[0] (.names)                                            1.014    41.589
n13306.out[0] (.names)                                           0.261    41.850
n13308.in[1] (.names)                                            1.014    42.864
n13308.out[0] (.names)                                           0.261    43.125
n13310.in[0] (.names)                                            1.014    44.139
n13310.out[0] (.names)                                           0.261    44.400
n13311.in[0] (.names)                                            1.014    45.413
n13311.out[0] (.names)                                           0.261    45.674
n13312.in[1] (.names)                                            1.014    46.688
n13312.out[0] (.names)                                           0.261    46.949
n13313.in[1] (.names)                                            1.014    47.963
n13313.out[0] (.names)                                           0.261    48.224
n13379.in[0] (.names)                                            1.014    49.238
n13379.out[0] (.names)                                           0.261    49.499
n13380.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13380.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n12750.Q[0] (.latch clocked by pclk)
Endpoint  : n11842.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12750.clk[0] (.latch)                                           1.014     1.014
n12750.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13875.in[0] (.names)                                            1.014     2.070
n13875.out[0] (.names)                                           0.261     2.331
n14205.in[1] (.names)                                            1.014     3.344
n14205.out[0] (.names)                                           0.261     3.605
n13893.in[1] (.names)                                            1.014     4.619
n13893.out[0] (.names)                                           0.261     4.880
n14174.in[1] (.names)                                            1.014     5.894
n14174.out[0] (.names)                                           0.261     6.155
n14175.in[0] (.names)                                            1.014     7.169
n14175.out[0] (.names)                                           0.261     7.430
n14168.in[0] (.names)                                            1.014     8.444
n14168.out[0] (.names)                                           0.261     8.705
n14162.in[0] (.names)                                            1.014     9.719
n14162.out[0] (.names)                                           0.261     9.980
n14163.in[0] (.names)                                            1.014    10.993
n14163.out[0] (.names)                                           0.261    11.254
n14164.in[2] (.names)                                            1.014    12.268
n14164.out[0] (.names)                                           0.261    12.529
n14165.in[1] (.names)                                            1.014    13.543
n14165.out[0] (.names)                                           0.261    13.804
n14166.in[1] (.names)                                            1.014    14.818
n14166.out[0] (.names)                                           0.261    15.079
n14167.in[0] (.names)                                            1.014    16.093
n14167.out[0] (.names)                                           0.261    16.354
n14053.in[0] (.names)                                            1.014    17.367
n14053.out[0] (.names)                                           0.261    17.628
n14128.in[0] (.names)                                            1.014    18.642
n14128.out[0] (.names)                                           0.261    18.903
n14129.in[1] (.names)                                            1.014    19.917
n14129.out[0] (.names)                                           0.261    20.178
n14131.in[0] (.names)                                            1.014    21.192
n14131.out[0] (.names)                                           0.261    21.453
n14127.in[1] (.names)                                            1.014    22.467
n14127.out[0] (.names)                                           0.261    22.728
n14067.in[0] (.names)                                            1.014    23.742
n14067.out[0] (.names)                                           0.261    24.003
n14130.in[1] (.names)                                            1.014    25.016
n14130.out[0] (.names)                                           0.261    25.277
n14135.in[0] (.names)                                            1.014    26.291
n14135.out[0] (.names)                                           0.261    26.552
n14136.in[0] (.names)                                            1.014    27.566
n14136.out[0] (.names)                                           0.261    27.827
n14137.in[1] (.names)                                            1.014    28.841
n14137.out[0] (.names)                                           0.261    29.102
n14139.in[1] (.names)                                            1.014    30.116
n14139.out[0] (.names)                                           0.261    30.377
n14030.in[0] (.names)                                            1.014    31.390
n14030.out[0] (.names)                                           0.261    31.651
n14004.in[3] (.names)                                            1.014    32.665
n14004.out[0] (.names)                                           0.261    32.926
n14065.in[0] (.names)                                            1.014    33.940
n14065.out[0] (.names)                                           0.261    34.201
n14068.in[2] (.names)                                            1.014    35.215
n14068.out[0] (.names)                                           0.261    35.476
n14076.in[0] (.names)                                            1.014    36.490
n14076.out[0] (.names)                                           0.261    36.751
n14077.in[1] (.names)                                            1.014    37.765
n14077.out[0] (.names)                                           0.261    38.026
n14032.in[0] (.names)                                            1.014    39.039
n14032.out[0] (.names)                                           0.261    39.300
n14083.in[0] (.names)                                            1.014    40.314
n14083.out[0] (.names)                                           0.261    40.575
n14074.in[1] (.names)                                            1.014    41.589
n14074.out[0] (.names)                                           0.261    41.850
n14081.in[0] (.names)                                            1.014    42.864
n14081.out[0] (.names)                                           0.261    43.125
n14072.in[1] (.names)                                            1.014    44.139
n14072.out[0] (.names)                                           0.261    44.400
n14073.in[0] (.names)                                            1.014    45.413
n14073.out[0] (.names)                                           0.261    45.674
n14075.in[1] (.names)                                            1.014    46.688
n14075.out[0] (.names)                                           0.261    46.949
n12757.in[0] (.names)                                            1.014    47.963
n12757.out[0] (.names)                                           0.261    48.224
n11841.in[0] (.names)                                            1.014    49.238
n11841.out[0] (.names)                                           0.261    49.499
n11842.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11842.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n18068.Q[0] (.latch clocked by pclk)
Endpoint  : out:n181.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18068.clk[0] (.latch)                                           1.014     1.014
n18068.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n19768.in[0] (.names)                                            1.014     2.070
n19768.out[0] (.names)                                           0.261     2.331
n19770.in[0] (.names)                                            1.014     3.344
n19770.out[0] (.names)                                           0.261     3.605
n19771.in[2] (.names)                                            1.014     4.619
n19771.out[0] (.names)                                           0.261     4.880
n19772.in[0] (.names)                                            1.014     5.894
n19772.out[0] (.names)                                           0.261     6.155
n19774.in[0] (.names)                                            1.014     7.169
n19774.out[0] (.names)                                           0.261     7.430
n19775.in[0] (.names)                                            1.014     8.444
n19775.out[0] (.names)                                           0.261     8.705
n19820.in[2] (.names)                                            1.014     9.719
n19820.out[0] (.names)                                           0.261     9.980
n19827.in[3] (.names)                                            1.014    10.993
n19827.out[0] (.names)                                           0.261    11.254
n19828.in[1] (.names)                                            1.014    12.268
n19828.out[0] (.names)                                           0.261    12.529
n19829.in[0] (.names)                                            1.014    13.543
n19829.out[0] (.names)                                           0.261    13.804
n19807.in[0] (.names)                                            1.014    14.818
n19807.out[0] (.names)                                           0.261    15.079
n19889.in[2] (.names)                                            1.014    16.093
n19889.out[0] (.names)                                           0.261    16.354
n19890.in[1] (.names)                                            1.014    17.367
n19890.out[0] (.names)                                           0.261    17.628
n19893.in[0] (.names)                                            1.014    18.642
n19893.out[0] (.names)                                           0.261    18.903
n19895.in[1] (.names)                                            1.014    19.917
n19895.out[0] (.names)                                           0.261    20.178
n19891.in[0] (.names)                                            1.014    21.192
n19891.out[0] (.names)                                           0.261    21.453
n19886.in[0] (.names)                                            1.014    22.467
n19886.out[0] (.names)                                           0.261    22.728
n19887.in[0] (.names)                                            1.014    23.742
n19887.out[0] (.names)                                           0.261    24.003
n19856.in[1] (.names)                                            1.014    25.016
n19856.out[0] (.names)                                           0.261    25.277
n19857.in[0] (.names)                                            1.014    26.291
n19857.out[0] (.names)                                           0.261    26.552
n19859.in[0] (.names)                                            1.014    27.566
n19859.out[0] (.names)                                           0.261    27.827
n19860.in[0] (.names)                                            1.014    28.841
n19860.out[0] (.names)                                           0.261    29.102
n19861.in[0] (.names)                                            1.014    30.116
n19861.out[0] (.names)                                           0.261    30.377
n19862.in[0] (.names)                                            1.014    31.390
n19862.out[0] (.names)                                           0.261    31.651
n19830.in[0] (.names)                                            1.014    32.665
n19830.out[0] (.names)                                           0.261    32.926
n19866.in[0] (.names)                                            1.014    33.940
n19866.out[0] (.names)                                           0.261    34.201
n19867.in[0] (.names)                                            1.014    35.215
n19867.out[0] (.names)                                           0.261    35.476
n19868.in[0] (.names)                                            1.014    36.490
n19868.out[0] (.names)                                           0.261    36.751
n19869.in[0] (.names)                                            1.014    37.765
n19869.out[0] (.names)                                           0.261    38.026
n19870.in[0] (.names)                                            1.014    39.039
n19870.out[0] (.names)                                           0.261    39.300
n19871.in[1] (.names)                                            1.014    40.314
n19871.out[0] (.names)                                           0.261    40.575
n19873.in[1] (.names)                                            1.014    41.589
n19873.out[0] (.names)                                           0.261    41.850
n19875.in[2] (.names)                                            1.014    42.864
n19875.out[0] (.names)                                           0.261    43.125
n19876.in[0] (.names)                                            1.014    44.139
n19876.out[0] (.names)                                           0.261    44.400
n19877.in[0] (.names)                                            1.014    45.413
n19877.out[0] (.names)                                           0.261    45.674
n19880.in[0] (.names)                                            1.014    46.688
n19880.out[0] (.names)                                           0.261    46.949
n181.in[0] (.names)                                              1.014    47.963
n181.out[0] (.names)                                             0.261    48.224
out:n181.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 91
Startpoint: n11934.Q[0] (.latch clocked by pclk)
Endpoint  : out:n138.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11934.clk[0] (.latch)                                           1.014     1.014
n11934.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11939.in[0] (.names)                                            1.014     2.070
n11939.out[0] (.names)                                           0.261     2.331
n11940.in[0] (.names)                                            1.014     3.344
n11940.out[0] (.names)                                           0.261     3.605
n11943.in[1] (.names)                                            1.014     4.619
n11943.out[0] (.names)                                           0.261     4.880
n11944.in[0] (.names)                                            1.014     5.894
n11944.out[0] (.names)                                           0.261     6.155
n11945.in[1] (.names)                                            1.014     7.169
n11945.out[0] (.names)                                           0.261     7.430
n11946.in[0] (.names)                                            1.014     8.444
n11946.out[0] (.names)                                           0.261     8.705
n11947.in[1] (.names)                                            1.014     9.719
n11947.out[0] (.names)                                           0.261     9.980
n11948.in[0] (.names)                                            1.014    10.993
n11948.out[0] (.names)                                           0.261    11.254
n11949.in[0] (.names)                                            1.014    12.268
n11949.out[0] (.names)                                           0.261    12.529
n11935.in[1] (.names)                                            1.014    13.543
n11935.out[0] (.names)                                           0.261    13.804
n11970.in[2] (.names)                                            1.014    14.818
n11970.out[0] (.names)                                           0.261    15.079
n12008.in[2] (.names)                                            1.014    16.093
n12008.out[0] (.names)                                           0.261    16.354
n12020.in[0] (.names)                                            1.014    17.367
n12020.out[0] (.names)                                           0.261    17.628
n12022.in[2] (.names)                                            1.014    18.642
n12022.out[0] (.names)                                           0.261    18.903
n12023.in[0] (.names)                                            1.014    19.917
n12023.out[0] (.names)                                           0.261    20.178
n12015.in[0] (.names)                                            1.014    21.192
n12015.out[0] (.names)                                           0.261    21.453
n12027.in[1] (.names)                                            1.014    22.467
n12027.out[0] (.names)                                           0.261    22.728
n12030.in[0] (.names)                                            1.014    23.742
n12030.out[0] (.names)                                           0.261    24.003
n12032.in[0] (.names)                                            1.014    25.016
n12032.out[0] (.names)                                           0.261    25.277
n11999.in[0] (.names)                                            1.014    26.291
n11999.out[0] (.names)                                           0.261    26.552
n12000.in[0] (.names)                                            1.014    27.566
n12000.out[0] (.names)                                           0.261    27.827
n11996.in[1] (.names)                                            1.014    28.841
n11996.out[0] (.names)                                           0.261    29.102
n11997.in[0] (.names)                                            1.014    30.116
n11997.out[0] (.names)                                           0.261    30.377
n11993.in[0] (.names)                                            1.014    31.390
n11993.out[0] (.names)                                           0.261    31.651
n12679.in[3] (.names)                                            1.014    32.665
n12679.out[0] (.names)                                           0.261    32.926
n12676.in[0] (.names)                                            1.014    33.940
n12676.out[0] (.names)                                           0.261    34.201
n12677.in[2] (.names)                                            1.014    35.215
n12677.out[0] (.names)                                           0.261    35.476
n12673.in[0] (.names)                                            1.014    36.490
n12673.out[0] (.names)                                           0.261    36.751
n12678.in[0] (.names)                                            1.014    37.765
n12678.out[0] (.names)                                           0.261    38.026
n12681.in[0] (.names)                                            1.014    39.039
n12681.out[0] (.names)                                           0.261    39.300
n11813.in[0] (.names)                                            1.014    40.314
n11813.out[0] (.names)                                           0.261    40.575
n12682.in[0] (.names)                                            1.014    41.589
n12682.out[0] (.names)                                           0.261    41.850
n12683.in[2] (.names)                                            1.014    42.864
n12683.out[0] (.names)                                           0.261    43.125
n12688.in[1] (.names)                                            1.014    44.139
n12688.out[0] (.names)                                           0.261    44.400
n12689.in[2] (.names)                                            1.014    45.413
n12689.out[0] (.names)                                           0.261    45.674
n12690.in[0] (.names)                                            1.014    46.688
n12690.out[0] (.names)                                           0.261    46.949
n138.in[1] (.names)                                              1.014    47.963
n138.out[0] (.names)                                             0.261    48.224
out:n138.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 92
Startpoint: n17588.Q[0] (.latch clocked by pclk)
Endpoint  : out:n146.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17588.clk[0] (.latch)                                           1.014     1.014
n17588.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17589.in[0] (.names)                                            1.014     2.070
n17589.out[0] (.names)                                           0.261     2.331
n17584.in[0] (.names)                                            1.014     3.344
n17584.out[0] (.names)                                           0.261     3.605
n17580.in[0] (.names)                                            1.014     4.619
n17580.out[0] (.names)                                           0.261     4.880
n17568.in[0] (.names)                                            1.014     5.894
n17568.out[0] (.names)                                           0.261     6.155
n17586.in[3] (.names)                                            1.014     7.169
n17586.out[0] (.names)                                           0.261     7.430
n17557.in[1] (.names)                                            1.014     8.444
n17557.out[0] (.names)                                           0.261     8.705
n17578.in[0] (.names)                                            1.014     9.719
n17578.out[0] (.names)                                           0.261     9.980
n17531.in[0] (.names)                                            1.014    10.993
n17531.out[0] (.names)                                           0.261    11.254
n17569.in[1] (.names)                                            1.014    12.268
n17569.out[0] (.names)                                           0.261    12.529
n17629.in[1] (.names)                                            1.014    13.543
n17629.out[0] (.names)                                           0.261    13.804
n17632.in[1] (.names)                                            1.014    14.818
n17632.out[0] (.names)                                           0.261    15.079
n17634.in[0] (.names)                                            1.014    16.093
n17634.out[0] (.names)                                           0.261    16.354
n17594.in[0] (.names)                                            1.014    17.367
n17594.out[0] (.names)                                           0.261    17.628
n17658.in[1] (.names)                                            1.014    18.642
n17658.out[0] (.names)                                           0.261    18.903
n17659.in[0] (.names)                                            1.014    19.917
n17659.out[0] (.names)                                           0.261    20.178
n17660.in[1] (.names)                                            1.014    21.192
n17660.out[0] (.names)                                           0.261    21.453
n17664.in[3] (.names)                                            1.014    22.467
n17664.out[0] (.names)                                           0.261    22.728
n17665.in[1] (.names)                                            1.014    23.742
n17665.out[0] (.names)                                           0.261    24.003
n17668.in[2] (.names)                                            1.014    25.016
n17668.out[0] (.names)                                           0.261    25.277
n17669.in[0] (.names)                                            1.014    26.291
n17669.out[0] (.names)                                           0.261    26.552
n17670.in[0] (.names)                                            1.014    27.566
n17670.out[0] (.names)                                           0.261    27.827
n17677.in[1] (.names)                                            1.014    28.841
n17677.out[0] (.names)                                           0.261    29.102
n17678.in[1] (.names)                                            1.014    30.116
n17678.out[0] (.names)                                           0.261    30.377
n17679.in[0] (.names)                                            1.014    31.390
n17679.out[0] (.names)                                           0.261    31.651
n17626.in[0] (.names)                                            1.014    32.665
n17626.out[0] (.names)                                           0.261    32.926
n17681.in[0] (.names)                                            1.014    33.940
n17681.out[0] (.names)                                           0.261    34.201
n17682.in[0] (.names)                                            1.014    35.215
n17682.out[0] (.names)                                           0.261    35.476
n17675.in[1] (.names)                                            1.014    36.490
n17675.out[0] (.names)                                           0.261    36.751
n17685.in[0] (.names)                                            1.014    37.765
n17685.out[0] (.names)                                           0.261    38.026
n17686.in[2] (.names)                                            1.014    39.039
n17686.out[0] (.names)                                           0.261    39.300
n17687.in[1] (.names)                                            1.014    40.314
n17687.out[0] (.names)                                           0.261    40.575
n17688.in[0] (.names)                                            1.014    41.589
n17688.out[0] (.names)                                           0.261    41.850
n17690.in[2] (.names)                                            1.014    42.864
n17690.out[0] (.names)                                           0.261    43.125
n17691.in[1] (.names)                                            1.014    44.139
n17691.out[0] (.names)                                           0.261    44.400
n17692.in[0] (.names)                                            1.014    45.413
n17692.out[0] (.names)                                           0.261    45.674
n8532.in[0] (.names)                                             1.014    46.688
n8532.out[0] (.names)                                            0.261    46.949
n146.in[0] (.names)                                              1.014    47.963
n146.out[0] (.names)                                             0.261    48.224
out:n146.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 93
Startpoint: n4.inpad[0] (.input clocked by pclk)
Endpoint  : n17396.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n4.inpad[0] (.input)                                             0.000     0.000
n18151.in[0] (.names)                                            1.014     1.014
n18151.out[0] (.names)                                           0.261     1.275
n18257.in[1] (.names)                                            1.014     2.289
n18257.out[0] (.names)                                           0.261     2.550
n18260.in[0] (.names)                                            1.014     3.563
n18260.out[0] (.names)                                           0.261     3.824
n18261.in[1] (.names)                                            1.014     4.838
n18261.out[0] (.names)                                           0.261     5.099
n18262.in[0] (.names)                                            1.014     6.113
n18262.out[0] (.names)                                           0.261     6.374
n18205.in[0] (.names)                                            1.014     7.388
n18205.out[0] (.names)                                           0.261     7.649
n18263.in[2] (.names)                                            1.014     8.663
n18263.out[0] (.names)                                           0.261     8.924
n18264.in[0] (.names)                                            1.014     9.938
n18264.out[0] (.names)                                           0.261    10.199
n18265.in[0] (.names)                                            1.014    11.212
n18265.out[0] (.names)                                           0.261    11.473
n18266.in[0] (.names)                                            1.014    12.487
n18266.out[0] (.names)                                           0.261    12.748
n18278.in[0] (.names)                                            1.014    13.762
n18278.out[0] (.names)                                           0.261    14.023
n18276.in[0] (.names)                                            1.014    15.037
n18276.out[0] (.names)                                           0.261    15.298
n18281.in[1] (.names)                                            1.014    16.312
n18281.out[0] (.names)                                           0.261    16.573
n18267.in[0] (.names)                                            1.014    17.586
n18267.out[0] (.names)                                           0.261    17.847
n18268.in[0] (.names)                                            1.014    18.861
n18268.out[0] (.names)                                           0.261    19.122
n18272.in[1] (.names)                                            1.014    20.136
n18272.out[0] (.names)                                           0.261    20.397
n18273.in[1] (.names)                                            1.014    21.411
n18273.out[0] (.names)                                           0.261    21.672
n18274.in[0] (.names)                                            1.014    22.686
n18274.out[0] (.names)                                           0.261    22.947
n18277.in[2] (.names)                                            1.014    23.961
n18277.out[0] (.names)                                           0.261    24.222
n18280.in[3] (.names)                                            1.014    25.235
n18280.out[0] (.names)                                           0.261    25.496
n18285.in[1] (.names)                                            1.014    26.510
n18285.out[0] (.names)                                           0.261    26.771
n18286.in[1] (.names)                                            1.014    27.785
n18286.out[0] (.names)                                           0.261    28.046
n18253.in[0] (.names)                                            1.014    29.060
n18253.out[0] (.names)                                           0.261    29.321
n18731.in[2] (.names)                                            1.014    30.335
n18731.out[0] (.names)                                           0.261    30.596
n18713.in[0] (.names)                                            1.014    31.609
n18713.out[0] (.names)                                           0.261    31.870
n18714.in[0] (.names)                                            1.014    32.884
n18714.out[0] (.names)                                           0.261    33.145
n18716.in[0] (.names)                                            1.014    34.159
n18716.out[0] (.names)                                           0.261    34.420
n18722.in[1] (.names)                                            1.014    35.434
n18722.out[0] (.names)                                           0.261    35.695
n18723.in[0] (.names)                                            1.014    36.709
n18723.out[0] (.names)                                           0.261    36.970
n18718.in[0] (.names)                                            1.014    37.984
n18718.out[0] (.names)                                           0.261    38.245
n18720.in[0] (.names)                                            1.014    39.258
n18720.out[0] (.names)                                           0.261    39.519
n18727.in[2] (.names)                                            1.014    40.533
n18727.out[0] (.names)                                           0.261    40.794
n18728.in[0] (.names)                                            1.014    41.808
n18728.out[0] (.names)                                           0.261    42.069
n17983.in[0] (.names)                                            1.014    43.083
n17983.out[0] (.names)                                           0.261    43.344
n18729.in[0] (.names)                                            1.014    44.358
n18729.out[0] (.names)                                           0.261    44.619
n18734.in[1] (.names)                                            1.014    45.632
n18734.out[0] (.names)                                           0.261    45.893
n18738.in[2] (.names)                                            1.014    46.907
n18738.out[0] (.names)                                           0.261    47.168
n17395.in[0] (.names)                                            1.014    48.182
n17395.out[0] (.names)                                           0.261    48.443
n17396.D[0] (.latch)                                             1.014    49.457
data arrival time                                                         49.457

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17396.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.509


#Path 94
Startpoint: n8507.Q[0] (.latch clocked by pclk)
Endpoint  : n9108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8507.clk[0] (.latch)                                            1.014     1.014
n8507.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10063.in[0] (.names)                                            1.014     2.070
n10063.out[0] (.names)                                           0.261     2.331
n9691.in[0] (.names)                                             1.014     3.344
n9691.out[0] (.names)                                            0.261     3.605
n10065.in[3] (.names)                                            1.014     4.619
n10065.out[0] (.names)                                           0.261     4.880
n9700.in[0] (.names)                                             1.014     5.894
n9700.out[0] (.names)                                            0.261     6.155
n9861.in[3] (.names)                                             1.014     7.169
n9861.out[0] (.names)                                            0.261     7.430
n9867.in[0] (.names)                                             1.014     8.444
n9867.out[0] (.names)                                            0.261     8.705
n9869.in[0] (.names)                                             1.014     9.719
n9869.out[0] (.names)                                            0.261     9.980
n9865.in[0] (.names)                                             1.014    10.993
n9865.out[0] (.names)                                            0.261    11.254
n9878.in[1] (.names)                                             1.014    12.268
n9878.out[0] (.names)                                            0.261    12.529
n9880.in[1] (.names)                                             1.014    13.543
n9880.out[0] (.names)                                            0.261    13.804
n9883.in[0] (.names)                                             1.014    14.818
n9883.out[0] (.names)                                            0.261    15.079
n9884.in[1] (.names)                                             1.014    16.093
n9884.out[0] (.names)                                            0.261    16.354
n9881.in[0] (.names)                                             1.014    17.367
n9881.out[0] (.names)                                            0.261    17.628
n9882.in[1] (.names)                                             1.014    18.642
n9882.out[0] (.names)                                            0.261    18.903
n9886.in[0] (.names)                                             1.014    19.917
n9886.out[0] (.names)                                            0.261    20.178
n9887.in[2] (.names)                                             1.014    21.192
n9887.out[0] (.names)                                            0.261    21.453
n9893.in[0] (.names)                                             1.014    22.467
n9893.out[0] (.names)                                            0.261    22.728
n9894.in[0] (.names)                                             1.014    23.742
n9894.out[0] (.names)                                            0.261    24.003
n9898.in[1] (.names)                                             1.014    25.016
n9898.out[0] (.names)                                            0.261    25.277
n9899.in[1] (.names)                                             1.014    26.291
n9899.out[0] (.names)                                            0.261    26.552
n9901.in[0] (.names)                                             1.014    27.566
n9901.out[0] (.names)                                            0.261    27.827
n9903.in[0] (.names)                                             1.014    28.841
n9903.out[0] (.names)                                            0.261    29.102
n9904.in[0] (.names)                                             1.014    30.116
n9904.out[0] (.names)                                            0.261    30.377
n9905.in[0] (.names)                                             1.014    31.390
n9905.out[0] (.names)                                            0.261    31.651
n9906.in[0] (.names)                                             1.014    32.665
n9906.out[0] (.names)                                            0.261    32.926
n9912.in[0] (.names)                                             1.014    33.940
n9912.out[0] (.names)                                            0.261    34.201
n9908.in[0] (.names)                                             1.014    35.215
n9908.out[0] (.names)                                            0.261    35.476
n9909.in[2] (.names)                                             1.014    36.490
n9909.out[0] (.names)                                            0.261    36.751
n9911.in[1] (.names)                                             1.014    37.765
n9911.out[0] (.names)                                            0.261    38.026
n9322.in[0] (.names)                                             1.014    39.039
n9322.out[0] (.names)                                            0.261    39.300
n9914.in[0] (.names)                                             1.014    40.314
n9914.out[0] (.names)                                            0.261    40.575
n9915.in[0] (.names)                                             1.014    41.589
n9915.out[0] (.names)                                            0.261    41.850
n9916.in[0] (.names)                                             1.014    42.864
n9916.out[0] (.names)                                            0.261    43.125
n9917.in[1] (.names)                                             1.014    44.139
n9917.out[0] (.names)                                            0.261    44.400
n9918.in[1] (.names)                                             1.014    45.413
n9918.out[0] (.names)                                            0.261    45.674
n8568.in[0] (.names)                                             1.014    46.688
n8568.out[0] (.names)                                            0.261    46.949
n9107.in[0] (.names)                                             1.014    47.963
n9107.out[0] (.names)                                            0.261    48.224
n9108.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9108.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 95
Startpoint: n4290.Q[0] (.latch clocked by pclk)
Endpoint  : n3250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4290.clk[0] (.latch)                                            1.014     1.014
n4290.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4267.in[0] (.names)                                             1.014     2.070
n4267.out[0] (.names)                                            0.261     2.331
n4291.in[0] (.names)                                             1.014     3.344
n4291.out[0] (.names)                                            0.261     3.605
n4292.in[0] (.names)                                             1.014     4.619
n4292.out[0] (.names)                                            0.261     4.880
n4266.in[1] (.names)                                             1.014     5.894
n4266.out[0] (.names)                                            0.261     6.155
n4305.in[0] (.names)                                             1.014     7.169
n4305.out[0] (.names)                                            0.261     7.430
n4306.in[1] (.names)                                             1.014     8.444
n4306.out[0] (.names)                                            0.261     8.705
n4294.in[3] (.names)                                             1.014     9.719
n4294.out[0] (.names)                                            0.261     9.980
n4295.in[0] (.names)                                             1.014    10.993
n4295.out[0] (.names)                                            0.261    11.254
n4299.in[1] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4308.in[1] (.names)                                             1.014    17.367
n4308.out[0] (.names)                                            0.261    17.628
n4314.in[0] (.names)                                             1.014    18.642
n4314.out[0] (.names)                                            0.261    18.903
n4315.in[1] (.names)                                             1.014    19.917
n4315.out[0] (.names)                                            0.261    20.178
n4318.in[0] (.names)                                             1.014    21.192
n4318.out[0] (.names)                                            0.261    21.453
n4320.in[1] (.names)                                             1.014    22.467
n4320.out[0] (.names)                                            0.261    22.728
n4321.in[0] (.names)                                             1.014    23.742
n4321.out[0] (.names)                                            0.261    24.003
n4322.in[0] (.names)                                             1.014    25.016
n4322.out[0] (.names)                                            0.261    25.277
n4323.in[0] (.names)                                             1.014    26.291
n4323.out[0] (.names)                                            0.261    26.552
n4324.in[0] (.names)                                             1.014    27.566
n4324.out[0] (.names)                                            0.261    27.827
n4325.in[0] (.names)                                             1.014    28.841
n4325.out[0] (.names)                                            0.261    29.102
n4326.in[0] (.names)                                             1.014    30.116
n4326.out[0] (.names)                                            0.261    30.377
n4327.in[0] (.names)                                             1.014    31.390
n4327.out[0] (.names)                                            0.261    31.651
n4328.in[0] (.names)                                             1.014    32.665
n4328.out[0] (.names)                                            0.261    32.926
n4329.in[2] (.names)                                             1.014    33.940
n4329.out[0] (.names)                                            0.261    34.201
n4330.in[1] (.names)                                             1.014    35.215
n4330.out[0] (.names)                                            0.261    35.476
n4331.in[2] (.names)                                             1.014    36.490
n4331.out[0] (.names)                                            0.261    36.751
n4333.in[1] (.names)                                             1.014    37.765
n4333.out[0] (.names)                                            0.261    38.026
n4334.in[0] (.names)                                             1.014    39.039
n4334.out[0] (.names)                                            0.261    39.300
n4335.in[0] (.names)                                             1.014    40.314
n4335.out[0] (.names)                                            0.261    40.575
n4336.in[1] (.names)                                             1.014    41.589
n4336.out[0] (.names)                                            0.261    41.850
n4337.in[0] (.names)                                             1.014    42.864
n4337.out[0] (.names)                                            0.261    43.125
n4338.in[0] (.names)                                             1.014    44.139
n4338.out[0] (.names)                                            0.261    44.400
n4339.in[2] (.names)                                             1.014    45.413
n4339.out[0] (.names)                                            0.261    45.674
n3292.in[0] (.names)                                             1.014    46.688
n3292.out[0] (.names)                                            0.261    46.949
n3249.in[1] (.names)                                             1.014    47.963
n3249.out[0] (.names)                                            0.261    48.224
n3250.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3250.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 96
Startpoint: n4290.Q[0] (.latch clocked by pclk)
Endpoint  : n4344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4290.clk[0] (.latch)                                            1.014     1.014
n4290.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4267.in[0] (.names)                                             1.014     2.070
n4267.out[0] (.names)                                            0.261     2.331
n4291.in[0] (.names)                                             1.014     3.344
n4291.out[0] (.names)                                            0.261     3.605
n4292.in[0] (.names)                                             1.014     4.619
n4292.out[0] (.names)                                            0.261     4.880
n4266.in[1] (.names)                                             1.014     5.894
n4266.out[0] (.names)                                            0.261     6.155
n4305.in[0] (.names)                                             1.014     7.169
n4305.out[0] (.names)                                            0.261     7.430
n4306.in[1] (.names)                                             1.014     8.444
n4306.out[0] (.names)                                            0.261     8.705
n4294.in[3] (.names)                                             1.014     9.719
n4294.out[0] (.names)                                            0.261     9.980
n4295.in[0] (.names)                                             1.014    10.993
n4295.out[0] (.names)                                            0.261    11.254
n4299.in[1] (.names)                                             1.014    12.268
n4299.out[0] (.names)                                            0.261    12.529
n4300.in[0] (.names)                                             1.014    13.543
n4300.out[0] (.names)                                            0.261    13.804
n4301.in[0] (.names)                                             1.014    14.818
n4301.out[0] (.names)                                            0.261    15.079
n4302.in[0] (.names)                                             1.014    16.093
n4302.out[0] (.names)                                            0.261    16.354
n4308.in[1] (.names)                                             1.014    17.367
n4308.out[0] (.names)                                            0.261    17.628
n4314.in[0] (.names)                                             1.014    18.642
n4314.out[0] (.names)                                            0.261    18.903
n4315.in[1] (.names)                                             1.014    19.917
n4315.out[0] (.names)                                            0.261    20.178
n4318.in[0] (.names)                                             1.014    21.192
n4318.out[0] (.names)                                            0.261    21.453
n4320.in[1] (.names)                                             1.014    22.467
n4320.out[0] (.names)                                            0.261    22.728
n4321.in[0] (.names)                                             1.014    23.742
n4321.out[0] (.names)                                            0.261    24.003
n4322.in[0] (.names)                                             1.014    25.016
n4322.out[0] (.names)                                            0.261    25.277
n4323.in[0] (.names)                                             1.014    26.291
n4323.out[0] (.names)                                            0.261    26.552
n4324.in[0] (.names)                                             1.014    27.566
n4324.out[0] (.names)                                            0.261    27.827
n4325.in[0] (.names)                                             1.014    28.841
n4325.out[0] (.names)                                            0.261    29.102
n4326.in[0] (.names)                                             1.014    30.116
n4326.out[0] (.names)                                            0.261    30.377
n4327.in[0] (.names)                                             1.014    31.390
n4327.out[0] (.names)                                            0.261    31.651
n4328.in[0] (.names)                                             1.014    32.665
n4328.out[0] (.names)                                            0.261    32.926
n4329.in[2] (.names)                                             1.014    33.940
n4329.out[0] (.names)                                            0.261    34.201
n4330.in[1] (.names)                                             1.014    35.215
n4330.out[0] (.names)                                            0.261    35.476
n4331.in[2] (.names)                                             1.014    36.490
n4331.out[0] (.names)                                            0.261    36.751
n4333.in[1] (.names)                                             1.014    37.765
n4333.out[0] (.names)                                            0.261    38.026
n4334.in[0] (.names)                                             1.014    39.039
n4334.out[0] (.names)                                            0.261    39.300
n4335.in[0] (.names)                                             1.014    40.314
n4335.out[0] (.names)                                            0.261    40.575
n4336.in[1] (.names)                                             1.014    41.589
n4336.out[0] (.names)                                            0.261    41.850
n4337.in[0] (.names)                                             1.014    42.864
n4337.out[0] (.names)                                            0.261    43.125
n4338.in[0] (.names)                                             1.014    44.139
n4338.out[0] (.names)                                            0.261    44.400
n4339.in[2] (.names)                                             1.014    45.413
n4339.out[0] (.names)                                            0.261    45.674
n3292.in[0] (.names)                                             1.014    46.688
n3292.out[0] (.names)                                            0.261    46.949
n3249.in[1] (.names)                                             1.014    47.963
n3249.out[0] (.names)                                            0.261    48.224
n4344.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4344.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 97
Startpoint: n4050.Q[0] (.latch clocked by pclk)
Endpoint  : n3289.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4050.clk[0] (.latch)                                            1.014     1.014
n4050.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4051.in[0] (.names)                                             1.014     2.070
n4051.out[0] (.names)                                            0.261     2.331
n4056.in[3] (.names)                                             1.014     3.344
n4056.out[0] (.names)                                            0.261     3.605
n4058.in[1] (.names)                                             1.014     4.619
n4058.out[0] (.names)                                            0.261     4.880
n4059.in[2] (.names)                                             1.014     5.894
n4059.out[0] (.names)                                            0.261     6.155
n4060.in[0] (.names)                                             1.014     7.169
n4060.out[0] (.names)                                            0.261     7.430
n4062.in[1] (.names)                                             1.014     8.444
n4062.out[0] (.names)                                            0.261     8.705
n4065.in[3] (.names)                                             1.014     9.719
n4065.out[0] (.names)                                            0.261     9.980
n4066.in[0] (.names)                                             1.014    10.993
n4066.out[0] (.names)                                            0.261    11.254
n4067.in[0] (.names)                                             1.014    12.268
n4067.out[0] (.names)                                            0.261    12.529
n4068.in[0] (.names)                                             1.014    13.543
n4068.out[0] (.names)                                            0.261    13.804
n4082.in[0] (.names)                                             1.014    14.818
n4082.out[0] (.names)                                            0.261    15.079
n4084.in[0] (.names)                                             1.014    16.093
n4084.out[0] (.names)                                            0.261    16.354
n4085.in[0] (.names)                                             1.014    17.367
n4085.out[0] (.names)                                            0.261    17.628
n4086.in[1] (.names)                                             1.014    18.642
n4086.out[0] (.names)                                            0.261    18.903
n4077.in[0] (.names)                                             1.014    19.917
n4077.out[0] (.names)                                            0.261    20.178
n4078.in[1] (.names)                                             1.014    21.192
n4078.out[0] (.names)                                            0.261    21.453
n4083.in[3] (.names)                                             1.014    22.467
n4083.out[0] (.names)                                            0.261    22.728
n4090.in[0] (.names)                                             1.014    23.742
n4090.out[0] (.names)                                            0.261    24.003
n4092.in[0] (.names)                                             1.014    25.016
n4092.out[0] (.names)                                            0.261    25.277
n4093.in[0] (.names)                                             1.014    26.291
n4093.out[0] (.names)                                            0.261    26.552
n4094.in[0] (.names)                                             1.014    27.566
n4094.out[0] (.names)                                            0.261    27.827
n4088.in[0] (.names)                                             1.014    28.841
n4088.out[0] (.names)                                            0.261    29.102
n4089.in[0] (.names)                                             1.014    30.116
n4089.out[0] (.names)                                            0.261    30.377
n4109.in[0] (.names)                                             1.014    31.390
n4109.out[0] (.names)                                            0.261    31.651
n4127.in[0] (.names)                                             1.014    32.665
n4127.out[0] (.names)                                            0.261    32.926
n4079.in[1] (.names)                                             1.014    33.940
n4079.out[0] (.names)                                            0.261    34.201
n4132.in[0] (.names)                                             1.014    35.215
n4132.out[0] (.names)                                            0.261    35.476
n4133.in[0] (.names)                                             1.014    36.490
n4133.out[0] (.names)                                            0.261    36.751
n4226.in[0] (.names)                                             1.014    37.765
n4226.out[0] (.names)                                            0.261    38.026
n4224.in[0] (.names)                                             1.014    39.039
n4224.out[0] (.names)                                            0.261    39.300
n4225.in[0] (.names)                                             1.014    40.314
n4225.out[0] (.names)                                            0.261    40.575
n4227.in[1] (.names)                                             1.014    41.589
n4227.out[0] (.names)                                            0.261    41.850
n3296.in[0] (.names)                                             1.014    42.864
n3296.out[0] (.names)                                            0.261    43.125
n4212.in[0] (.names)                                             1.014    44.139
n4212.out[0] (.names)                                            0.261    44.400
n4054.in[1] (.names)                                             1.014    45.413
n4054.out[0] (.names)                                            0.261    45.674
n4223.in[2] (.names)                                             1.014    46.688
n4223.out[0] (.names)                                            0.261    46.949
n3288.in[0] (.names)                                             1.014    47.963
n3288.out[0] (.names)                                            0.261    48.224
n3289.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3289.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n4050.Q[0] (.latch clocked by pclk)
Endpoint  : n4209.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4050.clk[0] (.latch)                                            1.014     1.014
n4050.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4051.in[0] (.names)                                             1.014     2.070
n4051.out[0] (.names)                                            0.261     2.331
n4056.in[3] (.names)                                             1.014     3.344
n4056.out[0] (.names)                                            0.261     3.605
n4058.in[1] (.names)                                             1.014     4.619
n4058.out[0] (.names)                                            0.261     4.880
n4059.in[2] (.names)                                             1.014     5.894
n4059.out[0] (.names)                                            0.261     6.155
n4060.in[0] (.names)                                             1.014     7.169
n4060.out[0] (.names)                                            0.261     7.430
n4062.in[1] (.names)                                             1.014     8.444
n4062.out[0] (.names)                                            0.261     8.705
n4065.in[3] (.names)                                             1.014     9.719
n4065.out[0] (.names)                                            0.261     9.980
n4066.in[0] (.names)                                             1.014    10.993
n4066.out[0] (.names)                                            0.261    11.254
n4067.in[0] (.names)                                             1.014    12.268
n4067.out[0] (.names)                                            0.261    12.529
n4068.in[0] (.names)                                             1.014    13.543
n4068.out[0] (.names)                                            0.261    13.804
n4082.in[0] (.names)                                             1.014    14.818
n4082.out[0] (.names)                                            0.261    15.079
n4084.in[0] (.names)                                             1.014    16.093
n4084.out[0] (.names)                                            0.261    16.354
n4085.in[0] (.names)                                             1.014    17.367
n4085.out[0] (.names)                                            0.261    17.628
n4086.in[1] (.names)                                             1.014    18.642
n4086.out[0] (.names)                                            0.261    18.903
n4077.in[0] (.names)                                             1.014    19.917
n4077.out[0] (.names)                                            0.261    20.178
n4078.in[1] (.names)                                             1.014    21.192
n4078.out[0] (.names)                                            0.261    21.453
n4083.in[3] (.names)                                             1.014    22.467
n4083.out[0] (.names)                                            0.261    22.728
n4090.in[0] (.names)                                             1.014    23.742
n4090.out[0] (.names)                                            0.261    24.003
n4092.in[0] (.names)                                             1.014    25.016
n4092.out[0] (.names)                                            0.261    25.277
n4093.in[0] (.names)                                             1.014    26.291
n4093.out[0] (.names)                                            0.261    26.552
n4094.in[0] (.names)                                             1.014    27.566
n4094.out[0] (.names)                                            0.261    27.827
n4088.in[0] (.names)                                             1.014    28.841
n4088.out[0] (.names)                                            0.261    29.102
n4089.in[0] (.names)                                             1.014    30.116
n4089.out[0] (.names)                                            0.261    30.377
n4109.in[0] (.names)                                             1.014    31.390
n4109.out[0] (.names)                                            0.261    31.651
n4127.in[0] (.names)                                             1.014    32.665
n4127.out[0] (.names)                                            0.261    32.926
n4079.in[1] (.names)                                             1.014    33.940
n4079.out[0] (.names)                                            0.261    34.201
n4132.in[0] (.names)                                             1.014    35.215
n4132.out[0] (.names)                                            0.261    35.476
n4133.in[0] (.names)                                             1.014    36.490
n4133.out[0] (.names)                                            0.261    36.751
n4226.in[0] (.names)                                             1.014    37.765
n4226.out[0] (.names)                                            0.261    38.026
n4224.in[0] (.names)                                             1.014    39.039
n4224.out[0] (.names)                                            0.261    39.300
n4225.in[0] (.names)                                             1.014    40.314
n4225.out[0] (.names)                                            0.261    40.575
n4227.in[1] (.names)                                             1.014    41.589
n4227.out[0] (.names)                                            0.261    41.850
n3296.in[0] (.names)                                             1.014    42.864
n3296.out[0] (.names)                                            0.261    43.125
n4212.in[0] (.names)                                             1.014    44.139
n4212.out[0] (.names)                                            0.261    44.400
n4054.in[1] (.names)                                             1.014    45.413
n4054.out[0] (.names)                                            0.261    45.674
n4223.in[2] (.names)                                             1.014    46.688
n4223.out[0] (.names)                                            0.261    46.949
n3288.in[0] (.names)                                             1.014    47.963
n3288.out[0] (.names)                                            0.261    48.224
n4209.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4209.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n4935.Q[0] (.latch clocked by pclk)
Endpoint  : n4816.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4935.clk[0] (.latch)                                            1.014     1.014
n4935.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4985.in[1] (.names)                                             1.014     2.070
n4985.out[0] (.names)                                            0.261     2.331
n5031.in[0] (.names)                                             1.014     3.344
n5031.out[0] (.names)                                            0.261     3.605
n4984.in[1] (.names)                                             1.014     4.619
n4984.out[0] (.names)                                            0.261     4.880
n5033.in[0] (.names)                                             1.014     5.894
n5033.out[0] (.names)                                            0.261     6.155
n5034.in[1] (.names)                                             1.014     7.169
n5034.out[0] (.names)                                            0.261     7.430
n4938.in[0] (.names)                                             1.014     8.444
n4938.out[0] (.names)                                            0.261     8.705
n4939.in[2] (.names)                                             1.014     9.719
n4939.out[0] (.names)                                            0.261     9.980
n4940.in[1] (.names)                                             1.014    10.993
n4940.out[0] (.names)                                            0.261    11.254
n4941.in[0] (.names)                                             1.014    12.268
n4941.out[0] (.names)                                            0.261    12.529
n4942.in[0] (.names)                                             1.014    13.543
n4942.out[0] (.names)                                            0.261    13.804
n4943.in[0] (.names)                                             1.014    14.818
n4943.out[0] (.names)                                            0.261    15.079
n4944.in[1] (.names)                                             1.014    16.093
n4944.out[0] (.names)                                            0.261    16.354
n4945.in[0] (.names)                                             1.014    17.367
n4945.out[0] (.names)                                            0.261    17.628
n4946.in[0] (.names)                                             1.014    18.642
n4946.out[0] (.names)                                            0.261    18.903
n4953.in[1] (.names)                                             1.014    19.917
n4953.out[0] (.names)                                            0.261    20.178
n4954.in[3] (.names)                                             1.014    21.192
n4954.out[0] (.names)                                            0.261    21.453
n4955.in[0] (.names)                                             1.014    22.467
n4955.out[0] (.names)                                            0.261    22.728
n4956.in[2] (.names)                                             1.014    23.742
n4956.out[0] (.names)                                            0.261    24.003
n4957.in[0] (.names)                                             1.014    25.016
n4957.out[0] (.names)                                            0.261    25.277
n4934.in[1] (.names)                                             1.014    26.291
n4934.out[0] (.names)                                            0.261    26.552
n4951.in[0] (.names)                                             1.014    27.566
n4951.out[0] (.names)                                            0.261    27.827
n4965.in[1] (.names)                                             1.014    28.841
n4965.out[0] (.names)                                            0.261    29.102
n4967.in[1] (.names)                                             1.014    30.116
n4967.out[0] (.names)                                            0.261    30.377
n4968.in[1] (.names)                                             1.014    31.390
n4968.out[0] (.names)                                            0.261    31.651
n4971.in[0] (.names)                                             1.014    32.665
n4971.out[0] (.names)                                            0.261    32.926
n4972.in[0] (.names)                                             1.014    33.940
n4972.out[0] (.names)                                            0.261    34.201
n4973.in[0] (.names)                                             1.014    35.215
n4973.out[0] (.names)                                            0.261    35.476
n4974.in[0] (.names)                                             1.014    36.490
n4974.out[0] (.names)                                            0.261    36.751
n4976.in[0] (.names)                                             1.014    37.765
n4976.out[0] (.names)                                            0.261    38.026
n4977.in[1] (.names)                                             1.014    39.039
n4977.out[0] (.names)                                            0.261    39.300
n4978.in[0] (.names)                                             1.014    40.314
n4978.out[0] (.names)                                            0.261    40.575
n3257.in[1] (.names)                                             1.014    41.589
n3257.out[0] (.names)                                            0.261    41.850
n4980.in[0] (.names)                                             1.014    42.864
n4980.out[0] (.names)                                            0.261    43.125
n4981.in[0] (.names)                                             1.014    44.139
n4981.out[0] (.names)                                            0.261    44.400
n4982.in[1] (.names)                                             1.014    45.413
n4982.out[0] (.names)                                            0.261    45.674
n4777.in[0] (.names)                                             1.014    46.688
n4777.out[0] (.names)                                            0.261    46.949
n4815.in[0] (.names)                                             1.014    47.963
n4815.out[0] (.names)                                            0.261    48.224
n4816.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4816.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n5088.Q[0] (.latch clocked by pclk)
Endpoint  : n488.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5088.clk[0] (.latch)                                            1.014     1.014
n5088.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5089.in[0] (.names)                                             1.014     2.070
n5089.out[0] (.names)                                            0.261     2.331
n5091.in[2] (.names)                                             1.014     3.344
n5091.out[0] (.names)                                            0.261     3.605
n5092.in[0] (.names)                                             1.014     4.619
n5092.out[0] (.names)                                            0.261     4.880
n5093.in[0] (.names)                                             1.014     5.894
n5093.out[0] (.names)                                            0.261     6.155
n5094.in[0] (.names)                                             1.014     7.169
n5094.out[0] (.names)                                            0.261     7.430
n5095.in[1] (.names)                                             1.014     8.444
n5095.out[0] (.names)                                            0.261     8.705
n5096.in[0] (.names)                                             1.014     9.719
n5096.out[0] (.names)                                            0.261     9.980
n5097.in[2] (.names)                                             1.014    10.993
n5097.out[0] (.names)                                            0.261    11.254
n5099.in[0] (.names)                                             1.014    12.268
n5099.out[0] (.names)                                            0.261    12.529
n5100.in[0] (.names)                                             1.014    13.543
n5100.out[0] (.names)                                            0.261    13.804
n4952.in[1] (.names)                                             1.014    14.818
n4952.out[0] (.names)                                            0.261    15.079
n5101.in[0] (.names)                                             1.014    16.093
n5101.out[0] (.names)                                            0.261    16.354
n5103.in[2] (.names)                                             1.014    17.367
n5103.out[0] (.names)                                            0.261    17.628
n5104.in[0] (.names)                                             1.014    18.642
n5104.out[0] (.names)                                            0.261    18.903
n5109.in[2] (.names)                                             1.014    19.917
n5109.out[0] (.names)                                            0.261    20.178
n5083.in[1] (.names)                                             1.014    21.192
n5083.out[0] (.names)                                            0.261    21.453
n5078.in[0] (.names)                                             1.014    22.467
n5078.out[0] (.names)                                            0.261    22.728
n5107.in[1] (.names)                                             1.014    23.742
n5107.out[0] (.names)                                            0.261    24.003
n5108.in[1] (.names)                                             1.014    25.016
n5108.out[0] (.names)                                            0.261    25.277
n6641.in[1] (.names)                                             1.014    26.291
n6641.out[0] (.names)                                            0.261    26.552
n6660.in[0] (.names)                                             1.014    27.566
n6660.out[0] (.names)                                            0.261    27.827
n6661.in[1] (.names)                                             1.014    28.841
n6661.out[0] (.names)                                            0.261    29.102
n6615.in[0] (.names)                                             1.014    30.116
n6615.out[0] (.names)                                            0.261    30.377
n6654.in[0] (.names)                                             1.014    31.390
n6654.out[0] (.names)                                            0.261    31.651
n6642.in[1] (.names)                                             1.014    32.665
n6642.out[0] (.names)                                            0.261    32.926
n6644.in[0] (.names)                                             1.014    33.940
n6644.out[0] (.names)                                            0.261    34.201
n6653.in[2] (.names)                                             1.014    35.215
n6653.out[0] (.names)                                            0.261    35.476
n6652.in[1] (.names)                                             1.014    36.490
n6652.out[0] (.names)                                            0.261    36.751
n6613.in[1] (.names)                                             1.014    37.765
n6613.out[0] (.names)                                            0.261    38.026
n6667.in[2] (.names)                                             1.014    39.039
n6667.out[0] (.names)                                            0.261    39.300
n6668.in[0] (.names)                                             1.014    40.314
n6668.out[0] (.names)                                            0.261    40.575
n4769.in[0] (.names)                                             1.014    41.589
n4769.out[0] (.names)                                            0.261    41.850
n6669.in[1] (.names)                                             1.014    42.864
n6669.out[0] (.names)                                            0.261    43.125
n6670.in[0] (.names)                                             1.014    44.139
n6670.out[0] (.names)                                            0.261    44.400
n6671.in[1] (.names)                                             1.014    45.413
n6671.out[0] (.names)                                            0.261    45.674
n4766.in[0] (.names)                                             1.014    46.688
n4766.out[0] (.names)                                            0.261    46.949
n3259.in[0] (.names)                                             1.014    47.963
n3259.out[0] (.names)                                            0.261    48.224
n488.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n488.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
