#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 23 20:59:15 2021
# Process ID: 3440
# Current directory: C:/Users/poyu/Desktop/code/verilog/car_final/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent952 C:\Users\poyu\Desktop\code\verilog\car_final\project_2\project_2.xpr
# Log file: C:/Users/poyu/Desktop/code/verilog/car_final/project_2/vivado.log
# Journal file: C:/Users/poyu/Desktop/code/verilog/car_final/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.426 ; gain = 246.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/top.v:1]
	Parameter Forward bound to: 2'b00 
	Parameter Back bound to: 2'b01 
	Parameter Left bound to: 2'b10 
	Parameter Right bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/top.v:96]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/top.v:96]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/top.v:109]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (2#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/top.v:109]
INFO: [Synth 8-6157] synthesizing module 'motor' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/motor.v:1]
	Parameter Forward bound to: 2'b00 
	Parameter Back bound to: 2'b01 
	Parameter Left bound to: 2'b10 
	Parameter Right bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'motor_pwm' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/motor.v:58]
INFO: [Synth 8-6157] synthesizing module 'PWM_gen' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/motor.v:76]
INFO: [Synth 8-6155] done synthesizing module 'PWM_gen' (3#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/motor.v:76]
INFO: [Synth 8-6155] done synthesizing module 'motor_pwm' (4#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/motor.v:58]
INFO: [Synth 8-6155] done synthesizing module 'motor' (5#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/motor.v:1]
INFO: [Synth 8-6157] synthesizing module 'sonic_top' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:122]
INFO: [Synth 8-6155] done synthesizing module 'div' (6#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:122]
INFO: [Synth 8-6157] synthesizing module 'TrigSignal' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:92]
INFO: [Synth 8-6155] done synthesizing module 'TrigSignal' (7#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:92]
INFO: [Synth 8-6157] synthesizing module 'PosCounter' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:21]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'PosCounter' (8#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sonic_top' (9#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/sonic.v:1]
INFO: [Synth 8-6157] synthesizing module 'tracker_sensor' [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/tracker_sensor.v:2]
	Parameter Forward bound to: 2'b00 
	Parameter Back bound to: 2'b01 
	Parameter Left bound to: 2'b10 
	Parameter Right bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'tracker_sensor' (10#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/tracker_sensor.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Top' (11#1) [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/sources_1/imports/sample_code/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1382.605 ; gain = 299.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1382.605 ; gain = 299.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1382.605 ; gain = 299.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1382.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/poyu/Desktop/code/verilog/car_final/project_2/project_2.srcs/constrs_1/new/cons.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1502.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.016 ; gain = 550.684
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.016 ; gain = 616.602
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 23 21:56:17 2021...
