###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Mon Mar 17 12:33:18 2025
#  Design:            sram_w8_64b
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_50_/CP 
Endpoint:   Q_reg_50_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.068
- Setup                         0.197
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.871
- Arrival Time                  1.467
= Slack Time                    2.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | A[0] ^       |         |       |   0.200 |    2.603 | 
     | U371         | I ^ -> ZN v  | CKND0   | 0.043 |   0.243 |    2.646 | 
     | U377         | A2 v -> ZN ^ | CKND2D0 | 0.063 |   0.306 |    2.710 | 
     | U378         | A2 ^ -> ZN v | NR2D0   | 0.039 |   0.345 |    2.748 | 
     | FE_OFC5_n445 | I v -> Z v   | CKBD3   | 0.216 |   0.561 |    2.965 | 
     | U650         | B1 v -> ZN ^ | AOI22D0 | 0.205 |   0.767 |    3.170 | 
     | U651         | A4 ^ -> ZN v | ND4D0   | 0.697 |   1.464 |    3.867 | 
     | Q_reg_50_    | D v          | EDFQD1  | 0.004 |   1.467 |    3.871 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory4_reg_14_/CP 
Endpoint:   memory4_reg_14_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.063
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.915
- Arrival Time                  1.419
= Slack Time                    2.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    2.696 | 
     | U370            | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.768 | 
     | U394            | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.846 | 
     | FE_OFC1_n441    | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.110 | 
     | U395            | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.517 | 
     | FE_OFC9_N122    | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.882 | 
     | memory4_reg_14_ | E ^          | EDFQD1  | 0.033 |   1.419 |    3.915 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory4_reg_24_/CP 
Endpoint:   memory4_reg_24_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.916
- Arrival Time                  1.419
= Slack Time                    2.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    2.697 | 
     | U370            | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.769 | 
     | U394            | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.848 | 
     | FE_OFC1_n441    | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.111 | 
     | U395            | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.518 | 
     | FE_OFC9_N122    | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.883 | 
     | memory4_reg_24_ | E ^          | EDFQD1  | 0.033 |   1.419 |    3.916 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory4_reg_15_/CP 
Endpoint:   memory4_reg_15_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.063
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.916
- Arrival Time                  1.419
= Slack Time                    2.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    2.697 | 
     | U370            | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.769 | 
     | U394            | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.848 | 
     | FE_OFC1_n441    | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.112 | 
     | U395            | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.518 | 
     | FE_OFC9_N122    | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.883 | 
     | memory4_reg_15_ | E ^          | EDFQD1  | 0.033 |   1.419 |    3.916 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory4_reg_7_/CP 
Endpoint:   memory4_reg_7_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.146
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.918
- Arrival Time                  1.419
= Slack Time                    2.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[1] v       |         |       |   0.200 |    2.699 | 
     | U370           | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.771 | 
     | U394           | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.850 | 
     | FE_OFC1_n441   | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.113 | 
     | U395           | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.520 | 
     | FE_OFC9_N122   | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.885 | 
     | memory4_reg_7_ | E ^          | EDFQD1  | 0.033 |   1.419 |    3.918 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory4_reg_43_/CP 
Endpoint:   memory4_reg_43_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.065
- Setup                         0.145
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.919
- Arrival Time                  1.420
= Slack Time                    2.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    2.699 | 
     | U370            | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.771 | 
     | U394            | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.850 | 
     | FE_OFC1_n441    | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.114 | 
     | U395            | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.520 | 
     | FE_OFC9_N122    | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.885 | 
     | memory4_reg_43_ | E ^          | EDFQD1  | 0.034 |   1.420 |    3.919 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory4_reg_25_/CP 
Endpoint:   memory4_reg_25_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.065
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.917
- Arrival Time                  1.418
= Slack Time                    2.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    2.699 | 
     | U370            | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.771 | 
     | U394            | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.850 | 
     | FE_OFC1_n441    | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.114 | 
     | U395            | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.520 | 
     | FE_OFC9_N122    | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.885 | 
     | memory4_reg_25_ | E ^          | EDFQD1  | 0.031 |   1.418 |    3.917 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory4_reg_18_/CP 
Endpoint:   memory4_reg_18_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]              (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.065
- Setup                         0.146
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.919
- Arrival Time                  1.419
= Slack Time                    2.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    2.700 | 
     | U370            | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.772 | 
     | U394            | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.851 | 
     | FE_OFC1_n441    | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.115 | 
     | U395            | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.521 | 
     | FE_OFC9_N122    | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.886 | 
     | memory4_reg_18_ | E ^          | EDFQD1  | 0.033 |   1.419 |    3.919 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory4_reg_5_/CP 
Endpoint:   memory4_reg_5_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.066
- Setup                         0.146
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.920
- Arrival Time                  1.420
= Slack Time                    2.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[1] v       |         |       |   0.200 |    2.701 | 
     | U370           | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.772 | 
     | U394           | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.851 | 
     | FE_OFC1_n441   | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.115 | 
     | U395           | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.521 | 
     | FE_OFC9_N122   | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.887 | 
     | memory4_reg_5_ | E ^          | EDFQD1  | 0.034 |   1.420 |    3.920 | 
     +----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory4_reg_9_/CP 
Endpoint:   memory4_reg_9_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]             (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.066
- Setup                         0.146
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.920
- Arrival Time                  1.420
= Slack Time                    2.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[1] v       |         |       |   0.200 |    2.701 | 
     | U370           | A1 v -> ZN v | IND2D0  | 0.072 |   0.272 |    2.772 | 
     | U394           | A2 v -> ZN ^ | NR2D0   | 0.079 |   0.351 |    2.851 | 
     | FE_OFC1_n441   | I ^ -> Z ^   | CKBD3   | 0.264 |   0.615 |    3.115 | 
     | U395           | A1 ^ -> ZN ^ | INR2XD0 | 0.406 |   1.021 |    3.521 | 
     | FE_OFC9_N122   | I ^ -> Z ^   | CKBD3   | 0.365 |   1.386 |    3.887 | 
     | memory4_reg_9_ | E ^          | EDFQD1  | 0.034 |   1.420 |    3.920 | 
     +----------------------------------------------------------------------+ 

