A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\init_device.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE init_device.asm SET(SMALL) DEBUG PRINT(.\Listings\init_device.lst) OBJE
                      CT(.\Objects\init_device.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     
                       2     
                       3     
                       4     
                       5     
                       6     
                       7     
                       8     
                       9     
                      10     
                      11     $nomod51   ; ½ûÓÃ51µÄSFR
                      12     
                      13     NAME    INIT_DEVICE ; ¶¨Òå³ÌÐòÃûÎª INIT_DEVICE
                      14     ;$include (init_device.inc) ; °üº¬main.incÎÄ¼þ
                +1    15     
                +1    16     
                +1    17     
                +1    18     
                +1    19     
                +1    20     
                +1    21     
                +1    22     
                +1    23     
                +1    24     
                +1    25     ;$include (C8051F020.inc) ; °üº¬C8051F020Ð¾Æ¬µÄ¼Ä´æÆ÷¶¨ÒåÎÄ¼þ
                +2    26     ;-----------------------------------------------------------------------------
                +2    27     ;       
                +2    28     ;       
                +2    29     ;
                +2    30     ;
                +2    31     ;       FILE NAME       : C8051F020.INC 
                +2    32     ;       TARGET MCUs     : C8051F020, 'F021, 'F022, 'F023 
                +2    33     ;       DESCRIPTION     : Register/bit definitions for the C8051F02x product family.  
                +2    34     ;
                +2    35     ;       REVISION 1.0    
                +2    36     ;
                +2    37     ;-----------------------------------------------------------------------------
                +2    38     ;REGISTER DEFINITIONS
                +2    39     ;
  0080          +2    40     P0       DATA  080H   ; PORT 0
  0081          +2    41     SP       DATA  081H   ; STACK POINTER
  0082          +2    42     DPL      DATA  082H   ; DATA POINTER - LOW BYTE
  0083          +2    43     DPH      DATA  083H   ; DATA POINTER - HIGH BYTE
  0084          +2    44     P4       DATA  084H   ; PORT 4
  0085          +2    45     P5       DATA  085H   ; PORT 5
  0086          +2    46     P6       DATA  086H   ; PORT 6
  0087          +2    47     PCON     DATA  087H   ; POWER CONTROL
  0088          +2    48     TCON     DATA  088H   ; TIMER CONTROL
  0089          +2    49     TMOD     DATA  089H   ; TIMER MODE
  008A          +2    50     TL0      DATA  08AH   ; TIMER 0 - LOW BYTE
  008B          +2    51     TL1      DATA  08BH   ; TIMER 1 - LOW BYTE
  008C          +2    52     TH0      DATA  08CH   ; TIMER 0 - HIGH BYTE
  008D          +2    53     TH1      DATA  08DH   ; TIMER 1 - HIGH BYTE
  008E          +2    54     CKCON    DATA  08EH   ; CLOCK CONTROL
  008F          +2    55     PSCTL    DATA  08FH   ; PROGRAM STORE R/W CONTROL
  0090          +2    56     P1       DATA  090H   ; PORT 1
  0091          +2    57     TMR3CN   DATA  091H   ; TIMER 3 CONTROL
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     2

  0092          +2    58     TMR3RLL  DATA  092H   ; TIMER 3 RELOAD REGISTER - LOW BYTE
  0093          +2    59     TMR3RLH  DATA  093H   ; TIMER 3 RELOAD REGISTER - HIGH BYTE
  0094          +2    60     TMR3L    DATA  094H   ; TIMER 3 - LOW BYTE
  0095          +2    61     TMR3H    DATA  095H   ; TIMER 3 - HIGH BYTE
  0096          +2    62     P7       DATA  096H   ; PORT 7
  0098          +2    63     SCON0    DATA  098H   ; SERIAL PORT 0 CONTROL
  0099          +2    64     SBUF0    DATA  099H   ; SERIAL PORT 0 BUFFER
  009A          +2    65     SPI0CFG  DATA  09AH   ; SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION
  009B          +2    66     SPI0DAT  DATA  09BH   ; SERIAL PERIPHERAL INTERFACE 0 DATA
  009C          +2    67     ADC1     DATA  09CH   ; ADC 1 DATA
  009D          +2    68     SPI0CKR  DATA  09DH   ; SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL
  009E          +2    69     CPT0CN   DATA  09EH   ; COMPARATOR 0 CONTROL
  009F          +2    70     CPT1CN   DATA  09FH   ; COMPARATOR 1 CONTROL 
  00A0          +2    71     P2       DATA  0A0H   ; PORT 2
  00A1          +2    72     EMI0TC   DATA  0A1H   ; EMIF TIMING CONTROL
  00A3          +2    73     EMI0CF   DATA  0A3H   ; EXTERNAL MEMORY INTERFACE (EMIF) CONFIGURATION
  00A4          +2    74     P0MDOUT  DATA  0A4H   ; PORT 0 OUTPUT MODE CONFIGURATION
  00A5          +2    75     P1MDOUT  DATA  0A5H   ; PORT 1 OUTPUT MODE CONFIGURATION
  00A6          +2    76     P2MDOUT  DATA  0A6H   ; PORT 2 OUTPUT MODE CONFIGURATION
  00A7          +2    77     P3MDOUT  DATA  0A7H   ; PORT 3 OUTPUT MODE CONFIGURATION
  00A8          +2    78     IE       DATA  0A8H   ; INTERRUPT ENABLE
  00A9          +2    79     SADDR0   DATA  0A9H   ; SERIAL PORT 0 SLAVE ADDRESS
  00AA          +2    80     ADC1CN  DATA  0AAH   ; ADC 1 CONTROL
  00AB          +2    81     ADC1CF   DATA  0ABH   ; ADC 1 ANALOG MUX CONFIGURATION
  00AC          +2    82     AMX1SL   DATA  0ACH   ; ADC 1 ANALOG MUX CHANNEL SELECT
  00AD          +2    83     P3IF     DATA  0ADH   ; PORT 3 EXTERNAL INTERRUPT FLAGS
  00AE          +2    84     SADEN1   DATA  0AEH   ; SERIAL PORT 1 SLAVE ADDRESS MASK
  00AF          +2    85     EMI0CN   DATA  0AFH   ; EXTERNAL MEMORY INTERFACE CONTROL
  00B0          +2    86     P3       DATA  0B0H   ; PORT 3
  00B1          +2    87     OSCXCN   DATA  0B1H   ; EXTERNAL OSCILLATOR CONTROL
  00B2          +2    88     OSCICN   DATA  0B2H   ; INTERNAL OSCILLATOR CONTROL
  00B5          +2    89     P74OUT   DATA  0B5H   ; PORTS 4 - 7 OUTPUT MODE
  00B6          +2    90     FLSCL    DATA  0B6H   ; FLASH MEMORY TIMING PRESCALER
  00B7          +2    91     FLACL    DATA  0B7H   ; FLASH ACESS LIMIT 
  00B8          +2    92     IP       DATA  0B8H   ; INTERRUPT PRIORITY
  00B9          +2    93     SADEN0   DATA  0B9H   ; SERIAL PORT 0 SLAVE ADDRESS MASK
  00BA          +2    94     AMX0CF   DATA  0BAH   ; ADC 0 MUX CONFIGURATION
  00BB          +2    95     AMX0SL   DATA  0BBH   ; ADC 0 MUX CHANNEL SELECTION
  00BC          +2    96     ADC0CF   DATA  0BCH   ; ADC 0 CONFIGURATION
  00BD          +2    97     P1MDIN   DATA  0BDH   ; PORT 1 INPUT MODE
  00BE          +2    98     ADC0L    DATA  0BEH   ; ADC 0 DATA - LOW BYTE
  00BF          +2    99     ADC0H    DATA  0BFH   ; ADC 0 DATA - HIGH BYTE 
  00C0          +2   100     SMB0CN   DATA  0C0H   ; SMBUS 0 CONTROL
  00C1          +2   101     SMB0STA  DATA  0C1H   ; SMBUS 0 STATUS
  00C2          +2   102     SMB0DAT  DATA  0C2H   ; SMBUS 0 DATA 
  00C3          +2   103     SMB0ADR  DATA  0C3H   ; SMBUS 0 SLAVE ADDRESS
  00C4          +2   104     ADC0GTL  DATA  0C4H   ; ADC 0 GREATER-THAN REGISTER - LOW BYTE
  00C5          +2   105     ADC0GTH  DATA  0C5H   ; ADC 0 GREATER-THAN REGISTER - HIGH BYTE
  00C6          +2   106     ADC0LTL  DATA  0C6H   ; ADC 0 LESS-THAN REGISTER - LOW BYTE
  00C7          +2   107     ADC0LTH  DATA  0C7H   ; ADC 0 LESS-THAN REGISTER - HIGH BYTE
  00C8          +2   108     T2CON    DATA  0C8H   ; TIMER 2 CONTROL
  00C9          +2   109     T4CON    DATA  0C9H   ; TIMER 4 CONTROL
  00CA          +2   110     RCAP2L   DATA  0CAH   ; TIMER 2 CAPTURE REGISTER - LOW BYTE
  00CB          +2   111     RCAP2H   DATA  0CBH   ; TIMER 2 CAPTURE REGISTER - HIGH BYTE
  00CC          +2   112     TL2      DATA  0CCH   ; TIMER 2 - LOW BYTE
  00CD          +2   113     TH2      DATA  0CDH   ; TIMER 2 - HIGH BYTE
  00CF          +2   114     SMB0CR   DATA  0CFH   ; SMBUS 0 CLOCK RATE
  00D0          +2   115     PSW      DATA  0D0H   ; PROGRAM STATUS WORD
  00D1          +2   116     REF0CN   DATA  0D1H   ; VOLTAGE REFERENCE 0 CONTROL
  00D2          +2   117     DAC0L    DATA  0D2H   ; DAC 0 REGISTER - LOW BYTE
  00D3          +2   118     DAC0H    DATA  0D3H   ; DAC 0 REGISTER - HIGH BYTE
  00D4          +2   119     DAC0CN   DATA  0D4H   ; DAC 0 CONTROL
  00D5          +2   120     DAC1L    DATA  0D5H   ; DAC 1 REGISTER - LOW BYTE
  00D6          +2   121     DAC1H    DATA  0D6H   ; DAC 1 REGISTER - HIGH BYTE
  00D7          +2   122     DAC1CN   DATA  0D7H   ; DAC 1 CONTROL
  00D8          +2   123     PCA0CN   DATA  0D8H   ; PCA 0 COUNTER CONTROL
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     3

  00D9          +2   124     PCA0MD   DATA  0D9H   ; PCA 0 COUNTER MODE
  00DA          +2   125     PCA0CPM0 DATA  0DAH   ; CONTROL REGISTER FOR PCA 0 MODULE 0
  00DB          +2   126     PCA0CPM1 DATA  0DBH   ; CONTROL REGISTER FOR PCA 0 MODULE 1
  00DC          +2   127     PCA0CPM2 DATA  0DCH   ; CONTROL REGISTER FOR PCA 0 MODULE 2
  00DD          +2   128     PCA0CPM3 DATA  0DDH   ; CONTROL REGISTER FOR PCA 0 MODULE 3
  00DE          +2   129     PCA0CPM4 DATA  0DEH   ; CONTROL REGISTER FOR PCA 0 MODULE 4
  00E0          +2   130     ACC      DATA  0E0H   ; ACCUMULATOR
  00E1          +2   131     XBR0     DATA  0E1H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 0
  00E2          +2   132     XBR1     DATA  0E2H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 1
  00E3          +2   133     XBR2     DATA  0E3H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 2
  00E4          +2   134     RCAP4L   DATA  0E4H   ; TIMER 4 CAPTURE REGISTER - LOW BYTE
  00E5          +2   135     RCAP4H   DATA  0E5H   ; TIMER 4 CAPTURE REGISTER - HIGH BYTE
  00E6          +2   136     EIE1     DATA  0E6H   ; EXTERNAL INTERRUPT ENABLE 1
  00E7          +2   137     EIE2     DATA  0E7H   ; EXTERNAL INTERRUPT ENABLE 2
  00E8          +2   138     ADC0CN   DATA  0E8H   ; ADC 0 CONTROL
  00E9          +2   139     PCA0L    DATA  0E9H   ; PCA 0 TIMER - LOW BYTE
  00EA          +2   140     PCA0CPL0 DATA  0EAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE
  00EB          +2   141     PCA0CPL1 DATA  0EBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE
  00EC          +2   142     PCA0CPL2 DATA  0ECH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE
  00ED          +2   143     PCA0CPL3 DATA  0EDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE
  00EE          +2   144     PCA0CPL4 DATA  0EEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE
  00EF          +2   145     RSTSRC   DATA  0EFH   ; RESET SOURCE 
  00F0          +2   146     B        DATA  0F0H   ; B REGISTER
  00F1          +2   147     SCON1    DATA  0F1H   ; SERIAL PORT 1 CONTROL
  00F2          +2   148     SBUF1    DATA  0F2H   ; SERAIL PORT 1 DATA
  00F3          +2   149     SADDR1   DATA  0F3H   ; SERAIL PORT 1 
  00F4          +2   150     TL4      DATA  0F4H   ; TIMER 4 DATA - LOW BYTE
  00F5          +2   151     TH4      DATA  0F5H   ; TIMER 4 DATA - HIGH BYTE
  00F6          +2   152     EIP1     DATA  0F6H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 1
  00F7          +2   153     EIP2     DATA  0F7H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 2
  00F8          +2   154     SPI0CN   DATA  0F8H   ; SERIAL PERIPHERAL INTERFACE 0 CONTROL 
  00F9          +2   155     PCA0H    DATA  0F9H   ; PCA 0 TIMER - HIGH BYTE
  00FA          +2   156     PCA0CPH0 DATA  0FAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE
  00FB          +2   157     PCA0CPH1 DATA  0FBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE
  00FC          +2   158     PCA0CPH2 DATA  0FCH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE
  00FD          +2   159     PCA0CPH3 DATA  0FDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE
  00FE          +2   160     PCA0CPH4 DATA  0FEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE
  00FF          +2   161     WDTCN    DATA  0FFH   ; WATCHDOG TIMER CONTROL 
                +2   162     ;
                +2   163     ;------------------------------------------------------------------------------
                +2   164     ;BIT DEFINITIONS
                +2   165     ;
                +2   166     ; TCON 88H
  0088          +2   167     IT0      BIT   TCON.0 ; EXT. INTERRUPT 0 TYPE
  0089          +2   168     IE0      BIT   TCON.1 ; EXT. INTERRUPT 0 EDGE FLAG
  008A          +2   169     IT1      BIT   TCON.2 ; EXT. INTERRUPT 1 TYPE
  008B          +2   170     IE1      BIT   TCON.3 ; EXT. INTERRUPT 1 EDGE FLAG
  008C          +2   171     TR0      BIT   TCON.4 ; TIMER 0 ON/OFF CONTROL
  008D          +2   172     TF0      BIT   TCON.5 ; TIMER 0 OVERFLOW FLAG
  008E          +2   173     TR1      BIT   TCON.6 ; TIMER 1 ON/OFF CONTROL
  008F          +2   174     TF1      BIT   TCON.7 ; TIMER 1 OVERFLOW FLAG
                +2   175     ;
                +2   176     ; SCON0 98H
  0098          +2   177     RI       BIT   SCON0.0 ; RECEIVE INTERRUPT FLAG
  0099          +2   178     TI       BIT   SCON0.1 ; TRANSMIT INTERRUPT FLAG
  009A          +2   179     RB8      BIT   SCON0.2 ; RECEIVE BIT 8
  009B          +2   180     TB8      BIT   SCON0.3 ; TRANSMIT BIT 8
  009C          +2   181     REN      BIT   SCON0.4 ; RECEIVE ENABLE
  009D          +2   182     SM2      BIT   SCON0.5 ; MULTIPROCESSOR COMMUNICATION ENABLE
  009E          +2   183     SM1      BIT   SCON0.6 ; SERIAL MODE CONTROL BIT 1
  009F          +2   184     SM0      BIT   SCON0.7 ; SERIAL MODE CONTROL BIT 0
                +2   185     ; 
                +2   186     ; IE A8H
  00A8          +2   187     EX0      BIT   IE.0   ; EXTERNAL INTERRUPT 0 ENABLE
  00A9          +2   188     ET0      BIT   IE.1   ; TIMER 0 INTERRUPT ENABLE
  00AA          +2   189     EX1      BIT   IE.2   ; EXTERNAL INTERRUPT 1 ENABLE
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     4

  00AB          +2   190     ET1      BIT   IE.3   ; TIMER 1 INTERRUPT ENABLE
  00AC          +2   191     ES       BIT   IE.4   ; SERIAL PORT INTERRUPT ENABLE
  00AD          +2   192     ET2      BIT   IE.5   ; TIMER 2 INTERRUPT ENABLE
  00AF          +2   193     EA       BIT   IE.7   ; GLOBAL INTERRUPT ENABLE
                +2   194     ;
                +2   195     ; IP B8H
  00B8          +2   196     PX0      BIT   IP.0   ; EXTERNAL INTERRUPT 0 PRIORITY
  00B9          +2   197     PT0      BIT   IP.1   ; TIMER 0 PRIORITY
  00BA          +2   198     PX1      BIT   IP.2   ; EXTERNAL INTERRUPT 1 PRIORITY
  00BB          +2   199     PT1      BIT   IP.3   ; TIMER 1 PRIORITY
  00BC          +2   200     PS       BIT   IP.4   ; SERIAL PORT PRIORITY
  00BD          +2   201     PT2      BIT   IP.5   ; TIMER 2 PRIORITY
                +2   202     ;
                +2   203     ; SMB0CN C0H
  00C0          +2   204     SMBTOE   BIT   SMB0CN.0 ; SMBUS 0 TIMEOUT ENABLE
  00C1          +2   205     SMBFTE   BIT   SMB0CN.1 ; SMBUS 0 FREE TIMER ENABLE
  00C2          +2   206     AA       BIT   SMB0CN.2 ; SMBUS 0 ASSERT/ACKNOWLEDGE FLAG
  00C3          +2   207     SI       BIT   SMB0CN.3 ; SMBUS 0 INTERRUPT PENDING FLAG
  00C4          +2   208     STO      BIT   SMB0CN.4 ; SMBUS 0 STOP FLAG
  00C5          +2   209     STA      BIT   SMB0CN.5 ; SMBUS 0 START FLAG
  00C6          +2   210     ENSMB    BIT   SMB0CN.6 ; SMBUS 0 ENABLE 
                +2   211     ;
                +2   212     ; T2CON C8H
  00C8          +2   213     CPRL2    BIT   T2CON.0 ; CAPTURE OR RELOAD SELECT
  00C9          +2   214     CT2      BIT   T2CON.1 ; TIMER OR COUNTER SELECT
  00CA          +2   215     TR2      BIT   T2CON.2 ; TIMER 2 ON/OFF CONTROL
  00CB          +2   216     EXEN2    BIT   T2CON.3 ; TIMER 2 EXTERNAL ENABLE FLAG
  00CC          +2   217     TCLK     BIT   T2CON.4 ; TRANSMIT CLOCK FLAG
  00CD          +2   218     RCLK     BIT   T2CON.5 ; RECEIVE CLOCK FLAG
  00CE          +2   219     EXF2     BIT   T2CON.6 ; EXTERNAL FLAG
  00CF          +2   220     TF2      BIT   T2CON.7 ; TIMER 2 OVERFLOW FLAG
                +2   221     ;
                +2   222     ; PSW D0H
  00D0          +2   223     P        BIT   PSW.0  ; ACCUMULATOR PARITY FLAG
  00D1          +2   224     F1       BIT   PSW.1  ; USER FLAG 1
  00D2          +2   225     OV       BIT   PSW.2  ; OVERFLOW FLAG
  00D3          +2   226     RS0      BIT   PSW.3  ; REGISTER BANK SELECT 0
  00D4          +2   227     RS1      BIT   PSW.4  ; REGISTER BANK SELECT 1
  00D5          +2   228     F0       BIT   PSW.5  ; USER FLAG 0
  00D6          +2   229     AC       BIT   PSW.6  ; AUXILIARY CARRY FLAG
  00D7          +2   230     CY       BIT   PSW.7  ; CARRY FLAG
                +2   231     ;
                +2   232     ; PCA0CN D8H
  00D8          +2   233     CCF0     BIT   PCA0CN.0 ; PCA 0 MODULE 0 INTERRUPT FLAG
  00D9          +2   234     CCF1     BIT   PCA0CN.1 ; PCA 0 MODULE 1 INTERRUPT FLAG
  00DA          +2   235     CCF2     BIT   PCA0CN.2 ; PCA 0 MODULE 2 INTERRUPT FLAG
  00DB          +2   236     CCF3     BIT   PCA0CN.3 ; PCA 0 MODULE 3 INTERRUPT FLAG
  00DC          +2   237     CCF4     BIT   PCA0CN.4 ; PCA 0 MODULE 4 INTERRUPT FLAG
  00DE          +2   238     CR       BIT   PCA0CN.6 ; PCA 0 COUNTER RUN CONTROL BIT
  00DF          +2   239     CF       BIT   PCA0CN.7 ; PCA 0 COUNTER OVERFLOW FLAG
                +2   240     ;
                +2   241     ; ADC0CN E8H
  00E8          +2   242     AD0LJST  BIT   ADC0CN.0 ; ADC 0 RIGHT JUSTIFY DATA BIT
  00E9          +2   243     AD0WINT  BIT   ADC0CN.1 ; ADC 0 WINDOW COMPARE INTERRUPT FLAG
  00EA          +2   244     AD0STM0  BIT   ADC0CN.2 ; ADC 0 START OF CONVERSION MODE BIT 0
  00EB          +2   245     AD0STM1  BIT   ADC0CN.3 ; ADC 0 START OF CONVERSION MODE BIT 1
  00EC          +2   246     AD0BUSY  BIT   ADC0CN.4 ; ADC 0 BUSY FLAG
  00ED          +2   247     AD0INT   BIT   ADC0CN.5 ; ADC 0 CONVERISION COMPLETE INTERRUPT FLAG 
  00EE          +2   248     AD0TM    BIT   ADC0CN.6 ; ADC 0 TRACK MODE
  00EF          +2   249     AD0EN    BIT   ADC0CN.7 ; ADC 0 ENABLE
                +2   250     ;
                +2   251     ; SPI0CN F8H
  00F8          +2   252     SPIEN    BIT   SPI0CN.0 ; SPI 0 SPI ENABLE
  00F9          +2   253     MSTEN    BIT   SPI0CN.1 ; SPI 0 MASTER ENABLE
  00FA          +2   254     SLVSEL   BIT   SPI0CN.2 ; SPI 0 SLAVE SELECT
  00FB          +2   255     TXBSY    BIT   SPI0CN.3 ; SPI 0 TX BUSY FLAG
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     5

  00FC          +2   256     RXOVRN   BIT   SPI0CN.4 ; SPI 0 RX OVERRUN FLAG
  00FD          +2   257     MODF     BIT   SPI0CN.5 ; SPI 0 MODE FAULT FLAG
  00FE          +2   258     WCOL     BIT   SPI0CN.6 ; SPI 0 WRITE COLLISION FLAG
  00FF          +2   259     SPIF     BIT   SPI0CN.7 ; SPI 0 INTERRUPT FLAG
                +1   260     Timer_Init_INIT_DEVICE                SEGMENT CODE ; ¶¨ÒåÒ»¸ö´úÂë¶Î£¬ÓÃÓÚ³õÊ¼»¯¶¨Ê±Æ÷
                +1   261     Port_IO_Init_INIT_DEVICE            SEGMENT CODE ; ¶¨ÒåÒ»¸ö´úÂë¶Î£¬ÓÃÓÚ³õÊ¼»¯¶Ë¿ÚÊäÈëÊä³ö
                +1   262     Interrupts_Init_INIT_DEVICE           SEGMENT CODE ; ¶¨ÒåÒ»¸ö´úÂë¶Î£¬ÓÃÓÚ³õÊ¼»¯ÖÐ¶Ï
                +1   263     InInit_Device_INIT_DEVICE              SEGMENT CODE ; ¶¨ÒåÒ»¸ö´úÂë¶Î£¬ÓÃÓÚ³õÊ¼»¯Éè±¸
                +1   264             EXTRN   CODE (display_startup_logo) ; ÒÓÃÍâ²¿´úÂë¶Îdisplay_startup_logo£¬ÓÃÓÚÏÔÊ¾Æô
                             ¶¯»­Ãæ
                +1   265             EXTRN   CODE (lcd_init) ; ÒÓÃÍâ²¿´úÂë¶Îlcd_init£¬ÓÃÓÚ³õÊ¼»¯Òº¾§ÏÔÊ¾ÆÁ
                +1   266             EXTRN   CODE (_delay_ms) ; ÒÓÃÍâ²¿´úÂë¶Î_delay_ms£¬ÓÃÓÚÑÓÊ±ºÁÃë
                +1   267             EXTRN   CODE (_srand) ; ÒÓÃÍâ²¿´úÂë¶Î_srand£¬ÓÃÓÚÉèÖÃËæ»úÊÖÖ×Ó
                +1   268             PUBLIC  Init_Device ; ÉùÃ÷Init_DeviceÎª¹«¹²º¯Ê£¬ÓÃÓÚ³õÊ¼»¯Éè±¸
                +1   269             PUBLIC  Interrupts_Init ; ÉùÃ÷Interrupts_InitÎª¹«¹²º¯Ê£¬ÓÃÓÚ³õÊ¼»¯ÖÐ¶Ï
                +1   270             PUBLIC  Port_IO_Init ; ÉùÃ÷Port_IO_InitÎª¹«¹²º¯Ê£¬ÓÃÓÚ³õÊ¼»¯¶Ë¿ÚÊäÈëÊä³ö
                +1   271             PUBLIC  Timer_Init ; ÉùÃ÷Timer_InitÎª¹«¹²º¯Ê£¬ÓÃÓÚ³õÊ¼»¯¶¨Ê±Æ÷
                     272     
----                 273             RSEG  Timer_Init_INIT_DEVICE  ; ¶¨Òå¶ÎÃûÎª Timer_Init
0000                 274     Timer_Init: ; ¶¨Òå Timer_Init ×Ó³ÌÐò
0000 758E08          275             MOV     CKCON,#08H ; ÉèÖÃÊ±ÖÓ¿ØÖÆ¼Ä´æÆ÷£¬Ê¹ T0 Ê±ÖÓÔ´ÎªÏµÍ³Ê±ÖÓ
0003 758810          276             MOV     TCON,#010H ; ÉèÖÃ¶¨Ê±Æ÷¿ØÖÆ¼Ä´æÆ÷£¬Ê¹ T0Ê¹ÓÃÏµÍ³Ê±ÖÓ
0006 758901          277             MOV     TMOD,#01H ; ÉèÖÃ¶¨Ê±Æ÷Ä£Ê½¼Ä´æÆ÷£¬Ê¹ T0 ¹¤×÷ÔÚ 16 Î»¶¨Ê±Æ÷Ä£Ê½
0009 758A30          278             MOV     TL0,#030H ; ÉèÖÃ T0 µÄµÍ 8 Î»³õÖµÎª 30H
000C 758CF8          279             MOV     TH0,#0F8H ; ÉèÖÃ T0 µÄ¸ß 8 Î»³õÖµÎª F8H
000F 22              280             RET     ; ·µ»ØÖ÷³ÌÐò
                     281     
                     282     
----                 283             RSEG  Port_IO_Init_INIT_DEVICE  ; ¶¨Òå¶ÎÃûÎª Port_IO_Init
0000                 284     Port_IO_Init: ; ¶¨Òå Port_IO_Init ×Ó³ÌÐò
0000 75A4FF          285             MOV     P0MDOUT,#0FFH ; ÉèÖÃ P0 ¿ÚÎªÍÆÍìÊä³ö
0003 75A6E0          286             MOV     P2MDOUT,#0E0H ; ÉèÖÃ P2.7-P2.5 ÎªÍÆÍìÊä³ö£¬P2.4-P2.0 ÎªÂ©¿ª
0006 75E340          287             MOV     XBR2,#040H ; Ê¹ÄÜ½»²æ¿ª¹Ø
0009 22              288             RET     ; ·µ»ØÖ÷³ÌÐò
                     289     
----                 290             RSEG  Interrupts_Init_INIT_DEVICE  ; ¶¨Òå¶ÎÃûÎª Interrupts_Init
0000                 291     Interrupts_Init: ; ¶¨Òå Interrupts_Init ×Ó³ÌÐò
0000 75A882          292             MOV     IE,#082H ; ÉèÖÃÖÐ¶Ï¿ØÖÆ¼Ä´æÆ÷£¬Ê¹ÄÜ T0 ÖÐ¶ÏºÍÈ«¾ÖÖÐ¶Ï
0003 75B802          293             MOV     IP,#02H ; ÉèÖÃÖÐ¶ÏÓÅÏÈ¼¶¼Ä´æÆ÷£¬Ê¹ T0 ÖÐ¶ÏÎª¸ßÓÅÏÈ¼¶
0006 22              294             RET     ; ·µ»ØÖ÷³ÌÐò
                     295     
----                 296             RSEG  InInit_Device_INIT_DEVICE ; ¶¨Òå¶ÎÃûÎª Init_Device
0000                 297     Init_Device: ; ¶¨Òå Init_Device ×Ó³ÌÐò
                     298             USING   0 ; Ê¹ÓÃ¼Ä´æÆ÷×é 0
0000 120000   F      299             LCALL   Timer_Init ; µ÷ÓÃ Timer_Init ×Ó³ÌÐò
0003 120000   F      300             LCALL   Port_IO_Init ; µ÷ÓÃ Port_IO_Init ×Ó³ÌÐò
0006 120000   F      301             LCALL   Interrupts_Init ; µ÷ÓÃ Interrupts_Init ×Ó³ÌÐò
0009 7F0A            302             MOV     R7,#0AH ; ½«0AH¸³Öµ¸øR7£¬×÷ÎªËæ»úÊÖÖ×ÓµÄµÍ×Ö½Ú
000B 7E00            303             MOV     R6,#00H ; ½«00H¸³Öµ¸øR6£¬×÷ÎªËæ»úÊÖÖ×ÓµÄ¸ß×Ö½Ú
000D 120000   F      304             LCALL   _srand ; µ÷ÓÃ_srandº¯Ê£¬ÉèÖÃËæ»úÊÖÖ×Ó
0010 120000   F      305             LCALL   lcd_init ; µ÷ÓÃ lcd_init ×Ó³ÌÐò£¬³õÊ¼»¯Òº¾§ÏÔÊ¾Æ÷
0013 120000   F      306             LCALL   display_startup_logo ; µ÷ÓÃ display_startup_logo ×Ó³ÌÐò£¬ÏÔÊ¾Æô¶¯»­Ãæ
0016 7FE8            307             MOV     R7,#0E8H ; ÉèÖÃ R7 Îª E8H£¬×÷ÎªÑÓÊ±²ÎÊ£¬ÑÓÊ±1000ºÁÃë
0018 7E03            308             MOV     R6,#03H ; ÉèÖÃ R6 Îª 03H£¬×÷ÎªÑÓÊ±²ÎÊ£¬ÑÓÊ±1000ºÁÃë
001A 7D00            309             MOV     R5,#00H ; ÉèÖÃ R5 Îª 00H£¬×÷ÎªÑÓÊ±²ÎÊ£¬ÑÓÊ±1000ºÁÃë
001C 7C00            310             MOV     R4,#00H ; ÉèÖÃ R4 Îª 00H£¬×÷ÎªÑÓÊ±²ÎÊ£¬ÑÓÊ±1000ºÁÃë
001E 020000   F      311             LJMP    _delay_ms ; Ìø×ªµ½ _delay_ms ×Ó³ÌÐò£¬Ö´ÐÐÑÓÊ±£¬ÑÓÊ±1000ºÁÃë
0021 22              312             RET     ; ·µ»ØÖ÷³ÌÐò
                     313     
                     314             END ; ½áÊø³ÌÐò
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     6

SYMBOL TABLE LISTING
------ ----- -------


N A M E                      T Y P E  V A L U E   ATTRIBUTES

AA. . . . . . . . . . . . .  B ADDR   00C0H.2 A   
AC. . . . . . . . . . . . .  B ADDR   00D0H.6 A   
ACC . . . . . . . . . . . .  D ADDR   00E0H   A   
AD0BUSY . . . . . . . . . .  B ADDR   00E8H.4 A   
AD0EN . . . . . . . . . . .  B ADDR   00E8H.7 A   
AD0INT. . . . . . . . . . .  B ADDR   00E8H.5 A   
AD0LJST . . . . . . . . . .  B ADDR   00E8H.0 A   
AD0STM0 . . . . . . . . . .  B ADDR   00E8H.2 A   
AD0STM1 . . . . . . . . . .  B ADDR   00E8H.3 A   
AD0TM . . . . . . . . . . .  B ADDR   00E8H.6 A   
AD0WINT . . . . . . . . . .  B ADDR   00E8H.1 A   
ADC0CF. . . . . . . . . . .  D ADDR   00BCH   A   
ADC0CN. . . . . . . . . . .  D ADDR   00E8H   A   
ADC0GTH . . . . . . . . . .  D ADDR   00C5H   A   
ADC0GTL . . . . . . . . . .  D ADDR   00C4H   A   
ADC0H . . . . . . . . . . .  D ADDR   00BFH   A   
ADC0L . . . . . . . . . . .  D ADDR   00BEH   A   
ADC0LTH . . . . . . . . . .  D ADDR   00C7H   A   
ADC0LTL . . . . . . . . . .  D ADDR   00C6H   A   
ADC1. . . . . . . . . . . .  D ADDR   009CH   A   
ADC1CF. . . . . . . . . . .  D ADDR   00ABH   A   
ADC1CN. . . . . . . . . . .  D ADDR   00AAH   A   
AMX0CF. . . . . . . . . . .  D ADDR   00BAH   A   
AMX0SL. . . . . . . . . . .  D ADDR   00BBH   A   
AMX1SL. . . . . . . . . . .  D ADDR   00ACH   A   
B . . . . . . . . . . . . .  D ADDR   00F0H   A   
CCF0. . . . . . . . . . . .  B ADDR   00D8H.0 A   
CCF1. . . . . . . . . . . .  B ADDR   00D8H.1 A   
CCF2. . . . . . . . . . . .  B ADDR   00D8H.2 A   
CCF3. . . . . . . . . . . .  B ADDR   00D8H.3 A   
CCF4. . . . . . . . . . . .  B ADDR   00D8H.4 A   
CF. . . . . . . . . . . . .  B ADDR   00D8H.7 A   
CKCON . . . . . . . . . . .  D ADDR   008EH   A   
CPRL2 . . . . . . . . . . .  B ADDR   00C8H.0 A   
CPT0CN. . . . . . . . . . .  D ADDR   009EH   A   
CPT1CN. . . . . . . . . . .  D ADDR   009FH   A   
CR. . . . . . . . . . . . .  B ADDR   00D8H.6 A   
CT2 . . . . . . . . . . . .  B ADDR   00C8H.1 A   
CY. . . . . . . . . . . . .  B ADDR   00D0H.7 A   
DAC0CN. . . . . . . . . . .  D ADDR   00D4H   A   
DAC0H . . . . . . . . . . .  D ADDR   00D3H   A   
DAC0L . . . . . . . . . . .  D ADDR   00D2H   A   
DAC1CN. . . . . . . . . . .  D ADDR   00D7H   A   
DAC1H . . . . . . . . . . .  D ADDR   00D6H   A   
DAC1L . . . . . . . . . . .  D ADDR   00D5H   A   
DISPLAY_STARTUP_LOGO. . . .  C ADDR   -----       EXT
DPH . . . . . . . . . . . .  D ADDR   0083H   A   
DPL . . . . . . . . . . . .  D ADDR   0082H   A   
EA. . . . . . . . . . . . .  B ADDR   00A8H.7 A   
EIE1. . . . . . . . . . . .  D ADDR   00E6H   A   
EIE2. . . . . . . . . . . .  D ADDR   00E7H   A   
EIP1. . . . . . . . . . . .  D ADDR   00F6H   A   
EIP2. . . . . . . . . . . .  D ADDR   00F7H   A   
EMI0CF. . . . . . . . . . .  D ADDR   00A3H   A   
EMI0CN. . . . . . . . . . .  D ADDR   00AFH   A   
EMI0TC. . . . . . . . . . .  D ADDR   00A1H   A   
ENSMB . . . . . . . . . . .  B ADDR   00C0H.6 A   
ES. . . . . . . . . . . . .  B ADDR   00A8H.4 A   
ET0 . . . . . . . . . . . .  B ADDR   00A8H.1 A   
ET1 . . . . . . . . . . . .  B ADDR   00A8H.3 A   
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     7

ET2 . . . . . . . . . . . .  B ADDR   00A8H.5 A   
EX0 . . . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . .  B ADDR   00A8H.2 A   
EXEN2 . . . . . . . . . . .  B ADDR   00C8H.3 A   
EXF2. . . . . . . . . . . .  B ADDR   00C8H.6 A   
F0. . . . . . . . . . . . .  B ADDR   00D0H.5 A   
F1. . . . . . . . . . . . .  B ADDR   00D0H.1 A   
FLACL . . . . . . . . . . .  D ADDR   00B7H   A   
FLSCL . . . . . . . . . . .  D ADDR   00B6H   A   
IE. . . . . . . . . . . . .  D ADDR   00A8H   A   
IE0 . . . . . . . . . . . .  B ADDR   0088H.1 A   
IE1 . . . . . . . . . . . .  B ADDR   0088H.3 A   
ININIT_DEVICE_INIT_DEVICE .  C SEG    0022H       REL=UNIT
INIT_DEVICE . . . . . . . .  C ADDR   0000H   R   SEG=ININIT_DEVICE_INIT_DEVICE
INTERRUPTS_INIT . . . . . .  C ADDR   0000H   R   SEG=INTERRUPTS_INIT_INIT_DEVICE
INTERRUPTS_INIT_INIT_DEVICE  C SEG    0007H       REL=UNIT
IP. . . . . . . . . . . . .  D ADDR   00B8H   A   
IT0 . . . . . . . . . . . .  B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . .  B ADDR   0088H.2 A   
LCD_INIT. . . . . . . . . .  C ADDR   -----       EXT
MODF. . . . . . . . . . . .  B ADDR   00F8H.5 A   
MSTEN . . . . . . . . . . .  B ADDR   00F8H.1 A   
OSCICN. . . . . . . . . . .  D ADDR   00B2H   A   
OSCXCN. . . . . . . . . . .  D ADDR   00B1H   A   
OV. . . . . . . . . . . . .  B ADDR   00D0H.2 A   
P . . . . . . . . . . . . .  B ADDR   00D0H.0 A   
P0. . . . . . . . . . . . .  D ADDR   0080H   A   
P0MDOUT . . . . . . . . . .  D ADDR   00A4H   A   
P1. . . . . . . . . . . . .  D ADDR   0090H   A   
P1MDIN. . . . . . . . . . .  D ADDR   00BDH   A   
P1MDOUT . . . . . . . . . .  D ADDR   00A5H   A   
P2. . . . . . . . . . . . .  D ADDR   00A0H   A   
P2MDOUT . . . . . . . . . .  D ADDR   00A6H   A   
P3. . . . . . . . . . . . .  D ADDR   00B0H   A   
P3IF. . . . . . . . . . . .  D ADDR   00ADH   A   
P3MDOUT . . . . . . . . . .  D ADDR   00A7H   A   
P4. . . . . . . . . . . . .  D ADDR   0084H   A   
P5. . . . . . . . . . . . .  D ADDR   0085H   A   
P6. . . . . . . . . . . . .  D ADDR   0086H   A   
P7. . . . . . . . . . . . .  D ADDR   0096H   A   
P74OUT. . . . . . . . . . .  D ADDR   00B5H   A   
PCA0CN. . . . . . . . . . .  D ADDR   00D8H   A   
PCA0CPH0. . . . . . . . . .  D ADDR   00FAH   A   
PCA0CPH1. . . . . . . . . .  D ADDR   00FBH   A   
PCA0CPH2. . . . . . . . . .  D ADDR   00FCH   A   
PCA0CPH3. . . . . . . . . .  D ADDR   00FDH   A   
PCA0CPH4. . . . . . . . . .  D ADDR   00FEH   A   
PCA0CPL0. . . . . . . . . .  D ADDR   00EAH   A   
PCA0CPL1. . . . . . . . . .  D ADDR   00EBH   A   
PCA0CPL2. . . . . . . . . .  D ADDR   00ECH   A   
PCA0CPL3. . . . . . . . . .  D ADDR   00EDH   A   
PCA0CPL4. . . . . . . . . .  D ADDR   00EEH   A   
PCA0CPM0. . . . . . . . . .  D ADDR   00DAH   A   
PCA0CPM1. . . . . . . . . .  D ADDR   00DBH   A   
PCA0CPM2. . . . . . . . . .  D ADDR   00DCH   A   
PCA0CPM3. . . . . . . . . .  D ADDR   00DDH   A   
PCA0CPM4. . . . . . . . . .  D ADDR   00DEH   A   
PCA0H . . . . . . . . . . .  D ADDR   00F9H   A   
PCA0L . . . . . . . . . . .  D ADDR   00E9H   A   
PCA0MD. . . . . . . . . . .  D ADDR   00D9H   A   
PCON. . . . . . . . . . . .  D ADDR   0087H   A   
PORT_IO_INIT. . . . . . . .  C ADDR   0000H   R   SEG=PORT_IO_INIT_INIT_DEVICE
PORT_IO_INIT_INIT_DEVICE. .  C SEG    000AH       REL=UNIT
PS. . . . . . . . . . . . .  B ADDR   00B8H.4 A   
PSCTL . . . . . . . . . . .  D ADDR   008FH   A   
PSW . . . . . . . . . . . .  D ADDR   00D0H   A   
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     8

PT0 . . . . . . . . . . . .  B ADDR   00B8H.1 A   
PT1 . . . . . . . . . . . .  B ADDR   00B8H.3 A   
PT2 . . . . . . . . . . . .  B ADDR   00B8H.5 A   
PX0 . . . . . . . . . . . .  B ADDR   00B8H.0 A   
PX1 . . . . . . . . . . . .  B ADDR   00B8H.2 A   
RB8 . . . . . . . . . . . .  B ADDR   0098H.2 A   
RCAP2H. . . . . . . . . . .  D ADDR   00CBH   A   
RCAP2L. . . . . . . . . . .  D ADDR   00CAH   A   
RCAP4H. . . . . . . . . . .  D ADDR   00E5H   A   
RCAP4L. . . . . . . . . . .  D ADDR   00E4H   A   
RCLK. . . . . . . . . . . .  B ADDR   00C8H.5 A   
REF0CN. . . . . . . . . . .  D ADDR   00D1H   A   
REN . . . . . . . . . . . .  B ADDR   0098H.4 A   
RI. . . . . . . . . . . . .  B ADDR   0098H.0 A   
RS0 . . . . . . . . . . . .  B ADDR   00D0H.3 A   
RS1 . . . . . . . . . . . .  B ADDR   00D0H.4 A   
RSTSRC. . . . . . . . . . .  D ADDR   00EFH   A   
RXOVRN. . . . . . . . . . .  B ADDR   00F8H.4 A   
SADDR0. . . . . . . . . . .  D ADDR   00A9H   A   
SADDR1. . . . . . . . . . .  D ADDR   00F3H   A   
SADEN0. . . . . . . . . . .  D ADDR   00B9H   A   
SADEN1. . . . . . . . . . .  D ADDR   00AEH   A   
SBUF0 . . . . . . . . . . .  D ADDR   0099H   A   
SBUF1 . . . . . . . . . . .  D ADDR   00F2H   A   
SCON0 . . . . . . . . . . .  D ADDR   0098H   A   
SCON1 . . . . . . . . . . .  D ADDR   00F1H   A   
SI. . . . . . . . . . . . .  B ADDR   00C0H.3 A   
SLVSEL. . . . . . . . . . .  B ADDR   00F8H.2 A   
SM0 . . . . . . . . . . . .  B ADDR   0098H.7 A   
SM1 . . . . . . . . . . . .  B ADDR   0098H.6 A   
SM2 . . . . . . . . . . . .  B ADDR   0098H.5 A   
SMB0ADR . . . . . . . . . .  D ADDR   00C3H   A   
SMB0CN. . . . . . . . . . .  D ADDR   00C0H   A   
SMB0CR. . . . . . . . . . .  D ADDR   00CFH   A   
SMB0DAT . . . . . . . . . .  D ADDR   00C2H   A   
SMB0STA . . . . . . . . . .  D ADDR   00C1H   A   
SMBFTE. . . . . . . . . . .  B ADDR   00C0H.1 A   
SMBTOE. . . . . . . . . . .  B ADDR   00C0H.0 A   
SP. . . . . . . . . . . . .  D ADDR   0081H   A   
SPI0CFG . . . . . . . . . .  D ADDR   009AH   A   
SPI0CKR . . . . . . . . . .  D ADDR   009DH   A   
SPI0CN. . . . . . . . . . .  D ADDR   00F8H   A   
SPI0DAT . . . . . . . . . .  D ADDR   009BH   A   
SPIEN . . . . . . . . . . .  B ADDR   00F8H.0 A   
SPIF. . . . . . . . . . . .  B ADDR   00F8H.7 A   
STA . . . . . . . . . . . .  B ADDR   00C0H.5 A   
STO . . . . . . . . . . . .  B ADDR   00C0H.4 A   
T2CON . . . . . . . . . . .  D ADDR   00C8H   A   
T4CON . . . . . . . . . . .  D ADDR   00C9H   A   
TB8 . . . . . . . . . . . .  B ADDR   0098H.3 A   
TCLK. . . . . . . . . . . .  B ADDR   00C8H.4 A   
TCON. . . . . . . . . . . .  D ADDR   0088H   A   
TF0 . . . . . . . . . . . .  B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . .  B ADDR   0088H.7 A   
TF2 . . . . . . . . . . . .  B ADDR   00C8H.7 A   
TH0 . . . . . . . . . . . .  D ADDR   008CH   A   
TH1 . . . . . . . . . . . .  D ADDR   008DH   A   
TH2 . . . . . . . . . . . .  D ADDR   00CDH   A   
TH4 . . . . . . . . . . . .  D ADDR   00F5H   A   
TI. . . . . . . . . . . . .  B ADDR   0098H.1 A   
TIMER_INIT. . . . . . . . .  C ADDR   0000H   R   SEG=TIMER_INIT_INIT_DEVICE
TIMER_INIT_INIT_DEVICE. . .  C SEG    0010H       REL=UNIT
TL0 . . . . . . . . . . . .  D ADDR   008AH   A   
TL1 . . . . . . . . . . . .  D ADDR   008BH   A   
TL2 . . . . . . . . . . . .  D ADDR   00CCH   A   
TL4 . . . . . . . . . . . .  D ADDR   00F4H   A   
A51 MACRO ASSEMBLER  INIT_DEVICE                                                          12/25/2023 12:10:40 PAGE     9

TMOD. . . . . . . . . . . .  D ADDR   0089H   A   
TMR3CN. . . . . . . . . . .  D ADDR   0091H   A   
TMR3H . . . . . . . . . . .  D ADDR   0095H   A   
TMR3L . . . . . . . . . . .  D ADDR   0094H   A   
TMR3RLH . . . . . . . . . .  D ADDR   0093H   A   
TMR3RLL . . . . . . . . . .  D ADDR   0092H   A   
TR0 . . . . . . . . . . . .  B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . .  B ADDR   0088H.6 A   
TR2 . . . . . . . . . . . .  B ADDR   00C8H.2 A   
TXBSY . . . . . . . . . . .  B ADDR   00F8H.3 A   
WCOL. . . . . . . . . . . .  B ADDR   00F8H.6 A   
WDTCN . . . . . . . . . . .  D ADDR   00FFH   A   
XBR0. . . . . . . . . . . .  D ADDR   00E1H   A   
XBR1. . . . . . . . . . . .  D ADDR   00E2H   A   
XBR2. . . . . . . . . . . .  D ADDR   00E3H   A   
_DELAY_MS . . . . . . . . .  C ADDR   -----       EXT
_SRAND. . . . . . . . . . .  C ADDR   -----       EXT


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
