#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul  3 07:34:08 2023
# Process ID: 10640
# Current directory: C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.runs/synth_1
# Command line: vivado.exe -log MipsProcessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MipsProcessor.tcl
# Log file: C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.runs/synth_1/MipsProcessor.vds
# Journal file: C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.runs/synth_1\vivado.jou
# Running On: DESKTOP-1GS9U83, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 34279 MB
#-----------------------------------------------------------
source MipsProcessor.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/utils_1/imports/synth_1/MipsProcessor.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/utils_1/imports/synth_1/MipsProcessor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MipsProcessor -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14116
WARNING: [Synth 8-6901] identifier 'ALUOutput' is used before its declaration [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MipsProcessor.v:42]
WARNING: [Synth 8-6901] identifier 'MemData' is used before its declaration [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MipsProcessor.v:44]
WARNING: [Synth 8-6901] identifier 'RegisterReadDataARegister' is used before its declaration [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MipsProcessor.v:56]
WARNING: [Synth 8-6901] identifier 'RegisterReadDataBRegister' is used before its declaration [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MipsProcessor.v:57]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MipsProcessor' [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MipsProcessor.v:15]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/ControlUnit.v:15]
INFO: [Synth 8-6157] synthesizing module 'MainController' [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MainController.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MainController' (0#1) [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MainController.v:15]
INFO: [Synth 8-6157] synthesizing module 'ALUDecoder' [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/ALUDecoder.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ALUDecoder' (0#1) [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/ALUDecoder.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/ControlUnit.v:15]
INFO: [Synth 8-6157] synthesizing module 'ALU32bit' [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/ALU32bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU32bit' (0#1) [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/ALU32bit.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_DataRam' [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/Instr_DataRam.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Instr_DataRam' (0#1) [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/Instr_DataRam.v:15]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/RegisterFile.v:14]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/RegisterFile.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MipsProcessor' (0#1) [C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.srcs/sources_1/new/MipsProcessor.v:15]
WARNING: [Synth 8-7129] Port iAddr[31] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[30] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[29] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[28] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[27] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[26] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[25] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[24] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[23] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[22] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[21] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[20] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[19] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[18] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[17] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[16] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[15] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[14] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[13] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iAddr[12] in module Instr_DataRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port iFunct[5] in module ALUDecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port iFunct[4] in module ALUDecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port iFunct[3] in module ALUDecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port iFunct[2] in module ALUDecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port iFunct[1] in module ALUDecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port iFunct[0] in module ALUDecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port iALUOp[1] in module ALUDecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port iALUOp[0] in module ALUDecoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'MainController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_Fetch |                     000000000100 |                             0000
                S_Decode |                     000010000000 |                             0001
                S_Excute |                     000100000000 |                             0110
          S_ALUWriteBack |                     100000000000 |                             0111
                S_MemAdr |                     000000001000 |                             0010
               S_MemRead |                     000000000001 |                             0011
          S_MemWriteBack |                     000000000010 |                             0100
              S_MemWrite |                     000000010000 |                             0101
                S_Branch |                     001000000000 |                             1000
            S_ADDIExcute |                     010000000000 |                             1001
         S_ADDIWriteBack |                     000001000000 |                             1010
                  S_Jump |                     000000100000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'MainController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 31    
+---Registers : 
	               32 Bit    Registers := 41    
	                6 Bit    Registers := 1     
+---RAMs : 
	             120K Bit	(3840 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 77    
	   4 Input   32 Bit        Muxes := 1     
	  18 Input   12 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MipsProcessor | u_Instr_DataRam/ram_reg | 3 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MipsProcessor | u_Instr_DataRam/ram_reg | 3 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_Instr_DataRam/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Instr_DataRam/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Instr_DataRam/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Instr_DataRam/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     3|
|3     |LUT1     |     2|
|4     |LUT2     |    24|
|5     |LUT3     |   326|
|6     |LUT4     |    34|
|7     |LUT5     |    22|
|8     |LUT6     |   855|
|9     |MUXF7    |   256|
|10    |RAMB36E1 |     4|
|11    |FDCE     |   211|
|12    |FDPE     |     1|
|13    |FDRE     |   224|
|14    |FDSE     |   864|
|15    |IBUF     |    34|
|16    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  2863|
|2     |  u_ControlUnit      |ControlUnit    |   693|
|3     |    u_MainController |MainController |   693|
|4     |  u_Instr_DataRam    |Instr_DataRam  |     4|
|5     |  u_RegisterFile     |RegisterFile   |  1920|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1283.434 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1283.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 92cf1e83
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1283.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Data/Vivado/Verilog_Mips32bit/Verilog_Mips32bit/Verilog_Mips32bit.runs/synth_1/MipsProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MipsProcessor_utilization_synth.rpt -pb MipsProcessor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  3 07:34:34 2023...
