INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/report_dir/runOnfpga_sw_emu
	Log files: /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/log_dir/runOnfpga_sw_emu
INFO: [v++ 60-1548] Creating build summary session with primary output /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo.compile_summary, at Fri Dec 25 12:20:52 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Dec 25 12:20:52 2020
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/report_dir/runOnfpga_sw_emu/v++_compile_runOnfpga_sw_emu_guidance.html', at Fri Dec 25 12:20:53 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'runOnfpga'

===>The following messages were generated while  performing high-level synthesis for kernel: runOnfpga Log file: /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/build/my_opt/kernel_8/sw_emu/temp_dir/runOnfpga_sw_emu/runOnfpga/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo
INFO: [v++ 60-791] Total elapsed time: 0h 0m 20s
