Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 31 21:55:27 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file PynqDemoTop_timing_summary_routed.rpt -pb PynqDemoTop_timing_summary_routed.pb -rpx PynqDemoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : PynqDemoTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[0]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[1]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: input_arr_reg[4][btn][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[4][pmodC][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[4][pmodC][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[4][pmodC][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[4][pmodC][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[4][pmodC][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[4][pmodC][7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.654        0.000                      0                 1146        0.121        0.000                      0                 1146        3.500        0.000                       0                   708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  
sys_clk_pin         0.654        0.000                      0                 1107        0.121        0.000                      0                 1107        3.500        0.000                       0                   707  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.574        0.000                      0                   39        0.510        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ProcessingSystem/PS_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  ProcessingSystem/PS_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.364ns (33.086%)  route 4.781ns (66.914%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.882     5.956    Pong/pong/controller_interface2/CLK
    SLICE_X109Y49        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.419     6.375 r  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.861     7.236    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X109Y49        LUT5 (Prop_lut5_I0_O)        0.296     7.532 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.578     8.110    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.124     8.234 r  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.366     8.600    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.124     8.724 r  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.914     9.638    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X108Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.762 r  Pong/pong/motion/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.617    10.379    Pong/pong/collision/geqOp_carry__0_0[3]
    SLICE_X111Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.764 r  Pong/pong/collision/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.764    Pong/pong/collision/geqOp_carry_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.035 r  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.579    11.615    Pong/pong/collision/geqOp9_in
    SLICE_X112Y52        LUT6 (Prop_lut6_I1_O)        0.373    11.988 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.447    12.435    Pong/pong/motion/FSM_sequential_state_reg[2]_4
    SLICE_X111Y54        LUT6 (Prop_lut6_I2_O)        0.124    12.559 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.418    12.977    Pong/pong/collision/FSM_sequential_state_reg[1]_4
    SLICE_X113Y54        LUT6 (Prop_lut6_I4_O)        0.124    13.101 r  Pong/pong/collision/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.101    Pong/pong/collision/FSM_sequential_state[0]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.686    13.450    Pong/pong/collision/CLK
    SLICE_X113Y54        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X113Y54        FDCE (Setup_fdce_C_D)        0.031    13.755    Pong/pong/collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 Menu/Selector/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 2.073ns (28.794%)  route 5.126ns (71.206%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.794     5.868    Menu/Selector/CLK
    SLICE_X98Y33         FDPE                                         r  Menu/Selector/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_fdpe_C_Q)         0.478     6.346 r  Menu/Selector/count_reg[0]/Q
                         net (fo=68, routed)          1.094     7.439    Menu/Selector/Q[0]
    SLICE_X99Y32         LUT6 (Prop_lut6_I0_O)        0.301     7.740 r  Menu/Selector/count[7]_i_3/O
                         net (fo=2, routed)           0.373     8.113    Menu/Selector/count[7]_i_3_n_0
    SLICE_X98Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.237 r  Menu/Selector/g0_b0__0_i_8/O
                         net (fo=28, routed)          0.737     8.974    Menu/MovingText/i1_carry_0
    SLICE_X97Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.098 r  Menu/MovingText/g0_b0__0_i_17/O
                         net (fo=1, routed)           0.000     9.098    Menu/MovingText/g0_b0__0_i_17_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.648 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.772    10.421    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X96Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.545 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.513    11.058    Menu/MovingText/i_reg[5]_0
    SLICE_X94Y31         LUT4 (Prop_lut4_I0_O)        0.124    11.182 r  Menu/MovingText/g0_b0__0_i_1/O
                         net (fo=14, routed)          1.234    12.416    Menu/MovingText/sel_0[0]
    SLICE_X95Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.540 f  Menu/MovingText/g1_b6/O
                         net (fo=1, routed)           0.403    12.943    Menu/MovingText_n_25
    SLICE_X95Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.067 r  Menu/segments_o[7]_i_1/O
                         net (fo=1, routed)           0.000    13.067    Menu/Display/D[6]
    SLICE_X95Y30         FDCE                                         r  Menu/Display/segments_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.613    13.378    Menu/Display/CLK
    SLICE_X95Y30         FDCE                                         r  Menu/Display/segments_o_reg[7]/C
                         clock pessimism              0.424    13.802    
                         clock uncertainty           -0.035    13.766    
    SLICE_X95Y30         FDCE (Setup_fdce_C_D)        0.029    13.795    Menu/Display/segments_o_reg[7]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 2.364ns (33.582%)  route 4.676ns (66.418%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.882     5.956    Pong/pong/controller_interface2/CLK
    SLICE_X109Y49        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.419     6.375 r  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.861     7.236    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X109Y49        LUT5 (Prop_lut5_I0_O)        0.296     7.532 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.578     8.110    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.124     8.234 r  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.366     8.600    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.124     8.724 r  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.914     9.638    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X108Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.762 r  Pong/pong/motion/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.617    10.379    Pong/pong/collision/geqOp_carry__0_0[3]
    SLICE_X111Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.764 r  Pong/pong/collision/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.764    Pong/pong/collision/geqOp_carry_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.035 f  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.579    11.615    Pong/pong/collision/geqOp9_in
    SLICE_X112Y52        LUT6 (Prop_lut6_I1_O)        0.373    11.988 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.185    12.173    Pong/pong/collision/ball_x_reg[9]
    SLICE_X112Y52        LUT4 (Prop_lut4_I3_O)        0.124    12.297 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.575    12.871    Pong/pong/motion/FSM_sequential_state_reg[2]_3
    SLICE_X111Y54        LUT4 (Prop_lut4_I1_O)        0.124    12.995 r  Pong/pong/motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.995    Pong/pong/collision/FSM_sequential_state_reg[2]_0
    SLICE_X111Y54        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.686    13.450    Pong/pong/collision/CLK
    SLICE_X111Y54        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X111Y54        FDCE (Setup_fdce_C_D)        0.031    13.755    Pong/pong/collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.245ns (31.399%)  route 4.905ns (68.601%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.864     5.938    Pong/pong/motion/CLK
    SLICE_X109Y50        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=49, routed)          1.099     7.493    Pong/pong/motion/Q[2]
    SLICE_X108Y47        LUT5 (Prop_lut5_I1_O)        0.124     7.617 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.318     7.935    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X106Y47        LUT3 (Prop_lut3_I2_O)        0.124     8.059 r  Pong/pong/controller_interface1/i__carry_i_12/O
                         net (fo=18, routed)          0.759     8.819    Pong/pong/motion/geqOp_inferred__5/i__carry_0
    SLICE_X105Y50        LUT4 (Prop_lut4_I0_O)        0.124     8.943 r  Pong/pong/motion/i__carry_i_9__0/O
                         net (fo=4, routed)           0.944     9.887    Pong/pong/motion/i__carry_i_9__0_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I0_O)        0.124    10.011 r  Pong/pong/motion/i__carry_i_5__8/O
                         net (fo=1, routed)           0.000    10.011    Pong/pong/collision/geqOp_inferred__5/i__carry__0_1[3]
    SLICE_X111Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.412 r  Pong/pong/collision/geqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.412    Pong/pong/collision/geqOp_inferred__5/i__carry_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.683 r  Pong/pong/collision/geqOp_inferred__5/i__carry__0/CO[0]
                         net (fo=3, routed)           0.837    11.520    Pong/pong/collision/geqOp4_in
    SLICE_X108Y55        LUT4 (Prop_lut4_I2_O)        0.373    11.893 r  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.306    12.200    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X110Y55        LUT6 (Prop_lut6_I0_O)        0.124    12.324 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.640    12.964    Pong/pong/collision/hit_racket_l_o[1]_i_2_n_0
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.124    13.088 r  Pong/pong/collision/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.088    Pong/pong/collision/hit_racket_l_o[1]_i_1_n_0
    SLICE_X110Y55        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.686    13.450    Pong/pong/collision/CLK
    SLICE_X110Y55        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y55        FDCE (Setup_fdce_C_D)        0.031    13.869    Pong/pong/collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 2.233ns (31.663%)  route 4.819ns (68.337%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.882     5.956    Pong/pong/controller_interface2/CLK
    SLICE_X109Y49        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.419     6.375 r  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.861     7.236    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X109Y49        LUT5 (Prop_lut5_I0_O)        0.296     7.532 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.578     8.110    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.124     8.234 r  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.366     8.600    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.124     8.724 r  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.914     9.638    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X108Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.762 r  Pong/pong/motion/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.617    10.379    Pong/pong/collision/geqOp_carry__0_0[3]
    SLICE_X111Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.764 r  Pong/pong/collision/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.764    Pong/pong/collision/geqOp_carry_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.035 r  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.756    11.791    Pong/pong/collision/geqOp9_in
    SLICE_X110Y53        LUT3 (Prop_lut3_I1_O)        0.373    12.164 r  Pong/pong/collision/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           0.727    12.891    Pong/pong/collision/FSM_sequential_state[0]_i_3_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I0_O)        0.117    13.008 r  Pong/pong/collision/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.008    Pong/pong/collision/hit_racket_r_o[0]_i_1_n_0
    SLICE_X111Y55        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.686    13.450    Pong/pong/collision/CLK
    SLICE_X111Y55        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X111Y55        FDCE (Setup_fdce_C_D)        0.075    13.799    Pong/pong/collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 2.273ns (31.667%)  route 4.905ns (68.333%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.864     5.938    Pong/pong/motion/CLK
    SLICE_X109Y50        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=49, routed)          1.099     7.493    Pong/pong/motion/Q[2]
    SLICE_X108Y47        LUT5 (Prop_lut5_I1_O)        0.124     7.617 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.318     7.935    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X106Y47        LUT3 (Prop_lut3_I2_O)        0.124     8.059 r  Pong/pong/controller_interface1/i__carry_i_12/O
                         net (fo=18, routed)          0.759     8.819    Pong/pong/motion/geqOp_inferred__5/i__carry_0
    SLICE_X105Y50        LUT4 (Prop_lut4_I0_O)        0.124     8.943 r  Pong/pong/motion/i__carry_i_9__0/O
                         net (fo=4, routed)           0.944     9.887    Pong/pong/motion/i__carry_i_9__0_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I0_O)        0.124    10.011 r  Pong/pong/motion/i__carry_i_5__8/O
                         net (fo=1, routed)           0.000    10.011    Pong/pong/collision/geqOp_inferred__5/i__carry__0_1[3]
    SLICE_X111Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.412 r  Pong/pong/collision/geqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.412    Pong/pong/collision/geqOp_inferred__5/i__carry_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.683 r  Pong/pong/collision/geqOp_inferred__5/i__carry__0/CO[0]
                         net (fo=3, routed)           0.837    11.520    Pong/pong/collision/geqOp4_in
    SLICE_X108Y55        LUT4 (Prop_lut4_I2_O)        0.373    11.893 r  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.306    12.200    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X110Y55        LUT6 (Prop_lut6_I0_O)        0.124    12.324 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.640    12.964    Pong/pong/collision/hit_racket_l_o[1]_i_2_n_0
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.152    13.116 r  Pong/pong/collision/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.116    Pong/pong/collision/hit_racket_r_o[1]_i_1_n_0
    SLICE_X110Y55        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.686    13.450    Pong/pong/collision/CLK
    SLICE_X110Y55        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y55        FDCE (Setup_fdce_C_D)        0.075    13.913    Pong/pong/collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 Menu/Selector/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.073ns (29.365%)  route 4.986ns (70.635%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.794     5.868    Menu/Selector/CLK
    SLICE_X98Y33         FDPE                                         r  Menu/Selector/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_fdpe_C_Q)         0.478     6.346 r  Menu/Selector/count_reg[0]/Q
                         net (fo=68, routed)          1.094     7.439    Menu/Selector/Q[0]
    SLICE_X99Y32         LUT6 (Prop_lut6_I0_O)        0.301     7.740 r  Menu/Selector/count[7]_i_3/O
                         net (fo=2, routed)           0.373     8.113    Menu/Selector/count[7]_i_3_n_0
    SLICE_X98Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.237 r  Menu/Selector/g0_b0__0_i_8/O
                         net (fo=28, routed)          0.737     8.974    Menu/MovingText/i1_carry_0
    SLICE_X97Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.098 r  Menu/MovingText/g0_b0__0_i_17/O
                         net (fo=1, routed)           0.000     9.098    Menu/MovingText/g0_b0__0_i_17_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.648 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.772    10.421    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X96Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.545 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.513    11.058    Menu/MovingText/i_reg[5]_0
    SLICE_X94Y31         LUT4 (Prop_lut4_I0_O)        0.124    11.182 r  Menu/MovingText/g0_b0__0_i_1/O
                         net (fo=14, routed)          1.094    12.276    Menu/MovingText/sel_0[0]
    SLICE_X95Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.400 f  Menu/MovingText/g1_b2/O
                         net (fo=1, routed)           0.403    12.803    Menu/MovingText_n_21
    SLICE_X95Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.927 r  Menu/segments_o[3]_i_1/O
                         net (fo=1, routed)           0.000    12.927    Menu/Display/D[2]
    SLICE_X95Y31         FDCE                                         r  Menu/Display/segments_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.614    13.379    Menu/Display/CLK
    SLICE_X95Y31         FDCE                                         r  Menu/Display/segments_o_reg[3]/C
                         clock pessimism              0.424    13.803    
                         clock uncertainty           -0.035    13.767    
    SLICE_X95Y31         FDCE (Setup_fdce_C_D)        0.029    13.796    Menu/Display/segments_o_reg[3]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 2.364ns (34.236%)  route 4.541ns (65.764%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.882     5.956    Pong/pong/controller_interface2/CLK
    SLICE_X109Y49        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.419     6.375 r  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.861     7.236    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X109Y49        LUT5 (Prop_lut5_I0_O)        0.296     7.532 r  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.578     8.110    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.124     8.234 r  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.366     8.600    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.124     8.724 r  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.914     9.638    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X108Y54        LUT6 (Prop_lut6_I1_O)        0.124     9.762 r  Pong/pong/motion/geqOp_carry_i_1/O
                         net (fo=1, routed)           0.617    10.379    Pong/pong/collision/geqOp_carry__0_0[3]
    SLICE_X111Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.764 r  Pong/pong/collision/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.764    Pong/pong/collision/geqOp_carry_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.035 r  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.579    11.615    Pong/pong/collision/geqOp9_in
    SLICE_X112Y52        LUT6 (Prop_lut6_I1_O)        0.373    11.988 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.447    12.435    Pong/pong/motion/FSM_sequential_state_reg[2]_4
    SLICE_X111Y54        LUT6 (Prop_lut6_I2_O)        0.124    12.559 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.178    12.737    Pong/pong/collision/FSM_sequential_state_reg[1]_4
    SLICE_X111Y54        LUT6 (Prop_lut6_I4_O)        0.124    12.861 r  Pong/pong/collision/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.861    Pong/pong/collision/FSM_sequential_state[1]_i_1_n_0
    SLICE_X111Y54        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.686    13.450    Pong/pong/collision/CLK
    SLICE_X111Y54        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.309    13.759    
                         clock uncertainty           -0.035    13.724    
    SLICE_X111Y54        FDCE (Setup_fdce_C_D)        0.029    13.753    Pong/pong/collision/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 Menu/Selector/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 2.073ns (29.308%)  route 5.000ns (70.692%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.794     5.868    Menu/Selector/CLK
    SLICE_X98Y33         FDPE                                         r  Menu/Selector/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_fdpe_C_Q)         0.478     6.346 r  Menu/Selector/count_reg[0]/Q
                         net (fo=68, routed)          1.094     7.439    Menu/Selector/Q[0]
    SLICE_X99Y32         LUT6 (Prop_lut6_I0_O)        0.301     7.740 r  Menu/Selector/count[7]_i_3/O
                         net (fo=2, routed)           0.373     8.113    Menu/Selector/count[7]_i_3_n_0
    SLICE_X98Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.237 r  Menu/Selector/g0_b0__0_i_8/O
                         net (fo=28, routed)          0.737     8.974    Menu/MovingText/i1_carry_0
    SLICE_X97Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.098 r  Menu/MovingText/g0_b0__0_i_17/O
                         net (fo=1, routed)           0.000     9.098    Menu/MovingText/g0_b0__0_i_17_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.648 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.772    10.421    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X96Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.545 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.529    11.074    Menu/MovingText/i_reg[5]_0
    SLICE_X96Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.198 r  Menu/MovingText/g0_b0__0_i_4/O
                         net (fo=14, routed)          1.043    12.241    Menu/MovingText/sel_0[3]
    SLICE_X96Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.365 f  Menu/MovingText/g0_b5__0/O
                         net (fo=1, routed)           0.452    12.817    Menu/MovingText_n_17
    SLICE_X96Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  Menu/segments_o[6]_i_1/O
                         net (fo=1, routed)           0.000    12.941    Menu/Display/D[5]
    SLICE_X96Y31         FDCE                                         r  Menu/Display/segments_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.614    13.379    Menu/Display/CLK
    SLICE_X96Y31         FDCE                                         r  Menu/Display/segments_o_reg[6]/C
                         clock pessimism              0.424    13.803    
                         clock uncertainty           -0.035    13.767    
    SLICE_X96Y31         FDCE (Setup_fdce_C_D)        0.077    13.844    Menu/Display/segments_o_reg[6]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 Menu/Selector/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 2.073ns (29.542%)  route 4.944ns (70.458%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 13.381 - 8.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.794     5.868    Menu/Selector/CLK
    SLICE_X98Y33         FDPE                                         r  Menu/Selector/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_fdpe_C_Q)         0.478     6.346 r  Menu/Selector/count_reg[0]/Q
                         net (fo=68, routed)          1.094     7.439    Menu/Selector/Q[0]
    SLICE_X99Y32         LUT6 (Prop_lut6_I0_O)        0.301     7.740 r  Menu/Selector/count[7]_i_3/O
                         net (fo=2, routed)           0.373     8.113    Menu/Selector/count[7]_i_3_n_0
    SLICE_X98Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.237 r  Menu/Selector/g0_b0__0_i_8/O
                         net (fo=28, routed)          0.737     8.974    Menu/MovingText/i1_carry_0
    SLICE_X97Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.098 r  Menu/MovingText/g0_b0__0_i_17/O
                         net (fo=1, routed)           0.000     9.098    Menu/MovingText/g0_b0__0_i_17_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.648 r  Menu/MovingText/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.772    10.421    Menu/MovingText/g0_b0__0_i_9_n_0
    SLICE_X96Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.545 r  Menu/MovingText/g0_b0__0_i_7/O
                         net (fo=13, routed)          0.529    11.074    Menu/MovingText/i_reg[5]_0
    SLICE_X96Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.198 r  Menu/MovingText/g0_b0__0_i_4/O
                         net (fo=14, routed)          1.006    12.204    Menu/MovingText/sel_0[3]
    SLICE_X95Y32         LUT6 (Prop_lut6_I3_O)        0.124    12.328 f  Menu/MovingText/g0_b1__0/O
                         net (fo=1, routed)           0.433    12.761    Menu/MovingText_n_13
    SLICE_X95Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.885 r  Menu/segments_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.885    Menu/Display/D[1]
    SLICE_X95Y32         FDCE                                         r  Menu/Display/segments_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.616    13.381    Menu/Display/CLK
    SLICE_X95Y32         FDCE                                         r  Menu/Display/segments_o_reg[2]/C
                         clock pessimism              0.424    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X95Y32         FDCE (Setup_fdce_C_D)        0.029    13.798    Menu/Display/segments_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  0.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Menu/UPDebounce/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/UPDebounce/risingedge_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.613     1.699    Menu/UPDebounce/CLK
    SLICE_X105Y40        FDCE                                         r  Menu/UPDebounce/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y40        FDCE (Prop_fdce_C_Q)         0.141     1.840 r  Menu/UPDebounce/s_reg_reg[2]/Q
                         net (fo=2, routed)           0.068     1.908    Menu/UPDebounce/p_0_in1_in[3]
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  Menu/UPDebounce/risingedge_o_i_1/O
                         net (fo=1, routed)           0.000     1.953    Menu/UPDebounce/risingedge_o2_out
    SLICE_X104Y40        FDCE                                         r  Menu/UPDebounce/risingedge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.883     2.225    Menu/UPDebounce/CLK
    SLICE_X104Y40        FDCE                                         r  Menu/UPDebounce/risingedge_o_reg/C
                         clock pessimism             -0.513     1.712    
    SLICE_X104Y40        FDCE (Hold_fdce_C_D)         0.120     1.832    Menu/UPDebounce/risingedge_o_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Menu/DownDebounce/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/DownDebounce/risingedge_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.640     1.726    Menu/DownDebounce/CLK
    SLICE_X107Y41        FDCE                                         r  Menu/DownDebounce/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.141     1.867 r  Menu/DownDebounce/s_reg_reg[2]/Q
                         net (fo=2, routed)           0.069     1.936    Menu/DownDebounce/p_0_in1_in__0[3]
    SLICE_X106Y41        LUT6 (Prop_lut6_I5_O)        0.045     1.981 r  Menu/DownDebounce/risingedge_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    Menu/DownDebounce/risingedge_o2_out
    SLICE_X106Y41        FDCE                                         r  Menu/DownDebounce/risingedge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.911     2.253    Menu/DownDebounce/CLK
    SLICE_X106Y41        FDCE                                         r  Menu/DownDebounce/risingedge_o_reg/C
                         clock pessimism             -0.514     1.739    
    SLICE_X106Y41        FDCE (Hold_fdce_C_D)         0.091     1.830    Menu/DownDebounce/risingedge_o_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.614     1.700    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X100Y44        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y44        FDCE (Prop_fdce_C_Q)         0.164     1.864 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[2]/Q
                         net (fo=1, routed)           0.050     1.914    Pong/pong/score_display_inst/bcd0_o[2]
    SLICE_X101Y44        LUT6 (Prop_lut6_I1_O)        0.045     1.959 r  Pong/pong/score_display_inst/mux_bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    Pong/pong/score_display_inst/mux_bcd[2]_i_1_n_0
    SLICE_X101Y44        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.883     2.225    Pong/pong/score_display_inst/CLK
    SLICE_X101Y44        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[2]/C
                         clock pessimism             -0.512     1.713    
    SLICE_X101Y44        FDRE (Hold_fdre_C_D)         0.092     1.805    Pong/pong/score_display_inst/mux_bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.641     1.727    Pong/pong/controller_interface2/deb_rot_enc1/CLK
    SLICE_X108Y45        FDPE                                         r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDPE (Prop_fdpe_C_Q)         0.164     1.891 r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_P/Q
                         net (fo=2, routed)           0.082     1.973    Pong/pong_n_27
    SLICE_X109Y45        LUT5 (Prop_lut5_I2_O)        0.048     2.021 r  Pong/x_o_C_i_1__3/O
                         net (fo=2, routed)           0.000     2.021    Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C_1
    SLICE_X109Y45        FDCE                                         r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.912     2.254    Pong/pong/controller_interface2/deb_rot_enc1/CLK
    SLICE_X109Y45        FDCE                                         r  Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C/C
                         clock pessimism             -0.514     1.740    
    SLICE_X109Y45        FDCE (Hold_fdce_C_D)         0.101     1.841    Pong/pong/controller_interface2/deb_rot_enc1/x_o_reg_C
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.614     1.700    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X100Y44        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y44        FDCE (Prop_fdce_C_Q)         0.164     1.864 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[3]/Q
                         net (fo=1, routed)           0.082     1.946    Pong/pong/score_display_inst/bcd0_o[3]
    SLICE_X101Y44        LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  Pong/pong/score_display_inst/mux_bcd[3]_i_2/O
                         net (fo=1, routed)           0.000     1.991    Pong/pong/score_display_inst/mux_bcd[3]_i_2_n_0
    SLICE_X101Y44        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.883     2.225    Pong/pong/score_display_inst/CLK
    SLICE_X101Y44        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[3]/C
                         clock pessimism             -0.512     1.713    
    SLICE_X101Y44        FDRE (Hold_fdre_C_D)         0.092     1.805    Pong/pong/score_display_inst/mux_bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Pong/pong/motion/add_y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.635     1.721    Pong/pong/motion/CLK
    SLICE_X109Y55        FDCE                                         r  Pong/pong/motion/add_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  Pong/pong/motion/add_y_reg/Q
                         net (fo=11, routed)          0.134     1.996    Pong/pong/motion/add_y_reg_0
    SLICE_X108Y55        LUT5 (Prop_lut5_I2_O)        0.045     2.041 r  Pong/pong/motion/ball_y[8]_i_1/O
                         net (fo=1, routed)           0.000     2.041    Pong/pong/motion/ball_y[8]_i_1_n_0
    SLICE_X108Y55        FDCE                                         r  Pong/pong/motion/ball_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X108Y55        FDCE                                         r  Pong/pong/motion/ball_y_reg[8]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y55        FDCE (Hold_fdce_C_D)         0.120     1.854    Pong/pong/motion/ball_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Pong/pong/motion/add_y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.635     1.721    Pong/pong/motion/CLK
    SLICE_X109Y55        FDCE                                         r  Pong/pong/motion/add_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  Pong/pong/motion/add_y_reg/Q
                         net (fo=11, routed)          0.138     2.000    Pong/pong/motion/add_y_reg_0
    SLICE_X108Y55        LUT3 (Prop_lut3_I1_O)        0.045     2.045 r  Pong/pong/motion/ball_y[9]_i_1/O
                         net (fo=1, routed)           0.000     2.045    Pong/pong/motion/ball_y[9]_i_1_n_0
    SLICE_X108Y55        FDCE                                         r  Pong/pong/motion/ball_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X108Y55        FDCE                                         r  Pong/pong/motion/ball_y_reg[9]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y55        FDCE (Hold_fdce_C_D)         0.121     1.855    Pong/pong/motion/ball_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Menu/UPDebounce/s_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/UPDebounce/s_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.612     1.698    Menu/UPDebounce/CLK
    SLICE_X104Y39        FDCE                                         r  Menu/UPDebounce/s_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y39        FDCE (Prop_fdce_C_Q)         0.164     1.862 r  Menu/UPDebounce/s_reg_reg[6]/Q
                         net (fo=2, routed)           0.121     1.983    Menu/UPDebounce/p_0_in1_in[7]
    SLICE_X105Y40        FDCE                                         r  Menu/UPDebounce/s_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.883     2.225    Menu/UPDebounce/CLK
    SLICE_X105Y40        FDCE                                         r  Menu/UPDebounce/s_reg_reg[7]/C
                         clock pessimism             -0.510     1.715    
    SLICE_X105Y40        FDCE (Hold_fdce_C_D)         0.072     1.787    Menu/UPDebounce/s_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Basic/Design/color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Basic/Design/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.837%)  route 0.136ns (49.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.641     1.727    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X110Y40        FDRE                                         r  Basic/Design/color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141     1.868 r  Basic/Design/color_reg[2]/Q
                         net (fo=2, routed)           0.136     2.004    Basic/Design/base_to_mux[rgb_ld4][2]
    SLICE_X110Y40        FDRE                                         r  Basic/Design/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.912     2.254    Basic/Design/clk_i_IBUF_BUFG
    SLICE_X110Y40        FDRE                                         r  Basic/Design/color_reg[0]/C
                         clock pessimism             -0.527     1.727    
    SLICE_X110Y40        FDRE (Hold_fdre_C_D)         0.070     1.797    Basic/Design/color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.614     1.700    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X100Y45        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDCE (Prop_fdce_C_Q)         0.164     1.864 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]/Q
                         net (fo=3, routed)           0.124     1.988    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[2]
    SLICE_X100Y44        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.883     2.225    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X100Y44        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]/C
                         clock pessimism             -0.509     1.716    
    SLICE_X100Y44        FDCE (Hold_fdce_C_D)         0.064     1.780    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y34   Basic/Design/clk_ena_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y40   Basic/Design/color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y40   Basic/Design/color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y40   Basic/Design/color_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y33   Basic/Design/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y33   Basic/Design/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y33   Basic/Design/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y35   Menu/Display/digit_o_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X102Y32   Menu/Display/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y32   Kran/Crane/step_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y31   Kran/Crane/step_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y32   Kran/Crane/step_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y32   Kran/Crane/step_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y32   Kran/Crane/step_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y32   Kran/Crane/step_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y32   Kran/Crane/step_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y32   Kran/Crane/step_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y31   Kran/Crane/step_enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y34   Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y34   Basic/Design/clk_ena_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   Basic/Design/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   Basic/Design/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   Basic/Design/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   Basic/Design/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   Basic/Design/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   Basic/Design/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y35   Menu/Display/digit_o_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y32   Menu/Display/i_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y32   Menu/Display/i_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.642ns (22.389%)  route 2.226ns (77.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.921     8.744    Pong/pong/motion/AR[0]
    SLICE_X113Y57        FDCE                                         f  Pong/pong/motion/count_hits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.685    13.449    Pong/pong/motion/CLK
    SLICE_X113Y57        FDCE                                         r  Pong/pong/motion/count_hits_reg[0]/C
                         clock pessimism              0.309    13.758    
                         clock uncertainty           -0.035    13.723    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405    13.318    Pong/pong/motion/count_hits_reg[0]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.642ns (22.389%)  route 2.226ns (77.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.921     8.744    Pong/pong/motion/AR[0]
    SLICE_X113Y57        FDCE                                         f  Pong/pong/motion/count_hits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.685    13.449    Pong/pong/motion/CLK
    SLICE_X113Y57        FDCE                                         r  Pong/pong/motion/count_hits_reg[1]/C
                         clock pessimism              0.309    13.758    
                         clock uncertainty           -0.035    13.723    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405    13.318    Pong/pong/motion/count_hits_reg[1]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.642ns (22.850%)  route 2.168ns (77.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.863     8.686    Pong/pong/motion/AR[0]
    SLICE_X108Y56        FDCE                                         f  Pong/pong/motion/speed_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.683    13.447    Pong/pong/motion/CLK
    SLICE_X108Y56        FDCE                                         r  Pong/pong/motion/speed_reg[7]/C
                         clock pessimism              0.309    13.756    
                         clock uncertainty           -0.035    13.721    
    SLICE_X108Y56        FDCE (Recov_fdce_C_CLR)     -0.361    13.360    Pong/pong/motion/speed_reg[7]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.642ns (22.850%)  route 2.168ns (77.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.863     8.686    Pong/pong/motion/AR[0]
    SLICE_X108Y56        FDCE                                         f  Pong/pong/motion/speed_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.683    13.447    Pong/pong/motion/CLK
    SLICE_X108Y56        FDCE                                         r  Pong/pong/motion/speed_reg[5]/C
                         clock pessimism              0.309    13.756    
                         clock uncertainty           -0.035    13.721    
    SLICE_X108Y56        FDCE (Recov_fdce_C_CLR)     -0.319    13.402    Pong/pong/motion/speed_reg[5]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.642ns (22.850%)  route 2.168ns (77.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.863     8.686    Pong/pong/motion/AR[0]
    SLICE_X108Y56        FDCE                                         f  Pong/pong/motion/speed_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.683    13.447    Pong/pong/motion/CLK
    SLICE_X108Y56        FDCE                                         r  Pong/pong/motion/speed_reg[6]/C
                         clock pessimism              0.309    13.756    
                         clock uncertainty           -0.035    13.721    
    SLICE_X108Y56        FDCE (Recov_fdce_C_CLR)     -0.319    13.402    Pong/pong/motion/speed_reg[6]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.718ns (26.194%)  route 2.023ns (73.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.861     5.935    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.419     6.354 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.433     6.787    Pong/pong/motion/restart_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.299     7.086 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.590     8.676    Pong/pong/motion/ball_x0
    SLICE_X113Y50        FDCE                                         f  Pong/pong/motion/ball_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.687    13.451    Pong/pong/motion/CLK
    SLICE_X113Y50        FDCE                                         r  Pong/pong/motion/ball_y_reg[0]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X113Y50        FDCE (Recov_fdce_C_CLR)     -0.405    13.434    Pong/pong/motion/ball_y_reg[0]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.581     8.404    Pong/pong/motion/AR[0]
    SLICE_X107Y56        FDCE                                         f  Pong/pong/motion/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.683    13.447    Pong/pong/motion/CLK
    SLICE_X107Y56        FDCE                                         r  Pong/pong/motion/speed_reg[0]/C
                         clock pessimism              0.309    13.756    
                         clock uncertainty           -0.035    13.721    
    SLICE_X107Y56        FDCE (Recov_fdce_C_CLR)     -0.405    13.316    Pong/pong/motion/speed_reg[0]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.581     8.404    Pong/pong/motion/AR[0]
    SLICE_X107Y56        FDCE                                         f  Pong/pong/motion/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.683    13.447    Pong/pong/motion/CLK
    SLICE_X107Y56        FDCE                                         r  Pong/pong/motion/speed_reg[1]/C
                         clock pessimism              0.309    13.756    
                         clock uncertainty           -0.035    13.721    
    SLICE_X107Y56        FDCE (Recov_fdce_C_CLR)     -0.405    13.316    Pong/pong/motion/speed_reg[1]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.581     8.404    Pong/pong/motion/AR[0]
    SLICE_X107Y56        FDCE                                         f  Pong/pong/motion/speed_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.683    13.447    Pong/pong/motion/CLK
    SLICE_X107Y56        FDCE                                         r  Pong/pong/motion/speed_reg[2]/C
                         clock pessimism              0.309    13.756    
                         clock uncertainty           -0.035    13.721    
    SLICE_X107Y56        FDCE (Recov_fdce_C_CLR)     -0.405    13.316    Pong/pong/motion/speed_reg[2]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.803     5.877    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y46        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDCE (Prop_fdce_C_Q)         0.518     6.395 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.305     7.699    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X108Y56        LUT2 (Prop_lut2_I1_O)        0.124     7.823 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.581     8.404    Pong/pong/motion/AR[0]
    SLICE_X107Y56        FDCE                                         f  Pong/pong/motion/speed_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         1.683    13.447    Pong/pong/motion/CLK
    SLICE_X107Y56        FDCE                                         r  Pong/pong/motion/speed_reg[3]/C
                         clock pessimism              0.309    13.756    
                         clock uncertainty           -0.035    13.721    
    SLICE_X107Y56        FDCE (Recov_fdce_C_CLR)     -0.405    13.316    Pong/pong/motion/speed_reg[3]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_l_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.395%)  route 0.274ns (59.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X113Y60        FDCE                                         r  Pong/pong/motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDCE (Prop_fdce_C_Q)         0.141     1.861 f  Pong/pong/motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.158     2.019    Pong/pong/motion/clearflag_left_reg_n_0
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.045     2.064 f  Pong/pong/motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.116     2.181    Pong/pong/motion/tmp_hit_racket_l0
    SLICE_X112Y59        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_l_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.907     2.249    Pong/pong/motion/CLK
    SLICE_X112Y59        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_l_reg[0]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Pong/pong/motion/tmp_hit_racket_l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_l_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.395%)  route 0.274ns (59.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X113Y60        FDCE                                         r  Pong/pong/motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDCE (Prop_fdce_C_Q)         0.141     1.861 f  Pong/pong/motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.158     2.019    Pong/pong/motion/clearflag_left_reg_n_0
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.045     2.064 f  Pong/pong/motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.116     2.181    Pong/pong/motion/tmp_hit_racket_l0
    SLICE_X112Y59        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_l_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.907     2.249    Pong/pong/motion/CLK
    SLICE_X112Y59        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_l_reg[1]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X112Y59        FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Pong/pong/motion/tmp_hit_racket_l_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_wall_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.115%)  route 0.359ns (65.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     1.861 f  Pong/pong/motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.112     1.974    Pong/pong/motion/clearflag_wall_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.045     2.019 f  Pong/pong/motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.247     2.265    Pong/pong/motion/tmp_hit_wall0
    SLICE_X107Y55        FDCE                                         f  Pong/pong/motion/tmp_hit_wall_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X107Y55        FDCE                                         r  Pong/pong/motion/tmp_hit_wall_reg[0]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X107Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    Pong/pong/motion/tmp_hit_wall_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_wall_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.115%)  route 0.359ns (65.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     1.861 f  Pong/pong/motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.112     1.974    Pong/pong/motion/clearflag_wall_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.045     2.019 f  Pong/pong/motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.247     2.265    Pong/pong/motion/tmp_hit_wall0
    SLICE_X107Y55        FDCE                                         f  Pong/pong/motion/tmp_hit_wall_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X107Y55        FDCE                                         r  Pong/pong/motion/tmp_hit_wall_reg[1]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X107Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    Pong/pong/motion/tmp_hit_wall_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_wall_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_wall_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.115%)  route 0.359ns (65.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/clearflag_wall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     1.861 f  Pong/pong/motion/clearflag_wall_reg/Q
                         net (fo=1, routed)           0.112     1.974    Pong/pong/motion/clearflag_wall_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.045     2.019 f  Pong/pong/motion/tmp_hit_wall[2]_i_2/O
                         net (fo=3, routed)           0.247     2.265    Pong/pong/motion/tmp_hit_wall0
    SLICE_X107Y55        FDCE                                         f  Pong/pong/motion/tmp_hit_wall_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X107Y55        FDCE                                         r  Pong/pong/motion/tmp_hit_wall_reg[2]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X107Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    Pong/pong/motion/tmp_hit_wall_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.227ns (41.162%)  route 0.324ns (58.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.128     1.848 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.988    Pong/pong/motion/restart_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.099     2.087 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.185     2.272    Pong/pong/motion/ball_x0
    SLICE_X109Y53        FDPE                                         f  Pong/pong/motion/ball_y_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X109Y53        FDPE                                         r  Pong/pong/motion/ball_y_reg[4]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y53        FDPE (Remov_fdpe_C_PRE)     -0.095     1.642    Pong/pong/motion/ball_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.227ns (40.833%)  route 0.329ns (59.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.128     1.848 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.988    Pong/pong/motion/restart_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.099     2.087 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.190     2.276    Pong/pong/motion/ball_x0
    SLICE_X109Y58        FDPE                                         f  Pong/pong/motion/ball_x_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.904     2.246    Pong/pong/motion/CLK
    SLICE_X109Y58        FDPE                                         r  Pong/pong/motion/ball_x_reg[6]/C
                         clock pessimism             -0.510     1.736    
    SLICE_X109Y58        FDPE (Remov_fdpe_C_PRE)     -0.095     1.641    Pong/pong/motion/ball_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.227ns (36.485%)  route 0.395ns (63.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.128     1.848 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.988    Pong/pong/motion/restart_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.099     2.087 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.256     2.342    Pong/pong/motion/ball_x0
    SLICE_X108Y54        FDPE                                         f  Pong/pong/motion/ball_y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X108Y54        FDPE                                         r  Pong/pong/motion/ball_y_reg[6]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X108Y54        FDPE (Remov_fdpe_C_PRE)     -0.071     1.666    Pong/pong/motion/ball_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.227ns (36.485%)  route 0.395ns (63.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.128     1.848 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.988    Pong/pong/motion/restart_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.099     2.087 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.256     2.342    Pong/pong/motion/ball_x0
    SLICE_X108Y54        FDPE                                         f  Pong/pong/motion/ball_y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X108Y54        FDPE                                         r  Pong/pong/motion/ball_y_reg[7]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X108Y54        FDPE (Remov_fdpe_C_PRE)     -0.071     1.666    Pong/pong/motion/ball_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.227ns (36.485%)  route 0.395ns (63.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.634     1.720    Pong/pong/motion/CLK
    SLICE_X109Y59        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.128     1.848 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.139     1.988    Pong/pong/motion/restart_reg_n_0
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.099     2.087 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.256     2.342    Pong/pong/motion/ball_x0
    SLICE_X109Y54        FDCE                                         f  Pong/pong/motion/ball_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=706, routed)         0.905     2.247    Pong/pong/motion/CLK
    SLICE_X109Y54        FDCE                                         r  Pong/pong/motion/ball_y_reg[3]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X109Y54        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    Pong/pong/motion/ball_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.697    





