

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
e90130ed32b54ef5e43db02ff7fc8a32  /home/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /home/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY
Running md5sum using "md5sum /home/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY > _cuobjdump_complete_output_CxE7do"
Parsing file _cuobjdump_complete_output_CxE7do
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40be60, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "MView" from 0x100 to 0x130 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cnode" from 0x180 to 0x220 (global memory space) 2
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z9normalize6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_2" from 0x28 to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:122) @%p3 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d8 (_1.ptx:129) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_2" from 0x28 to 0x34
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c0 (_1.ptx:185) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z11getNormaleP6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_0" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_1" from 0x3c to 0x48
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_0" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_1" from 0x40 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14rgbaFloatToInt6float4_param_0" from 0x4 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_1" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_2" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_3" from 0x24 to 0x28
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c8 (_1.ptx:471) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x810 (_1.ptx:486) @%p3 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x868 (_1.ptx:505) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d8 (_1.ptx:529) @%p6 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f8 (_1.ptx:536) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x928 (_1.ptx:545) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x948 (_1.ptx:554) @%p8 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x988 (_1.ptx:563) @%p9 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x998 (_1.ptx:567) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9d0 (_1.ptx:581) @%p12 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (_1.ptx:584) selp.u32 %r14, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow20f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow50f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot12" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd18 (_1.ptx:737) @%p10 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_1.ptx:851) @%p12 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xff8 (_1.ptx:866) @%p13 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1050 (_1.ptx:885) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c0 (_1.ptx:909) @%p16 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e0 (_1.ptx:916) @%p17 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1110 (_1.ptx:925) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1160 (_1.ptx:942) @%p21 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11a8 (_1.ptx:957) @%p22 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1200 (_1.ptx:976) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1270 (_1.ptx:1000) @%p25 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1290 (_1.ptx:1007) @%p26 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x12c0 (_1.ptx:1016) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1310 (_1.ptx:1033) @%p30 bra BB12_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1358 (_1.ptx:1048) @%p31 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b0 (_1.ptx:1067) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1420 (_1.ptx:1091) @%p34 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1440 (_1.ptx:1098) @%p35 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1470 (_1.ptx:1107) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1124) @%p39 bra BB12_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1508 (_1.ptx:1139) @%p40 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1560 (_1.ptx:1158) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x15d0 (_1.ptx:1182) @%p43 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1189) @%p44 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1620 (_1.ptx:1198) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1670 (_1.ptx:1214) @%p50 bra BB12_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1678 (_1.ptx:1215) bra.uni BB12_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x17b0 (_1.ptx:1267) @%p51 bra BB12_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1275) bra.uni BB12_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1301) @%p52 bra BB12_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1888 (_1.ptx:1306) bra.uni BB12_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1930 (_1.ptx:1334) @%p53 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1998 (_1.ptx:1355) @%p54 bra BB12_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19e0 (_1.ptx:1370) @%p55 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a38 (_1.ptx:1389) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1aa8 (_1.ptx:1413) @%p58 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1420) @%p59 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1429) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1b18 (_1.ptx:1438) @%p60 bra BB12_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1447) @%p61 bra BB12_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1b68 (_1.ptx:1451) bra.uni BB12_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1465) @%p64 bra BB12_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (_1.ptx:1468) setp.neu.f32 %p65, %f170, 0f00000000;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:1469) @%p65 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1cd0 (_1.ptx:1516) @%p66 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1522) @%p67 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1d00 (_1.ptx:1528) @%p68 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1d10 (_1.ptx:1532) @%p69 bra BB12_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1d20 (_1.ptx:1537) @%p70 bra BB12_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1549) @%p71 bra BB12_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1d68 (_1.ptx:1554) @%p72 bra BB12_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1559) @%p73 bra BB12_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1d98 (_1.ptx:1565) @%p74 bra BB12_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20d8 (_1.ptx:1740) @%p81 bra BB12_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20e0 (_1.ptx:1741) bra.uni BB12_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2120 (_1.ptx:1757) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2138 (_1.ptx:1763) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2170 (_1.ptx:1776) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2190 (_1.ptx:1783) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21a0 (_1.ptx:1788) @%p83 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x21c8 (_1.ptx:1796) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x21d8 (_1.ptx:1800) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21f0 (_1.ptx:1806) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2318 (_1.ptx:1863) @%p87 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2320 (_1.ptx:1865) add.s32 %r94, %r132, -1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2330 (_1.ptx:1868) @%p88 bra BB12_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x23b0 (_1.ptx:1889) @%p89 bra BB12_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_2" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_3" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_1jVk9z"
Running: cat _ptx_1jVk9z | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_J1Hg5L
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_J1Hg5L --output-file  /dev/null 2> _ptx_1jVk9zinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=43, lmem=0, smem=0, cmem=324
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_1jVk9z _ptx2_J1Hg5L _ptx_1jVk9zinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x646800; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x646760; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x646760
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x646760
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x646760
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x646800
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x646800
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x646800
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40be60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (1,2,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
mem_inter_issue_at 272
mem_inter_issue_at 273
mem_inter_issue_at 274
mem_inter_issue_at 275
mem_inter_issue_at 276
mem_inter_issue_at 277
mem_inter_issue_at 278
mem_inter_issue_at 278
mem_inter_issue_at 279
mem_inter_issue_at 279
mem_inter_issue_at 280
mem_inter_issue_at 280
mem_inter_issue_at 281
mem_inter_issue_at 281
mem_inter_issue_at 282
mem_inter_issue_at 282
mem_inter_issue_at 283
mem_inter_issue_at 283
mem_inter_issue_at 284
mem_inter_issue_at 285
mem_inter_issue_at 286
mem_inter_issue_at 287
mem_inter_issue_at 288
mem_inter_issue_at 289
GPGPU-Sim uArch: cycles simulated: 500  inst.: 256 (ipc= 0.5) sim_rate=256 (inst/sec) elapsed = 0:0:00:01 / Sun Apr 26 19:38:29 2020
mem_inter_issue_at 892
mem_inter_issue_at 894
mem_inter_issue_at 895
mem_inter_issue_at 899
mem_inter_issue_at 902
mem_inter_issue_at 902
mem_inter_issue_at 903
mem_inter_issue_at 904
mem_inter_issue_at 905
mem_inter_issue_at 907
mem_inter_issue_at 909
mem_inter_issue_at 910
mem_inter_issue_at 910
mem_inter_issue_at 912
mem_inter_issue_at 914
mem_inter_issue_at 915
mem_inter_issue_at 915
mem_inter_issue_at 917
mem_inter_issue_at 919
mem_inter_issue_at 920
mem_inter_issue_at 920
mem_inter_issue_at 923
mem_inter_issue_at 924
mem_inter_issue_at 925
mem_inter_issue_at 925
mem_inter_issue_at 928
mem_inter_issue_at 929
mem_inter_issue_at 930
mem_inter_issue_at 930
mem_inter_issue_at 933
mem_inter_issue_at 934
mem_inter_issue_at 935
mem_inter_issue_at 935
mem_inter_issue_at 938
mem_inter_issue_at 939
mem_inter_issue_at 940
mem_inter_issue_at 940
mem_inter_issue_at 944
mem_inter_issue_at 945
mem_inter_issue_at 949
mem_inter_issue_at 1239
mem_inter_issue_at 1241
mem_inter_issue_at 1242
mem_inter_issue_at 1243
mem_inter_issue_at 1244
mem_inter_issue_at 1245
mem_inter_issue_at 1246
mem_inter_issue_at 1247
mem_inter_issue_at 1248
mem_inter_issue_at 1249
mem_inter_issue_at 1250
mem_inter_issue_at 1251
mem_inter_issue_at 1251
mem_inter_issue_at 1252
mem_inter_issue_at 1252
mem_inter_issue_at 1253
mem_inter_issue_at 1254
mem_inter_issue_at 1255
mem_inter_issue_at 1257
mem_inter_issue_at 1258
mem_inter_issue_at 1259
mem_inter_issue_at 1260
mem_inter_issue_at 1261
mem_inter_issue_at 1262
mem_inter_issue_at 1280
mem_inter_issue_at 1281
mem_inter_issue_at 1282
mem_inter_issue_at 1283
mem_inter_issue_at 1286
mem_inter_issue_at 1287
mem_inter_issue_at 1288
mem_inter_issue_at 1288
mem_inter_issue_at 1289
mem_inter_issue_at 1289
mem_inter_issue_at 1292
mem_inter_issue_at 1293
mem_inter_issue_at 1297
mem_inter_issue_at 1298
mem_inter_issue_at 1299
mem_inter_issue_at 1300
mem_inter_issue_at 1543
mem_inter_issue_at 1544
mem_inter_issue_at 1545
mem_inter_issue_at 1546
mem_inter_issue_at 1547
mem_inter_issue_at 1548
mem_inter_issue_at 1549
mem_inter_issue_at 1549
mem_inter_issue_at 1550
mem_inter_issue_at 1550
mem_inter_issue_at 1551
mem_inter_issue_at 1551
mem_inter_issue_at 1552
mem_inter_issue_at 1552
mem_inter_issue_at 1553
mem_inter_issue_at 1553
mem_inter_issue_at 1554
mem_inter_issue_at 1554
mem_inter_issue_at 1555
mem_inter_issue_at 1555
mem_inter_issue_at 1556
mem_inter_issue_at 1556
mem_inter_issue_at 1557
mem_inter_issue_at 1557
mem_inter_issue_at 1558
mem_inter_issue_at 1558
mem_inter_issue_at 1559
mem_inter_issue_at 1560
mem_inter_issue_at 1562
mem_inter_issue_at 1563
mem_inter_issue_at 1564
mem_inter_issue_at 1566
mem_inter_issue_at 1596
mem_inter_issue_at 1598
mem_inter_issue_at 1602
mem_inter_issue_at 1603
mem_inter_issue_at 1607
mem_inter_issue_at 1608
mem_inter_issue_at 1611
mem_inter_issue_at 1612
mem_inter_issue_at 2605
mem_inter_issue_at 2606
mem_inter_issue_at 2607
mem_inter_issue_at 2608
mem_inter_issue_at 2608
mem_inter_issue_at 2609
mem_inter_issue_at 2610
mem_inter_issue_at 2610
mem_inter_issue_at 2611
mem_inter_issue_at 2611
mem_inter_issue_at 2612
mem_inter_issue_at 2612
mem_inter_issue_at 2613
mem_inter_issue_at 2613
mem_inter_issue_at 2614
mem_inter_issue_at 2614
mem_inter_issue_at 2615
mem_inter_issue_at 2615
mem_inter_issue_at 2616
mem_inter_issue_at 2616
mem_inter_issue_at 2617
mem_inter_issue_at 2617
mem_inter_issue_at 2618
mem_inter_issue_at 2618
mem_inter_issue_at 2619
mem_inter_issue_at 2619
mem_inter_issue_at 2620
mem_inter_issue_at 2620
mem_inter_issue_at 2621
mem_inter_issue_at 2621
mem_inter_issue_at 2622
mem_inter_issue_at 2622
mem_inter_issue_at 2623
mem_inter_issue_at 2623
mem_inter_issue_at 2624
mem_inter_issue_at 2625
mem_inter_issue_at 2626
mem_inter_issue_at 2627
mem_inter_issue_at 2628
mem_inter_issue_at 2629
mem_inter_issue_at 2874
mem_inter_issue_at 2875
mem_inter_issue_at 2876
mem_inter_issue_at 2877
mem_inter_issue_at 2878
mem_inter_issue_at 2879
mem_inter_issue_at 2880
mem_inter_issue_at 2881
mem_inter_issue_at 2881
mem_inter_issue_at 2882
mem_inter_issue_at 2882
mem_inter_issue_at 2883
mem_inter_issue_at 2883
mem_inter_issue_at 2884
mem_inter_issue_at 2884
mem_inter_issue_at 2885
mem_inter_issue_at 2885
mem_inter_issue_at 2886
mem_inter_issue_at 2886
mem_inter_issue_at 2887
mem_inter_issue_at 2887
mem_inter_issue_at 2888
mem_inter_issue_at 2888
mem_inter_issue_at 2889
mem_inter_issue_at 2889
mem_inter_issue_at 2890
mem_inter_issue_at 2890
mem_inter_issue_at 2891
mem_inter_issue_at 2891
mem_inter_issue_at 2892
mem_inter_issue_at 2892
mem_inter_issue_at 2893
mem_inter_issue_at 2893
mem_inter_issue_at 2894
mem_inter_issue_at 2894
mem_inter_issue_at 2895
mem_inter_issue_at 2895
mem_inter_issue_at 2896
mem_inter_issue_at 2896
mem_inter_issue_at 2897
mem_inter_issue_at 2898
mem_inter_issue_at 2899
mem_inter_issue_at 2899
mem_inter_issue_at 2900
mem_inter_issue_at 2900
mem_inter_issue_at 2902
mem_inter_issue_at 2903
mem_inter_issue_at 2906
GPGPU-Sim PTX: WARNING (_1.ptx:936) ** reading undefined register '%r129' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
mem_inter_issue_at 3662
mem_inter_issue_at 3663
mem_inter_issue_at 3664
mem_inter_issue_at 3665
mem_inter_issue_at 3668
mem_inter_issue_at 3669
mem_inter_issue_at 3670
mem_inter_issue_at 3671
mem_inter_issue_at 4349
mem_inter_issue_at 4350
mem_inter_issue_at 4351
mem_inter_issue_at 4353
mem_inter_issue_at 4357
mem_inter_issue_at 4396
mem_inter_issue_at 4400
mem_inter_issue_at 4409
mem_inter_issue_at 5573
mem_inter_issue_at 5574
mem_inter_issue_at 5575
mem_inter_issue_at 5577
mem_inter_issue_at 5578
mem_inter_issue_at 5579
mem_inter_issue_at 5582
mem_inter_issue_at 5583
mem_inter_issue_at 6839
mem_inter_issue_at 6840
mem_inter_issue_at 6842
mem_inter_issue_at 6843
mem_inter_issue_at 6844
mem_inter_issue_at 6844
mem_inter_issue_at 6845
mem_inter_issue_at 6845
mem_inter_issue_at 6846
mem_inter_issue_at 6846
mem_inter_issue_at 6847
mem_inter_issue_at 6847
mem_inter_issue_at 6848
mem_inter_issue_at 6848
mem_inter_issue_at 6849
mem_inter_issue_at 6850
mem_inter_issue_at 6851
mem_inter_issue_at 6851
mem_inter_issue_at 6852
mem_inter_issue_at 6853
mem_inter_issue_at 6854
mem_inter_issue_at 6854
mem_inter_issue_at 6855
mem_inter_issue_at 6856
mem_inter_issue_at 6857
mem_inter_issue_at 6857
mem_inter_issue_at 6858
mem_inter_issue_at 6860
mem_inter_issue_at 6860
mem_inter_issue_at 6861
mem_inter_issue_at 6862
mem_inter_issue_at 6863
mem_inter_issue_at 6863
mem_inter_issue_at 6865
mem_inter_issue_at 6866
mem_inter_issue_at 6866
mem_inter_issue_at 6868
mem_inter_issue_at 6869
mem_inter_issue_at 6869
mem_inter_issue_at 6871
mem_inter_issue_at 6871
mem_inter_issue_at 6872
mem_inter_issue_at 6872
mem_inter_issue_at 6874
mem_inter_issue_at 6875
mem_inter_issue_at 6875
mem_inter_issue_at 6877
mem_inter_issue_at 6878
mem_inter_issue_at 7406
mem_inter_issue_at 7407
mem_inter_issue_at 7919
mem_inter_issue_at 7923
mem_inter_issue_at 7925
mem_inter_issue_at 7931
mem_inter_issue_at 7958
mem_inter_issue_at 7963
mem_inter_issue_at 8233
mem_inter_issue_at 8234
mem_inter_issue_at 8436
mem_inter_issue_at 8437
mem_inter_issue_at 8438
mem_inter_issue_at 8442
mem_inter_issue_at 8443
mem_inter_issue_at 8443
mem_inter_issue_at 8507
mem_inter_issue_at 8508
mem_inter_issue_at 8509
mem_inter_issue_at 8510
mem_inter_issue_at 8511
mem_inter_issue_at 8511
mem_inter_issue_at 8512
mem_inter_issue_at 8513
mem_inter_issue_at 8513
mem_inter_issue_at 8514
mem_inter_issue_at 8514
mem_inter_issue_at 8515
mem_inter_issue_at 8515
mem_inter_issue_at 8516
mem_inter_issue_at 8517
mem_inter_issue_at 8518
mem_inter_issue_at 8518
mem_inter_issue_at 8519
mem_inter_issue_at 8771
mem_inter_issue_at 8772
mem_inter_issue_at 8773
mem_inter_issue_at 8774
mem_inter_issue_at 8777
mem_inter_issue_at 8778
mem_inter_issue_at 9827
mem_inter_issue_at 9828
mem_inter_issue_at 9829
mem_inter_issue_at 9830
mem_inter_issue_at 9831
mem_inter_issue_at 9831
mem_inter_issue_at 9832
mem_inter_issue_at 9832
mem_inter_issue_at 9833
mem_inter_issue_at 9833
mem_inter_issue_at 9834
mem_inter_issue_at 9834
mem_inter_issue_at 9835
mem_inter_issue_at 9835
mem_inter_issue_at 9836
mem_inter_issue_at 9836
mem_inter_issue_at 9837
mem_inter_issue_at 9838
mem_inter_issue_at 9838
mem_inter_issue_at 9839
mem_inter_issue_at 9839
mem_inter_issue_at 9840
mem_inter_issue_at 9841
mem_inter_issue_at 9842
mem_inter_issue_at 10311
mem_inter_issue_at 10313
mem_inter_issue_at 10313
mem_inter_issue_at 10314
mem_inter_issue_at 10315
mem_inter_issue_at 10315
mem_inter_issue_at 10316
mem_inter_issue_at 10316
mem_inter_issue_at 10317
mem_inter_issue_at 10317
mem_inter_issue_at 10318
mem_inter_issue_at 10318
mem_inter_issue_at 10320
mem_inter_issue_at 10320
mem_inter_issue_at 10321
mem_inter_issue_at 10321
mem_inter_issue_at 10418
mem_inter_issue_at 10420
mem_inter_issue_at 10422
mem_inter_issue_at 10423
mem_inter_issue_at 10426
mem_inter_issue_at 10428
mem_inter_issue_at 10431
mem_inter_issue_at 10432
mem_inter_issue_at 10542
mem_inter_issue_at 10542
mem_inter_issue_at 10543
mem_inter_issue_at 10543
mem_inter_issue_at 10544
mem_inter_issue_at 10545
mem_inter_issue_at 10545
mem_inter_issue_at 10546
mem_inter_issue_at 10546
mem_inter_issue_at 10547
mem_inter_issue_at 10550
mem_inter_issue_at 10551
mem_inter_issue_at 10644
mem_inter_issue_at 10645
mem_inter_issue_at 10647
mem_inter_issue_at 10648
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(4,4,0)
mem_inter_issue_at 10749
mem_inter_issue_at 10751
mem_inter_issue_at 10753
mem_inter_issue_at 10754
mem_inter_issue_at 10759
mem_inter_issue_at 10760
mem_inter_issue_at 10762
mem_inter_issue_at 10763
mem_inter_issue_at 11107
mem_inter_issue_at 11109
mem_inter_issue_at 11117
mem_inter_issue_at 11119
mem_inter_issue_at 11122
mem_inter_issue_at 11157
mem_inter_issue_at 11265
mem_inter_issue_at 11267
mem_inter_issue_at 11271
mem_inter_issue_at 11273
mem_inter_issue_at 11275
mem_inter_issue_at 11277
mem_inter_issue_at 11285
mem_inter_issue_at 11287
mem_inter_issue_at 11290
mem_inter_issue_at 11292
mem_inter_issue_at 11316
mem_inter_issue_at 11318
mem_inter_issue_at 11560
mem_inter_issue_at 11561
mem_inter_issue_at 11566
mem_inter_issue_at 11567
mem_inter_issue_at 11572
mem_inter_issue_at 11573
mem_inter_issue_at 11575
mem_inter_issue_at 11576
mem_inter_issue_at 11586
mem_inter_issue_at 11587
mem_inter_issue_at 11593
mem_inter_issue_at 11594
mem_inter_issue_at 11855
mem_inter_issue_at 11861
mem_inter_issue_at 11868
mem_inter_issue_at 11875
mem_inter_issue_at 11882
mem_inter_issue_at 11889
mem_inter_issue_at 12134
mem_inter_issue_at 12135
mem_inter_issue_at 12140
mem_inter_issue_at 12141
mem_inter_issue_at 12142
mem_inter_issue_at 12143
mem_inter_issue_at 12411
mem_inter_issue_at 12414
mem_inter_issue_at 12416
mem_inter_issue_at 12420
mem_inter_issue_at 12427
mem_inter_issue_at 12433
mem_inter_issue_at 15992
mem_inter_issue_at 15994
mem_inter_issue_at 15998
mem_inter_issue_at 16000
mem_inter_issue_at 16001
mem_inter_issue_at 16002
mem_inter_issue_at 16003
mem_inter_issue_at 16004
mem_inter_issue_at 16007
mem_inter_issue_at 16009
mem_inter_issue_at 16010
mem_inter_issue_at 16011
mem_inter_issue_at 16012
mem_inter_issue_at 16013
mem_inter_issue_at 16016
mem_inter_issue_at 16018
mem_inter_issue_at 16020
mem_inter_issue_at 16022
mem_inter_issue_at 16568
mem_inter_issue_at 16569
mem_inter_issue_at 16575
mem_inter_issue_at 16576
mem_inter_issue_at 16577
mem_inter_issue_at 16578
mem_inter_issue_at 17070
mem_inter_issue_at 17071
mem_inter_issue_at 17084
mem_inter_issue_at 17085
mem_inter_issue_at 17086
mem_inter_issue_at 17087
mem_inter_issue_at 17511
mem_inter_issue_at 17522
mem_inter_issue_at 17540
mem_inter_issue_at 17542
mem_inter_issue_at 17569
mem_inter_issue_at 17573
mem_inter_issue_at 18226
mem_inter_issue_at 18228
mem_inter_issue_at 18230
mem_inter_issue_at 18231
mem_inter_issue_at 18263
mem_inter_issue_at 18265
mem_inter_issue_at 19022
mem_inter_issue_at 19023
mem_inter_issue_at 19024
mem_inter_issue_at 19025
mem_inter_issue_at 19026
mem_inter_issue_at 19027
mem_inter_issue_at 19028
mem_inter_issue_at 19030
mem_inter_issue_at 19032
mem_inter_issue_at 19033
mem_inter_issue_at 19036
mem_inter_issue_at 19039
mem_inter_issue_at 19042
mem_inter_issue_at 19044
mem_inter_issue_at 19045
mem_inter_issue_at 19047
mem_inter_issue_at 19048
mem_inter_issue_at 19049
mem_inter_issue_at 19050
mem_inter_issue_at 19050
mem_inter_issue_at 19051
mem_inter_issue_at 19051
mem_inter_issue_at 19052
mem_inter_issue_at 19053
mem_inter_issue_at 19053
mem_inter_issue_at 19054
mem_inter_issue_at 19054
mem_inter_issue_at 19055
mem_inter_issue_at 19056
mem_inter_issue_at 19056
mem_inter_issue_at 19057
mem_inter_issue_at 19059
mem_inter_issue_at 19060
mem_inter_issue_at 19078
mem_inter_issue_at 19294
mem_inter_issue_at 19300
mem_inter_issue_at 19318
mem_inter_issue_at 19324
mem_inter_issue_at 19333
mem_inter_issue_at 19357
mem_inter_issue_at 19498
mem_inter_issue_at 19520
mem_inter_issue_at 20017
mem_inter_issue_at 20018
mem_inter_issue_at 20019
mem_inter_issue_at 20089
mem_inter_issue_at 20090
mem_inter_issue_at 20091
mem_inter_issue_at 20092
mem_inter_issue_at 20093
mem_inter_issue_at 20094
mem_inter_issue_at 20095
mem_inter_issue_at 20096
mem_inter_issue_at 20097
mem_inter_issue_at 20102
mem_inter_issue_at 20171
mem_inter_issue_at 20173
mem_inter_issue_at 20174
mem_inter_issue_at 20238
mem_inter_issue_at 20239
mem_inter_issue_at 20240
mem_inter_issue_at 20319
mem_inter_issue_at 20925
mem_inter_issue_at 20926
mem_inter_issue_at 20927
mem_inter_issue_at 20928
mem_inter_issue_at 20929
mem_inter_issue_at 20930
mem_inter_issue_at 20931
mem_inter_issue_at 20932
mem_inter_issue_at 20933
mem_inter_issue_at 20934
mem_inter_issue_at 20935
mem_inter_issue_at 20936
mem_inter_issue_at 21000
mem_inter_issue_at 21001
mem_inter_issue_at 21003
mem_inter_issue_at 21004
mem_inter_issue_at 21260
mem_inter_issue_at 21262
mem_inter_issue_at 21264
mem_inter_issue_at 21266
mem_inter_issue_at 21284
mem_inter_issue_at 21286
mem_inter_issue_at 21288
mem_inter_issue_at 21289
mem_inter_issue_at 21290
mem_inter_issue_at 21291
mem_inter_issue_at 21292
mem_inter_issue_at 21293
mem_inter_issue_at 21360
mem_inter_issue_at 21361
mem_inter_issue_at 21363
mem_inter_issue_at 21364
mem_inter_issue_at 21516
mem_inter_issue_at 21517
mem_inter_issue_at 21519
mem_inter_issue_at 21520
mem_inter_issue_at 21584
mem_inter_issue_at 21585
mem_inter_issue_at 21587
mem_inter_issue_at 21588
mem_inter_issue_at 21612
mem_inter_issue_at 21613
mem_inter_issue_at 21615
mem_inter_issue_at 21616
mem_inter_issue_at 21969
mem_inter_issue_at 21971
mem_inter_issue_at 22031
mem_inter_issue_at 22131
mem_inter_issue_at 22133
mem_inter_issue_at 22142
mem_inter_issue_at 22144
mem_inter_issue_at 22189
mem_inter_issue_at 22191
mem_inter_issue_at 22292
mem_inter_issue_at 22426
mem_inter_issue_at 22427
mem_inter_issue_at 22438
mem_inter_issue_at 22439
mem_inter_issue_at 22484
mem_inter_issue_at 22485
mem_inter_issue_at 22705
mem_inter_issue_at 22715
mem_inter_issue_at 22779
mem_inter_issue_at 22792
mem_inter_issue_at 22850
mem_inter_issue_at 22851
mem_inter_issue_at 22924
mem_inter_issue_at 23135
mem_inter_issue_at 23141
mem_inter_issue_at 23209
mem_inter_issue_at 23244
mem_inter_issue_at 23986
mem_inter_issue_at 24744
mem_inter_issue_at 24745
mem_inter_issue_at 24747
mem_inter_issue_at 24748
mem_inter_issue_at 24750
mem_inter_issue_at 24751
mem_inter_issue_at 24753
mem_inter_issue_at 24754
mem_inter_issue_at 25507
mem_inter_issue_at 25509
mem_inter_issue_at 25516
mem_inter_issue_at 25518
mem_inter_issue_at 25525
mem_inter_issue_at 25527
mem_inter_issue_at 25572
mem_inter_issue_at 25581
mem_inter_issue_at 25590
mem_inter_issue_at 25725
mem_inter_issue_at 25796
mem_inter_issue_at 25798
mem_inter_issue_at 25799
mem_inter_issue_at 25945
mem_inter_issue_at 26101
mem_inter_issue_at 26102
mem_inter_issue_at 26303
mem_inter_issue_at 26601
mem_inter_issue_at 26602
mem_inter_issue_at 26627
mem_inter_issue_at 26628
mem_inter_issue_at 26630
mem_inter_issue_at 26631
mem_inter_issue_at 26803
mem_inter_issue_at 26989
mem_inter_issue_at 26990
mem_inter_issue_at 26992
mem_inter_issue_at 26993
mem_inter_issue_at 27039
mem_inter_issue_at 27102
mem_inter_issue_at 27254
mem_inter_issue_at 27313
mem_inter_issue_at 27314
mem_inter_issue_at 27316
mem_inter_issue_at 27317
mem_inter_issue_at 27774
mem_inter_issue_at 27776
mem_inter_issue_at 27867
mem_inter_issue_at 27993
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 173554 (ipc= 6.2) sim_rate=86777 (inst/sec) elapsed = 0:0:00:02 / Sun Apr 26 19:38:31 2020
mem_inter_issue_at 28028
mem_inter_issue_at 28030
mem_inter_issue_at 28306
mem_inter_issue_at 28307
mem_inter_issue_at 28583
mem_inter_issue_at 28592
mem_inter_issue_at 28602
mem_inter_issue_at 28609
mem_inter_issue_at 28610
mem_inter_issue_at 28612
mem_inter_issue_at 28613
mem_inter_issue_at 28615
mem_inter_issue_at 28616
mem_inter_issue_at 28619
mem_inter_issue_at 28622
mem_inter_issue_at 28635
mem_inter_issue_at 28636
mem_inter_issue_at 28638
mem_inter_issue_at 28639
mem_inter_issue_at 28641
mem_inter_issue_at 28642
mem_inter_issue_at 28644
mem_inter_issue_at 28645
mem_inter_issue_at 28728
mem_inter_issue_at 28764
mem_inter_issue_at 28778
mem_inter_issue_at 29004
mem_inter_issue_at 29018
mem_inter_issue_at 29024
mem_inter_issue_at 29057
mem_inter_issue_at 29221
mem_inter_issue_at 29613
mem_inter_issue_at 29682
mem_inter_issue_at 29684
mem_inter_issue_at 29685
mem_inter_issue_at 29790
mem_inter_issue_at 29830
mem_inter_issue_at 29859
mem_inter_issue_at 29861
mem_inter_issue_at 29862
mem_inter_issue_at 30007
mem_inter_issue_at 30511
mem_inter_issue_at 30512
mem_inter_issue_at 30514
mem_inter_issue_at 30515
mem_inter_issue_at 30689
mem_inter_issue_at 30690
mem_inter_issue_at 30692
mem_inter_issue_at 30693
mem_inter_issue_at 30871
mem_inter_issue_at 30872
mem_inter_issue_at 30874
mem_inter_issue_at 30875
mem_inter_issue_at 31050
mem_inter_issue_at 31051
mem_inter_issue_at 31053
mem_inter_issue_at 31054
mem_inter_issue_at 31090
mem_inter_issue_at 31091
mem_inter_issue_at 31093
mem_inter_issue_at 31094
mem_inter_issue_at 31368
mem_inter_issue_at 31377
mem_inter_issue_at 31378
mem_inter_issue_at 31379
mem_inter_issue_at 31380
mem_inter_issue_at 31381
mem_inter_issue_at 31388
mem_inter_issue_at 31537
mem_inter_issue_at 31695
mem_inter_issue_at 31697
mem_inter_issue_at 31824
mem_inter_issue_at 31946
mem_inter_issue_at 31974
mem_inter_issue_at 31975
mem_inter_issue_at 31982
mem_inter_issue_at 31984
mem_inter_issue_at 32253
mem_inter_issue_at 32261
mem_inter_issue_at 32262
mem_inter_issue_at 32398
mem_inter_issue_at 32446
mem_inter_issue_at 32540
mem_inter_issue_at 32675
mem_inter_issue_at 32685
mem_inter_issue_at 32897
mem_inter_issue_at 32962
mem_inter_issue_at 33635
mem_inter_issue_at 34627
mem_inter_issue_at 34637
mem_inter_issue_at 34954
mem_inter_issue_at 34991
mem_inter_issue_at 35001
mem_inter_issue_at 35018
mem_inter_issue_at 35032
mem_inter_issue_at 35037
mem_inter_issue_at 35046
mem_inter_issue_at 35055
mem_inter_issue_at 35271
mem_inter_issue_at 35277
mem_inter_issue_at 35310
mem_inter_issue_at 35325
mem_inter_issue_at 35334
mem_inter_issue_at 35343
mem_inter_issue_at 35473
mem_inter_issue_at 35633
mem_inter_issue_at 35768
mem_inter_issue_at 36133
mem_inter_issue_at 36268
mem_inter_issue_at 36584
mem_inter_issue_at 36719
mem_inter_issue_at 37322
mem_inter_issue_at 37457
mem_inter_issue_at 37986
mem_inter_issue_at 37996
mem_inter_issue_at 38013
mem_inter_issue_at 38014
mem_inter_issue_at 38016
mem_inter_issue_at 38017
mem_inter_issue_at 38019
mem_inter_issue_at 38020
mem_inter_issue_at 38022
mem_inter_issue_at 38023
mem_inter_issue_at 38157
mem_inter_issue_at 38194
mem_inter_issue_at 38204
mem_inter_issue_at 38221
mem_inter_issue_at 38235
mem_inter_issue_at 38474
mem_inter_issue_at 38480
mem_inter_issue_at 38513
mem_inter_issue_at 38676
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38824,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
mem_inter_issue_at 39065
mem_inter_issue_at 39134
mem_inter_issue_at 39136
mem_inter_issue_at 39137
mem_inter_issue_at 39282
mem_inter_issue_at 39963
mem_inter_issue_at 39964
mem_inter_issue_at 39966
mem_inter_issue_at 39967
mem_inter_issue_at 40323
mem_inter_issue_at 40324
mem_inter_issue_at 40326
mem_inter_issue_at 40327
mem_inter_issue_at 40649
mem_inter_issue_at 40650
mem_inter_issue_at 40652
mem_inter_issue_at 40653
mem_inter_issue_at 41097
mem_inter_issue_at 41255
mem_inter_issue_at 41257
mem_inter_issue_at 41550
mem_inter_issue_at 41551
mem_inter_issue_at 41825
mem_inter_issue_at 41970
mem_inter_issue_at 42247
mem_inter_issue_at 44610
mem_inter_issue_at 44619
mem_inter_issue_at 44628
mem_inter_issue_at 45341
mem_inter_issue_at 45841
mem_inter_issue_at 46292
mem_inter_issue_at 47030
mem_inter_issue_at 47672
mem_inter_issue_at 47673
mem_inter_issue_at 47675
mem_inter_issue_at 47676
mem_inter_issue_at 47678
mem_inter_issue_at 47679
mem_inter_issue_at 47681
mem_inter_issue_at 47682
mem_inter_issue_at 48650
mem_inter_issue_at 48719
mem_inter_issue_at 48721
mem_inter_issue_at 48722
mem_inter_issue_at 48867
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 187513 (ipc= 3.8) sim_rate=62504 (inst/sec) elapsed = 0:0:00:03 / Sun Apr 26 19:38:32 2020
mem_inter_issue_at 49548
mem_inter_issue_at 49549
mem_inter_issue_at 49551
mem_inter_issue_at 49552
mem_inter_issue_at 49877
mem_inter_issue_at 49878
mem_inter_issue_at 49880
mem_inter_issue_at 49881
mem_inter_issue_at 50101
mem_inter_issue_at 50102
mem_inter_issue_at 50104
mem_inter_issue_at 50105
mem_inter_issue_at 50517
mem_inter_issue_at 50675
mem_inter_issue_at 50677
mem_inter_issue_at 50950
mem_inter_issue_at 50951
mem_inter_issue_at 51225
mem_inter_issue_at 51370
mem_inter_issue_at 51647
mem_inter_issue_at 54009
mem_inter_issue_at 54018
mem_inter_issue_at 54027
mem_inter_issue_at 54647
mem_inter_issue_at 54657
mem_inter_issue_at 54821
mem_inter_issue_at 54858
mem_inter_issue_at 54868
mem_inter_issue_at 54889
mem_inter_issue_at 54926
mem_inter_issue_at 54936
mem_inter_issue_at 54954
mem_inter_issue_at 54991
mem_inter_issue_at 55001
mem_inter_issue_at 55018
mem_inter_issue_at 55032
mem_inter_issue_at 55271
mem_inter_issue_at 55277
mem_inter_issue_at 55310
mem_inter_issue_at 55473
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55621,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 1.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 55622
gpu_sim_insn = 189610
gpu_ipc =       3.4089
gpu_tot_sim_cycle = 55622
gpu_tot_sim_insn = 189610
gpu_tot_ipc =       3.4089
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=63203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6667
	L1I_total_cache_misses = 708
	L1I_total_cache_miss_rate = 0.1062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 120
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 80, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[2]: Access = 93, Miss = 50, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 289
	L1D_total_cache_misses = 130
	L1D_total_cache_miss_rate = 0.4498
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 29
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 706
	L1C_total_cache_misses = 110
	L1C_total_cache_miss_rate = 0.1558
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 503
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 37
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 59
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 596
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 110
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 114
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5959
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 708
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 120
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 340384
gpgpu_n_tot_w_icount = 10637
gpgpu_n_stall_shd_mem = 623
gpgpu_n_mem_read_local = 59
gpgpu_n_mem_write_local = 55
gpgpu_n_mem_read_global = 8
gpgpu_n_mem_write_global = 16
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 1486
gpgpu_n_store_insn = 3597
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 8621
gpgpu_n_param_mem_insn = 5247
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 573
gpgpu_stall_shd_mem[c_mem][bk_conf] = 573
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 50
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:796	W0_Idle:141039	W0_Scoreboard:36448	W1:314	W2:1659	W3:56	W4:268	W5:503	W6:1155	W7:233	W8:53	W9:214	W10:2	W11:11	W12:237	W13:6	W14:11	W15:332	W16:212	W17:1	W18:1	W19:188	W20:20	W21:2	W22:4	W23:39	W24:21	W25:0	W26:52	W27:220	W28:7	W29:118	W30:310	W31:40	W32:4348
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2176 {136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 3184 {8:398,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 472 {8:59,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 7288 {72:3,136:52,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1088 {136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128 {8:16,}
traffic_breakdown_memtocore[INST_ACC_R] = 54128 {136:398,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 8024 {136:59,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 440 {8:55,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 375 
averagemflatency = 239 
max_icnt2mem_latency = 70 
max_icnt2sh_latency = 55621 
mrq_lat_table:109 	7 	4 	26 	28 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	493 	23 	19 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	70 	7 	0 	0 	0 	0 	0 	48 	0 	0 	8 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         4         0         0         0         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       287      3906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6863      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5998      7490      1181     23087      1193     40007         0         0         0         0         0         0         0         0         0         0 
dram[3]:      9293      6765      1149     23088      1175      1481         0         0         0         0         0         0         0         0         0         0 
dram[4]:     10635      6513      1191     23160      1209      1497         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2447      7071      1172         0      1197      1491         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.200000  2.250000 10.000000  5.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000  2.000000  8.000000  1.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.800000  2.250000  9.000000  3.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.500000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 189/52 = 3.634615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         9         6         5         4         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         4         1         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         9         5         3         2         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         4         0         2         2         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 42/10 = 4.20
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         4         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         0         4         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         0         4         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         4         0         2         2         0         0         0         0         0         0         0         0         0         0 
total reads: 48
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         78         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        263         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        234       150       270       260       236       270    none      none      none      none      none      none      none      none      none      none  
dram[3]:        189       168       154       273       156       275    none      none      none      none      none      none      none      none      none      none  
dram[4]:        207       150       205       262       158       277    none      none      none      none      none      none      none      none      none      none  
dram[5]:        131         0       156    none         152       277    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        276         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        344       277       375       268       332       278         0         0         0         0         0         0         0         0         0         0
dram[3]:        317       279       335       273       328       271         0         0         0         0         0         0         0         0         0         0
dram[4]:        339       277       363       268       320       277         0         0         0         0         0         0         0         0         0         0
dram[5]:        320         0       352         0       309       275         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73420 n_nop=73392 n_act=4 n_pre=2 n_req=11 n_rd=22 n_write=0 bw_util=0.0005993
n_activity=289 dram_eff=0.1522
bk0: 14a 73332i bk1: 8a 73390i bk2: 0a 73420i bk3: 0a 73420i bk4: 0a 73420i bk5: 0a 73420i bk6: 0a 73420i bk7: 0a 73420i bk8: 0a 73420i bk9: 0a 73420i bk10: 0a 73420i bk11: 0a 73420i bk12: 0a 73420i bk13: 0a 73420i bk14: 0a 73420i bk15: 0a 73420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73420 n_nop=73394 n_act=4 n_pre=2 n_req=10 n_rd=20 n_write=0 bw_util=0.0005448
n_activity=264 dram_eff=0.1515
bk0: 12a 73335i bk1: 8a 73390i bk2: 0a 73417i bk3: 0a 73419i bk4: 0a 73420i bk5: 0a 73420i bk6: 0a 73420i bk7: 0a 73420i bk8: 0a 73420i bk9: 0a 73420i bk10: 0a 73420i bk11: 0a 73420i bk12: 0a 73420i bk13: 0a 73420i bk14: 0a 73421i bk15: 0a 73422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.36203e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73420 n_nop=73290 n_act=14 n_pre=8 n_req=54 n_rd=84 n_write=24 bw_util=0.002942
n_activity=1041 dram_eff=0.2075
bk0: 24a 73125i bk1: 18a 73293i bk2: 12a 73230i bk3: 10a 73384i bk4: 8a 73315i bk5: 12a 73324i bk6: 0a 73417i bk7: 0a 73417i bk8: 0a 73418i bk9: 0a 73419i bk10: 0a 73420i bk11: 0a 73421i bk12: 0a 73421i bk13: 0a 73421i bk14: 0a 73423i bk15: 0a 73425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00991555
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73420 n_nop=73324 n_act=11 n_pre=5 n_req=40 n_rd=56 n_write=24 bw_util=0.002179
n_activity=716 dram_eff=0.2235
bk0: 22a 73219i bk1: 16a 73300i bk2: 8a 73243i bk3: 2a 73402i bk4: 4a 73301i bk5: 4a 73363i bk6: 0a 73417i bk7: 0a 73418i bk8: 0a 73419i bk9: 0a 73420i bk10: 0a 73421i bk11: 0a 73421i bk12: 0a 73421i bk13: 0a 73421i bk14: 0a 73423i bk15: 0a 73424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00523018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73420 n_nop=73314 n_act=13 n_pre=7 n_req=43 n_rd=62 n_write=24 bw_util=0.002343
n_activity=827 dram_eff=0.208
bk0: 20a 73144i bk1: 18a 73292i bk2: 10a 73241i bk3: 6a 73392i bk4: 4a 73310i bk5: 4a 73362i bk6: 0a 73418i bk7: 0a 73418i bk8: 0a 73419i bk9: 0a 73420i bk10: 0a 73421i bk11: 0a 73421i bk12: 0a 73421i bk13: 0a 73421i bk14: 0a 73423i bk15: 0a 73425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00730046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73420 n_nop=73351 n_act=6 n_pre=1 n_req=31 n_rd=38 n_write=24 bw_util=0.001689
n_activity=440 dram_eff=0.2818
bk0: 14a 73221i bk1: 8a 73392i bk2: 8a 73250i bk3: 0a 73420i bk4: 4a 73338i bk5: 4a 73364i bk6: 0a 73417i bk7: 0a 73417i bk8: 0a 73419i bk9: 0a 73419i bk10: 0a 73420i bk11: 0a 73421i bk12: 0a 73421i bk13: 0a 73421i bk14: 0a 73421i bk15: 0a 73421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00636066

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38, Miss = 7, Miss_rate = 0.184, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 6, Miss_rate = 0.214, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 57, Miss = 22, Miss_rate = 0.386, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 20, Miss_rate = 0.333, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 50, Miss = 17, Miss_rate = 0.340, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 17, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 6, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 546
L2_total_cache_misses = 141
L2_total_cache_miss_rate = 0.2582
L2_total_cache_pending_hits = 48
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 42
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 309
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 47
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2426
icnt_total_pkts_simt_to_mem=824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.68773
	minimum = 6
	maximum = 20
Network latency average = 8.28846
	minimum = 6
	maximum = 19
Slowest packet = 3
Flit latency average = 6.46308
	minimum = 6
	maximum = 15
Slowest flit = 953
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00072713
	minimum = 0 (at node 0)
	maximum = 0.00622056 (at node 1)
Accepted packet rate average = 0.00072713
	minimum = 0 (at node 0)
	maximum = 0.00622056 (at node 1)
Injected flit rate average = 0.00216408
	minimum = 0 (at node 0)
	maximum = 0.00895329 (at node 1)
Accepted flit rate average= 0.00216408
	minimum = 0 (at node 0)
	maximum = 0.0281184 (at node 1)
Injected packet length average = 2.97619
Accepted packet length average = 2.97619
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.68773 (1 samples)
	minimum = 6 (1 samples)
	maximum = 20 (1 samples)
Network latency average = 8.28846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 6.46308 (1 samples)
	minimum = 6 (1 samples)
	maximum = 15 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00072713 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00622056 (1 samples)
Accepted packet rate average = 0.00072713 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00622056 (1 samples)
Injected flit rate average = 0.00216408 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00895329 (1 samples)
Accepted flit rate average = 0.00216408 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0281184 (1 samples)
Injected packet size average = 2.97619 (1 samples)
Accepted packet size average = 2.97619 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 63203 (inst/sec)
gpgpu_simulation_rate = 18540 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=6d03731c32
Kernel Time: 2974.122070 
