Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Feb  5 17:44:31 2024
| Host             : AcerAspireEgo running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.287        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.193        |
| Device Static (W)        | 0.094        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        3 |       --- |             --- |
| Slice Logic    |     0.058 |    19969 |       --- |             --- |
|   LUT as Logic |     0.056 |    11657 |     17600 |           66.23 |
|   CARRY4       |     0.002 |     1944 |      4400 |           44.18 |
|   BUFG         |    <0.001 |       11 |        32 |           34.38 |
|   Register     |    <0.001 |     3600 |     35200 |           10.23 |
|   Others       |     0.000 |      302 |       --- |             --- |
| Signals        |     0.092 |    20090 |       --- |             --- |
| DSPs           |     0.030 |       54 |        80 |           67.50 |
| I/O            |     0.012 |       77 |       100 |           77.00 |
| Static Power   |     0.094 |          |           |                 |
| Total          |     0.287 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.185 |       0.181 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.007 |       0.001 |      0.006 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.007 |       0.006 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk_i | clk_i  |            16.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| top                                                       |     0.193 |
|   first_section                                           |     0.029 |
|     mac_instances[0].generation1                          |     0.004 |
|     mac_instances[1].generation1                          |     0.003 |
|     mac_instances[2].generation1                          |     0.003 |
|     main_voter                                            |     0.004 |
|     redundancy_voters_generation_originals[0].generation2 |     0.002 |
|     redundancy_voters_generation_originals[1].generation2 |     0.002 |
|     redundancy_voters_generation_originals[2].generation2 |     0.002 |
|     redundancy_voters_generation_spares[0].generation3    |     0.002 |
|     redundancy_voters_generation_spares[1].generation3    |     0.002 |
|     swtich_logic                                          |     0.003 |
|   redundancy_generation[1].fir_creation                   |     0.030 |
|     mac_instances[0].generation1                          |     0.004 |
|     mac_instances[1].generation1                          |     0.004 |
|     mac_instances[2].generation1                          |     0.003 |
|     main_voter                                            |     0.004 |
|     redundancy_voters_generation_originals[0].generation2 |     0.002 |
|     redundancy_voters_generation_originals[1].generation2 |     0.002 |
|     redundancy_voters_generation_originals[2].generation2 |     0.002 |
|     redundancy_voters_generation_spares[0].generation3    |     0.002 |
|     redundancy_voters_generation_spares[1].generation3    |     0.003 |
|     swtich_logic                                          |     0.003 |
|   redundancy_generation[2].fir_creation                   |     0.031 |
|     mac_instances[0].generation1                          |     0.003 |
|     mac_instances[1].generation1                          |     0.004 |
|     mac_instances[2].generation1                          |     0.004 |
|     main_voter                                            |     0.004 |
|     redundancy_voters_generation_originals[0].generation2 |     0.002 |
|     redundancy_voters_generation_originals[1].generation2 |     0.002 |
|     redundancy_voters_generation_originals[2].generation2 |     0.002 |
|     redundancy_voters_generation_spares[0].generation3    |     0.003 |
|     redundancy_voters_generation_spares[1].generation3    |     0.002 |
|     swtich_logic                                          |     0.003 |
|   redundancy_generation[3].fir_creation                   |     0.030 |
|     mac_instances[0].generation1                          |     0.004 |
|     mac_instances[1].generation1                          |     0.004 |
|     mac_instances[2].generation1                          |     0.004 |
|     main_voter                                            |     0.004 |
|     redundancy_voters_generation_originals[0].generation2 |     0.002 |
|     redundancy_voters_generation_originals[1].generation2 |     0.002 |
|     redundancy_voters_generation_originals[2].generation2 |     0.002 |
|     redundancy_voters_generation_spares[0].generation3    |     0.002 |
|     redundancy_voters_generation_spares[1].generation3    |     0.003 |
|     swtich_logic                                          |     0.003 |
|   redundancy_generation[4].fir_creation                   |     0.030 |
|     mac_instances[0].generation1                          |     0.004 |
|     mac_instances[1].generation1                          |     0.004 |
|     mac_instances[2].generation1                          |     0.004 |
|     main_voter                                            |     0.004 |
|     redundancy_voters_generation_originals[0].generation2 |     0.002 |
|     redundancy_voters_generation_originals[1].generation2 |     0.002 |
|     redundancy_voters_generation_originals[2].generation2 |     0.002 |
|     redundancy_voters_generation_spares[0].generation3    |     0.003 |
|     redundancy_voters_generation_spares[1].generation3    |     0.002 |
|     swtich_logic                                          |     0.003 |
|   redundancy_generation[5].fir_creation                   |     0.028 |
|     mac_instances[0].generation1                          |     0.003 |
|     mac_instances[1].generation1                          |     0.004 |
|     mac_instances[2].generation1                          |     0.004 |
|     main_voter                                            |     0.003 |
|     redundancy_voters_generation_originals[0].generation2 |     0.002 |
|     redundancy_voters_generation_originals[1].generation2 |     0.002 |
|     redundancy_voters_generation_originals[2].generation2 |     0.002 |
|     redundancy_voters_generation_spares[0].generation3    |     0.002 |
|     redundancy_voters_generation_spares[1].generation3    |     0.002 |
|     swtich_logic                                          |     0.003 |
+-----------------------------------------------------------+-----------+


