$version Generated by VerilatedVcd $end
$date Tue Mar 29 14:42:28 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ( clock $end
  $var wire  1 ) reset $end
  $scope module VecLiteralSpec_Anon $end
   $var wire  1 ( clock $end
   $var wire  3 & counter [2:0] $end
   $var wire  1 ( m_clock $end
   $var wire  8 # m_in_1 [7:0] $end
   $var wire  8 # m_in_2 [7:0] $end
   $var wire  8 $ m_out_1 [7:0] $end
   $var wire  8 % m_out_2 [7:0] $end
   $var wire  1 * m_reset $end
   $var wire  1 ) reset $end
   $var wire  1 ' wrap_wrap $end
   $scope module m $end
    $var wire  1 ( clock $end
    $var wire  8 # in_1 [7:0] $end
    $var wire  8 # in_2 [7:0] $end
    $var wire  8 $ out_1 [7:0] $end
    $var wire  8 % out_2 [7:0] $end
    $var wire  1 * reset $end
    $var wire  8 $ y_1 [7:0] $end
    $var wire  8 % y_2 [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11111111 #
b00000000 $
b00000000 %
b000 &
0'
0(
1)
1*
#1
b11111111 $
b11101111 %
1(
#2
#3
#4
#5
#6
0(
#7
#8
#9
#10
0)
0*
#11
b11111111 %
b001 &
1(
#12
#13
#14
#15
#16
0(
#17
#18
#19
#20
#21
b00000000 #
b010 &
1(
#22
#23
#24
#25
#26
0(
#27
#28
#29
#30
#31
b011 &
1(
1*
#32
#33
#34
#35
#36
0(
#37
#38
#39
#40
#41
b11101111 %
b100 &
1(
0*
#42
#43
#44
#45
#46
0(
#47
#48
#49
#50
#51
b101 &
1(
#52
#53
#54
#55
#56
0(
#57
#58
#59
#60
#61
b110 &
1(
#62
#63
#64
#65
#66
0(
#67
#68
#69
#70
#71
b111 &
1'
1(
#72
#73
#74
#75
#76
0(
#77
#78
#79
#80
