Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jun 30 16:19:39 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file square_control_sets_placed.rpt
| Design       : square
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+------------------+------------------+----------------+
|   Clock Signal   |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------+------------------+------------------+----------------+
|  sck_OBUF        | SDI_i_1_n_0        |                  |                1 |              1 |
|  sck_OBUF        | counter2_reg__0[4] |                  |                1 |              1 |
| ~sck_OBUF        |                    |                  |                1 |              1 |
|  sck_OBUF        |                    |                  |                2 |              6 |
|  clock_IBUF_BUFG |                    |                  |                3 |              9 |
+------------------+--------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 6      |                     1 |
| 9      |                     1 |
+--------+-----------------------+


