<!--
 
 @LICENSE@
-->


<?xml version='1.0' standalone="no"?>

<!DOCTYPE hardware SYSTEM "hw.dtd">

<hardware>
 <name>default</name>
 <chip type="fpga">
  <name>fpga_default</name>
  <area_max_usage>1.0</area_max_usage>
  <area_min_usage>.2</area_min_usage>
  <area>100000</area>
 </chip>

 <!-- dual ported RAM with one read and one write port --> 
 <chip type="ram">
  <count>10</count>
  <name>mem_0</name>
  <word_size>128</word_size>
  <size>64</size>

  <port type="address_read">
   <count> 1 </count>
  </port>

  <port type="address_write">
   <count> 1 </count>
  </port>

  <port type="data_read">
   <count>1</count>
   <size>128</size>
   <read_latency>4</read_latency>
   <clock>1</clock>
  </port>

  <port type="data_write">
   <count>1</count>
   <size>128</size>
   <write_latency>1</write_latency>
   <clock>1</clock>
  </port>

 </chip>

 <!-- single-ported ram --> 
 <chip type="ram">
  <count>1</count>
  <name>mem_1</name>
  <word_size>128</word_size>
  <size>64</size>

  <port type="address_rw">
   <count> 1 </count>
  </port>
  
  <port type="data_rw">
   <count>1</count>
   <size>128</size>
   <read_latency>4</read_latency>
   <write_latency>1</write_latency>
   <clock>1</clock>
  </port>

 </chip>

 <!-- Read only memory -->
 <chip type="rom">
  <count>1</count>
  <name>mem_2</name>
  <word_size>128</word_size>
  <size>64</size>

  <port type="address_read">
   <count> 1 </count>
  </port>

  <port type="data_read">
   <count>1</count>
   <size>128</size>
   <read_latency>4</read_latency>
   <clock>1</clock>
  </port>
  
 </chip>

 <!-- half dual ported RAM (ie. a write bus and a read bus, but only 1 address bus) -->
 <chip type="ram">
  <count>1</count>
  <name>mem_3</name>
  <word_size>32</word_size>
  <size>256</size>

  <port type="address_rw">
   <count> 1 </count>
  </port>
  
  <port type="data_read">
   <count>1</count>
   <size>32</size>
   <read_latency>4</read_latency>
   <clock>1</clock>
  </port>
  
  <port type="data_write">
   <count>1</count>
   <size>32</size>
   <write_latency>1</write_latency>
   <clock>1</clock>
  </port>

 </chip>

 <!-- read only mem with 2 read ports -->
 <chip type="rom">
  <count>1</count>
  <name>mem_4</name>
  <word_size>256</word_size>
  <size>32</size>

  <port type="address_read">
   <count> 2 </count>
  </port>

  <port type="data_read">
   <count>2</count>
   <size>32</size>
   <read_latency>4</read_latency>
   <clock>1</clock>
  </port>
  
 </chip>

 <!-- just for laughs... write only mem with 2 write ports -->
 <chip type="ram">
  <count>1</count>
  <name>mem_5</name>
  <word_size>16</word_size>
  <size>512</size>

  <port type="address_write">
   <count> 2 </count>
  </port>

  <port type="data_write">
   <count>2</count>
   <size>16</size>
   <write_latency>1</write_latency>
   <clock>1</clock>
  </port>
  
 </chip>

 <!-- boring, old normal memory, with 2 read and 2 write ports -->
 <chip type="ram">
  <count>1</count>
  <name>mem_6</name>
  <word_size>32</word_size>
  <size>256</size>

  <port type="address_read">
   <count> 2 </count>
  </port>

  <port type="data_read">
   <count>2</count>
   <size>32</size>
   <read_latency>4</read_latency>
   <clock>1</clock>
  </port>
  
  <port type="address_write">
   <count> 2 </count>
  </port>

  <port type="data_write">
   <count>2</count>
   <size>32</size>
   <write_latency>1</write_latency>
   <clock>1</clock>
  </port>
  
 </chip>
  
  <!-- boring, old normal (bigger) memory, with 2 read and 2 write ports -->
 <chip type="ram">
  <count>1</count>
  <name>mem_6</name>
  <word_size>32</word_size>
  <size>1280</size>

  <port type="address_read">
   <count> 2 </count>
  </port>

  <port type="data_read">
   <count>2</count>
   <size>32</size>
   <read_latency>4</read_latency>
   <clock>1</clock>
  </port>
  
  <port type="address_write">
   <count> 2 </count>
  </port>

  <port type="data_write">
   <count>2</count>
   <size>32</size>
   <write_latency>1</write_latency>
   <clock>1</clock>
  </port>
  
 </chip>
  
</hardware>
