//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21124049
// Cuda compilation tools, release 8.0, V8.0.44
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_52
.address_size 64

	// .globl	_Z22kernel_print_const_memj
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.const .align 4 .b8 max_in_feature[2048];
.const .align 4 .b8 min_in_feature[2048];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust3seqE[1];
.global .align 1 .b8 _ZN40_INTERNAL_18_best_split_cpp1_ii_42e0d2626thrust6deviceE[1];
.global .align 1 .b8 $str[17] = {109, 97, 120, 58, 32, 37, 102, 9, 109, 105, 110, 58, 32, 37, 102, 10, 0};
// _Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage has been demoted
// _Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage has been demoted
// _Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage has been demoted
.global .align 1 .b8 $str1[79] = {37, 52, 100, 46, 32, 40, 37, 100, 41, 9, 115, 112, 108, 105, 116, 58, 37, 52, 100, 47, 37, 52, 100, 9, 99, 111, 110, 100, 105, 116, 105, 111, 110, 58, 32, 120, 32, 62, 32, 37, 46, 50, 102, 9, 115, 117, 109, 58, 32, 37, 52, 100, 9, 102, 114, 97, 99, 116, 105, 111, 110, 58, 32, 37, 52, 100, 9, 103, 114, 111, 117, 112, 58, 32, 37, 52, 100, 10, 0};
// _Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage has been demoted
// _Z17kernel_find_splitPiS_S_j$__cuda_local_var_210395_36_non_const_best_inf has been demoted
.global .align 1 .b8 $str2[15] = {37, 52, 100, 32, 37, 52, 100, 9, 37, 52, 46, 52, 102, 10, 0};
.global .align 1 .b8 $str3[51] = {66, 101, 115, 116, 32, 115, 112, 108, 105, 116, 32, 105, 110, 32, 102, 101, 97, 116, 117, 114, 101, 32, 37, 100, 58, 32, 37, 52, 100, 32, 40, 120, 32, 62, 32, 37, 52, 46, 52, 102, 41, 9, 40, 37, 52, 46, 52, 102, 41, 10, 0};
.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];
// _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata has been demoted
// _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEENSI_IS6_EENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata has been demoted
// _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata has been demoted
// _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata has been demoted
.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result;
// _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result has been demoted
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result;
// _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result has been demoted

.visible .entry _Z22kernel_print_const_memj(
	.param .u32 _Z22kernel_print_const_memj_param_0
)
{
	.local .align 8 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<7>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<16>;


	mov.u64 	%rd15, __local_depot0;
	cvta.local.u64 	%SP, %rd15;
	ld.param.u32 	%r3, [_Z22kernel_print_const_memj_param_0];
	setp.eq.s32	%p1, %r3, 0;
	@%p1 bra 	BB0_3;

	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	add.s64 	%rd2, %rd1, 8;
	mov.u32 	%r6, 0;
	mov.u64 	%rd14, min_in_feature;
	mov.u64 	%rd13, max_in_feature;

BB0_2:
	ld.const.f32 	%f1, [%rd13];
	cvt.f64.f32	%fd1, %f1;
	ld.const.f32 	%f2, [%rd14];
	cvt.f64.f32	%fd2, %f2;
	st.local.f64 	[%rd1], %fd1;
	st.local.f64 	[%rd2], %fd2;
	mov.u64 	%rd10, $str;
	cvta.global.u64 	%rd11, %rd10;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd11;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5, [retval0+0];
	
	//{
	}// Callseq End 0
	add.s64 	%rd14, %rd14, 4;
	add.s64 	%rd13, %rd13, 4;
	add.s32 	%r6, %r6, 1;
	setp.lt.u32	%p2, %r6, %r3;
	@%p2 bra 	BB0_2;

BB0_3:
	ret;
}

	// .globl	_Z30kernel_find_classes_counts_totPhPij
.visible .entry _Z30kernel_find_classes_counts_totPhPij(
	.param .u64 _Z30kernel_find_classes_counts_totPhPij_param_0,
	.param .u64 _Z30kernel_find_classes_counts_totPhPij_param_1,
	.param .u32 _Z30kernel_find_classes_counts_totPhPij_param_2
)
{
	.reg .pred 	%p<39>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<162>;
	.reg .b64 	%rd<15>;
	// demoted variable
	.shared .align 4 .b8 _Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage[36];

	ld.param.u64 	%rd3, [_Z30kernel_find_classes_counts_totPhPij_param_0];
	ld.param.u64 	%rd4, [_Z30kernel_find_classes_counts_totPhPij_param_1];
	ld.param.u32 	%r13, [_Z30kernel_find_classes_counts_totPhPij_param_2];
	cvta.to.global.u64 	%rd5, %rd3;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r14, %r15, %r1;
	shl.b32 	%r3, %r2, 2;
	cvt.s64.s32	%rd6, %r3;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.u8 	%rs1, [%rd7];
	ld.global.u8 	%rs2, [%rd7+1];
	ld.global.u8 	%rs3, [%rd7+2];
	ld.global.u8 	%rs4, [%rd7+3];
	cvta.to.global.u64 	%rd1, %rd4;
	setp.gt.s32	%p4, %r2, 2;
	@%p4 bra 	BB1_2;

	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd1, %rd8;
	mov.u32 	%r16, 0;
	st.global.u32 	[%rd9], %r16;

BB1_2:
	setp.ge.u32	%p5, %r3, %r13;
	@%p5 bra 	BB1_21;

	shr.u32 	%r39, %r1, 5;
	mul.wide.u32 	%rd10, %r39, 4;
	mov.u64 	%rd11, _Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage;
	add.s64 	%rd12, %rd11, %rd10;
	add.s64 	%rd2, %rd12, 8;
	setp.eq.s16	%p6, %rs1, 0;
	selp.u32	%r40, 1, 0, %p6;
	setp.eq.s16	%p7, %rs2, 0;
	selp.u32	%r41, 1, 0, %p7;
	add.s32 	%r42, %r41, %r40;
	setp.eq.s16	%p8, %rs3, 0;
	selp.u32	%r43, 1, 0, %p8;
	add.s32 	%r44, %r43, %r42;
	setp.eq.s16	%p9, %rs4, 0;
	selp.u32	%r45, 1, 0, %p9;
	add.s32 	%r20, %r45, %r44;
	// inline asm
	mov.u32 %r17, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r18, %laneid;
	// inline asm
	mov.u32 	%r21, 1;
	mov.u32 	%r38, 31;
	// inline asm
	shfl.down.b32 %r19, %r20, %r21, %r38;
	// inline asm
	setp.ne.s32	%p10, %r18, 31;
	selp.b32	%r46, %r19, 0, %p10;
	add.s32 	%r24, %r46, %r20;
	mov.u32 	%r25, 2;
	// inline asm
	shfl.down.b32 %r23, %r24, %r25, %r38;
	// inline asm
	or.b32  	%r47, %r18, 1;
	setp.ne.s32	%p11, %r47, 31;
	selp.b32	%r48, %r23, 0, %p11;
	add.s32 	%r28, %r24, %r48;
	mov.u32 	%r29, 4;
	// inline asm
	shfl.down.b32 %r27, %r28, %r29, %r38;
	// inline asm
	or.b32  	%r49, %r18, 3;
	setp.ne.s32	%p12, %r49, 31;
	selp.b32	%r50, %r27, 0, %p12;
	add.s32 	%r32, %r28, %r50;
	mov.u32 	%r33, 8;
	// inline asm
	shfl.down.b32 %r31, %r32, %r33, %r38;
	// inline asm
	or.b32  	%r51, %r18, 7;
	setp.ne.s32	%p13, %r51, 31;
	selp.b32	%r52, %r31, 0, %p13;
	add.s32 	%r36, %r32, %r52;
	mov.u32 	%r37, 16;
	// inline asm
	shfl.down.b32 %r35, %r36, %r37, %r38;
	// inline asm
	or.b32  	%r53, %r18, 15;
	setp.ne.s32	%p14, %r53, 31;
	selp.b32	%r54, %r35, 0, %p14;
	add.s32 	%r159, %r36, %r54;
	setp.ne.s32	%p15, %r17, 0;
	@%p15 bra 	BB1_5;

	st.shared.u32 	[%rd2], %r159;

BB1_5:
	setp.eq.s32	%p1, %r1, 0;
	bar.sync 	0;
	@!%p1 bra 	BB1_7;
	bra.uni 	BB1_6;

BB1_6:
	ld.shared.u32 	%r55, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+12];
	add.s32 	%r56, %r55, %r159;
	ld.shared.u32 	%r57, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+16];
	add.s32 	%r58, %r56, %r57;
	ld.shared.u32 	%r59, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+20];
	add.s32 	%r60, %r58, %r59;
	ld.shared.u32 	%r61, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+24];
	add.s32 	%r62, %r60, %r61;
	ld.shared.u32 	%r63, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+28];
	add.s32 	%r159, %r62, %r63;

BB1_7:
	bar.sync 	0;
	setp.ne.s32	%p16, %r1, 0;
	@%p16 bra 	BB1_9;

	atom.global.add.u32 	%r64, [%rd1], %r159;

BB1_9:
	setp.eq.s16	%p17, %rs1, 1;
	selp.u32	%r87, 1, 0, %p17;
	setp.eq.s16	%p18, %rs2, 1;
	selp.u32	%r88, 1, 0, %p18;
	add.s32 	%r89, %r88, %r87;
	setp.eq.s16	%p19, %rs3, 1;
	selp.u32	%r90, 1, 0, %p19;
	add.s32 	%r91, %r90, %r89;
	setp.eq.s16	%p20, %rs4, 1;
	selp.u32	%r92, 1, 0, %p20;
	add.s32 	%r68, %r92, %r91;
	// inline asm
	mov.u32 %r65, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r66, %laneid;
	// inline asm
	// inline asm
	shfl.down.b32 %r67, %r68, %r21, %r38;
	// inline asm
	setp.ne.s32	%p21, %r66, 31;
	selp.b32	%r93, %r67, 0, %p21;
	add.s32 	%r72, %r93, %r68;
	// inline asm
	shfl.down.b32 %r71, %r72, %r25, %r38;
	// inline asm
	or.b32  	%r94, %r66, 1;
	setp.ne.s32	%p22, %r94, 31;
	selp.b32	%r95, %r71, 0, %p22;
	add.s32 	%r76, %r72, %r95;
	// inline asm
	shfl.down.b32 %r75, %r76, %r29, %r38;
	// inline asm
	or.b32  	%r96, %r66, 3;
	setp.ne.s32	%p23, %r96, 31;
	selp.b32	%r97, %r75, 0, %p23;
	add.s32 	%r80, %r76, %r97;
	// inline asm
	shfl.down.b32 %r79, %r80, %r33, %r38;
	// inline asm
	or.b32  	%r98, %r66, 7;
	setp.ne.s32	%p24, %r98, 31;
	selp.b32	%r99, %r79, 0, %p24;
	add.s32 	%r84, %r80, %r99;
	// inline asm
	shfl.down.b32 %r83, %r84, %r37, %r38;
	// inline asm
	or.b32  	%r100, %r66, 15;
	setp.ne.s32	%p25, %r100, 31;
	selp.b32	%r101, %r83, 0, %p25;
	add.s32 	%r160, %r84, %r101;
	setp.ne.s32	%p26, %r65, 0;
	@%p26 bra 	BB1_11;

	st.shared.u32 	[%rd2], %r160;

BB1_11:
	bar.sync 	0;
	@!%p1 bra 	BB1_13;
	bra.uni 	BB1_12;

BB1_12:
	ld.shared.u32 	%r102, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+12];
	add.s32 	%r103, %r102, %r160;
	ld.shared.u32 	%r104, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+16];
	add.s32 	%r105, %r103, %r104;
	ld.shared.u32 	%r106, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+20];
	add.s32 	%r107, %r105, %r106;
	ld.shared.u32 	%r108, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+24];
	add.s32 	%r109, %r107, %r108;
	ld.shared.u32 	%r110, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+28];
	add.s32 	%r160, %r109, %r110;

BB1_13:
	bar.sync 	0;
	@%p16 bra 	BB1_15;

	add.s64 	%rd13, %rd1, 4;
	atom.global.add.u32 	%r111, [%rd13], %r160;

BB1_15:
	setp.eq.s16	%p28, %rs1, 2;
	selp.u32	%r134, 1, 0, %p28;
	setp.eq.s16	%p29, %rs2, 2;
	selp.u32	%r135, 1, 0, %p29;
	add.s32 	%r136, %r135, %r134;
	setp.eq.s16	%p30, %rs3, 2;
	selp.u32	%r137, 1, 0, %p30;
	add.s32 	%r138, %r137, %r136;
	setp.eq.s16	%p31, %rs4, 2;
	selp.u32	%r139, 1, 0, %p31;
	add.s32 	%r115, %r139, %r138;
	// inline asm
	mov.u32 %r112, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r113, %laneid;
	// inline asm
	// inline asm
	shfl.down.b32 %r114, %r115, %r21, %r38;
	// inline asm
	setp.ne.s32	%p32, %r113, 31;
	selp.b32	%r140, %r114, 0, %p32;
	add.s32 	%r119, %r140, %r115;
	// inline asm
	shfl.down.b32 %r118, %r119, %r25, %r38;
	// inline asm
	or.b32  	%r141, %r113, 1;
	setp.ne.s32	%p33, %r141, 31;
	selp.b32	%r142, %r118, 0, %p33;
	add.s32 	%r123, %r119, %r142;
	// inline asm
	shfl.down.b32 %r122, %r123, %r29, %r38;
	// inline asm
	or.b32  	%r143, %r113, 3;
	setp.ne.s32	%p34, %r143, 31;
	selp.b32	%r144, %r122, 0, %p34;
	add.s32 	%r127, %r123, %r144;
	// inline asm
	shfl.down.b32 %r126, %r127, %r33, %r38;
	// inline asm
	or.b32  	%r145, %r113, 7;
	setp.ne.s32	%p35, %r145, 31;
	selp.b32	%r146, %r126, 0, %p35;
	add.s32 	%r131, %r127, %r146;
	// inline asm
	shfl.down.b32 %r130, %r131, %r37, %r38;
	// inline asm
	or.b32  	%r147, %r113, 15;
	setp.ne.s32	%p36, %r147, 31;
	selp.b32	%r148, %r130, 0, %p36;
	add.s32 	%r161, %r131, %r148;
	setp.ne.s32	%p37, %r112, 0;
	@%p37 bra 	BB1_17;

	st.shared.u32 	[%rd2], %r161;

BB1_17:
	bar.sync 	0;
	@!%p1 bra 	BB1_19;
	bra.uni 	BB1_18;

BB1_18:
	ld.shared.u32 	%r149, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+12];
	add.s32 	%r150, %r149, %r161;
	ld.shared.u32 	%r151, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+16];
	add.s32 	%r152, %r150, %r151;
	ld.shared.u32 	%r153, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+20];
	add.s32 	%r154, %r152, %r153;
	ld.shared.u32 	%r155, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+24];
	add.s32 	%r156, %r154, %r155;
	ld.shared.u32 	%r157, [_Z30kernel_find_classes_counts_totPhPij$__cuda_local_var_210160_64_non_const_temp_storage+28];
	add.s32 	%r161, %r156, %r157;

BB1_19:
	bar.sync 	0;
	@%p16 bra 	BB1_21;

	add.s64 	%rd14, %rd1, 8;
	atom.global.add.u32 	%r158, [%rd14], %r161;

BB1_21:
	ret;
}

	// .globl	_Z31kernel_find_classes_counts_tot1PiS_j
.visible .entry _Z31kernel_find_classes_counts_tot1PiS_j(
	.param .u64 _Z31kernel_find_classes_counts_tot1PiS_j_param_0,
	.param .u64 _Z31kernel_find_classes_counts_tot1PiS_j_param_1,
	.param .u32 _Z31kernel_find_classes_counts_tot1PiS_j_param_2
)
{
	.reg .pred 	%p<39>;
	.reg .b16 	%rs<14>;
	.reg .b32 	%r<166>;
	.reg .b64 	%rd<15>;
	// demoted variable
	.shared .align 4 .b8 _Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage[36];

	ld.param.u64 	%rd3, [_Z31kernel_find_classes_counts_tot1PiS_j_param_0];
	ld.param.u64 	%rd4, [_Z31kernel_find_classes_counts_tot1PiS_j_param_1];
	ld.param.u32 	%r12, [_Z31kernel_find_classes_counts_tot1PiS_j_param_2];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r13, %r14, %r1;
	setp.gt.s32	%p4, %r2, 2;
	@%p4 bra 	BB2_2;

	mul.wide.s32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mov.u32 	%r15, 0;
	st.global.u32 	[%rd6], %r15;

BB2_2:
	shl.b32 	%r16, %r2, 2;
	setp.ge.u32	%p5, %r16, %r12;
	@%p5 bra 	BB2_22;

	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r39, [%rd9];
	cvt.u16.u32	%rs1, %r39;
	and.b16  	%rs5, %rs1, 255;
	shr.u32 	%r40, %r39, 8;
	cvt.u16.u32	%rs2, %r40;
	and.b16  	%rs6, %rs2, 255;
	shr.u32 	%r41, %r39, 16;
	cvt.u16.u32	%rs3, %r41;
	and.b16  	%rs7, %rs3, 255;
	shr.u32 	%r42, %r39, 24;
	cvt.u16.u32	%rs4, %r42;
	shr.u32 	%r43, %r1, 5;
	mul.wide.u32 	%rd10, %r43, 4;
	mov.u64 	%rd11, _Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage;
	add.s64 	%rd12, %rd11, %rd10;
	add.s64 	%rd2, %rd12, 8;
	setp.eq.s16	%p6, %rs5, 0;
	selp.u32	%r44, 1, 0, %p6;
	setp.eq.s16	%p7, %rs6, 0;
	selp.u32	%r45, 1, 0, %p7;
	add.s32 	%r46, %r45, %r44;
	setp.eq.s16	%p8, %rs7, 0;
	selp.u32	%r47, 1, 0, %p8;
	add.s32 	%r48, %r47, %r46;
	setp.eq.s16	%p9, %rs4, 0;
	selp.u32	%r49, 1, 0, %p9;
	add.s32 	%r20, %r49, %r48;
	// inline asm
	mov.u32 %r17, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r18, %laneid;
	// inline asm
	mov.u32 	%r21, 1;
	mov.u32 	%r38, 31;
	// inline asm
	shfl.down.b32 %r19, %r20, %r21, %r38;
	// inline asm
	setp.ne.s32	%p10, %r18, 31;
	selp.b32	%r50, %r19, 0, %p10;
	add.s32 	%r24, %r50, %r20;
	mov.u32 	%r25, 2;
	// inline asm
	shfl.down.b32 %r23, %r24, %r25, %r38;
	// inline asm
	or.b32  	%r51, %r18, 1;
	setp.ne.s32	%p11, %r51, 31;
	selp.b32	%r52, %r23, 0, %p11;
	add.s32 	%r28, %r24, %r52;
	mov.u32 	%r29, 4;
	// inline asm
	shfl.down.b32 %r27, %r28, %r29, %r38;
	// inline asm
	or.b32  	%r53, %r18, 3;
	setp.ne.s32	%p12, %r53, 31;
	selp.b32	%r54, %r27, 0, %p12;
	add.s32 	%r32, %r28, %r54;
	mov.u32 	%r33, 8;
	// inline asm
	shfl.down.b32 %r31, %r32, %r33, %r38;
	// inline asm
	or.b32  	%r55, %r18, 7;
	setp.ne.s32	%p13, %r55, 31;
	selp.b32	%r56, %r31, 0, %p13;
	add.s32 	%r36, %r32, %r56;
	mov.u32 	%r37, 16;
	// inline asm
	shfl.down.b32 %r35, %r36, %r37, %r38;
	// inline asm
	or.b32  	%r57, %r18, 15;
	setp.ne.s32	%p14, %r57, 31;
	selp.b32	%r58, %r35, 0, %p14;
	add.s32 	%r163, %r36, %r58;
	setp.ne.s32	%p15, %r17, 0;
	@%p15 bra 	BB2_5;

	st.shared.u32 	[%rd2], %r163;

BB2_5:
	setp.eq.s32	%p1, %r1, 0;
	bar.sync 	0;
	@!%p1 bra 	BB2_7;
	bra.uni 	BB2_6;

BB2_6:
	ld.shared.u32 	%r59, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+12];
	add.s32 	%r60, %r59, %r163;
	ld.shared.u32 	%r61, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+16];
	add.s32 	%r62, %r60, %r61;
	ld.shared.u32 	%r63, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+20];
	add.s32 	%r64, %r62, %r63;
	ld.shared.u32 	%r65, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+24];
	add.s32 	%r66, %r64, %r65;
	ld.shared.u32 	%r67, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+28];
	add.s32 	%r163, %r66, %r67;

BB2_7:
	bar.sync 	0;
	setp.ne.s32	%p16, %r1, 0;
	@%p16 bra 	BB2_9;

	atom.global.add.u32 	%r68, [%rd1], %r163;

BB2_9:
	bar.sync 	0;
	setp.eq.s16	%p17, %rs5, 1;
	selp.u32	%r91, 1, 0, %p17;
	setp.eq.s16	%p18, %rs6, 1;
	selp.u32	%r92, 1, 0, %p18;
	add.s32 	%r93, %r92, %r91;
	setp.eq.s16	%p19, %rs7, 1;
	selp.u32	%r94, 1, 0, %p19;
	add.s32 	%r95, %r94, %r93;
	setp.eq.s16	%p20, %rs4, 1;
	selp.u32	%r96, 1, 0, %p20;
	add.s32 	%r72, %r96, %r95;
	// inline asm
	mov.u32 %r69, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r70, %laneid;
	// inline asm
	// inline asm
	shfl.down.b32 %r71, %r72, %r21, %r38;
	// inline asm
	setp.ne.s32	%p21, %r70, 31;
	selp.b32	%r97, %r71, 0, %p21;
	add.s32 	%r76, %r97, %r72;
	// inline asm
	shfl.down.b32 %r75, %r76, %r25, %r38;
	// inline asm
	or.b32  	%r98, %r70, 1;
	setp.ne.s32	%p22, %r98, 31;
	selp.b32	%r99, %r75, 0, %p22;
	add.s32 	%r80, %r76, %r99;
	// inline asm
	shfl.down.b32 %r79, %r80, %r29, %r38;
	// inline asm
	or.b32  	%r100, %r70, 3;
	setp.ne.s32	%p23, %r100, 31;
	selp.b32	%r101, %r79, 0, %p23;
	add.s32 	%r84, %r80, %r101;
	// inline asm
	shfl.down.b32 %r83, %r84, %r33, %r38;
	// inline asm
	or.b32  	%r102, %r70, 7;
	setp.ne.s32	%p24, %r102, 31;
	selp.b32	%r103, %r83, 0, %p24;
	add.s32 	%r88, %r84, %r103;
	// inline asm
	shfl.down.b32 %r87, %r88, %r37, %r38;
	// inline asm
	or.b32  	%r104, %r70, 15;
	setp.ne.s32	%p25, %r104, 31;
	selp.b32	%r105, %r87, 0, %p25;
	add.s32 	%r164, %r88, %r105;
	setp.ne.s32	%p26, %r69, 0;
	@%p26 bra 	BB2_11;

	st.shared.u32 	[%rd2], %r164;

BB2_11:
	bar.sync 	0;
	@!%p1 bra 	BB2_13;
	bra.uni 	BB2_12;

BB2_12:
	ld.shared.u32 	%r106, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+12];
	add.s32 	%r107, %r106, %r164;
	ld.shared.u32 	%r108, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+16];
	add.s32 	%r109, %r107, %r108;
	ld.shared.u32 	%r110, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+20];
	add.s32 	%r111, %r109, %r110;
	ld.shared.u32 	%r112, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+24];
	add.s32 	%r113, %r111, %r112;
	ld.shared.u32 	%r114, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+28];
	add.s32 	%r164, %r113, %r114;

BB2_13:
	bar.sync 	0;
	@%p16 bra 	BB2_15;

	add.s64 	%rd13, %rd1, 4;
	atom.global.add.u32 	%r115, [%rd13], %r164;

BB2_15:
	bar.sync 	0;
	setp.eq.s16	%p28, %rs5, 2;
	selp.u32	%r138, 1, 0, %p28;
	setp.eq.s16	%p29, %rs6, 2;
	selp.u32	%r139, 1, 0, %p29;
	add.s32 	%r140, %r139, %r138;
	setp.eq.s16	%p30, %rs7, 2;
	selp.u32	%r141, 1, 0, %p30;
	add.s32 	%r142, %r141, %r140;
	setp.eq.s16	%p31, %rs4, 2;
	selp.u32	%r143, 1, 0, %p31;
	add.s32 	%r119, %r143, %r142;
	// inline asm
	mov.u32 %r116, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r117, %laneid;
	// inline asm
	// inline asm
	shfl.down.b32 %r118, %r119, %r21, %r38;
	// inline asm
	setp.ne.s32	%p32, %r117, 31;
	selp.b32	%r144, %r118, 0, %p32;
	add.s32 	%r123, %r144, %r119;
	// inline asm
	shfl.down.b32 %r122, %r123, %r25, %r38;
	// inline asm
	or.b32  	%r145, %r117, 1;
	setp.ne.s32	%p33, %r145, 31;
	selp.b32	%r146, %r122, 0, %p33;
	add.s32 	%r127, %r123, %r146;
	// inline asm
	shfl.down.b32 %r126, %r127, %r29, %r38;
	// inline asm
	or.b32  	%r147, %r117, 3;
	setp.ne.s32	%p34, %r147, 31;
	selp.b32	%r148, %r126, 0, %p34;
	add.s32 	%r131, %r127, %r148;
	// inline asm
	shfl.down.b32 %r130, %r131, %r33, %r38;
	// inline asm
	or.b32  	%r149, %r117, 7;
	setp.ne.s32	%p35, %r149, 31;
	selp.b32	%r150, %r130, 0, %p35;
	add.s32 	%r135, %r131, %r150;
	// inline asm
	shfl.down.b32 %r134, %r135, %r37, %r38;
	// inline asm
	or.b32  	%r151, %r117, 15;
	setp.ne.s32	%p36, %r151, 31;
	selp.b32	%r152, %r134, 0, %p36;
	add.s32 	%r165, %r135, %r152;
	setp.ne.s32	%p37, %r116, 0;
	@%p37 bra 	BB2_17;

	st.shared.u32 	[%rd2], %r165;

BB2_17:
	bar.sync 	0;
	@!%p1 bra 	BB2_19;
	bra.uni 	BB2_18;

BB2_18:
	ld.shared.u32 	%r153, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+12];
	add.s32 	%r154, %r153, %r165;
	ld.shared.u32 	%r155, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+16];
	add.s32 	%r156, %r154, %r155;
	ld.shared.u32 	%r157, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+20];
	add.s32 	%r158, %r156, %r157;
	ld.shared.u32 	%r159, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+24];
	add.s32 	%r160, %r158, %r159;
	ld.shared.u32 	%r161, [_Z31kernel_find_classes_counts_tot1PiS_j$__cuda_local_var_210197_64_non_const_temp_storage+28];
	add.s32 	%r165, %r160, %r161;

BB2_19:
	bar.sync 	0;
	@%p16 bra 	BB2_21;

	add.s64 	%rd14, %rd1, 8;
	atom.global.add.u32 	%r162, [%rd14], %r165;

BB2_21:
	bar.sync 	0;

BB2_22:
	ret;
}

	// .globl	_Z21kernel_find_fractionsPfPhPiS1_jj
.visible .entry _Z21kernel_find_fractionsPfPhPiS1_jj(
	.param .u64 _Z21kernel_find_fractionsPfPhPiS1_jj_param_0,
	.param .u64 _Z21kernel_find_fractionsPfPhPiS1_jj_param_1,
	.param .u64 _Z21kernel_find_fractionsPfPhPiS1_jj_param_2,
	.param .u64 _Z21kernel_find_fractionsPfPhPiS1_jj_param_3,
	.param .u32 _Z21kernel_find_fractionsPfPhPiS1_jj_param_4,
	.param .u32 _Z21kernel_find_fractionsPfPhPiS1_jj_param_5
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<42>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<200>;
	.reg .f64 	%fd<19>;
	.reg .b64 	%rd<64>;
	// demoted variable
	.shared .align 4 .b8 _Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage[36];

	mov.u64 	%rd63, __local_depot3;
	cvta.local.u64 	%SP, %rd63;
	ld.param.u64 	%rd7, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_0];
	ld.param.u64 	%rd8, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_1];
	ld.param.u64 	%rd10, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_2];
	ld.param.u64 	%rd9, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_3];
	ld.param.u32 	%r40, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_4];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r41, %r1, 2;
	add.s32 	%r42, %r40, 767;
	mul.wide.u32 	%rd11, %r42, -1431655765;
	shr.u64 	%rd12, %rd11, 41;
	cvt.u32.u64	%r2, %rd12;
	mov.u32 	%r3, %ctaid.x;
	rem.u32 	%r43, %r3, %r2;
	mad.lo.s32 	%r4, %r43, 768, %r41;
	mov.u32 	%r5, %ctaid.y;
	div.u32 	%r6, %r3, %r2;
	shl.b32 	%r7, %r6, 1;
	setp.ge.u32	%p3, %r4, %r40;
	@%p3 bra 	BB3_21;

	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd13, %rd7;
	cvta.to.global.u64 	%rd14, %rd8;
	mul.lo.s32 	%r45, %r5, 192;
	mad.lo.s32 	%r197, %r6, 6, %r45;
	mul.wide.u32 	%rd15, %r5, 4;
	mov.u64 	%rd16, min_in_feature;
	add.s64 	%rd17, %rd16, %rd15;
	mov.u64 	%rd18, max_in_feature;
	add.s64 	%rd19, %rd18, %rd15;
	ld.const.f32 	%f6, [%rd19];
	ld.const.f32 	%f7, [%rd17];
	sub.f32 	%f8, %f6, %f7;
	mul.f32 	%f9, %f8, 0f3C800000;
	cvt.s64.s32	%rd20, %r4;
	add.s64 	%rd21, %rd14, %rd20;
	mad.lo.s32 	%r46, %r5, %r40, %r4;
	mul.wide.u32 	%rd22, %r46, 4;
	add.s64 	%rd23, %rd13, %rd22;
	ld.global.f32 	%f1, [%rd23];
	add.s32 	%r47, %r46, 1;
	mul.wide.u32 	%rd24, %r47, 4;
	add.s64 	%rd25, %rd13, %rd24;
	ld.global.f32 	%f2, [%rd25];
	add.s32 	%r48, %r46, 2;
	mul.wide.u32 	%rd26, %r48, 4;
	add.s64 	%rd27, %rd13, %rd26;
	ld.global.f32 	%f3, [%rd27];
	add.s32 	%r49, %r46, 3;
	mul.wide.u32 	%rd28, %r49, 4;
	add.s64 	%rd29, %rd13, %rd28;
	ld.global.f32 	%f4, [%rd29];
	cvt.f64.f32	%fd1, %f7;
	cvt.f64.f32	%fd2, %f9;
	shr.u32 	%r50, %r1, 5;
	mul.wide.u32 	%rd30, %r50, 4;
	mov.u64 	%rd31, _Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage;
	add.s64 	%rd32, %rd31, %rd30;
	add.s64 	%rd3, %rd32, 8;
	shl.b32 	%r9, %r2, 3;
	shl.b32 	%r51, %r5, 6;
	add.s32 	%r10, %r7, %r51;
	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd4, %rd33;
	add.s64 	%rd5, %rd4, 4;
	ld.global.u8 	%r52, [%rd21+3];
	neg.s32 	%r11, %r52;
	ld.global.u8 	%r53, [%rd21+2];
	neg.s32 	%r12, %r53;
	ld.global.u8 	%r54, [%rd21+1];
	neg.s32 	%r13, %r54;
	ld.global.u8 	%r55, [%rd21];
	neg.s32 	%r14, %r55;
	mov.u32 	%r189, 0;
	rem.u32 	%r153, %r3, %r9;

BB3_2:
	mov.u32 	%r195, %r197;
	mov.u32 	%r16, %r195;
	mov.u32 	%r194, 0;
	mov.u32 	%r171, %ctaid.y;
	mul.wide.u32 	%rd55, %r171, 4;
	mov.u64 	%rd54, min_in_feature;
	add.s64 	%rd53, %rd54, %rd55;
	ld.const.f32 	%f18, [%rd53];
	mov.u64 	%rd52, max_in_feature;
	add.s64 	%rd51, %rd52, %rd55;
	ld.const.f32 	%f17, [%rd51];
	sub.f32 	%f16, %f17, %f18;
	mul.f32 	%f15, %f16, 0f3C800000;
	ld.param.u32 	%r170, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_4];
	add.s32 	%r169, %r170, 767;
	mul.wide.u32 	%rd50, %r169, -1431655765;
	shr.u64 	%rd49, %rd50, 41;
	cvt.u32.u64	%r168, %rd49;
	mov.u32 	%r167, %ctaid.x;
	div.u32 	%r166, %r167, %r168;
	shl.b32 	%r165, %r166, 1;
	cvt.f64.f32	%fd13, %f18;
	cvt.f64.f32	%fd12, %f15;
	add.s32 	%r17, %r189, %r165;
	cvt.rn.f64.u32	%fd4, %r17;
	add.f64 	%fd5, %fd4, 0d3FE0000000000000;
	fma.rn.f64 	%fd6, %fd12, %fd5, %fd13;
	cvt.rn.f32.f64	%f5, %fd6;
	cvt.f64.f32	%fd3, %f5;
	add.s32 	%r57, %r10, %r189;
	mul.wide.u32 	%rd34, %r57, 4;
	add.s64 	%rd6, %rd2, %rd34;
	setp.gt.f32	%p4, %f1, %f5;
	selp.u32	%r58, 1, 0, %p4;
	setp.gt.f32	%p5, %f2, %f5;
	selp.u32	%r59, 1, 0, %p5;
	add.s32 	%r60, %r59, %r58;
	setp.gt.f32	%p6, %f3, %f5;
	selp.u32	%r61, 1, 0, %p6;
	add.s32 	%r62, %r61, %r60;
	setp.gt.f32	%p7, %f4, %f5;
	selp.u32	%r63, 1, 0, %p7;
	add.s32 	%r18, %r63, %r62;
	mov.u32 	%r190, %r14;
	mov.u32 	%r191, %r13;
	mov.u32 	%r192, %r12;
	mov.u32 	%r193, %r11;
	mov.u32 	%r196, %r16;

BB3_3:
	mov.u32 	%r24, %r196;
	mov.u32 	%r23, %r194;
	mov.u32 	%r22, %r193;
	mov.u32 	%r21, %r192;
	mov.u32 	%r20, %r191;
	mov.u32 	%r19, %r190;
	mov.u32 	%r186, %ctaid.y;
	mul.wide.u32 	%rd62, %r186, 4;
	mov.u64 	%rd61, min_in_feature;
	add.s64 	%rd60, %rd61, %rd62;
	ld.const.f32 	%f23, [%rd60];
	mov.u64 	%rd59, max_in_feature;
	add.s64 	%rd58, %rd59, %rd62;
	ld.const.f32 	%f22, [%rd58];
	sub.f32 	%f21, %f22, %f23;
	mul.f32 	%f20, %f21, 0f3C800000;
	cvt.f64.f32	%fd18, %f20;
	ld.param.u32 	%r185, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_4];
	add.s32 	%r184, %r185, 767;
	mul.wide.u32 	%rd57, %r184, -1431655765;
	shr.u64 	%rd56, %rd57, 41;
	cvt.u32.u64	%r183, %rd56;
	mov.u32 	%r182, %ctaid.x;
	div.u32 	%r181, %r182, %r183;
	shl.b32 	%r180, %r181, 1;
	add.s32 	%r179, %r189, %r180;
	cvt.rn.f64.u32	%fd17, %r179;
	cvt.f64.f32	%fd16, %f23;
	add.f64 	%fd15, %fd17, 0d3FE0000000000000;
	fma.rn.f64 	%fd14, %fd18, %fd15, %fd16;
	cvt.rn.f32.f64	%f19, %fd14;
	setp.gt.f32	%p41, %f2, %f19;
	setp.gt.f32	%p40, %f1, %f19;
	mov.u32 	%r164, %ctaid.y;
	mul.wide.u32 	%rd48, %r164, 4;
	mov.u64 	%rd47, min_in_feature;
	add.s64 	%rd46, %rd47, %rd48;
	ld.const.f32 	%f14, [%rd46];
	mov.u64 	%rd45, max_in_feature;
	add.s64 	%rd44, %rd45, %rd48;
	ld.const.f32 	%f13, [%rd44];
	sub.f32 	%f12, %f13, %f14;
	mul.f32 	%f11, %f12, 0f3C800000;
	ld.param.u32 	%r163, [_Z21kernel_find_fractionsPfPhPiS1_jj_param_4];
	add.s32 	%r162, %r163, 767;
	mul.wide.u32 	%rd43, %r162, -1431655765;
	shr.u64 	%rd42, %rd43, 41;
	cvt.u32.u64	%r161, %rd42;
	mov.u32 	%r160, %ctaid.x;
	div.u32 	%r159, %r160, %r161;
	shl.b32 	%r158, %r159, 1;
	add.s32 	%r157, %r189, %r158;
	cvt.rn.f64.u32	%fd11, %r157;
	cvt.f64.f32	%fd10, %f14;
	add.f64 	%fd9, %fd11, 0d3FE0000000000000;
	cvt.f64.f32	%fd8, %f11;
	fma.rn.f64 	%fd7, %fd8, %fd9, %fd10;
	cvt.rn.f32.f64	%f10, %fd7;
	setp.gt.f32	%p39, %f4, %f10;
	setp.eq.s32	%p8, %r19, 0;
	and.pred  	%p10, %p8, %p40;
	selp.u32	%r64, 1, 0, %p10;
	setp.eq.s32	%p11, %r20, 0;
	and.pred  	%p13, %p11, %p41;
	selp.u32	%r65, 1, 0, %p13;
	add.s32 	%r66, %r65, %r64;
	setp.eq.s32	%p14, %r21, 0;
	and.pred  	%p16, %p14, %p6;
	selp.u32	%r67, 1, 0, %p16;
	add.s32 	%r68, %r67, %r66;
	setp.eq.s32	%p17, %r22, 0;
	and.pred  	%p19, %p17, %p39;
	selp.u32	%r69, 1, 0, %p19;
	add.s32 	%r25, %r69, %r68;
	bar.sync 	0;
	// inline asm
	mov.u32 %r70, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r71, %laneid;
	// inline asm
	mov.u32 	%r74, 1;
	mov.u32 	%r91, 31;
	// inline asm
	shfl.down.b32 %r72, %r25, %r74, %r91;
	// inline asm
	setp.ne.s32	%p20, %r71, 31;
	selp.b32	%r92, %r72, 0, %p20;
	add.s32 	%r77, %r92, %r25;
	mov.u32 	%r78, 2;
	// inline asm
	shfl.down.b32 %r76, %r77, %r78, %r91;
	// inline asm
	or.b32  	%r93, %r71, 1;
	setp.ne.s32	%p21, %r93, 31;
	selp.b32	%r94, %r76, 0, %p21;
	add.s32 	%r81, %r77, %r94;
	mov.u32 	%r82, 4;
	// inline asm
	shfl.down.b32 %r80, %r81, %r82, %r91;
	// inline asm
	or.b32  	%r95, %r71, 3;
	setp.ne.s32	%p22, %r95, 31;
	selp.b32	%r96, %r80, 0, %p22;
	add.s32 	%r85, %r81, %r96;
	mov.u32 	%r86, 8;
	// inline asm
	shfl.down.b32 %r84, %r85, %r86, %r91;
	// inline asm
	or.b32  	%r97, %r71, 7;
	setp.ne.s32	%p23, %r97, 31;
	selp.b32	%r98, %r84, 0, %p23;
	add.s32 	%r89, %r85, %r98;
	mov.u32 	%r90, 16;
	// inline asm
	shfl.down.b32 %r88, %r89, %r90, %r91;
	// inline asm
	or.b32  	%r99, %r71, 15;
	setp.ne.s32	%p24, %r99, 31;
	selp.b32	%r100, %r88, 0, %p24;
	add.s32 	%r198, %r89, %r100;
	setp.ne.s32	%p25, %r70, 0;
	@%p25 bra 	BB3_5;

	st.shared.u32 	[%rd3], %r198;

BB3_5:
	setp.eq.s32	%p1, %r1, 0;
	bar.sync 	0;
	@!%p1 bra 	BB3_7;
	bra.uni 	BB3_6;

BB3_6:
	ld.shared.u32 	%r101, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+12];
	add.s32 	%r102, %r101, %r198;
	ld.shared.u32 	%r103, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+16];
	add.s32 	%r104, %r102, %r103;
	ld.shared.u32 	%r105, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+20];
	add.s32 	%r106, %r104, %r105;
	ld.shared.u32 	%r107, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+24];
	add.s32 	%r108, %r106, %r107;
	ld.shared.u32 	%r109, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+28];
	add.s32 	%r198, %r108, %r109;

BB3_7:
	bar.sync 	0;
	setp.ne.s32	%p26, %r1, 0;
	@%p26 bra 	BB3_9;

	mul.wide.u32 	%rd35, %r24, 4;
	add.s64 	%rd36, %rd1, %rd35;
	atom.global.add.u32 	%r110, [%rd36], %r198;

BB3_9:
	setp.ne.s32	%p27, %r23, 0;
	@%p27 bra 	BB3_16;

	bar.sync 	0;
	mov.u32 	%r178, 16;
	mov.u32 	%r177, 8;
	mov.u32 	%r176, 4;
	mov.u32 	%r175, 2;
	mov.u32 	%r174, 31;
	mov.u32 	%r173, 1;
	// inline asm
	mov.u32 %r111, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r112, %laneid;
	// inline asm
	// inline asm
	shfl.down.b32 %r113, %r18, %r173, %r174;
	// inline asm
	setp.ne.s32	%p28, %r112, 31;
	selp.b32	%r133, %r113, 0, %p28;
	add.s32 	%r118, %r133, %r18;
	// inline asm
	shfl.down.b32 %r117, %r118, %r175, %r174;
	// inline asm
	or.b32  	%r134, %r112, 1;
	setp.ne.s32	%p29, %r134, 31;
	selp.b32	%r135, %r117, 0, %p29;
	add.s32 	%r122, %r118, %r135;
	// inline asm
	shfl.down.b32 %r121, %r122, %r176, %r174;
	// inline asm
	or.b32  	%r136, %r112, 3;
	setp.ne.s32	%p30, %r136, 31;
	selp.b32	%r137, %r121, 0, %p30;
	add.s32 	%r126, %r122, %r137;
	// inline asm
	shfl.down.b32 %r125, %r126, %r177, %r174;
	// inline asm
	or.b32  	%r138, %r112, 7;
	setp.ne.s32	%p31, %r138, 31;
	selp.b32	%r139, %r125, 0, %p31;
	add.s32 	%r130, %r126, %r139;
	// inline asm
	shfl.down.b32 %r129, %r130, %r178, %r174;
	// inline asm
	or.b32  	%r140, %r112, 15;
	setp.ne.s32	%p32, %r140, 31;
	selp.b32	%r141, %r129, 0, %p32;
	add.s32 	%r199, %r130, %r141;
	setp.ne.s32	%p33, %r111, 0;
	@%p33 bra 	BB3_12;

	st.shared.u32 	[%rd3], %r199;

BB3_12:
	bar.sync 	0;
	@!%p1 bra 	BB3_14;
	bra.uni 	BB3_13;

BB3_13:
	ld.shared.u32 	%r142, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+12];
	add.s32 	%r143, %r142, %r199;
	ld.shared.u32 	%r144, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+16];
	add.s32 	%r145, %r143, %r144;
	ld.shared.u32 	%r146, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+20];
	add.s32 	%r147, %r145, %r146;
	ld.shared.u32 	%r148, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+24];
	add.s32 	%r149, %r147, %r148;
	ld.shared.u32 	%r150, [_Z21kernel_find_fractionsPfPhPiS1_jj$__cuda_local_var_210277_64_non_const_temp_storage+28];
	add.s32 	%r199, %r149, %r150;

BB3_14:
	bar.sync 	0;
	@%p26 bra 	BB3_16;

	atom.global.add.u32 	%r151, [%rd6], %r199;

BB3_16:
	bar.sync 	0;
	or.b32  	%r152, %r23, %r1;
	setp.ne.s32	%p35, %r152, 0;
	@%p35 bra 	BB3_19;

	setp.ne.s32	%p36, %r153, 0;
	@%p36 bra 	BB3_19;

	mov.u32 	%r188, %ctaid.x;
	mov.u32 	%r172, %ctaid.y;
	mul.wide.u32 	%rd37, %r24, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u32 	%r154, [%rd6];
	ld.global.u32 	%r155, [%rd38];
	st.local.u32 	[%rd4], %r188;
	st.local.u32 	[%rd5], %r172;
	st.local.v2.u32 	[%rd5+4], {%r17, %r24};
	st.local.v2.u32 	[%rd5+20], {%r198, %r155};
	st.local.u32 	[%rd5+28], %r154;
	st.local.f64 	[%rd5+12], %fd3;
	mov.u64 	%rd39, $str1;
	cvta.global.u64 	%rd40, %rd39;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd40;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd33;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r156, [retval0+0];
	
	//{
	}// Callseq End 1

BB3_19:
	add.s32 	%r32, %r24, 1;
	add.s32 	%r33, %r22, 1;
	add.s32 	%r34, %r21, 1;
	add.s32 	%r35, %r20, 1;
	add.s32 	%r36, %r19, 1;
	add.s32 	%r194, %r23, 1;
	setp.ne.s32	%p37, %r23, 2;
	mov.u32 	%r190, %r36;
	mov.u32 	%r191, %r35;
	mov.u32 	%r192, %r34;
	mov.u32 	%r193, %r33;
	mov.u32 	%r196, %r32;
	@%p37 bra 	BB3_3;

	add.s32 	%r197, %r16, 3;
	add.s32 	%r189, %r189, 1;
	setp.lt.u32	%p38, %r189, 2;
	@%p38 bra 	BB3_2;

BB3_21:
	ret;
}

	// .globl	_Z17kernel_find_splitPiS_S_j
.visible .entry _Z17kernel_find_splitPiS_S_j(
	.param .u64 _Z17kernel_find_splitPiS_S_j_param_0,
	.param .u64 _Z17kernel_find_splitPiS_S_j_param_1,
	.param .u64 _Z17kernel_find_splitPiS_S_j_param_2,
	.param .u32 _Z17kernel_find_splitPiS_S_j_param_3
)
{
	.local .align 8 .b8 	__local_depot4[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<103>;
	.reg .b32 	%r<56>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<33>;
	// demoted variable
	.shared .align 4 .b8 _Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage[36];
	// demoted variable
	.shared .align 4 .f32 _Z17kernel_find_splitPiS_S_j$__cuda_local_var_210395_36_non_const_best_inf;

	mov.u64 	%rd32, __local_depot4;
	cvta.local.u64 	%SP, %rd32;
	ld.param.u64 	%rd3, [_Z17kernel_find_splitPiS_S_j_param_0];
	ld.param.u64 	%rd4, [_Z17kernel_find_splitPiS_S_j_param_1];
	ld.param.u64 	%rd5, [_Z17kernel_find_splitPiS_S_j_param_2];
	ld.param.u32 	%r15, [_Z17kernel_find_splitPiS_S_j_param_3];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r16, %r17, %r1;
	mov.u32 	%r3, %ctaid.y;
	shl.b32 	%r18, %r3, 6;
	add.s32 	%r19, %r2, %r18;
	cvta.to.global.u64 	%rd6, %rd5;
	mul.wide.u32 	%rd7, %r19, 4;
	add.s64 	%rd8, %rd6, %rd7;
	mul.lo.s32 	%r20, %r19, 3;
	cvta.to.global.u64 	%rd9, %rd3;
	mul.wide.u32 	%rd10, %r20, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r21, [%rd11];
	cvt.rn.f32.s32	%f1, %r21;
	ld.global.u32 	%r4, [%rd1];
	ld.global.u32 	%r22, [%rd11+4];
	cvt.rn.f32.s32	%f2, %r22;
	ld.global.u32 	%r5, [%rd1+4];
	ld.global.u32 	%r23, [%rd11+8];
	cvt.rn.f32.s32	%f3, %r23;
	ld.global.u32 	%r6, [%rd1+8];
	ld.global.u32 	%r7, [%rd8];
	sub.s32 	%r24, %r15, %r7;
	setp.eq.s32	%p1, %r7, %r15;
	cvt.rn.f32.s32	%f4, %r24;
	cvt.rn.f32.s32	%f5, %r7;
	mov.f32 	%f35, 0f00000000;
	mov.f32 	%f91, %f35;
	@%p1 bra 	BB4_2;

	div.rn.f32 	%f6, %f1, %f5;
	mov.f32 	%f91, %f6;

BB4_2:
	mov.f32 	%f7, %f91;
	cvt.rn.f32.s32	%f37, %r4;
	sub.f32 	%f8, %f37, %f1;
	setp.eq.s32	%p2, %r7, 0;
	mov.f32 	%f90, %f35;
	@%p2 bra 	BB4_4;

	div.rn.f32 	%f90, %f8, %f4;

BB4_4:
	mov.f32 	%f89, %f35;
	@%p1 bra 	BB4_6;

	div.rn.f32 	%f89, %f2, %f5;

BB4_6:
	cvt.rn.f32.s32	%f40, %r5;
	sub.f32 	%f13, %f40, %f2;
	mov.f32 	%f88, %f35;
	@%p2 bra 	BB4_8;

	div.rn.f32 	%f88, %f13, %f4;

BB4_8:
	mov.f32 	%f87, %f35;
	@%p1 bra 	BB4_10;

	div.rn.f32 	%f87, %f3, %f5;

BB4_10:
	cvt.rn.f32.s32	%f43, %r6;
	sub.f32 	%f18, %f43, %f3;
	mov.f32 	%f86, %f35;
	@%p2 bra 	BB4_12;

	div.rn.f32 	%f86, %f18, %f4;

BB4_12:
	setp.gt.s32	%p7, %r2, 63;
	@%p7 bra 	BB4_33;

	add.u64 	%rd12, %SP, 0;
	cvta.to.local.u64 	%rd13, %rd12;
	mov.f32 	%f44, 0f3F800000;
	sub.f32 	%f45, %f44, %f7;
	fma.rn.f32 	%f46, %f7, %f45, 0f00000000;
	sub.f32 	%f47, %f44, %f90;
	fma.rn.f32 	%f48, %f90, %f47, %f46;
	sub.f32 	%f49, %f44, %f89;
	fma.rn.f32 	%f50, %f89, %f49, %f48;
	sub.f32 	%f51, %f44, %f88;
	fma.rn.f32 	%f52, %f88, %f51, %f50;
	sub.f32 	%f53, %f44, %f87;
	fma.rn.f32 	%f54, %f87, %f53, %f52;
	sub.f32 	%f55, %f44, %f86;
	fma.rn.f32 	%f21, %f86, %f55, %f54;
	add.s64 	%rd2, %rd13, 4;
	setp.ne.s32	%p8, %r3, 0;
	@%p8 bra 	BB4_15;

	mov.u32 	%r25, 0;
	st.local.u32 	[%rd13], %r25;
	st.local.u32 	[%rd2], %r2;
	cvt.f64.f32	%fd1, %f21;
	st.local.f64 	[%rd2+4], %fd1;
	mov.u64 	%rd16, $str2;
	cvta.global.u64 	%rd17, %rd16;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r26, [retval0+0];
	
	//{
	}// Callseq End 2

BB4_15:
	sub.f32 	%f22, %f44, %f21;
	// inline asm
	mov.u32 %r27, %laneid;
	// inline asm
	// inline asm
	mov.u32 %r28, %laneid;
	// inline asm
	mov.b32 	 %r30, %f22;
	mov.u32 	%r31, 1;
	mov.u32 	%r32, 31;
	// inline asm
	shfl.down.b32 %r29, %r30, %r31, %r32;
	// inline asm
	setp.eq.s32	%p9, %r28, 31;
	mov.f32 	%f102, %f22;
	@%p9 bra 	BB4_17;

	mov.b32 	 %f57, %r29;
	setp.gt.f32	%p10, %f57, %f22;
	selp.f32	%f23, %f57, %f22, %p10;
	mov.f32 	%f102, %f23;

BB4_17:
	mov.f32 	%f92, %f102;
	mov.f32 	%f101, %f92;
	mov.b32 	 %r34, %f101;
	mov.u32 	%r35, 2;
	// inline asm
	shfl.down.b32 %r33, %r34, %r35, %r32;
	// inline asm
	or.b32  	%r37, %r28, 1;
	setp.eq.s32	%p11, %r37, 31;
	@%p11 bra 	BB4_19;

	mov.b32 	 %f58, %r33;
	setp.gt.f32	%p12, %f58, %f101;
	selp.f32	%f101, %f58, %f101, %p12;

BB4_19:
	mov.f32 	%f100, %f101;
	mov.b32 	 %r39, %f100;
	mov.u32 	%r40, 4;
	// inline asm
	shfl.down.b32 %r38, %r39, %r40, %r32;
	// inline asm
	or.b32  	%r42, %r28, 3;
	setp.eq.s32	%p13, %r42, 31;
	@%p13 bra 	BB4_21;

	mov.b32 	 %f59, %r38;
	setp.gt.f32	%p14, %f59, %f100;
	selp.f32	%f100, %f59, %f100, %p14;

BB4_21:
	mov.f32 	%f99, %f100;
	mov.b32 	 %r44, %f99;
	mov.u32 	%r45, 8;
	// inline asm
	shfl.down.b32 %r43, %r44, %r45, %r32;
	// inline asm
	or.b32  	%r47, %r28, 7;
	setp.eq.s32	%p15, %r47, 31;
	@%p15 bra 	BB4_23;

	mov.b32 	 %f60, %r43;
	setp.gt.f32	%p16, %f60, %f99;
	selp.f32	%f99, %f60, %f99, %p16;

BB4_23:
	mov.f32 	%f98, %f99;
	mov.b32 	 %r49, %f98;
	mov.u32 	%r50, 16;
	// inline asm
	shfl.down.b32 %r48, %r49, %r50, %r32;
	// inline asm
	or.b32  	%r52, %r28, 15;
	setp.eq.s32	%p17, %r52, 31;
	@%p17 bra 	BB4_25;

	mov.b32 	 %f61, %r48;
	setp.gt.f32	%p18, %f61, %f98;
	selp.f32	%f98, %f61, %f98, %p18;

BB4_25:
	mov.f32 	%f97, %f98;
	setp.ne.s32	%p19, %r27, 0;
	@%p19 bra 	BB4_27;

	shr.u32 	%r53, %r1, 5;
	mul.wide.u32 	%rd18, %r53, 4;
	mov.u64 	%rd19, _Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage;
	add.s64 	%rd20, %rd19, %rd18;
	st.shared.f32 	[%rd20+8], %f97;

BB4_27:
	bar.sync 	0;
	setp.ne.s32	%p20, %r1, 0;
	@%p20 bra 	BB4_29;

	ld.shared.f32 	%f62, [_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage+12];
	setp.gt.f32	%p21, %f62, %f97;
	selp.f32	%f63, %f62, %f97, %p21;
	ld.shared.f32 	%f64, [_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage+16];
	setp.gt.f32	%p22, %f64, %f63;
	selp.f32	%f65, %f64, %f63, %p22;
	ld.shared.f32 	%f66, [_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage+20];
	setp.gt.f32	%p23, %f66, %f65;
	selp.f32	%f67, %f66, %f65, %p23;
	ld.shared.f32 	%f68, [_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage+24];
	setp.gt.f32	%p24, %f68, %f67;
	selp.f32	%f69, %f68, %f67, %p24;
	ld.shared.f32 	%f70, [_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210393_64_non_const_temp_storage+28];
	setp.gt.f32	%p25, %f70, %f69;
	selp.f32	%f97, %f70, %f69, %p25;

BB4_29:
	bar.sync 	0;
	@%p20 bra 	BB4_31;

	st.shared.f32 	[_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210395_36_non_const_best_inf], %f97;

BB4_31:
	bar.sync 	0;
	ld.shared.f32 	%f71, [_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210395_36_non_const_best_inf];
	setp.neu.f32	%p27, %f22, %f71;
	@%p27 bra 	BB4_33;

	mul.wide.u32 	%rd21, %r3, 4;
	mov.u64 	%rd22, min_in_feature;
	add.s64 	%rd23, %rd22, %rd21;
	cvt.rn.f64.s32	%fd2, %r2;
	add.f64 	%fd3, %fd2, 0d3FE0000000000000;
	mov.u64 	%rd24, max_in_feature;
	add.s64 	%rd25, %rd24, %rd21;
	ld.const.f32 	%f72, [%rd25];
	ld.const.f32 	%f73, [%rd23];
	sub.f32 	%f74, %f72, %f73;
	cvt.f64.f32	%fd4, %f74;
	mul.f64 	%fd5, %fd3, %fd4;
	mul.f64 	%fd6, %fd5, 0d3F90000000000000;
	cvt.rn.f32.f64	%f75, %fd6;
	add.f32 	%f76, %f73, %f75;
	cvt.f64.f32	%fd7, %f76;
	sub.f32 	%f78, %f44, %f22;
	cvt.f64.f32	%fd8, %f78;
	st.local.u32 	[%rd13], %r3;
	st.local.u32 	[%rd2], %r1;
	st.local.f64 	[%rd2+4], %fd7;
	st.local.f64 	[%rd2+12], %fd8;
	mov.u64 	%rd28, $str3;
	cvta.global.u64 	%rd29, %rd28;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r54, [retval0+0];
	
	//{
	}// Callseq End 3
	shl.b32 	%r55, %r3, 1;
	mul.wide.u32 	%rd30, %r55, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.global.f32 	[%rd31], %f76;
	ld.shared.f32 	%f79, [_Z17kernel_find_splitPiS_S_j$__cuda_local_var_210395_36_non_const_best_inf];
	sub.f32 	%f80, %f44, %f79;
	st.global.f32 	[%rd31+4], %f80;

BB4_33:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0[120]
)
{
	.reg .pred 	%p<59>;
	.reg .b16 	%rs<48>;
	.reg .f32 	%f<40>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<225>;


	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+96];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+112];
	ld.param.u64 	%rd95, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
	ld.param.f32 	%f28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
	ld.param.u64 	%rd94, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd92, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd91, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd90, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd89, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
	cvta.to.global.u64 	%rd1, %rd89;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	setp.ne.s32	%p6, %r2, 0;
	mov.u64 	%rd96, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd97, %rd96;
	setp.eq.s64	%p7, %rd97, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB5_2;

	cvt.s64.s32	%rd98, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd99, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd100, %rd99;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd100;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd98;

BB5_2:
	mov.f32 	%f39, %f28;
	mov.u64 	%rd220, %rd95;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r3, %r25, %r17;
	bar.sync 	0;
	cvt.s64.s32	%rd6, %r3;
	mul.lo.s64 	%rd7, %rd6, %rd92;
	add.s64 	%rd101, %rd7, %rd92;
	min.s64 	%rd8, %rd101, %rd91;
	setp.eq.s32	%p9, %r3, 0;
	mov.u64 	%rd196, %rd8;
	@%p9 bra 	BB5_4;

	add.s64 	%rd9, %rd8, -1;
	shl.b64 	%rd102, %rd8, 2;
	add.s64 	%rd103, %rd102, %rd1;
	add.s64 	%rd104, %rd90, %rd8;
	add.s64 	%rd220, %rd104, -1;
	ld.global.f32 	%f39, [%rd103+-4];
	mov.u64 	%rd196, %rd9;

BB5_4:
	sub.s64 	%rd105, %rd196, %rd7;
	bfe.s64 	%rd13, %rd105, 0, 62;
	mul.wide.s32 	%rd14, %r1, 16;
	bar.sync 	0;
	@%p6 bra 	BB5_25;

	add.s64 	%rd108, %rd14, 7;
	and.b64  	%rd15, %rd108, -16;
	ld.shared.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd202, %rd16;
	mov.u64 	%rd197, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd204, %rd197;
	setp.eq.s64	%p11, %rd16, %rd204;
	@%p11 bra 	BB5_9;

	mov.u64 	%rd203, %rd202;

BB5_7:
	mov.u64 	%rd199, %rd204;
	mov.u64 	%rd202, %rd203;
	mov.u64 	%rd203, %rd199;
	ld.shared.u8 	%rs31, [%rd197];
	and.b16  	%rs32, %rs31, 1;
	setp.eq.b16	%p12, %rs32, 1;
	not.pred 	%p13, %p12;
	ld.shared.u64 	%rd21, [%rd197];
	shr.u64 	%rd109, %rd21, 1;
	setp.lt.u64	%p14, %rd109, %rd15;
	or.pred  	%p15, %p13, %p14;
	@!%p15 bra 	BB5_9;
	bra.uni 	BB5_8;

BB5_8:
	add.s64 	%rd111, %rd197, %rd109;
	add.s64 	%rd197, %rd111, 16;
	add.s64 	%rd112, %rd203, %rd109;
	add.s64 	%rd204, %rd112, 16;
	setp.ne.s64	%p16, %rd204, %rd16;
	mov.u64 	%rd202, %rd203;
	@%p16 bra 	BB5_7;

BB5_9:
	setp.eq.s64	%p18, %rd202, %rd16;
	mov.pred 	%p56, 0;
	@%p18 bra 	BB5_11;

	ld.u64 	%rd114, [%rd202];
	shr.u64 	%rd115, %rd114, 1;
	add.s64 	%rd116, %rd202, %rd115;
	add.s64 	%rd208, %rd116, 16;
	setp.ne.s64	%p56, %rd208, %rd16;

BB5_11:
	@%p56 bra 	BB5_17;
	bra.uni 	BB5_12;

BB5_17:
	ld.u64 	%rd32, [%rd208];
	shr.u64 	%rd134, %rd32, 1;
	sub.s64 	%rd135, %rd134, %rd15;
	cvt.u16.u64	%rs47, %rd32;
	setp.lt.u64	%p22, %rd135, 16;
	@%p22 bra 	BB5_20;

	add.s64 	%rd33, %rd208, 16;
	add.s64 	%rd34, %rd33, %rd15;
	ld.u64 	%rd136, [%rd34];
	and.b64  	%rd137, %rd136, 1;
	mov.u64 	%rd138, 9223372036854775792;
	sub.s64 	%rd139, %rd138, %rd15;
	shl.b64 	%rd140, %rd139, 1;
	add.s64 	%rd141, %rd140, %rd32;
	and.b64  	%rd142, %rd141, -2;
	or.b64  	%rd143, %rd142, %rd137;
	st.u64 	[%rd34], %rd143;
	st.u64 	[%rd34+8], %rd208;
	cvt.u16.u64	%rs33, %rd141;
	or.b16  	%rs34, %rs33, 1;
	st.u8 	[%rd34], %rs34;
	ld.u64 	%rd144, [%rd208];
	and.b64  	%rd145, %rd144, 1;
	shl.b64 	%rd146, %rd15, 1;
	or.b64  	%rd147, %rd145, %rd146;
	st.u64 	[%rd208], %rd147;
	ld.u64 	%rd148, [%rd34];
	shr.u64 	%rd35, %rd148, 1;
	add.s64 	%rd149, %rd15, %rd35;
	add.s64 	%rd150, %rd149, %rd33;
	add.s64 	%rd151, %rd150, 16;
	ld.shared.u64 	%rd152, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p23, %rd151, %rd152;
	cvt.u16.u64	%rs35, %rd146;
	cvt.u16.u64	%rs36, %rd144;
	and.b16  	%rs37, %rs36, 1;
	or.b16  	%rs47, %rs37, %rs35;
	@%p23 bra 	BB5_20;

	st.u64 	[%rd150+24], %rd34;
	ld.u8 	%rs47, [%rd208];

BB5_20:
	and.b16  	%rs38, %rs47, 254;
	st.u8 	[%rd208], %rs38;
	bra.uni 	BB5_21;

BB5_12:
	mov.u64 	%rd118, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd119, %rd118;
	sub.s64 	%rd120, %rd15, %rd119;
	add.s64 	%rd121, %rd120, %rd16;
	add.s64 	%rd122, %rd121, 16;
	ld.shared.u64 	%rd123, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p19, %rd122, %rd123;
	mov.u64 	%rd206, -1;
	mov.u64 	%rd207, %rd16;
	@%p19 bra 	BB5_14;

	add.s64 	%rd124, %rd15, %rd16;
	add.s64 	%rd27, %rd124, 16;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd27;
	mov.u64 	%rd206, %rd27;
	mov.u64 	%rd207, %rd27;

BB5_14:
	mov.u64 	%rd28, %rd207;
	setp.eq.s64	%p20, %rd206, -1;
	@%p20 bra 	BB5_16;

	mov.u64 	%rd125, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd126, %rd125;
	sub.s64 	%rd127, %rd16, %rd126;
	add.s64 	%rd128, %rd125, %rd127;
	ld.shared.u64 	%rd129, [%rd128];
	and.b64  	%rd130, %rd129, 1;
	shl.b64 	%rd131, %rd15, 1;
	or.b64  	%rd132, %rd130, %rd131;
	st.shared.u64 	[%rd128], %rd132;
	st.shared.u64 	[%rd128+8], %rd202;
	st.shared.u8 	[%rd128], %rd131;

BB5_16:
	mov.u64 	%rd208, %rd16;
	setp.eq.s64	%p21, %rd16, %rd28;
	mov.u64 	%rd209, 0;
	@%p21 bra 	BB5_22;

BB5_21:
	add.s64 	%rd209, %rd208, 16;

BB5_22:
	mov.u64 	%rd210, %rd209;
	setp.ne.s64	%p24, %rd209, 0;
	@%p24 bra 	BB5_24;

	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd14;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd210, [retval0+0];
	
	//{
	}// Callseq End 4

BB5_24:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd210;

BB5_25:
	add.s64 	%rd42, %rd7, %rd90;
	bar.sync 	0;
	ld.shared.u64 	%rd43, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	cvt.s64.s32	%rd44, %r2;
	mov.f32 	%f34, 0f00000000;
	mov.u64 	%rd215, 0;
	mov.pred 	%p58, -1;
	mov.f32 	%f35, %f34;
	mov.u64 	%rd216, %rd215;
	mov.pred 	%p57, %p58;
	setp.ge.s64	%p27, %rd44, %rd13;
	@%p27 bra 	BB5_35;

	mov.u64 	%rd211, %rd44;
	mov.u32 	%r29, %r2;

BB5_27:
	mov.pred 	%p3, %p57;
	mov.u32 	%r4, %r29;
	mov.u64 	%rd45, %rd211;
	add.s64 	%rd157, %rd45, %rd7;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd159, %rd1, %rd158;
	add.s64 	%rd217, %rd42, %rd45;
	ld.global.f32 	%f36, [%rd159];
	@%p3 bra 	BB5_34;

	setp.lt.f32	%p28, %f35, %f36;
	@%p28 bra 	BB5_32;

	setp.lt.f32	%p29, %f36, %f35;
	@%p29 bra 	BB5_31;

	setp.lt.s64	%p30, %rd216, %rd217;
	@%p30 bra 	BB5_31;
	bra.uni 	BB5_32;

BB5_31:
	mov.u64 	%rd212, %rd216;
	mov.f32 	%f31, %f35;
	bra.uni 	BB5_33;

BB5_32:
	mov.u64 	%rd212, %rd217;
	mov.f32 	%f31, %f36;

BB5_33:
	mov.f32 	%f36, %f31;
	mov.u64 	%rd217, %rd212;

BB5_34:
	mov.f32 	%f35, %f36;
	mov.u64 	%rd216, %rd217;
	add.s32 	%r5, %r4, %r1;
	cvt.s64.s32	%rd55, %r5;
	setp.lt.s64	%p33, %rd55, %rd13;
	mov.pred 	%p58, 0;
	mov.pred 	%p57, %p58;
	mov.u64 	%rd211, %rd55;
	mov.u32 	%r29, %r5;
	mov.u64 	%rd215, %rd216;
	mov.f32 	%f34, %f35;
	@%p33 bra 	BB5_27;

BB5_35:
	shl.b64 	%rd160, %rd44, 4;
	add.s64 	%rd57, %rd43, %rd160;
	@%p58 bra 	BB5_37;

	st.f32 	[%rd57], %f34;
	st.u64 	[%rd57+8], %rd215;

BB5_37:
	bar.sync 	0;
	cvt.u32.u64	%r26, %rd13;
	min.s32 	%r6, %r26, %r1;
	setp.lt.s32	%p34, %r6, 2;
	@%p34 bra 	BB5_46;

	not.b32 	%r7, %r2;
	mov.u32 	%r30, %r6;

BB5_39:
	mov.u32 	%r8, %r30;
	shr.s32 	%r9, %r8, 1;
	setp.ge.s32	%p35, %r2, %r9;
	@%p35 bra 	BB5_45;

	ld.u64 	%rd218, [%rd57+8];
	ld.f32 	%f16, [%rd57];
	mov.f32 	%f37, %f16;
	add.s32 	%r27, %r8, %r7;
	mul.wide.s32 	%rd161, %r27, 16;
	add.s64 	%rd59, %rd43, %rd161;
	ld.f32 	%f15, [%rd59];
	setp.lt.f32	%p36, %f16, %f15;
	@%p36 bra 	BB5_43;

	setp.lt.f32	%p37, %f15, %f16;
	@%p37 bra 	BB5_44;

	ld.u64 	%rd162, [%rd59+8];
	setp.lt.s64	%p38, %rd218, %rd162;
	@%p38 bra 	BB5_44;

BB5_43:
	ld.u64 	%rd218, [%rd59+8];
	ld.f32 	%f37, [%rd59];

BB5_44:
	st.f32 	[%rd57], %f37;
	st.u64 	[%rd57+8], %rd218;

BB5_45:
	bar.sync 	0;
	sub.s32 	%r10, %r8, %r9;
	setp.gt.s32	%p39, %r10, 1;
	mov.u32 	%r30, %r10;
	@%p39 bra 	BB5_39;

BB5_46:
	bar.sync 	0;
	setp.lt.s32	%p40, %r6, 1;
	@%p40 bra 	BB5_53;

	ld.f32 	%f20, [%rd43];
	setp.lt.f32	%p41, %f39, %f20;
	@%p41 bra 	BB5_51;

	setp.lt.f32	%p42, %f20, %f39;
	@%p42 bra 	BB5_50;

	ld.u64 	%rd163, [%rd43+8];
	setp.lt.s64	%p43, %rd220, %rd163;
	@%p43 bra 	BB5_50;
	bra.uni 	BB5_51;

BB5_50:
	mov.u64 	%rd219, %rd220;
	mov.f32 	%f38, %f39;
	bra.uni 	BB5_52;

BB5_51:
	ld.u64 	%rd219, [%rd43+8];
	ld.f32 	%f38, [%rd43];

BB5_52:
	mov.f32 	%f39, %f38;
	mov.u64 	%rd220, %rd219;

BB5_53:
	bar.sync 	0;
	@%p6 bra 	BB5_69;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd43; 
	    selp.u32 %r28, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p45, %r28, 0;
	@%p45 bra 	BB5_68;

	mov.u64 	%rd165, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd166, %rd165;
	sub.s64 	%rd71, %rd43, %rd166;
	setp.eq.s64	%p46, %rd43, 0;
	@%p46 bra 	BB5_69;

	add.s64 	%rd167, %rd71, -16;
	add.s64 	%rd169, %rd165, %rd167;
	add.s64 	%rd73, %rd166, %rd167;
	ld.shared.u8 	%rs39, [%rd169];
	or.b16  	%rs40, %rs39, 1;
	st.shared.u8 	[%rd169], %rs40;
	ld.shared.u64 	%rd74, [%rd169+8];
	setp.eq.s64	%p47, %rd74, 0;
	mov.u64 	%rd224, %rd73;
	@%p47 bra 	BB5_62;

	mov.u64 	%rd75, %rd73;
	ld.u8 	%rs41, [%rd74];
	and.b16  	%rs42, %rs41, 1;
	setp.eq.b16	%p48, %rs42, 1;
	mov.u64 	%rd224, %rd75;
	@!%p48 bra 	BB5_62;
	bra.uni 	BB5_58;

BB5_58:
	ld.u64 	%rd77, [%rd74];
	shr.u64 	%rd78, %rd77, 1;
	add.s64 	%rd79, %rd74, 16;
	add.s64 	%rd80, %rd79, %rd78;
	ld.shared.u64 	%rd171, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p49, %rd80, %rd171;
	mov.u64 	%rd224, %rd74;
	@%p49 bra 	BB5_62;

	ld.u8 	%rs43, [%rd80];
	and.b16  	%rs44, %rs43, 1;
	setp.eq.b16	%p50, %rs44, 1;
	mov.u64 	%rd221, %rd74;
	mov.u64 	%rd224, %rd221;
	@!%p50 bra 	BB5_62;
	bra.uni 	BB5_60;

BB5_60:
	ld.u64 	%rd172, [%rd80];
	shr.u64 	%rd173, %rd172, 1;
	add.s64 	%rd174, %rd173, %rd78;
	add.s64 	%rd175, %rd174, 16;
	shl.b64 	%rd176, %rd175, 1;
	and.b64  	%rd177, %rd77, 1;
	or.b64  	%rd178, %rd176, %rd177;
	st.u64 	[%rd74], %rd178;
	and.b64  	%rd81, %rd175, 9223372036854775807;
	add.s64 	%rd179, %rd79, %rd81;
	ld.shared.u64 	%rd180, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p51, %rd179, %rd180;
	mov.u64 	%rd222, %rd74;
	mov.u64 	%rd224, %rd222;
	@%p51 bra 	BB5_62;

	add.s64 	%rd181, %rd81, %rd79;
	st.u64 	[%rd181+8], %rd74;
	mov.u64 	%rd224, %rd74;

BB5_62:
	ld.u64 	%rd84, [%rd224];
	shr.u64 	%rd85, %rd84, 1;
	add.s64 	%rd86, %rd224, 16;
	add.s64 	%rd87, %rd86, %rd85;
	ld.shared.u64 	%rd182, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p52, %rd87, %rd182;
	@%p52 bra 	BB5_66;

	ld.u8 	%rs45, [%rd87];
	and.b16  	%rs46, %rs45, 1;
	setp.eq.b16	%p53, %rs46, 1;
	@!%p53 bra 	BB5_69;
	bra.uni 	BB5_64;

BB5_64:
	ld.u64 	%rd183, [%rd87];
	shr.u64 	%rd184, %rd183, 1;
	add.s64 	%rd185, %rd184, %rd85;
	add.s64 	%rd186, %rd185, 16;
	shl.b64 	%rd187, %rd186, 1;
	and.b64  	%rd188, %rd84, 1;
	or.b64  	%rd189, %rd187, %rd188;
	st.u64 	[%rd224], %rd189;
	and.b64  	%rd88, %rd186, 9223372036854775807;
	add.s64 	%rd190, %rd86, %rd88;
	ld.shared.u64 	%rd191, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p54, %rd190, %rd191;
	@%p54 bra 	BB5_69;

	add.s64 	%rd192, %rd88, %rd86;
	st.u64 	[%rd192+8], %rd224;
	bra.uni 	BB5_69;

BB5_68:
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd43;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 5

BB5_69:
	setp.eq.s32	%p5, %r2, 0;
	bar.sync 	0;
	@!%p5 bra 	BB5_71;
	bra.uni 	BB5_70;

BB5_70:
	cvta.to.global.u64 	%rd193, %rd94;
	shl.b64 	%rd194, %rd6, 4;
	add.s64 	%rd195, %rd193, %rd194;
	st.global.f32 	[%rd195], %f39;
	st.global.u64 	[%rd195+8], %rd220;

BB5_71:
	ret;

BB5_66:
	setp.lt.u64	%p55, %rd87, %rd224;
	@%p55 bra 	BB5_69;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd224;
	bra.uni 	BB5_69;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<7>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd2, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd3, %rd2;
	setp.eq.s64	%p2, %rd3, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB6_2;

	cvt.s64.s32	%rd4, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd6, %rd5;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd6;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd4;

BB6_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;

BB6_3:
	mov.u32 	%r8, %r26;
	add.s32 	%r26, %r8, %r6;
	setp.lt.u32	%p4, %r8, %r10;
	@%p4 bra 	BB6_3;

	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<14>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
	ld.param.u64 	%rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS2_3tagENS_11use_defaultESN_EENS_6detail16wrapped_functionINSP_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd8, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd9, %rd8;
	setp.eq.s64	%p2, %rd9, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB7_2;

	cvt.s64.s32	%rd10, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd12, %rd11;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd12;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd10;

BB7_2:
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd2, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd13, %r21;

BB7_3:
	mov.u64 	%rd4, %rd13;
	add.s64 	%rd13, %rd4, %rd2;
	setp.lt.s64	%p4, %rd4, %rd7;
	@%p4 bra 	BB7_3;

	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<22>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB8_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB8_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB8_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.u32 	%rd17, %r26, 16;
	add.s64 	%rd21, %rd15, %rd17;
	add.s64 	%rd20, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;
	shl.b64 	%rd19, %rd3, 4;

BB8_4:
	ld.global.f32 	%f1, [%rd21];
	st.global.f32 	[%rd20], %f1;
	ld.global.u64 	%rd18, [%rd21+8];
	st.global.u64 	[%rd20+8], %rd18;
	add.s64 	%rd21, %rd21, %rd19;
	add.s64 	%rd20, %rd20, %rd19;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB8_4;

BB8_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EENS2_3tagENS_11use_defaultESQ_EEEESR_SN_SN_SN_SN_SN_SN_SN_SN_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityISO_EEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB9_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB9_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd25, %r21;
	mul.wide.s32 	%rd22, %r21, 16;
	add.s64 	%rd27, %rd1, %rd22;
	add.s64 	%rd26, %rd2, %rd22;
	setp.ge.s64	%p4, %rd25, %rd16;
	@%p4 bra 	BB9_4;

BB9_3:
	ld.global.f32 	%f1, [%rd27];
	st.global.f32 	[%rd26], %f1;
	ld.global.u64 	%rd23, [%rd27+8];
	st.global.u64 	[%rd26+8], %rd23;
	shl.b64 	%rd24, %rd4, 4;
	add.s64 	%rd27, %rd27, %rd24;
	add.s64 	%rd26, %rd26, %rd24;
	add.s64 	%rd25, %rd25, %rd4;
	setp.lt.s64	%p5, %rd25, %rd16;
	@%p5 bra 	BB9_3;

BB9_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<22>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB10_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB10_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB10_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.u32 	%rd17, %r26, 16;
	add.s64 	%rd21, %rd15, %rd17;
	add.s64 	%rd20, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;
	shl.b64 	%rd19, %rd3, 4;

BB10_4:
	ld.global.f32 	%f1, [%rd21];
	st.global.f32 	[%rd20], %f1;
	ld.global.u64 	%rd18, [%rd21+8];
	st.global.u64 	[%rd20+8], %rd18;
	add.s64 	%rd21, %rd21, %rd19;
	add.s64 	%rd20, %rd20, %rd19;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB10_4;

BB10_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKNSG_IflNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_7pointerISL_NS2_3tagENS_11use_defaultESQ_EESK_SK_SK_SK_SK_SK_SK_SK_EEEENS_6detail16wrapped_functionINSU_23unary_transform_functorINS_8identityISL_EEEEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB11_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB11_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd25, %r21;
	mul.wide.s32 	%rd22, %r21, 16;
	add.s64 	%rd27, %rd1, %rd22;
	add.s64 	%rd26, %rd2, %rd22;
	setp.ge.s64	%p4, %rd25, %rd16;
	@%p4 bra 	BB11_4;

BB11_3:
	ld.global.f32 	%f1, [%rd27];
	st.global.f32 	[%rd26], %f1;
	ld.global.u64 	%rd23, [%rd27+8];
	st.global.u64 	[%rd26+8], %rd23;
	shl.b64 	%rd24, %rd4, 4;
	add.s64 	%rd27, %rd27, %rd24;
	add.s64 	%rd26, %rd26, %rd24;
	add.s64 	%rd25, %rd25, %rd4;
	setp.lt.s64	%p5, %rd25, %rd16;
	@%p5 bra 	BB11_3;

BB11_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<58>;
	.reg .b16 	%rs<48>;
	.reg .f32 	%f<35>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<204>;


	ld.param.v2.u32 	{%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd80, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21max_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	setp.ne.s32	%p6, %r2, 0;
	mov.u64 	%rd82, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd83, %rd82;
	setp.eq.s64	%p7, %rd83, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB12_2;

	cvt.s64.s32	%rd84, %r20;
	mov.u32 	%r23, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r23;
	mov.u64 	%rd85, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd86, %rd85;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd86;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd84;

BB12_2:
	cvta.to.global.u64 	%rd3, %rd80;
	bar.sync 	0;
	ld.global.u64 	%rd198, [%rd3+-8];
	ld.global.f32 	%f33, [%rd3+-16];
	add.s64 	%rd87, %rd80, -16;
	sub.s64 	%rd88, %rd87, %rd79;
	shr.s64 	%rd5, %rd88, 4;
	mul.wide.s32 	%rd6, %r1, 16;
	bar.sync 	0;
	@%p6 bra 	BB12_23;

	add.s64 	%rd91, %rd6, 7;
	and.b64  	%rd7, %rd91, -16;
	ld.shared.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd181, %rd8;
	mov.u64 	%rd176, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd183, %rd176;
	setp.eq.s64	%p10, %rd8, %rd183;
	@%p10 bra 	BB12_7;

	mov.u64 	%rd182, %rd181;

BB12_5:
	mov.u64 	%rd178, %rd183;
	mov.u64 	%rd181, %rd182;
	mov.u64 	%rd182, %rd178;
	ld.shared.u8 	%rs31, [%rd176];
	and.b16  	%rs32, %rs31, 1;
	setp.eq.b16	%p11, %rs32, 1;
	not.pred 	%p12, %p11;
	ld.shared.u64 	%rd13, [%rd176];
	shr.u64 	%rd92, %rd13, 1;
	setp.lt.u64	%p13, %rd92, %rd7;
	or.pred  	%p14, %p12, %p13;
	@!%p14 bra 	BB12_7;
	bra.uni 	BB12_6;

BB12_6:
	add.s64 	%rd94, %rd176, %rd92;
	add.s64 	%rd176, %rd94, 16;
	add.s64 	%rd95, %rd182, %rd92;
	add.s64 	%rd183, %rd95, 16;
	setp.ne.s64	%p15, %rd183, %rd8;
	mov.u64 	%rd181, %rd182;
	@%p15 bra 	BB12_5;

BB12_7:
	setp.eq.s64	%p17, %rd181, %rd8;
	mov.pred 	%p55, 0;
	@%p17 bra 	BB12_9;

	ld.u64 	%rd97, [%rd181];
	shr.u64 	%rd98, %rd97, 1;
	add.s64 	%rd99, %rd181, %rd98;
	add.s64 	%rd187, %rd99, 16;
	setp.ne.s64	%p55, %rd187, %rd8;

BB12_9:
	@%p55 bra 	BB12_15;
	bra.uni 	BB12_10;

BB12_15:
	ld.u64 	%rd24, [%rd187];
	shr.u64 	%rd117, %rd24, 1;
	sub.s64 	%rd118, %rd117, %rd7;
	cvt.u16.u64	%rs47, %rd24;
	setp.lt.u64	%p21, %rd118, 16;
	@%p21 bra 	BB12_18;

	add.s64 	%rd25, %rd187, 16;
	add.s64 	%rd26, %rd25, %rd7;
	ld.u64 	%rd119, [%rd26];
	and.b64  	%rd120, %rd119, 1;
	mov.u64 	%rd121, 9223372036854775792;
	sub.s64 	%rd122, %rd121, %rd7;
	shl.b64 	%rd123, %rd122, 1;
	add.s64 	%rd124, %rd123, %rd24;
	and.b64  	%rd125, %rd124, -2;
	or.b64  	%rd126, %rd125, %rd120;
	st.u64 	[%rd26], %rd126;
	st.u64 	[%rd26+8], %rd187;
	cvt.u16.u64	%rs33, %rd124;
	or.b16  	%rs34, %rs33, 1;
	st.u8 	[%rd26], %rs34;
	ld.u64 	%rd127, [%rd187];
	and.b64  	%rd128, %rd127, 1;
	shl.b64 	%rd129, %rd7, 1;
	or.b64  	%rd130, %rd128, %rd129;
	st.u64 	[%rd187], %rd130;
	ld.u64 	%rd131, [%rd26];
	shr.u64 	%rd27, %rd131, 1;
	add.s64 	%rd132, %rd7, %rd27;
	add.s64 	%rd133, %rd132, %rd25;
	add.s64 	%rd134, %rd133, 16;
	ld.shared.u64 	%rd135, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p22, %rd134, %rd135;
	cvt.u16.u64	%rs35, %rd129;
	cvt.u16.u64	%rs36, %rd127;
	and.b16  	%rs37, %rs36, 1;
	or.b16  	%rs47, %rs37, %rs35;
	@%p22 bra 	BB12_18;

	st.u64 	[%rd133+24], %rd26;
	ld.u8 	%rs47, [%rd187];

BB12_18:
	and.b16  	%rs38, %rs47, 254;
	st.u8 	[%rd187], %rs38;
	bra.uni 	BB12_19;

BB12_10:
	mov.u64 	%rd101, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd102, %rd101;
	sub.s64 	%rd103, %rd7, %rd102;
	add.s64 	%rd104, %rd103, %rd8;
	add.s64 	%rd105, %rd104, 16;
	ld.shared.u64 	%rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p18, %rd105, %rd106;
	mov.u64 	%rd185, -1;
	mov.u64 	%rd186, %rd8;
	@%p18 bra 	BB12_12;

	add.s64 	%rd107, %rd7, %rd8;
	add.s64 	%rd19, %rd107, 16;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd19;
	mov.u64 	%rd185, %rd19;
	mov.u64 	%rd186, %rd19;

BB12_12:
	mov.u64 	%rd20, %rd186;
	setp.eq.s64	%p19, %rd185, -1;
	@%p19 bra 	BB12_14;

	mov.u64 	%rd108, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd109, %rd108;
	sub.s64 	%rd110, %rd8, %rd109;
	add.s64 	%rd111, %rd108, %rd110;
	ld.shared.u64 	%rd112, [%rd111];
	and.b64  	%rd113, %rd112, 1;
	shl.b64 	%rd114, %rd7, 1;
	or.b64  	%rd115, %rd113, %rd114;
	st.shared.u64 	[%rd111], %rd115;
	st.shared.u64 	[%rd111+8], %rd181;
	st.shared.u8 	[%rd111], %rd114;

BB12_14:
	mov.u64 	%rd187, %rd8;
	setp.eq.s64	%p20, %rd8, %rd20;
	mov.u64 	%rd188, 0;
	@%p20 bra 	BB12_20;

BB12_19:
	add.s64 	%rd188, %rd187, 16;

BB12_20:
	mov.u64 	%rd189, %rd188;
	setp.ne.s64	%p23, %rd188, 0;
	@%p23 bra 	BB12_22;

	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd189, [retval0+0];
	
	//{
	}// Callseq End 6

BB12_22:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd189;

BB12_23:
	cvta.to.global.u64 	%rd34, %rd79;
	bar.sync 	0;
	ld.shared.u64 	%rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	cvt.s64.s32	%rd36, %r2;
	mov.f32 	%f29, 0f00000000;
	mov.u64 	%rd194, 0;
	mov.pred 	%p57, -1;
	mov.f32 	%f30, %f29;
	mov.u64 	%rd195, %rd194;
	mov.pred 	%p56, %p57;
	setp.ge.s64	%p26, %rd36, %rd5;
	@%p26 bra 	BB12_32;

	mov.u64 	%rd190, %rd36;
	mov.u32 	%r27, %r2;

BB12_25:
	mov.pred 	%p3, %p56;
	mov.u32 	%r3, %r27;
	mov.u64 	%rd37, %rd190;
	shl.b64 	%rd140, %rd37, 4;
	add.s64 	%rd141, %rd34, %rd140;
	ld.global.u64 	%rd196, [%rd141+8];
	ld.global.f32 	%f31, [%rd141];
	mov.u64 	%rd191, %rd196;
	mov.f32 	%f26, %f31;
	@%p3 bra 	BB12_31;

	setp.lt.f32	%p27, %f30, %f31;
	@%p27 bra 	BB12_30;

	setp.lt.f32	%p28, %f31, %f30;
	@%p28 bra 	BB12_29;

	setp.ge.s64	%p29, %rd195, %rd196;
	@%p29 bra 	BB12_30;

BB12_29:
	mov.u64 	%rd191, %rd195;
	mov.f32 	%f26, %f30;

BB12_30:
	mov.f32 	%f31, %f26;
	mov.u64 	%rd196, %rd191;

BB12_31:
	mov.f32 	%f30, %f31;
	mov.u64 	%rd195, %rd196;
	add.s32 	%r4, %r3, %r1;
	cvt.s64.s32	%rd46, %r4;
	setp.lt.s64	%p32, %rd46, %rd5;
	mov.pred 	%p57, 0;
	mov.pred 	%p56, %p57;
	mov.u64 	%rd190, %rd46;
	mov.u32 	%r27, %r4;
	mov.u64 	%rd194, %rd195;
	mov.f32 	%f29, %f30;
	@%p32 bra 	BB12_25;

BB12_32:
	shl.b64 	%rd142, %rd36, 4;
	add.s64 	%rd48, %rd35, %rd142;
	@%p57 bra 	BB12_34;

	st.f32 	[%rd48], %f29;
	st.u64 	[%rd48+8], %rd194;

BB12_34:
	bar.sync 	0;
	cvt.u32.u64	%r24, %rd5;
	min.s32 	%r5, %r24, %r1;
	setp.lt.s32	%p33, %r5, 2;
	@%p33 bra 	BB12_43;

	not.b32 	%r6, %r2;
	mov.u32 	%r28, %r5;

BB12_36:
	mov.u32 	%r7, %r28;
	shr.s32 	%r8, %r7, 1;
	setp.ge.s32	%p34, %r2, %r8;
	@%p34 bra 	BB12_42;

	ld.u64 	%rd197, [%rd48+8];
	ld.f32 	%f13, [%rd48];
	mov.f32 	%f32, %f13;
	add.s32 	%r25, %r7, %r6;
	mul.wide.s32 	%rd143, %r25, 16;
	add.s64 	%rd50, %rd35, %rd143;
	ld.f32 	%f12, [%rd50];
	setp.lt.f32	%p35, %f13, %f12;
	@%p35 bra 	BB12_40;

	setp.lt.f32	%p36, %f12, %f13;
	@%p36 bra 	BB12_41;

	ld.u64 	%rd144, [%rd50+8];
	setp.lt.s64	%p37, %rd197, %rd144;
	@%p37 bra 	BB12_41;

BB12_40:
	ld.u64 	%rd197, [%rd50+8];
	ld.f32 	%f32, [%rd50];

BB12_41:
	st.f32 	[%rd48], %f32;
	st.u64 	[%rd48+8], %rd197;

BB12_42:
	bar.sync 	0;
	sub.s32 	%r9, %r7, %r8;
	setp.gt.s32	%p38, %r9, 1;
	mov.u32 	%r28, %r9;
	@%p38 bra 	BB12_36;

BB12_43:
	bar.sync 	0;
	mov.f32 	%f34, %f33;
	mov.u64 	%rd199, %rd198;
	setp.lt.s32	%p39, %r5, 1;
	@%p39 bra 	BB12_49;

	ld.f32 	%f18, [%rd35];
	setp.lt.f32	%p40, %f33, %f18;
	@%p40 bra 	BB12_47;

	setp.lt.f32	%p41, %f18, %f33;
	@%p41 bra 	BB12_48;

	ld.u64 	%rd145, [%rd35+8];
	setp.lt.s64	%p42, %rd198, %rd145;
	@%p42 bra 	BB12_48;

BB12_47:
	ld.u64 	%rd198, [%rd35+8];
	ld.f32 	%f33, [%rd35];

BB12_48:
	mov.f32 	%f34, %f33;
	mov.u64 	%rd199, %rd198;

BB12_49:
	bar.sync 	0;
	@%p6 bra 	BB12_65;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd35; 
	    selp.u32 %r26, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p44, %r26, 0;
	@%p44 bra 	BB12_64;

	mov.u64 	%rd147, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd148, %rd147;
	sub.s64 	%rd61, %rd35, %rd148;
	setp.eq.s64	%p45, %rd35, 0;
	@%p45 bra 	BB12_65;

	add.s64 	%rd149, %rd61, -16;
	add.s64 	%rd151, %rd147, %rd149;
	add.s64 	%rd63, %rd148, %rd149;
	ld.shared.u8 	%rs39, [%rd151];
	or.b16  	%rs40, %rs39, 1;
	st.shared.u8 	[%rd151], %rs40;
	ld.shared.u64 	%rd64, [%rd151+8];
	setp.eq.s64	%p46, %rd64, 0;
	mov.u64 	%rd203, %rd63;
	@%p46 bra 	BB12_58;

	mov.u64 	%rd65, %rd63;
	ld.u8 	%rs41, [%rd64];
	and.b16  	%rs42, %rs41, 1;
	setp.eq.b16	%p47, %rs42, 1;
	mov.u64 	%rd203, %rd65;
	@!%p47 bra 	BB12_58;
	bra.uni 	BB12_54;

BB12_54:
	ld.u64 	%rd67, [%rd64];
	shr.u64 	%rd68, %rd67, 1;
	add.s64 	%rd69, %rd64, 16;
	add.s64 	%rd70, %rd69, %rd68;
	ld.shared.u64 	%rd153, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p48, %rd70, %rd153;
	mov.u64 	%rd203, %rd64;
	@%p48 bra 	BB12_58;

	ld.u8 	%rs43, [%rd70];
	and.b16  	%rs44, %rs43, 1;
	setp.eq.b16	%p49, %rs44, 1;
	mov.u64 	%rd200, %rd64;
	mov.u64 	%rd203, %rd200;
	@!%p49 bra 	BB12_58;
	bra.uni 	BB12_56;

BB12_56:
	ld.u64 	%rd154, [%rd70];
	shr.u64 	%rd155, %rd154, 1;
	add.s64 	%rd156, %rd155, %rd68;
	add.s64 	%rd157, %rd156, 16;
	shl.b64 	%rd158, %rd157, 1;
	and.b64  	%rd159, %rd67, 1;
	or.b64  	%rd160, %rd158, %rd159;
	st.u64 	[%rd64], %rd160;
	and.b64  	%rd71, %rd157, 9223372036854775807;
	add.s64 	%rd161, %rd69, %rd71;
	ld.shared.u64 	%rd162, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p50, %rd161, %rd162;
	mov.u64 	%rd201, %rd64;
	mov.u64 	%rd203, %rd201;
	@%p50 bra 	BB12_58;

	add.s64 	%rd163, %rd71, %rd69;
	st.u64 	[%rd163+8], %rd64;
	mov.u64 	%rd203, %rd64;

BB12_58:
	ld.u64 	%rd74, [%rd203];
	shr.u64 	%rd75, %rd74, 1;
	add.s64 	%rd76, %rd203, 16;
	add.s64 	%rd77, %rd76, %rd75;
	ld.shared.u64 	%rd164, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p51, %rd77, %rd164;
	@%p51 bra 	BB12_62;

	ld.u8 	%rs45, [%rd77];
	and.b16  	%rs46, %rs45, 1;
	setp.eq.b16	%p52, %rs46, 1;
	@!%p52 bra 	BB12_65;
	bra.uni 	BB12_60;

BB12_60:
	ld.u64 	%rd165, [%rd77];
	shr.u64 	%rd166, %rd165, 1;
	add.s64 	%rd167, %rd166, %rd75;
	add.s64 	%rd168, %rd167, 16;
	shl.b64 	%rd169, %rd168, 1;
	and.b64  	%rd170, %rd74, 1;
	or.b64  	%rd171, %rd169, %rd170;
	st.u64 	[%rd203], %rd171;
	and.b64  	%rd78, %rd168, 9223372036854775807;
	add.s64 	%rd172, %rd76, %rd78;
	ld.shared.u64 	%rd173, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p53, %rd172, %rd173;
	@%p53 bra 	BB12_65;

	add.s64 	%rd174, %rd78, %rd76;
	st.u64 	[%rd174+8], %rd203;
	bra.uni 	BB12_65;

BB12_64:
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 7

BB12_65:
	setp.eq.s32	%p5, %r2, 0;
	bar.sync 	0;
	@!%p5 bra 	BB12_67;
	bra.uni 	BB12_66;

BB12_66:
	cvta.to.global.u64 	%rd175, %rd81;
	st.global.f32 	[%rd175], %f34;
	st.global.u64 	[%rd175+8], %rd199;

BB12_67:
	ret;

BB12_62:
	setp.lt.u64	%p54, %rd77, %rd203;
	@%p54 bra 	BB12_65;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd203;
	bra.uni 	BB12_65;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<22>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB13_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB13_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB13_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.u32 	%rd17, %r26, 16;
	add.s64 	%rd21, %rd15, %rd17;
	add.s64 	%rd20, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;
	shl.b64 	%rd19, %rd3, 4;

BB13_4:
	ld.global.f32 	%f1, [%rd21];
	st.global.f32 	[%rd20], %f1;
	ld.global.u64 	%rd18, [%rd21+8];
	st.global.u64 	[%rd20+8], %rd18;
	add.s64 	%rd21, %rd21, %rd19;
	add.s64 	%rd20, %rd20, %rd19;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB13_4;

BB13_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerINSG_IflNS_9null_typeESL_SL_SL_SL_SL_SL_SL_EENS2_3tagENS_11use_defaultESO_EEPSM_SL_SL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityISM_EEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB14_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB14_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd25, %r21;
	mul.wide.s32 	%rd22, %r21, 16;
	add.s64 	%rd27, %rd1, %rd22;
	add.s64 	%rd26, %rd2, %rd22;
	setp.ge.s64	%p4, %rd25, %rd16;
	@%p4 bra 	BB14_4;

BB14_3:
	ld.global.f32 	%f1, [%rd27];
	st.global.f32 	[%rd26], %f1;
	ld.global.u64 	%rd23, [%rd27+8];
	st.global.u64 	[%rd26+8], %rd23;
	shl.b64 	%rd24, %rd4, 4;
	add.s64 	%rd27, %rd27, %rd24;
	add.s64 	%rd26, %rd26, %rd24;
	add.s64 	%rd25, %rd25, %rd4;
	setp.lt.s64	%p5, %rd25, %rd16;
	@%p5 bra 	BB14_3;

BB14_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB15_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB15_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB15_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.u32 	%rd17, %r26, 4;
	add.s64 	%rd20, %rd15, %rd17;
	add.s64 	%rd19, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;
	shl.b64 	%rd18, %rd3, 2;

BB15_4:
	ld.global.f32 	%f1, [%rd20];
	st.global.f32 	[%rd19], %f1;
	add.s64 	%rd20, %rd20, %rd18;
	add.s64 	%rd19, %rd19, %rd18;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB15_4;

BB15_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<27>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB16_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB16_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd24, %r21;
	mul.wide.s32 	%rd22, %r21, 4;
	add.s64 	%rd26, %rd1, %rd22;
	add.s64 	%rd25, %rd2, %rd22;
	setp.ge.s64	%p4, %rd24, %rd16;
	@%p4 bra 	BB16_4;

BB16_3:
	ld.global.f32 	%f1, [%rd26];
	st.global.f32 	[%rd25], %f1;
	shl.b64 	%rd23, %rd4, 2;
	add.s64 	%rd26, %rd26, %rd23;
	add.s64 	%rd25, %rd25, %rd23;
	add.s64 	%rd24, %rd24, %rd4;
	setp.lt.s64	%p5, %rd24, %rd16;
	@%p5 bra 	BB16_3;

BB16_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0[120]
)
{
	.reg .pred 	%p<59>;
	.reg .b16 	%rs<48>;
	.reg .f32 	%f<40>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<225>;


	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+96];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+112];
	ld.param.u64 	%rd95, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
	ld.param.f32 	%f28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
	ld.param.u64 	%rd94, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd92, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd91, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd90, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd89, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_12zip_iteratorINSG_INS_10device_ptrIfEENS_17counting_iteratorIlNS_11use_defaultESN_SN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS2_21uniform_decompositionIlEENS_6detail15normal_iteratorINS_7pointerINSG_IflSP_SP_SP_SP_SP_SP_SP_SP_EENS2_3tagESN_SN_EEEESX_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
	cvta.to.global.u64 	%rd1, %rd89;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	setp.ne.s32	%p6, %r2, 0;
	mov.u64 	%rd96, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd97, %rd96;
	setp.eq.s64	%p7, %rd97, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB17_2;

	cvt.s64.s32	%rd98, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd99, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd100, %rd99;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd100;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd98;

BB17_2:
	mov.f32 	%f39, %f28;
	mov.u64 	%rd220, %rd95;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r3, %r25, %r17;
	bar.sync 	0;
	cvt.s64.s32	%rd6, %r3;
	mul.lo.s64 	%rd7, %rd6, %rd92;
	add.s64 	%rd101, %rd7, %rd92;
	min.s64 	%rd8, %rd101, %rd91;
	setp.eq.s32	%p9, %r3, 0;
	mov.u64 	%rd196, %rd8;
	@%p9 bra 	BB17_4;

	add.s64 	%rd9, %rd8, -1;
	shl.b64 	%rd102, %rd8, 2;
	add.s64 	%rd103, %rd102, %rd1;
	add.s64 	%rd104, %rd90, %rd8;
	add.s64 	%rd220, %rd104, -1;
	ld.global.f32 	%f39, [%rd103+-4];
	mov.u64 	%rd196, %rd9;

BB17_4:
	sub.s64 	%rd105, %rd196, %rd7;
	bfe.s64 	%rd13, %rd105, 0, 62;
	mul.wide.s32 	%rd14, %r1, 16;
	bar.sync 	0;
	@%p6 bra 	BB17_25;

	add.s64 	%rd108, %rd14, 7;
	and.b64  	%rd15, %rd108, -16;
	ld.shared.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd202, %rd16;
	mov.u64 	%rd197, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd204, %rd197;
	setp.eq.s64	%p11, %rd16, %rd204;
	@%p11 bra 	BB17_9;

	mov.u64 	%rd203, %rd202;

BB17_7:
	mov.u64 	%rd199, %rd204;
	mov.u64 	%rd202, %rd203;
	mov.u64 	%rd203, %rd199;
	ld.shared.u8 	%rs31, [%rd197];
	and.b16  	%rs32, %rs31, 1;
	setp.eq.b16	%p12, %rs32, 1;
	not.pred 	%p13, %p12;
	ld.shared.u64 	%rd21, [%rd197];
	shr.u64 	%rd109, %rd21, 1;
	setp.lt.u64	%p14, %rd109, %rd15;
	or.pred  	%p15, %p13, %p14;
	@!%p15 bra 	BB17_9;
	bra.uni 	BB17_8;

BB17_8:
	add.s64 	%rd111, %rd197, %rd109;
	add.s64 	%rd197, %rd111, 16;
	add.s64 	%rd112, %rd203, %rd109;
	add.s64 	%rd204, %rd112, 16;
	setp.ne.s64	%p16, %rd204, %rd16;
	mov.u64 	%rd202, %rd203;
	@%p16 bra 	BB17_7;

BB17_9:
	setp.eq.s64	%p18, %rd202, %rd16;
	mov.pred 	%p56, 0;
	@%p18 bra 	BB17_11;

	ld.u64 	%rd114, [%rd202];
	shr.u64 	%rd115, %rd114, 1;
	add.s64 	%rd116, %rd202, %rd115;
	add.s64 	%rd208, %rd116, 16;
	setp.ne.s64	%p56, %rd208, %rd16;

BB17_11:
	@%p56 bra 	BB17_17;
	bra.uni 	BB17_12;

BB17_17:
	ld.u64 	%rd32, [%rd208];
	shr.u64 	%rd134, %rd32, 1;
	sub.s64 	%rd135, %rd134, %rd15;
	cvt.u16.u64	%rs47, %rd32;
	setp.lt.u64	%p22, %rd135, 16;
	@%p22 bra 	BB17_20;

	add.s64 	%rd33, %rd208, 16;
	add.s64 	%rd34, %rd33, %rd15;
	ld.u64 	%rd136, [%rd34];
	and.b64  	%rd137, %rd136, 1;
	mov.u64 	%rd138, 9223372036854775792;
	sub.s64 	%rd139, %rd138, %rd15;
	shl.b64 	%rd140, %rd139, 1;
	add.s64 	%rd141, %rd140, %rd32;
	and.b64  	%rd142, %rd141, -2;
	or.b64  	%rd143, %rd142, %rd137;
	st.u64 	[%rd34], %rd143;
	st.u64 	[%rd34+8], %rd208;
	cvt.u16.u64	%rs33, %rd141;
	or.b16  	%rs34, %rs33, 1;
	st.u8 	[%rd34], %rs34;
	ld.u64 	%rd144, [%rd208];
	and.b64  	%rd145, %rd144, 1;
	shl.b64 	%rd146, %rd15, 1;
	or.b64  	%rd147, %rd145, %rd146;
	st.u64 	[%rd208], %rd147;
	ld.u64 	%rd148, [%rd34];
	shr.u64 	%rd35, %rd148, 1;
	add.s64 	%rd149, %rd15, %rd35;
	add.s64 	%rd150, %rd149, %rd33;
	add.s64 	%rd151, %rd150, 16;
	ld.shared.u64 	%rd152, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p23, %rd151, %rd152;
	cvt.u16.u64	%rs35, %rd146;
	cvt.u16.u64	%rs36, %rd144;
	and.b16  	%rs37, %rs36, 1;
	or.b16  	%rs47, %rs37, %rs35;
	@%p23 bra 	BB17_20;

	st.u64 	[%rd150+24], %rd34;
	ld.u8 	%rs47, [%rd208];

BB17_20:
	and.b16  	%rs38, %rs47, 254;
	st.u8 	[%rd208], %rs38;
	bra.uni 	BB17_21;

BB17_12:
	mov.u64 	%rd118, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd119, %rd118;
	sub.s64 	%rd120, %rd15, %rd119;
	add.s64 	%rd121, %rd120, %rd16;
	add.s64 	%rd122, %rd121, 16;
	ld.shared.u64 	%rd123, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p19, %rd122, %rd123;
	mov.u64 	%rd206, -1;
	mov.u64 	%rd207, %rd16;
	@%p19 bra 	BB17_14;

	add.s64 	%rd124, %rd15, %rd16;
	add.s64 	%rd27, %rd124, 16;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd27;
	mov.u64 	%rd206, %rd27;
	mov.u64 	%rd207, %rd27;

BB17_14:
	mov.u64 	%rd28, %rd207;
	setp.eq.s64	%p20, %rd206, -1;
	@%p20 bra 	BB17_16;

	mov.u64 	%rd125, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd126, %rd125;
	sub.s64 	%rd127, %rd16, %rd126;
	add.s64 	%rd128, %rd125, %rd127;
	ld.shared.u64 	%rd129, [%rd128];
	and.b64  	%rd130, %rd129, 1;
	shl.b64 	%rd131, %rd15, 1;
	or.b64  	%rd132, %rd130, %rd131;
	st.shared.u64 	[%rd128], %rd132;
	st.shared.u64 	[%rd128+8], %rd202;
	st.shared.u8 	[%rd128], %rd131;

BB17_16:
	mov.u64 	%rd208, %rd16;
	setp.eq.s64	%p21, %rd16, %rd28;
	mov.u64 	%rd209, 0;
	@%p21 bra 	BB17_22;

BB17_21:
	add.s64 	%rd209, %rd208, 16;

BB17_22:
	mov.u64 	%rd210, %rd209;
	setp.ne.s64	%p24, %rd209, 0;
	@%p24 bra 	BB17_24;

	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd14;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd210, [retval0+0];
	
	//{
	}// Callseq End 8

BB17_24:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd210;

BB17_25:
	add.s64 	%rd42, %rd7, %rd90;
	bar.sync 	0;
	ld.shared.u64 	%rd43, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	cvt.s64.s32	%rd44, %r2;
	mov.f32 	%f34, 0f00000000;
	mov.u64 	%rd215, 0;
	mov.pred 	%p58, -1;
	mov.f32 	%f35, %f34;
	mov.u64 	%rd216, %rd215;
	mov.pred 	%p57, %p58;
	setp.ge.s64	%p27, %rd44, %rd13;
	@%p27 bra 	BB17_35;

	mov.u64 	%rd211, %rd44;
	mov.u32 	%r29, %r2;

BB17_27:
	mov.pred 	%p3, %p57;
	mov.u32 	%r4, %r29;
	mov.u64 	%rd45, %rd211;
	add.s64 	%rd157, %rd45, %rd7;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd159, %rd1, %rd158;
	add.s64 	%rd217, %rd42, %rd45;
	ld.global.f32 	%f36, [%rd159];
	@%p3 bra 	BB17_34;

	setp.lt.f32	%p28, %f35, %f36;
	@%p28 bra 	BB17_32;

	setp.lt.f32	%p29, %f36, %f35;
	@%p29 bra 	BB17_31;

	setp.lt.s64	%p30, %rd216, %rd217;
	@%p30 bra 	BB17_32;
	bra.uni 	BB17_31;

BB17_32:
	mov.u64 	%rd212, %rd216;
	mov.f32 	%f31, %f35;
	bra.uni 	BB17_33;

BB17_31:
	mov.u64 	%rd212, %rd217;
	mov.f32 	%f31, %f36;

BB17_33:
	mov.f32 	%f36, %f31;
	mov.u64 	%rd217, %rd212;

BB17_34:
	mov.f32 	%f35, %f36;
	mov.u64 	%rd216, %rd217;
	add.s32 	%r5, %r4, %r1;
	cvt.s64.s32	%rd55, %r5;
	setp.lt.s64	%p33, %rd55, %rd13;
	mov.pred 	%p58, 0;
	mov.pred 	%p57, %p58;
	mov.u64 	%rd211, %rd55;
	mov.u32 	%r29, %r5;
	mov.u64 	%rd215, %rd216;
	mov.f32 	%f34, %f35;
	@%p33 bra 	BB17_27;

BB17_35:
	shl.b64 	%rd160, %rd44, 4;
	add.s64 	%rd57, %rd43, %rd160;
	@%p58 bra 	BB17_37;

	st.f32 	[%rd57], %f34;
	st.u64 	[%rd57+8], %rd215;

BB17_37:
	bar.sync 	0;
	cvt.u32.u64	%r26, %rd13;
	min.s32 	%r6, %r26, %r1;
	setp.lt.s32	%p34, %r6, 2;
	@%p34 bra 	BB17_46;

	not.b32 	%r7, %r2;
	mov.u32 	%r30, %r6;

BB17_39:
	mov.u32 	%r8, %r30;
	shr.s32 	%r9, %r8, 1;
	setp.ge.s32	%p35, %r2, %r9;
	@%p35 bra 	BB17_45;

	ld.u64 	%rd218, [%rd57+8];
	ld.f32 	%f16, [%rd57];
	mov.f32 	%f37, %f16;
	add.s32 	%r27, %r8, %r7;
	mul.wide.s32 	%rd161, %r27, 16;
	add.s64 	%rd59, %rd43, %rd161;
	ld.f32 	%f15, [%rd59];
	setp.lt.f32	%p36, %f16, %f15;
	@%p36 bra 	BB17_44;

	setp.lt.f32	%p37, %f15, %f16;
	@%p37 bra 	BB17_43;

	ld.u64 	%rd162, [%rd59+8];
	setp.lt.s64	%p38, %rd218, %rd162;
	@%p38 bra 	BB17_44;

BB17_43:
	ld.u64 	%rd218, [%rd59+8];
	ld.f32 	%f37, [%rd59];

BB17_44:
	st.f32 	[%rd57], %f37;
	st.u64 	[%rd57+8], %rd218;

BB17_45:
	bar.sync 	0;
	sub.s32 	%r10, %r8, %r9;
	setp.gt.s32	%p39, %r10, 1;
	mov.u32 	%r30, %r10;
	@%p39 bra 	BB17_39;

BB17_46:
	bar.sync 	0;
	setp.lt.s32	%p40, %r6, 1;
	@%p40 bra 	BB17_53;

	ld.f32 	%f20, [%rd43];
	setp.lt.f32	%p41, %f39, %f20;
	@%p41 bra 	BB17_51;

	setp.lt.f32	%p42, %f20, %f39;
	@%p42 bra 	BB17_50;

	ld.u64 	%rd163, [%rd43+8];
	setp.lt.s64	%p43, %rd220, %rd163;
	@%p43 bra 	BB17_51;
	bra.uni 	BB17_50;

BB17_51:
	mov.u64 	%rd219, %rd220;
	mov.f32 	%f38, %f39;
	bra.uni 	BB17_52;

BB17_50:
	ld.u64 	%rd219, [%rd43+8];
	ld.f32 	%f38, [%rd43];

BB17_52:
	mov.f32 	%f39, %f38;
	mov.u64 	%rd220, %rd219;

BB17_53:
	bar.sync 	0;
	@%p6 bra 	BB17_69;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd43; 
	    selp.u32 %r28, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p45, %r28, 0;
	@%p45 bra 	BB17_68;

	mov.u64 	%rd165, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd166, %rd165;
	sub.s64 	%rd71, %rd43, %rd166;
	setp.eq.s64	%p46, %rd43, 0;
	@%p46 bra 	BB17_69;

	add.s64 	%rd167, %rd71, -16;
	add.s64 	%rd169, %rd165, %rd167;
	add.s64 	%rd73, %rd166, %rd167;
	ld.shared.u8 	%rs39, [%rd169];
	or.b16  	%rs40, %rs39, 1;
	st.shared.u8 	[%rd169], %rs40;
	ld.shared.u64 	%rd74, [%rd169+8];
	setp.eq.s64	%p47, %rd74, 0;
	mov.u64 	%rd224, %rd73;
	@%p47 bra 	BB17_62;

	mov.u64 	%rd75, %rd73;
	ld.u8 	%rs41, [%rd74];
	and.b16  	%rs42, %rs41, 1;
	setp.eq.b16	%p48, %rs42, 1;
	mov.u64 	%rd224, %rd75;
	@!%p48 bra 	BB17_62;
	bra.uni 	BB17_58;

BB17_58:
	ld.u64 	%rd77, [%rd74];
	shr.u64 	%rd78, %rd77, 1;
	add.s64 	%rd79, %rd74, 16;
	add.s64 	%rd80, %rd79, %rd78;
	ld.shared.u64 	%rd171, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p49, %rd80, %rd171;
	mov.u64 	%rd224, %rd74;
	@%p49 bra 	BB17_62;

	ld.u8 	%rs43, [%rd80];
	and.b16  	%rs44, %rs43, 1;
	setp.eq.b16	%p50, %rs44, 1;
	mov.u64 	%rd221, %rd74;
	mov.u64 	%rd224, %rd221;
	@!%p50 bra 	BB17_62;
	bra.uni 	BB17_60;

BB17_60:
	ld.u64 	%rd172, [%rd80];
	shr.u64 	%rd173, %rd172, 1;
	add.s64 	%rd174, %rd173, %rd78;
	add.s64 	%rd175, %rd174, 16;
	shl.b64 	%rd176, %rd175, 1;
	and.b64  	%rd177, %rd77, 1;
	or.b64  	%rd178, %rd176, %rd177;
	st.u64 	[%rd74], %rd178;
	and.b64  	%rd81, %rd175, 9223372036854775807;
	add.s64 	%rd179, %rd79, %rd81;
	ld.shared.u64 	%rd180, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p51, %rd179, %rd180;
	mov.u64 	%rd222, %rd74;
	mov.u64 	%rd224, %rd222;
	@%p51 bra 	BB17_62;

	add.s64 	%rd181, %rd81, %rd79;
	st.u64 	[%rd181+8], %rd74;
	mov.u64 	%rd224, %rd74;

BB17_62:
	ld.u64 	%rd84, [%rd224];
	shr.u64 	%rd85, %rd84, 1;
	add.s64 	%rd86, %rd224, 16;
	add.s64 	%rd87, %rd86, %rd85;
	ld.shared.u64 	%rd182, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p52, %rd87, %rd182;
	@%p52 bra 	BB17_66;

	ld.u8 	%rs45, [%rd87];
	and.b16  	%rs46, %rs45, 1;
	setp.eq.b16	%p53, %rs46, 1;
	@!%p53 bra 	BB17_69;
	bra.uni 	BB17_64;

BB17_64:
	ld.u64 	%rd183, [%rd87];
	shr.u64 	%rd184, %rd183, 1;
	add.s64 	%rd185, %rd184, %rd85;
	add.s64 	%rd186, %rd185, 16;
	shl.b64 	%rd187, %rd186, 1;
	and.b64  	%rd188, %rd84, 1;
	or.b64  	%rd189, %rd187, %rd188;
	st.u64 	[%rd224], %rd189;
	and.b64  	%rd88, %rd186, 9223372036854775807;
	add.s64 	%rd190, %rd86, %rd88;
	ld.shared.u64 	%rd191, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p54, %rd190, %rd191;
	@%p54 bra 	BB17_69;

	add.s64 	%rd192, %rd88, %rd86;
	st.u64 	[%rd192+8], %rd224;
	bra.uni 	BB17_69;

BB17_68:
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd43;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 9

BB17_69:
	setp.eq.s32	%p5, %r2, 0;
	bar.sync 	0;
	@!%p5 bra 	BB17_71;
	bra.uni 	BB17_70;

BB17_70:
	cvta.to.global.u64 	%rd193, %rd94;
	shl.b64 	%rd194, %rd6, 4;
	add.s64 	%rd195, %rd193, %rd194;
	st.global.f32 	[%rd195], %f39;
	st.global.u64 	[%rd195+8], %rd220;

BB17_71:
	ret;

BB17_66:
	setp.lt.u64	%p55, %rd87, %rd224;
	@%p55 bra 	BB17_69;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd224;
	bra.uni 	BB17_69;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<59>;
	.reg .b16 	%rs<48>;
	.reg .f32 	%f<35>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<204>;


	ld.param.v2.u32 	{%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd81, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd80, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd79, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerINSG_IflNS_9null_typeESM_SM_SM_SM_SM_SM_SM_EENS2_3tagENS_11use_defaultESP_EEEESR_SR_NS0_6detail7generic6detail21min_element_reductionIflNS_4lessIfEEEESM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	setp.ne.s32	%p6, %r2, 0;
	mov.u64 	%rd82, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd83, %rd82;
	setp.eq.s64	%p7, %rd83, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB18_2;

	cvt.s64.s32	%rd84, %r20;
	mov.u32 	%r23, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r23;
	mov.u64 	%rd85, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd86, %rd85;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd86;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd84;

BB18_2:
	cvta.to.global.u64 	%rd3, %rd80;
	bar.sync 	0;
	ld.global.u64 	%rd198, [%rd3+-8];
	ld.global.f32 	%f33, [%rd3+-16];
	add.s64 	%rd87, %rd80, -16;
	sub.s64 	%rd88, %rd87, %rd79;
	shr.s64 	%rd5, %rd88, 4;
	mul.wide.s32 	%rd6, %r1, 16;
	bar.sync 	0;
	@%p6 bra 	BB18_23;

	add.s64 	%rd91, %rd6, 7;
	and.b64  	%rd7, %rd91, -16;
	ld.shared.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd181, %rd8;
	mov.u64 	%rd176, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd183, %rd176;
	setp.eq.s64	%p10, %rd8, %rd183;
	@%p10 bra 	BB18_7;

	mov.u64 	%rd182, %rd181;

BB18_5:
	mov.u64 	%rd178, %rd183;
	mov.u64 	%rd181, %rd182;
	mov.u64 	%rd182, %rd178;
	ld.shared.u8 	%rs31, [%rd176];
	and.b16  	%rs32, %rs31, 1;
	setp.eq.b16	%p11, %rs32, 1;
	not.pred 	%p12, %p11;
	ld.shared.u64 	%rd13, [%rd176];
	shr.u64 	%rd92, %rd13, 1;
	setp.lt.u64	%p13, %rd92, %rd7;
	or.pred  	%p14, %p12, %p13;
	@!%p14 bra 	BB18_7;
	bra.uni 	BB18_6;

BB18_6:
	add.s64 	%rd94, %rd176, %rd92;
	add.s64 	%rd176, %rd94, 16;
	add.s64 	%rd95, %rd182, %rd92;
	add.s64 	%rd183, %rd95, 16;
	setp.ne.s64	%p15, %rd183, %rd8;
	mov.u64 	%rd181, %rd182;
	@%p15 bra 	BB18_5;

BB18_7:
	setp.eq.s64	%p17, %rd181, %rd8;
	mov.pred 	%p56, 0;
	@%p17 bra 	BB18_9;

	ld.u64 	%rd97, [%rd181];
	shr.u64 	%rd98, %rd97, 1;
	add.s64 	%rd99, %rd181, %rd98;
	add.s64 	%rd187, %rd99, 16;
	setp.ne.s64	%p56, %rd187, %rd8;

BB18_9:
	@%p56 bra 	BB18_15;
	bra.uni 	BB18_10;

BB18_15:
	ld.u64 	%rd24, [%rd187];
	shr.u64 	%rd117, %rd24, 1;
	sub.s64 	%rd118, %rd117, %rd7;
	cvt.u16.u64	%rs47, %rd24;
	setp.lt.u64	%p21, %rd118, 16;
	@%p21 bra 	BB18_18;

	add.s64 	%rd25, %rd187, 16;
	add.s64 	%rd26, %rd25, %rd7;
	ld.u64 	%rd119, [%rd26];
	and.b64  	%rd120, %rd119, 1;
	mov.u64 	%rd121, 9223372036854775792;
	sub.s64 	%rd122, %rd121, %rd7;
	shl.b64 	%rd123, %rd122, 1;
	add.s64 	%rd124, %rd123, %rd24;
	and.b64  	%rd125, %rd124, -2;
	or.b64  	%rd126, %rd125, %rd120;
	st.u64 	[%rd26], %rd126;
	st.u64 	[%rd26+8], %rd187;
	cvt.u16.u64	%rs33, %rd124;
	or.b16  	%rs34, %rs33, 1;
	st.u8 	[%rd26], %rs34;
	ld.u64 	%rd127, [%rd187];
	and.b64  	%rd128, %rd127, 1;
	shl.b64 	%rd129, %rd7, 1;
	or.b64  	%rd130, %rd128, %rd129;
	st.u64 	[%rd187], %rd130;
	ld.u64 	%rd131, [%rd26];
	shr.u64 	%rd27, %rd131, 1;
	add.s64 	%rd132, %rd7, %rd27;
	add.s64 	%rd133, %rd132, %rd25;
	add.s64 	%rd134, %rd133, 16;
	ld.shared.u64 	%rd135, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p22, %rd134, %rd135;
	cvt.u16.u64	%rs35, %rd129;
	cvt.u16.u64	%rs36, %rd127;
	and.b16  	%rs37, %rs36, 1;
	or.b16  	%rs47, %rs37, %rs35;
	@%p22 bra 	BB18_18;

	st.u64 	[%rd133+24], %rd26;
	ld.u8 	%rs47, [%rd187];

BB18_18:
	and.b16  	%rs38, %rs47, 254;
	st.u8 	[%rd187], %rs38;
	bra.uni 	BB18_19;

BB18_10:
	mov.u64 	%rd101, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd102, %rd101;
	sub.s64 	%rd103, %rd7, %rd102;
	add.s64 	%rd104, %rd103, %rd8;
	add.s64 	%rd105, %rd104, 16;
	ld.shared.u64 	%rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p18, %rd105, %rd106;
	mov.u64 	%rd185, -1;
	mov.u64 	%rd186, %rd8;
	@%p18 bra 	BB18_12;

	add.s64 	%rd107, %rd7, %rd8;
	add.s64 	%rd19, %rd107, 16;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd19;
	mov.u64 	%rd185, %rd19;
	mov.u64 	%rd186, %rd19;

BB18_12:
	mov.u64 	%rd20, %rd186;
	setp.eq.s64	%p19, %rd185, -1;
	@%p19 bra 	BB18_14;

	mov.u64 	%rd108, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd109, %rd108;
	sub.s64 	%rd110, %rd8, %rd109;
	add.s64 	%rd111, %rd108, %rd110;
	ld.shared.u64 	%rd112, [%rd111];
	and.b64  	%rd113, %rd112, 1;
	shl.b64 	%rd114, %rd7, 1;
	or.b64  	%rd115, %rd113, %rd114;
	st.shared.u64 	[%rd111], %rd115;
	st.shared.u64 	[%rd111+8], %rd181;
	st.shared.u8 	[%rd111], %rd114;

BB18_14:
	mov.u64 	%rd187, %rd8;
	setp.eq.s64	%p20, %rd8, %rd20;
	mov.u64 	%rd188, 0;
	@%p20 bra 	BB18_20;

BB18_19:
	add.s64 	%rd188, %rd187, 16;

BB18_20:
	mov.u64 	%rd189, %rd188;
	setp.ne.s64	%p23, %rd188, 0;
	@%p23 bra 	BB18_22;

	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd189, [retval0+0];
	
	//{
	}// Callseq End 10

BB18_22:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd189;

BB18_23:
	cvta.to.global.u64 	%rd34, %rd79;
	bar.sync 	0;
	ld.shared.u64 	%rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm1EEELm0EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	cvt.s64.s32	%rd36, %r2;
	mov.f32 	%f29, 0f00000000;
	mov.u64 	%rd194, 0;
	mov.pred 	%p58, -1;
	mov.f32 	%f30, %f29;
	mov.u64 	%rd195, %rd194;
	mov.pred 	%p57, %p58;
	setp.ge.s64	%p26, %rd36, %rd5;
	@%p26 bra 	BB18_31;

	mov.u64 	%rd190, %rd36;
	mov.u32 	%r27, %r2;

BB18_25:
	mov.pred 	%p3, %p57;
	mov.u32 	%r3, %r27;
	mov.u64 	%rd37, %rd190;
	shl.b64 	%rd140, %rd37, 4;
	add.s64 	%rd141, %rd34, %rd140;
	ld.global.u64 	%rd196, [%rd141+8];
	ld.global.f32 	%f31, [%rd141];
	mov.u64 	%rd191, %rd196;
	mov.f32 	%f26, %f31;
	@%p3 bra 	BB18_30;

	setp.lt.f32	%p27, %f30, %f31;
	@%p27 bra 	BB18_28;

	setp.geu.f32	%p28, %f31, %f30;
	setp.lt.s64	%p29, %rd195, %rd196;
	and.pred  	%p30, %p28, %p29;
	@!%p30 bra 	BB18_29;
	bra.uni 	BB18_28;

BB18_28:
	mov.u64 	%rd191, %rd195;
	mov.f32 	%f26, %f30;

BB18_29:
	mov.f32 	%f31, %f26;
	mov.u64 	%rd196, %rd191;

BB18_30:
	mov.f32 	%f30, %f31;
	mov.u64 	%rd195, %rd196;
	add.s32 	%r4, %r3, %r1;
	cvt.s64.s32	%rd46, %r4;
	setp.lt.s64	%p33, %rd46, %rd5;
	mov.pred 	%p58, 0;
	mov.pred 	%p57, %p58;
	mov.u64 	%rd190, %rd46;
	mov.u32 	%r27, %r4;
	mov.u64 	%rd194, %rd195;
	mov.f32 	%f29, %f30;
	@%p33 bra 	BB18_25;

BB18_31:
	shl.b64 	%rd142, %rd36, 4;
	add.s64 	%rd48, %rd35, %rd142;
	@%p58 bra 	BB18_33;

	st.f32 	[%rd48], %f29;
	st.u64 	[%rd48+8], %rd194;

BB18_33:
	bar.sync 	0;
	cvt.u32.u64	%r24, %rd5;
	min.s32 	%r5, %r24, %r1;
	setp.lt.s32	%p34, %r5, 2;
	@%p34 bra 	BB18_42;

	not.b32 	%r6, %r2;
	mov.u32 	%r28, %r5;

BB18_35:
	mov.u32 	%r7, %r28;
	shr.s32 	%r8, %r7, 1;
	setp.ge.s32	%p35, %r2, %r8;
	@%p35 bra 	BB18_41;

	ld.u64 	%rd197, [%rd48+8];
	ld.f32 	%f13, [%rd48];
	mov.f32 	%f32, %f13;
	add.s32 	%r25, %r7, %r6;
	mul.wide.s32 	%rd143, %r25, 16;
	add.s64 	%rd50, %rd35, %rd143;
	ld.f32 	%f12, [%rd50];
	setp.lt.f32	%p36, %f13, %f12;
	@%p36 bra 	BB18_40;

	setp.lt.f32	%p37, %f12, %f13;
	@%p37 bra 	BB18_39;

	ld.u64 	%rd144, [%rd50+8];
	setp.lt.s64	%p38, %rd197, %rd144;
	@%p38 bra 	BB18_40;

BB18_39:
	ld.u64 	%rd197, [%rd50+8];
	ld.f32 	%f32, [%rd50];

BB18_40:
	st.f32 	[%rd48], %f32;
	st.u64 	[%rd48+8], %rd197;

BB18_41:
	bar.sync 	0;
	sub.s32 	%r9, %r7, %r8;
	setp.gt.s32	%p39, %r9, 1;
	mov.u32 	%r28, %r9;
	@%p39 bra 	BB18_35;

BB18_42:
	bar.sync 	0;
	mov.f32 	%f34, %f33;
	mov.u64 	%rd199, %rd198;
	setp.lt.s32	%p40, %r5, 1;
	@%p40 bra 	BB18_48;

	ld.f32 	%f18, [%rd35];
	setp.lt.f32	%p41, %f33, %f18;
	@%p41 bra 	BB18_47;

	setp.lt.f32	%p42, %f18, %f33;
	@%p42 bra 	BB18_46;

	ld.u64 	%rd145, [%rd35+8];
	setp.lt.s64	%p43, %rd198, %rd145;
	@%p43 bra 	BB18_47;

BB18_46:
	ld.u64 	%rd198, [%rd35+8];
	ld.f32 	%f33, [%rd35];

BB18_47:
	mov.f32 	%f34, %f33;
	mov.u64 	%rd199, %rd198;

BB18_48:
	bar.sync 	0;
	@%p6 bra 	BB18_64;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd35; 
	    selp.u32 %r26, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p45, %r26, 0;
	@%p45 bra 	BB18_63;

	mov.u64 	%rd147, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd148, %rd147;
	sub.s64 	%rd61, %rd35, %rd148;
	setp.eq.s64	%p46, %rd35, 0;
	@%p46 bra 	BB18_64;

	add.s64 	%rd149, %rd61, -16;
	add.s64 	%rd151, %rd147, %rd149;
	add.s64 	%rd63, %rd148, %rd149;
	ld.shared.u8 	%rs39, [%rd151];
	or.b16  	%rs40, %rs39, 1;
	st.shared.u8 	[%rd151], %rs40;
	ld.shared.u64 	%rd64, [%rd151+8];
	setp.eq.s64	%p47, %rd64, 0;
	mov.u64 	%rd203, %rd63;
	@%p47 bra 	BB18_57;

	mov.u64 	%rd65, %rd63;
	ld.u8 	%rs41, [%rd64];
	and.b16  	%rs42, %rs41, 1;
	setp.eq.b16	%p48, %rs42, 1;
	mov.u64 	%rd203, %rd65;
	@!%p48 bra 	BB18_57;
	bra.uni 	BB18_53;

BB18_53:
	ld.u64 	%rd67, [%rd64];
	shr.u64 	%rd68, %rd67, 1;
	add.s64 	%rd69, %rd64, 16;
	add.s64 	%rd70, %rd69, %rd68;
	ld.shared.u64 	%rd153, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p49, %rd70, %rd153;
	mov.u64 	%rd203, %rd64;
	@%p49 bra 	BB18_57;

	ld.u8 	%rs43, [%rd70];
	and.b16  	%rs44, %rs43, 1;
	setp.eq.b16	%p50, %rs44, 1;
	mov.u64 	%rd200, %rd64;
	mov.u64 	%rd203, %rd200;
	@!%p50 bra 	BB18_57;
	bra.uni 	BB18_55;

BB18_55:
	ld.u64 	%rd154, [%rd70];
	shr.u64 	%rd155, %rd154, 1;
	add.s64 	%rd156, %rd155, %rd68;
	add.s64 	%rd157, %rd156, 16;
	shl.b64 	%rd158, %rd157, 1;
	and.b64  	%rd159, %rd67, 1;
	or.b64  	%rd160, %rd158, %rd159;
	st.u64 	[%rd64], %rd160;
	and.b64  	%rd71, %rd157, 9223372036854775807;
	add.s64 	%rd161, %rd69, %rd71;
	ld.shared.u64 	%rd162, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p51, %rd161, %rd162;
	mov.u64 	%rd201, %rd64;
	mov.u64 	%rd203, %rd201;
	@%p51 bra 	BB18_57;

	add.s64 	%rd163, %rd71, %rd69;
	st.u64 	[%rd163+8], %rd64;
	mov.u64 	%rd203, %rd64;

BB18_57:
	ld.u64 	%rd74, [%rd203];
	shr.u64 	%rd75, %rd74, 1;
	add.s64 	%rd76, %rd203, 16;
	add.s64 	%rd77, %rd76, %rd75;
	ld.shared.u64 	%rd164, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p52, %rd77, %rd164;
	@%p52 bra 	BB18_61;

	ld.u8 	%rs45, [%rd77];
	and.b16  	%rs46, %rs45, 1;
	setp.eq.b16	%p53, %rs46, 1;
	@!%p53 bra 	BB18_64;
	bra.uni 	BB18_59;

BB18_59:
	ld.u64 	%rd165, [%rd77];
	shr.u64 	%rd166, %rd165, 1;
	add.s64 	%rd167, %rd166, %rd75;
	add.s64 	%rd168, %rd167, 16;
	shl.b64 	%rd169, %rd168, 1;
	and.b64  	%rd170, %rd74, 1;
	or.b64  	%rd171, %rd169, %rd170;
	st.u64 	[%rd203], %rd171;
	and.b64  	%rd78, %rd168, 9223372036854775807;
	add.s64 	%rd172, %rd76, %rd78;
	ld.shared.u64 	%rd173, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p54, %rd172, %rd173;
	@%p54 bra 	BB18_64;

	add.s64 	%rd174, %rd78, %rd76;
	st.u64 	[%rd174+8], %rd203;
	bra.uni 	BB18_64;

BB18_63:
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 11

BB18_64:
	setp.eq.s32	%p5, %r2, 0;
	bar.sync 	0;
	@!%p5 bra 	BB18_66;
	bra.uni 	BB18_65;

BB18_65:
	cvta.to.global.u64 	%rd175, %rd81;
	st.global.f32 	[%rd175], %f34;
	st.global.u64 	[%rd175+8], %rd199;

BB18_66:
	ret;

BB18_61:
	setp.lt.u64	%p55, %rd77, %rd203;
	@%p55 bra 	BB18_64;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd203;
	bra.uni 	BB18_64;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<22>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB19_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB19_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB19_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.u32 	%rd17, %r26, 8;
	add.s64 	%rd21, %rd15, %rd17;
	add.s64 	%rd20, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;
	shl.b64 	%rd19, %rd3, 3;

BB19_4:
	ld.global.u64 	%rd18, [%rd21];
	st.global.u64 	[%rd20], %rd18;
	add.s64 	%rd21, %rd21, %rd19;
	add.s64 	%rd20, %rd20, %rd19;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB19_4;

BB19_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB20_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB20_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd25, %r21;
	mul.wide.s32 	%rd22, %r21, 8;
	add.s64 	%rd27, %rd1, %rd22;
	add.s64 	%rd26, %rd2, %rd22;
	setp.ge.s64	%p4, %rd25, %rd16;
	@%p4 bra 	BB20_4;

BB20_3:
	ld.global.u64 	%rd23, [%rd27];
	st.global.u64 	[%rd26], %rd23;
	shl.b64 	%rd24, %rd4, 3;
	add.s64 	%rd27, %rd27, %rd24;
	add.s64 	%rd26, %rd26, %rd24;
	add.s64 	%rd25, %rd25, %rd4;
	setp.lt.s64	%p5, %rd25, %rd16;
	@%p5 bra 	BB20_3;

BB20_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
	.local .align 8 .b8 	__local_depot21[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<205>;
	.reg .b16 	%rs<39>;
	.reg .b32 	%r<76>;
	.reg .b64 	%rd<678>;
	// demoted variable
	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result;

	mov.u64 	%rd677, __local_depot21;
	cvta.local.u64 	%SP, %rd677;
	ld.param.v2.u32 	{%r25, %r26}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd287, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd288, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
	cvta.to.global.u64 	%rd2, %rd1;
	cvta.to.global.u64 	%rd3, %rd288;
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p26, %r1, 0;
	mov.u64 	%rd289, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd290, %rd289;
	setp.eq.s64	%p27, %rd290, 0;
	or.pred  	%p28, %p26, %p27;
	@%p28 bra 	BB21_2;

	cvt.s64.s32	%rd291, %r25;
	mov.u32 	%r29, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r29;
	mov.u64 	%rd292, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd293, %rd292;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd293;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd291;

BB21_2:
	bar.sync 	0;
	bfe.s64 	%rd294, %rd287, 0, 61;
	setp.lt.s64	%p29, %rd294, 1;
	@%p29 bra 	BB21_288;

	ld.global.u64 	%rd662, [%rd2];
	bar.sync 	0;
	@%p26 bra 	BB21_5;

	st.global.u64 	[%rd3], %rd662;

BB21_5:
	setp.eq.s32	%p1, %r1, 0;
	bar.sync 	0;
	@!%p1 bra 	BB21_26;
	bra.uni 	BB21_6;

BB21_6:
	ld.shared.u64 	%rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd564, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd571, %rd564;
	setp.eq.s64	%p31, %rd6, %rd571;
	mov.u64 	%rd569, %rd6;
	@%p31 bra 	BB21_10;

	mov.u64 	%rd570, %rd569;

BB21_8:
	mov.u64 	%rd566, %rd571;
	mov.u64 	%rd569, %rd570;
	mov.u64 	%rd570, %rd566;
	ld.shared.u8 	%rs23, [%rd564];
	and.b16  	%rs24, %rs23, 1;
	setp.eq.b16	%p32, %rs24, 1;
	not.pred 	%p33, %p32;
	ld.shared.u64 	%rd11, [%rd564];
	setp.lt.u64	%p34, %rd11, 24576;
	or.pred  	%p35, %p33, %p34;
	@!%p35 bra 	BB21_10;
	bra.uni 	BB21_9;

BB21_9:
	shr.u64 	%rd297, %rd11, 1;
	add.s64 	%rd298, %rd564, %rd297;
	add.s64 	%rd564, %rd298, 16;
	add.s64 	%rd299, %rd570, %rd297;
	add.s64 	%rd571, %rd299, 16;
	setp.ne.s64	%p36, %rd571, %rd6;
	mov.u64 	%rd569, %rd570;
	@%p36 bra 	BB21_8;

BB21_10:
	setp.eq.s64	%p38, %rd569, %rd6;
	mov.pred 	%p204, 0;
	@%p38 bra 	BB21_12;

	ld.u64 	%rd301, [%rd569];
	shr.u64 	%rd302, %rd301, 1;
	add.s64 	%rd303, %rd569, %rd302;
	add.s64 	%rd575, %rd303, 16;
	setp.ne.s64	%p204, %rd575, %rd6;

BB21_12:
	@%p204 bra 	BB21_18;
	bra.uni 	BB21_13;

BB21_18:
	ld.u64 	%rd22, [%rd575];
	and.b64  	%rd318, %rd22, -32;
	setp.eq.s64	%p42, %rd318, 24576;
	cvt.u16.u64	%rs38, %rd22;
	@%p42 bra 	BB21_21;

	add.s64 	%rd23, %rd575, 16;
	ld.u64 	%rd319, [%rd575+12304];
	and.b64  	%rd320, %rd319, 1;
	add.s64 	%rd321, %rd22, -24608;
	and.b64  	%rd322, %rd321, -2;
	or.b64  	%rd323, %rd320, %rd322;
	st.u64 	[%rd575+12304], %rd323;
	st.u64 	[%rd575+12312], %rd575;
	cvt.u16.u64	%rs26, %rd321;
	or.b16  	%rs27, %rs26, 1;
	and.b64  	%rd324, %rd22, 1;
	or.b64  	%rd325, %rd324, 24576;
	st.u64 	[%rd575], %rd325;
	st.u8 	[%rd575+12304], %rs27;
	ld.u64 	%rd326, [%rd575+12304];
	shr.u64 	%rd24, %rd326, 1;
	add.s64 	%rd327, %rd24, %rd23;
	add.s64 	%rd328, %rd327, 12304;
	ld.shared.u64 	%rd329, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p43, %rd328, %rd329;
	cvt.u16.u64	%rs28, %rd22;
	and.b16  	%rs38, %rs28, 1;
	@%p43 bra 	BB21_21;

	add.s64 	%rd330, %rd23, 12288;
	st.u64 	[%rd327+12312], %rd330;
	ld.u8 	%rs38, [%rd575];

BB21_21:
	and.b16  	%rs29, %rs38, 254;
	st.u8 	[%rd575], %rs29;
	bra.uni 	BB21_22;

BB21_13:
	mov.u64 	%rd305, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd306, %rd305;
	sub.s64 	%rd307, %rd6, %rd306;
	add.s64 	%rd308, %rd307, 12304;
	ld.shared.u64 	%rd309, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p39, %rd308, %rd309;
	mov.u64 	%rd573, -1;
	mov.u64 	%rd574, %rd6;
	@%p39 bra 	BB21_15;

	add.s64 	%rd17, %rd6, 12304;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd17;
	mov.u64 	%rd573, %rd17;
	mov.u64 	%rd574, %rd17;

BB21_15:
	mov.u64 	%rd18, %rd574;
	setp.eq.s64	%p40, %rd573, -1;
	@%p40 bra 	BB21_17;

	mov.u64 	%rd310, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd311, %rd310;
	sub.s64 	%rd312, %rd6, %rd311;
	add.s64 	%rd313, %rd310, %rd312;
	ld.shared.u64 	%rd314, [%rd313];
	and.b64  	%rd315, %rd314, 1;
	or.b64  	%rd316, %rd315, 24576;
	st.shared.u64 	[%rd313], %rd316;
	st.shared.u64 	[%rd313+8], %rd569;
	mov.u16 	%rs25, 0;
	st.shared.u8 	[%rd313], %rs25;

BB21_17:
	mov.u64 	%rd575, %rd6;
	setp.eq.s64	%p41, %rd6, %rd18;
	mov.u64 	%rd576, 0;
	@%p41 bra 	BB21_23;

BB21_22:
	add.s64 	%rd576, %rd575, 16;

BB21_23:
	mov.u64 	%rd577, %rd576;
	setp.ne.s64	%p44, %rd576, 0;
	@%p44 bra 	BB21_25;

	mov.u64 	%rd332, 12288;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd332;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd577, [retval0+0];
	
	//{
	}// Callseq End 12

BB21_25:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd577;

BB21_26:
	shl.b64 	%rd333, %rd287, 3;
	add.s64 	%rd31, %rd1, %rd333;
	add.s64 	%rd606, %rd2, 8;
	add.s64 	%rd599, %rd1, 8;
	add.s64 	%rd672, %rd3, 8;
	bar.sync 	0;
	ld.shared.u64 	%rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd35; 
	    selp.u32 %r30, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p45, %r30, 0;
	mov.u64 	%rd336, 8;
	sub.s64 	%rd36, %rd336, %rd333;
	add.u64 	%rd337, %SP, 0;
	cvta.to.local.u64 	%rd37, %rd337;
	@%p45 bra 	BB21_149;

	setp.gt.s64	%p46, %rd36, -1;
	@%p46 bra 	BB21_271;

	mov.u64 	%rd338, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd339, %rd338;
	sub.s64 	%rd340, %rd35, %rd339;
	add.s64 	%rd341, %rd338, %rd340;
	mov.u64 	%rd578, %rd599;
	cvt.s64.s32	%rd39, %r1;
	mul.wide.s32 	%rd342, %r1, 8;
	add.s64 	%rd40, %rd341, %rd342;
	mul.lo.s32 	%r31, %r1, 3;
	mul.wide.s32 	%rd343, %r31, 8;
	add.s64 	%rd41, %rd341, %rd343;
	add.s32 	%r32, %r1, 1024;
	cvt.s64.s32	%rd42, %r32;

BB21_29:
	mov.u64 	%rd667, %rd672;
	mov.u64 	%rd47, %rd667;
	mov.u64 	%rd44, %rd662;
	mov.u64 	%rd601, %rd606;
	mov.u64 	%rd46, %rd601;
	mov.u64 	%rd594, %rd599;
	mov.u64 	%rd45, %rd594;
	mov.u64 	%rd43, %rd578;
	sub.s64 	%rd344, %rd31, %rd43;
	shr.u64 	%rd345, %rd344, 3;
	cvt.u32.u64	%r33, %rd345;
	mov.u32 	%r34, 1536;
	min.s32 	%r2, %r33, %r34;
	setp.eq.s32	%p47, %r2, 1536;
	@%p47 bra 	BB21_41;
	bra.uni 	BB21_30;

BB21_41:
	shl.b64 	%rd360, %rd39, 3;
	add.s64 	%rd361, %rd46, %rd360;
	ld.global.u64 	%rd362, [%rd361];
	ld.global.u64 	%rd363, [%rd361+4096];
	ld.global.u64 	%rd364, [%rd361+8192];
	st.shared.u64 	[%rd40], %rd362;
	st.shared.u64 	[%rd40+4096], %rd363;
	st.shared.u64 	[%rd40+8192], %rd364;
	mov.u64 	%rd581, 1536;
	bra.uni 	BB21_42;

BB21_30:
	cvt.s64.s32	%rd581, %r2;
	setp.lt.s32	%p48, %r2, 1;
	@%p48 bra 	BB21_42;

	shl.b64 	%rd346, %rd581, 3;
	add.s64 	%rd49, %rd45, %rd346;
	mov.u64 	%rd579, %rd45;
	mov.u64 	%rd580, %rd341;
	mov.u64 	%rd598, %rd45;
	mov.u64 	%rd605, %rd46;

BB21_32:
	mov.u64 	%rd55, %rd605;
	mov.u64 	%rd54, %rd598;
	mov.u64 	%rd53, %rd580;
	mov.u64 	%rd52, %rd579;
	sub.s64 	%rd56, %rd49, %rd52;
	setp.gt.s64	%p49, %rd56, 12280;
	shl.b64 	%rd350, %rd39, 3;
	add.s64 	%rd57, %rd55, %rd350;
	add.s64 	%rd58, %rd53, %rd350;
	@%p49 bra 	BB21_39;
	bra.uni 	BB21_33;

BB21_39:
	ld.global.u64 	%rd355, [%rd57];
	ld.global.u64 	%rd356, [%rd57+4096];
	ld.global.u64 	%rd357, [%rd57+8192];
	st.shared.u64 	[%rd58], %rd355;
	st.shared.u64 	[%rd58+4096], %rd356;
	st.shared.u64 	[%rd58+8192], %rd357;
	bra.uni 	BB21_40;

BB21_33:
	shr.s64 	%rd59, %rd56, 3;
	setp.ge.s64	%p50, %rd39, %rd59;
	@%p50 bra 	BB21_35;

	ld.global.u64 	%rd351, [%rd57];
	st.shared.u64 	[%rd58], %rd351;

BB21_35:
	add.s32 	%r35, %r1, 512;
	cvt.s64.s32	%rd352, %r35;
	setp.ge.s64	%p51, %rd352, %rd59;
	@%p51 bra 	BB21_37;

	ld.global.u64 	%rd353, [%rd57+4096];
	st.shared.u64 	[%rd58+4096], %rd353;

BB21_37:
	setp.ge.s64	%p52, %rd42, %rd59;
	@%p52 bra 	BB21_40;

	ld.global.u64 	%rd354, [%rd57+8192];
	st.shared.u64 	[%rd58+8192], %rd354;

BB21_40:
	add.s64 	%rd60, %rd55, 12288;
	add.s64 	%rd61, %rd53, 12288;
	add.s64 	%rd579, %rd54, 12288;
	mov.u64 	%rd62, %rd579;
	sub.s64 	%rd358, %rd579, %rd49;
	setp.lt.s64	%p53, %rd358, 0;
	mov.u64 	%rd580, %rd61;
	mov.u64 	%rd598, %rd62;
	mov.u64 	%rd605, %rd60;
	@%p53 bra 	BB21_32;

BB21_42:
	bar.sync 	0;
	shl.b64 	%rd367, %rd581, 3;
	add.s64 	%rd69, %rd35, %rd367;
	sub.s64 	%rd368, %rd69, %rd35;
	shr.u64 	%rd369, %rd368, 3;
	cvt.u32.u64	%r3, %rd369;
	mul.wide.s32 	%rd370, %r1, -3;
	add.s64 	%rd371, %rd369, %rd370;
	cvt.u32.u64	%r36, %rd371;
	mov.u32 	%r37, 3;
	min.s32 	%r4, %r36, %r37;
	mov.u32 	%r38, 0;
	max.s32 	%r5, %r4, %r38;
	setp.gt.u32	%p54, %r5, 2;
	@%p54 bra 	BB21_49;
	bra.uni 	BB21_43;

BB21_49:
	ld.shared.u64 	%rd378, [%rd41];
	cvta.to.local.u64 	%rd380, %rd337;
	ld.shared.u64 	%rd381, [%rd41+8];
	ld.shared.u64 	%rd382, [%rd41+16];
	st.local.u64 	[%rd380], %rd378;
	st.local.u64 	[%rd380+8], %rd381;
	st.local.u64 	[%rd380+16], %rd382;
	bra.uni 	BB21_50;

BB21_43:
	setp.lt.s32	%p55, %r4, 1;
	mov.u64 	%rd584, %rd37;
	@%p55 bra 	BB21_45;

	ld.shared.u64 	%rd373, [%rd41];
	cvta.to.local.u64 	%rd375, %rd337;
	st.local.u64 	[%rd375], %rd373;
	add.s64 	%rd71, %rd375, 8;
	mov.u64 	%rd584, %rd71;

BB21_45:
	mov.u64 	%rd582, %rd584;
	mov.u64 	%rd583, %rd582;
	setp.lt.s32	%p56, %r5, 2;
	@%p56 bra 	BB21_47;

	ld.shared.u64 	%rd376, [%rd41+8];
	st.local.u64 	[%rd583], %rd376;
	add.s64 	%rd583, %rd583, 8;

BB21_47:
	setp.lt.s32	%p57, %r5, 3;
	@%p57 bra 	BB21_50;

	ld.shared.u64 	%rd377, [%rd41+16];
	st.local.u64 	[%rd583], %rd377;

BB21_50:
	setp.eq.s32	%p58, %r5, 0;
	@%p58 bra 	BB21_55;

	cvta.to.local.u64 	%rd385, %rd337;
	ld.local.u64 	%rd587, [%rd385];
	mul.wide.u32 	%rd386, %r5, 8;
	add.s64 	%rd387, %rd386, 34359738360;
	shr.u64 	%rd388, %rd387, 3;
	cvt.u32.u64	%r6, %rd388;
	setp.lt.s32	%p59, %r6, 1;
	@%p59 bra 	BB21_53;

	ld.local.u64 	%rd391, [%rd385+8];
	add.s64 	%rd587, %rd391, %rd587;

BB21_53:
	setp.lt.s32	%p60, %r6, 2;
	@%p60 bra 	BB21_55;

	ld.local.u64 	%rd394, [%rd385+16];
	add.s64 	%rd587, %rd394, %rd587;

BB21_55:
	bar.sync 	0;
	@%p58 bra 	BB21_57;

	st.shared.u64 	[%rd40], %rd587;

BB21_57:
	bar.sync 	0;
	setp.gt.s32	%p62, %r3, 1535;
	mov.u32 	%r74, 512;
	@%p62 bra 	BB21_59;

	add.s32 	%r40, %r3, 2;
	mul.hi.s32 	%r41, %r40, 1431655766;
	shr.u32 	%r42, %r41, 31;
	add.s32 	%r74, %r41, %r42;

BB21_59:
	add.s64 	%rd588, %rd338, %rd340;
	add.s64 	%rd80, %rd588, %rd367;
	setp.eq.s32	%p63, %r74, 512;
	@%p63 bra 	BB21_105;
	bra.uni 	BB21_60;

BB21_105:
	@%p26 bra 	BB21_107;

	ld.shared.u64 	%rd413, [%rd588];
	add.s64 	%rd414, %rd413, %rd44;
	st.shared.u64 	[%rd588], %rd414;

BB21_107:
	setp.lt.s32	%p13, %r1, 1;
	ld.shared.u64 	%rd586, [%rd40];
	bar.sync 	0;
	@%p13 bra 	BB21_109;

	ld.shared.u64 	%rd415, [%rd40+-8];
	add.s64 	%rd586, %rd415, %rd586;

BB21_109:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p99, %r1, 2;
	@%p99 bra 	BB21_111;

	ld.shared.u64 	%rd416, [%rd40+-16];
	add.s64 	%rd586, %rd416, %rd586;

BB21_111:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p100, %r1, 4;
	@%p100 bra 	BB21_113;

	ld.shared.u64 	%rd417, [%rd40+-32];
	add.s64 	%rd586, %rd417, %rd586;

BB21_113:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p101, %r1, 8;
	@%p101 bra 	BB21_115;

	ld.shared.u64 	%rd418, [%rd40+-64];
	add.s64 	%rd586, %rd418, %rd586;

BB21_115:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p102, %r1, 16;
	@%p102 bra 	BB21_117;

	ld.shared.u64 	%rd419, [%rd40+-128];
	add.s64 	%rd586, %rd419, %rd586;

BB21_117:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p103, %r1, 32;
	@%p103 bra 	BB21_119;

	ld.shared.u64 	%rd420, [%rd40+-256];
	add.s64 	%rd586, %rd420, %rd586;

BB21_119:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p104, %r1, 64;
	@%p104 bra 	BB21_121;

	ld.shared.u64 	%rd421, [%rd40+-512];
	add.s64 	%rd586, %rd421, %rd586;

BB21_121:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p105, %r1, 128;
	@%p105 bra 	BB21_123;

	ld.shared.u64 	%rd422, [%rd40+-1024];
	add.s64 	%rd586, %rd422, %rd586;

BB21_123:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	setp.lt.s32	%p106, %r1, 256;
	@%p106 bra 	BB21_125;

	ld.shared.u64 	%rd423, [%rd40+-2048];
	add.s64 	%rd586, %rd423, %rd586;

BB21_125:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd586;
	bar.sync 	0;
	ld.shared.u64 	%rd663, [%rd588+4088];
	mov.u64 	%rd651, %rd44;
	@%p1 bra 	BB21_127;

	ld.shared.u64 	%rd651, [%rd40+-8];

BB21_127:
	bar.sync 	0;
	st.shared.u64 	[%rd40], %rd651;
	bar.sync 	0;
	bra.uni 	BB21_128;

BB21_60:
	@%p26 bra 	BB21_62;

	ld.shared.u64 	%rd397, [%rd588];
	add.s64 	%rd398, %rd397, %rd44;
	st.shared.u64 	[%rd588], %rd398;

BB21_62:
	setp.ge.s32	%p65, %r1, %r74;
	mov.u64 	%rd661, %rd44;
	@%p65 bra 	BB21_64;

	ld.shared.u64 	%rd82, [%rd40];
	mov.u64 	%rd661, %rd82;

BB21_64:
	mov.u64 	%rd618, %rd661;
	mov.u64 	%rd660, %rd618;
	bar.sync 	0;
	setp.le.s32	%p66, %r1, %r74;
	setp.gt.s32	%p67, %r1, 0;
	and.pred  	%p68, %p67, %p66;
	@!%p68 bra 	BB21_66;
	bra.uni 	BB21_65;

BB21_65:
	ld.shared.u64 	%rd399, [%rd40+-8];
	add.s64 	%rd660, %rd399, %rd660;

BB21_66:
	mov.u64 	%rd659, %rd660;
	bar.sync 	0;
	@%p65 bra 	BB21_68;

	st.shared.u64 	[%rd40], %rd659;

BB21_68:
	setp.gt.s32	%p4, %r1, 1;
	bar.sync 	0;
	add.s32 	%r43, %r1, -2;
	setp.lt.s32	%p70, %r43, %r74;
	and.pred  	%p71, %p4, %p70;
	@!%p71 bra 	BB21_70;
	bra.uni 	BB21_69;

BB21_69:
	ld.shared.u64 	%rd400, [%rd40+-16];
	add.s64 	%rd659, %rd400, %rd659;

BB21_70:
	mov.u64 	%rd658, %rd659;
	bar.sync 	0;
	@%p65 bra 	BB21_72;

	st.shared.u64 	[%rd40], %rd658;

BB21_72:
	setp.gt.s32	%p5, %r1, 3;
	bar.sync 	0;
	add.s32 	%r44, %r1, -4;
	setp.lt.s32	%p73, %r44, %r74;
	and.pred  	%p74, %p5, %p73;
	@!%p74 bra 	BB21_74;
	bra.uni 	BB21_73;

BB21_73:
	ld.shared.u64 	%rd401, [%rd40+-32];
	add.s64 	%rd658, %rd401, %rd658;

BB21_74:
	mov.u64 	%rd657, %rd658;
	bar.sync 	0;
	@%p65 bra 	BB21_76;

	st.shared.u64 	[%rd40], %rd657;

BB21_76:
	setp.gt.s32	%p6, %r1, 7;
	bar.sync 	0;
	add.s32 	%r45, %r1, -8;
	setp.lt.s32	%p76, %r45, %r74;
	and.pred  	%p77, %p6, %p76;
	@!%p77 bra 	BB21_78;
	bra.uni 	BB21_77;

BB21_77:
	ld.shared.u64 	%rd402, [%rd40+-64];
	add.s64 	%rd657, %rd402, %rd657;

BB21_78:
	mov.u64 	%rd656, %rd657;
	bar.sync 	0;
	@%p65 bra 	BB21_80;

	st.shared.u64 	[%rd40], %rd656;

BB21_80:
	setp.gt.s32	%p7, %r1, 15;
	bar.sync 	0;
	add.s32 	%r46, %r1, -16;
	setp.lt.s32	%p79, %r46, %r74;
	and.pred  	%p80, %p7, %p79;
	@!%p80 bra 	BB21_82;
	bra.uni 	BB21_81;

BB21_81:
	ld.shared.u64 	%rd403, [%rd40+-128];
	add.s64 	%rd656, %rd403, %rd656;

BB21_82:
	mov.u64 	%rd655, %rd656;
	bar.sync 	0;
	@%p65 bra 	BB21_84;

	st.shared.u64 	[%rd40], %rd655;

BB21_84:
	setp.gt.s32	%p8, %r1, 31;
	bar.sync 	0;
	add.s32 	%r47, %r1, -32;
	setp.lt.s32	%p82, %r47, %r74;
	and.pred  	%p83, %p8, %p82;
	@!%p83 bra 	BB21_86;
	bra.uni 	BB21_85;

BB21_85:
	ld.shared.u64 	%rd404, [%rd40+-256];
	add.s64 	%rd655, %rd404, %rd655;

BB21_86:
	mov.u64 	%rd654, %rd655;
	bar.sync 	0;
	@%p65 bra 	BB21_88;

	st.shared.u64 	[%rd40], %rd654;

BB21_88:
	setp.gt.s32	%p9, %r1, 63;
	bar.sync 	0;
	add.s32 	%r48, %r1, -64;
	setp.lt.s32	%p85, %r48, %r74;
	and.pred  	%p86, %p9, %p85;
	@!%p86 bra 	BB21_90;
	bra.uni 	BB21_89;

BB21_89:
	ld.shared.u64 	%rd405, [%rd40+-512];
	add.s64 	%rd654, %rd405, %rd654;

BB21_90:
	mov.u64 	%rd653, %rd654;
	bar.sync 	0;
	@%p65 bra 	BB21_92;

	st.shared.u64 	[%rd40], %rd653;

BB21_92:
	setp.gt.s32	%p10, %r1, 127;
	bar.sync 	0;
	add.s32 	%r49, %r1, -128;
	setp.lt.s32	%p88, %r49, %r74;
	and.pred  	%p89, %p10, %p88;
	@!%p89 bra 	BB21_94;
	bra.uni 	BB21_93;

BB21_93:
	ld.shared.u64 	%rd406, [%rd40+-1024];
	add.s64 	%rd653, %rd406, %rd653;

BB21_94:
	mov.u64 	%rd652, %rd653;
	bar.sync 	0;
	@%p65 bra 	BB21_96;

	st.shared.u64 	[%rd40], %rd652;

BB21_96:
	setp.gt.s32	%p11, %r1, 255;
	bar.sync 	0;
	add.s32 	%r50, %r1, -256;
	setp.lt.s32	%p91, %r50, %r74;
	and.pred  	%p92, %p11, %p91;
	@!%p92 bra 	BB21_98;
	bra.uni 	BB21_97;

BB21_97:
	ld.shared.u64 	%rd407, [%rd40+-2048];
	add.s64 	%rd652, %rd407, %rd652;

BB21_98:
	bar.sync 	0;
	@%p65 bra 	BB21_100;

	st.shared.u64 	[%rd40], %rd652;

BB21_100:
	setp.lt.s32	%p12, %r1, %r74;
	bar.sync 	0;
	add.s32 	%r51, %r74, -1;
	mul.wide.s32 	%rd411, %r51, 8;
	add.s64 	%rd412, %rd588, %rd411;
	ld.shared.u64 	%rd663, [%rd412];
	not.pred 	%p94, %p12;
	or.pred  	%p96, %p1, %p94;
	selp.b64	%rd585, %rd44, %rd652, %p12;
	@%p96 bra 	BB21_102;

	ld.shared.u64 	%rd585, [%rd40+-8];

BB21_102:
	bar.sync 	0;
	@%p65 bra 	BB21_104;

	st.shared.u64 	[%rd40], %rd585;

BB21_104:
	bar.sync 	0;

BB21_128:
	mov.u64 	%rd662, %rd663;
	@%p58 bra 	BB21_130;

	ld.shared.u64 	%rd587, [%rd40];

BB21_130:
	cvta.to.local.u64 	%rd132, %rd337;
	bar.sync 	0;
	mul.wide.s32 	%rd425, %r5, 8;
	add.s64 	%rd134, %rd132, %rd425;
	setp.ge.u64	%p109, %rd132, %rd134;
	@%p109 bra 	BB21_132;

	ld.local.u64 	%rd428, [%rd132];
	add.s64 	%rd587, %rd428, %rd587;
	st.shared.u64 	[%rd41], %rd587;

BB21_132:
	add.s64 	%rd137, %rd132, 8;
	setp.ge.u64	%p110, %rd137, %rd134;
	@%p110 bra 	BB21_134;

	ld.local.u64 	%rd431, [%rd132+8];
	add.s64 	%rd587, %rd431, %rd587;
	st.shared.u64 	[%rd41+8], %rd587;

BB21_134:
	add.s64 	%rd432, %rd137, 8;
	setp.ge.u64	%p111, %rd432, %rd134;
	@%p111 bra 	BB21_136;

	ld.local.u64 	%rd435, [%rd132+16];
	add.s64 	%rd436, %rd435, %rd587;
	st.shared.u64 	[%rd41+16], %rd436;

BB21_136:
	bar.sync 	0;
	@%p47 bra 	BB21_147;
	bra.uni 	BB21_137;

BB21_147:
	shl.b64 	%rd448, %rd39, 3;
	add.s64 	%rd449, %rd47, %rd448;
	ld.shared.u64 	%rd450, [%rd40];
	ld.shared.u64 	%rd451, [%rd40+4096];
	ld.shared.u64 	%rd452, [%rd40+8192];
	st.global.u64 	[%rd449], %rd450;
	st.global.u64 	[%rd449+4096], %rd451;
	st.global.u64 	[%rd449+8192], %rd452;
	bra.uni 	BB21_148;

BB21_137:
	mov.u64 	%rd589, %rd35;
	setp.ge.u64	%p112, %rd588, %rd80;
	mov.u64 	%rd671, %rd47;
	@%p112 bra 	BB21_148;

BB21_138:
	mov.u64 	%rd144, %rd671;
	sub.s64 	%rd145, %rd69, %rd589;
	setp.gt.s64	%p113, %rd145, 12280;
	shl.b64 	%rd440, %rd39, 3;
	add.s64 	%rd146, %rd588, %rd440;
	add.s64 	%rd147, %rd144, %rd440;
	@%p113 bra 	BB21_145;
	bra.uni 	BB21_139;

BB21_145:
	ld.shared.u64 	%rd445, [%rd146];
	ld.shared.u64 	%rd446, [%rd146+4096];
	ld.shared.u64 	%rd447, [%rd146+8192];
	st.global.u64 	[%rd147], %rd445;
	st.global.u64 	[%rd147+4096], %rd446;
	st.global.u64 	[%rd147+8192], %rd447;
	bra.uni 	BB21_146;

BB21_139:
	shr.s64 	%rd148, %rd145, 3;
	setp.ge.s64	%p114, %rd39, %rd148;
	@%p114 bra 	BB21_141;

	ld.shared.u64 	%rd441, [%rd146];
	st.global.u64 	[%rd147], %rd441;

BB21_141:
	add.s32 	%r52, %r1, 512;
	cvt.s64.s32	%rd442, %r52;
	setp.ge.s64	%p115, %rd442, %rd148;
	@%p115 bra 	BB21_143;

	ld.shared.u64 	%rd443, [%rd146+4096];
	st.global.u64 	[%rd147+4096], %rd443;

BB21_143:
	setp.ge.s64	%p116, %rd42, %rd148;
	@%p116 bra 	BB21_146;

	ld.shared.u64 	%rd444, [%rd146+8192];
	st.global.u64 	[%rd147+8192], %rd444;

BB21_146:
	add.s64 	%rd588, %rd588, 12288;
	add.s64 	%rd589, %rd589, 12288;
	add.s64 	%rd151, %rd144, 12288;
	setp.lt.u64	%p117, %rd588, %rd80;
	mov.u64 	%rd671, %rd151;
	@%p117 bra 	BB21_138;

BB21_148:
	bar.sync 	0;
	add.s64 	%rd606, %rd46, 12288;
	add.s64 	%rd672, %rd47, 12288;
	add.s64 	%rd578, %rd45, 12288;
	mov.u64 	%rd599, %rd578;
	sub.s64 	%rd453, %rd578, %rd31;
	setp.lt.s64	%p118, %rd453, 0;
	@%p118 bra 	BB21_29;
	bra.uni 	BB21_271;

BB21_149:
	setp.gt.s64	%p119, %rd36, -1;
	@%p119 bra 	BB21_271;

	mov.u64 	%rd590, %rd599;
	cvt.s64.s32	%rd158, %r1;
	mul.wide.s32 	%rd454, %r1, 8;
	add.s64 	%rd159, %rd35, %rd454;
	mul.wide.s32 	%rd160, %r1, -3;
	mul.lo.s32 	%r53, %r1, 3;
	mul.wide.s32 	%rd455, %r53, 8;
	add.s64 	%rd161, %rd35, %rd455;
	cvta.to.local.u64 	%rd457, %rd337;
	add.s64 	%rd162, %rd457, 8;
	add.s32 	%r54, %r1, 512;
	cvt.s64.s32	%rd163, %r54;
	add.s32 	%r55, %r1, 1024;
	cvt.s64.s32	%rd164, %r55;
	add.s32 	%r9, %r1, -2;
	mov.u64 	%rd597, %rd599;
	mov.u64 	%rd604, %rd606;
	mov.u64 	%rd649, %rd662;
	mov.u64 	%rd670, %rd672;

BB21_151:
	mov.u64 	%rd668, %rd670;
	mov.u64 	%rd169, %rd668;
	mov.u64 	%rd166, %rd649;
	mov.u64 	%rd602, %rd604;
	mov.u64 	%rd168, %rd602;
	mov.u64 	%rd595, %rd597;
	mov.u64 	%rd167, %rd595;
	mov.u64 	%rd165, %rd590;
	sub.s64 	%rd458, %rd31, %rd165;
	shr.u64 	%rd459, %rd458, 3;
	cvt.u32.u64	%r56, %rd459;
	mov.u32 	%r57, 1536;
	min.s32 	%r10, %r56, %r57;
	setp.eq.s32	%p120, %r10, 1536;
	@%p120 bra 	BB21_163;
	bra.uni 	BB21_152;

BB21_163:
	shl.b64 	%rd470, %rd158, 3;
	add.s64 	%rd471, %rd168, %rd470;
	ld.global.u64 	%rd472, [%rd471];
	st.u64 	[%rd159], %rd472;
	ld.global.u64 	%rd473, [%rd471+4096];
	st.u64 	[%rd159+4096], %rd473;
	ld.global.u64 	%rd474, [%rd471+8192];
	st.u64 	[%rd159+8192], %rd474;
	mov.u64 	%rd607, 1536;
	bra.uni 	BB21_164;

BB21_152:
	cvt.s64.s32	%rd607, %r10;
	setp.lt.s32	%p121, %r10, 1;
	@%p121 bra 	BB21_164;

	shl.b64 	%rd460, %rd607, 3;
	add.s64 	%rd171, %rd167, %rd460;
	mov.u64 	%rd592, %rd35;
	mov.u64 	%rd591, %rd167;
	mov.u64 	%rd596, %rd167;
	mov.u64 	%rd603, %rd168;

BB21_154:
	mov.u64 	%rd177, %rd603;
	mov.u64 	%rd176, %rd596;
	mov.u64 	%rd174, %rd591;
	sub.s64 	%rd178, %rd171, %rd174;
	setp.gt.s64	%p122, %rd178, 12280;
	shl.b64 	%rd461, %rd158, 3;
	add.s64 	%rd179, %rd177, %rd461;
	add.s64 	%rd180, %rd592, %rd461;
	@%p122 bra 	BB21_161;
	bra.uni 	BB21_155;

BB21_161:
	ld.global.u64 	%rd465, [%rd179];
	st.u64 	[%rd180], %rd465;
	ld.global.u64 	%rd466, [%rd179+4096];
	st.u64 	[%rd180+4096], %rd466;
	ld.global.u64 	%rd467, [%rd179+8192];
	st.u64 	[%rd180+8192], %rd467;
	bra.uni 	BB21_162;

BB21_155:
	shr.s64 	%rd181, %rd178, 3;
	setp.ge.s64	%p123, %rd158, %rd181;
	@%p123 bra 	BB21_157;

	ld.global.u64 	%rd462, [%rd179];
	st.u64 	[%rd180], %rd462;

BB21_157:
	setp.ge.s64	%p124, %rd163, %rd181;
	@%p124 bra 	BB21_159;

	ld.global.u64 	%rd463, [%rd179+4096];
	st.u64 	[%rd180+4096], %rd463;

BB21_159:
	setp.ge.s64	%p125, %rd164, %rd181;
	@%p125 bra 	BB21_162;

	ld.global.u64 	%rd464, [%rd179+8192];
	st.u64 	[%rd180+8192], %rd464;

BB21_162:
	add.s64 	%rd182, %rd177, 12288;
	add.s64 	%rd592, %rd592, 12288;
	add.s64 	%rd591, %rd176, 12288;
	mov.u64 	%rd184, %rd591;
	sub.s64 	%rd468, %rd591, %rd171;
	setp.lt.s64	%p126, %rd468, 0;
	mov.u64 	%rd596, %rd184;
	mov.u64 	%rd603, %rd182;
	@%p126 bra 	BB21_154;

BB21_164:
	bar.sync 	0;
	shl.b64 	%rd475, %rd607, 3;
	add.s64 	%rd187, %rd35, %rd475;
	and.b64  	%rd476, %rd607, 2305843009213693951;
	cvt.u32.u64	%r11, %rd607;
	add.s64 	%rd477, %rd476, %rd160;
	cvt.u32.u64	%r58, %rd477;
	mov.u32 	%r59, 3;
	min.s32 	%r12, %r58, %r59;
	mov.u32 	%r60, 0;
	max.s32 	%r13, %r12, %r60;
	setp.gt.u32	%p127, %r13, 2;
	@%p127 bra 	BB21_171;
	bra.uni 	BB21_165;

BB21_171:
	ld.u64 	%rd482, [%rd161];
	st.local.u64 	[%rd37], %rd482;
	ld.u64 	%rd483, [%rd161+8];
	st.local.u64 	[%rd37+8], %rd483;
	ld.u64 	%rd484, [%rd161+16];
	st.local.u64 	[%rd37+16], %rd484;
	bra.uni 	BB21_172;

BB21_165:
	setp.lt.s32	%p128, %r12, 1;
	mov.u64 	%rd610, %rd457;
	@%p128 bra 	BB21_167;

	ld.u64 	%rd479, [%rd161];
	st.local.u64 	[%rd37], %rd479;
	mov.u64 	%rd610, %rd162;

BB21_167:
	mov.u64 	%rd608, %rd610;
	mov.u64 	%rd609, %rd608;
	setp.lt.s32	%p129, %r13, 2;
	@%p129 bra 	BB21_169;

	ld.u64 	%rd480, [%rd161+8];
	st.local.u64 	[%rd609], %rd480;
	add.s64 	%rd609, %rd609, 8;

BB21_169:
	setp.lt.s32	%p130, %r13, 3;
	@%p130 bra 	BB21_172;

	ld.u64 	%rd481, [%rd161+16];
	st.local.u64 	[%rd609], %rd481;

BB21_172:
	setp.eq.s32	%p131, %r13, 0;
	@%p131 bra 	BB21_177;

	ld.local.u64 	%rd664, [%rd37];
	mul.wide.u32 	%rd486, %r13, 8;
	add.s64 	%rd487, %rd486, 34359738360;
	shr.u64 	%rd488, %rd487, 3;
	cvt.u32.u64	%r14, %rd488;
	setp.lt.s32	%p132, %r14, 1;
	@%p132 bra 	BB21_175;

	ld.local.u64 	%rd489, [%rd37+8];
	add.s64 	%rd664, %rd489, %rd664;

BB21_175:
	setp.lt.s32	%p133, %r14, 2;
	@%p133 bra 	BB21_177;

	ld.local.u64 	%rd490, [%rd37+16];
	add.s64 	%rd664, %rd490, %rd664;

BB21_177:
	bar.sync 	0;
	@%p131 bra 	BB21_179;

	st.u64 	[%rd159], %rd664;

BB21_179:
	bar.sync 	0;
	setp.gt.s32	%p135, %r11, 1535;
	mov.u32 	%r75, 512;
	@%p135 bra 	BB21_181;

	add.s32 	%r62, %r11, 2;
	mul.hi.s32 	%r63, %r62, 1431655766;
	shr.u32 	%r64, %r63, 31;
	add.s32 	%r75, %r63, %r64;

BB21_181:
	setp.eq.s32	%p136, %r75, 512;
	@%p136 bra 	BB21_227;
	bra.uni 	BB21_182;

BB21_227:
	@%p26 bra 	BB21_229;

	ld.u64 	%rd504, [%rd35];
	add.s64 	%rd505, %rd504, %rd166;
	st.u64 	[%rd35], %rd505;

BB21_229:
	setp.lt.s32	%p24, %r1, 1;
	ld.u64 	%rd612, [%rd159];
	bar.sync 	0;
	@%p24 bra 	BB21_231;

	ld.u64 	%rd506, [%rd159+-8];
	add.s64 	%rd612, %rd506, %rd612;

BB21_231:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p172, %r1, 2;
	@%p172 bra 	BB21_233;

	ld.u64 	%rd507, [%rd159+-16];
	add.s64 	%rd612, %rd507, %rd612;

BB21_233:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p173, %r1, 4;
	@%p173 bra 	BB21_235;

	ld.u64 	%rd508, [%rd159+-32];
	add.s64 	%rd612, %rd508, %rd612;

BB21_235:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p174, %r1, 8;
	@%p174 bra 	BB21_237;

	ld.u64 	%rd509, [%rd159+-64];
	add.s64 	%rd612, %rd509, %rd612;

BB21_237:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p175, %r1, 16;
	@%p175 bra 	BB21_239;

	ld.u64 	%rd510, [%rd159+-128];
	add.s64 	%rd612, %rd510, %rd612;

BB21_239:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p176, %r1, 32;
	@%p176 bra 	BB21_241;

	ld.u64 	%rd511, [%rd159+-256];
	add.s64 	%rd612, %rd511, %rd612;

BB21_241:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p177, %r1, 64;
	@%p177 bra 	BB21_243;

	ld.u64 	%rd512, [%rd159+-512];
	add.s64 	%rd612, %rd512, %rd612;

BB21_243:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p178, %r1, 128;
	@%p178 bra 	BB21_245;

	ld.u64 	%rd513, [%rd159+-1024];
	add.s64 	%rd612, %rd513, %rd612;

BB21_245:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	setp.lt.s32	%p179, %r1, 256;
	@%p179 bra 	BB21_247;

	ld.u64 	%rd514, [%rd159+-2048];
	add.s64 	%rd612, %rd514, %rd612;

BB21_247:
	bar.sync 	0;
	st.u64 	[%rd159], %rd612;
	bar.sync 	0;
	ld.u64 	%rd650, [%rd35+4088];
	mov.u64 	%rd638, %rd166;
	@%p1 bra 	BB21_249;

	ld.u64 	%rd638, [%rd159+-8];

BB21_249:
	bar.sync 	0;
	st.u64 	[%rd159], %rd638;
	bar.sync 	0;
	bra.uni 	BB21_250;

BB21_182:
	@%p26 bra 	BB21_184;

	ld.u64 	%rd491, [%rd35];
	add.s64 	%rd492, %rd491, %rd166;
	st.u64 	[%rd35], %rd492;

BB21_184:
	setp.ge.s32	%p138, %r1, %r75;
	mov.u64 	%rd648, %rd166;
	@%p138 bra 	BB21_186;

	ld.u64 	%rd198, [%rd159];
	mov.u64 	%rd648, %rd198;

BB21_186:
	mov.u64 	%rd629, %rd648;
	mov.u64 	%rd647, %rd629;
	bar.sync 	0;
	setp.le.s32	%p139, %r1, %r75;
	setp.gt.s32	%p140, %r1, 0;
	and.pred  	%p141, %p140, %p139;
	@!%p141 bra 	BB21_188;
	bra.uni 	BB21_187;

BB21_187:
	ld.u64 	%rd493, [%rd159+-8];
	add.s64 	%rd647, %rd493, %rd647;

BB21_188:
	mov.u64 	%rd646, %rd647;
	bar.sync 	0;
	@%p138 bra 	BB21_190;

	st.u64 	[%rd159], %rd646;

BB21_190:
	setp.gt.s32	%p15, %r1, 1;
	bar.sync 	0;
	setp.lt.s32	%p143, %r9, %r75;
	and.pred  	%p144, %p15, %p143;
	@!%p144 bra 	BB21_192;
	bra.uni 	BB21_191;

BB21_191:
	ld.u64 	%rd494, [%rd159+-16];
	add.s64 	%rd646, %rd494, %rd646;

BB21_192:
	mov.u64 	%rd645, %rd646;
	bar.sync 	0;
	@%p138 bra 	BB21_194;

	st.u64 	[%rd159], %rd645;

BB21_194:
	setp.gt.s32	%p16, %r1, 3;
	bar.sync 	0;
	add.s32 	%r65, %r9, -2;
	setp.lt.s32	%p146, %r65, %r75;
	and.pred  	%p147, %p16, %p146;
	@!%p147 bra 	BB21_196;
	bra.uni 	BB21_195;

BB21_195:
	ld.u64 	%rd495, [%rd159+-32];
	add.s64 	%rd645, %rd495, %rd645;

BB21_196:
	mov.u64 	%rd644, %rd645;
	bar.sync 	0;
	@%p138 bra 	BB21_198;

	st.u64 	[%rd159], %rd644;

BB21_198:
	setp.gt.s32	%p17, %r1, 7;
	bar.sync 	0;
	add.s32 	%r66, %r9, -6;
	setp.lt.s32	%p149, %r66, %r75;
	and.pred  	%p150, %p17, %p149;
	@!%p150 bra 	BB21_200;
	bra.uni 	BB21_199;

BB21_199:
	ld.u64 	%rd496, [%rd159+-64];
	add.s64 	%rd644, %rd496, %rd644;

BB21_200:
	mov.u64 	%rd643, %rd644;
	bar.sync 	0;
	@%p138 bra 	BB21_202;

	st.u64 	[%rd159], %rd643;

BB21_202:
	setp.gt.s32	%p18, %r1, 15;
	bar.sync 	0;
	add.s32 	%r67, %r9, -14;
	setp.lt.s32	%p152, %r67, %r75;
	and.pred  	%p153, %p18, %p152;
	@!%p153 bra 	BB21_204;
	bra.uni 	BB21_203;

BB21_203:
	ld.u64 	%rd497, [%rd159+-128];
	add.s64 	%rd643, %rd497, %rd643;

BB21_204:
	mov.u64 	%rd642, %rd643;
	bar.sync 	0;
	@%p138 bra 	BB21_206;

	st.u64 	[%rd159], %rd642;

BB21_206:
	setp.gt.s32	%p19, %r1, 31;
	bar.sync 	0;
	add.s32 	%r68, %r9, -30;
	setp.lt.s32	%p155, %r68, %r75;
	and.pred  	%p156, %p19, %p155;
	@!%p156 bra 	BB21_208;
	bra.uni 	BB21_207;

BB21_207:
	ld.u64 	%rd498, [%rd159+-256];
	add.s64 	%rd642, %rd498, %rd642;

BB21_208:
	mov.u64 	%rd641, %rd642;
	bar.sync 	0;
	@%p138 bra 	BB21_210;

	st.u64 	[%rd159], %rd641;

BB21_210:
	setp.gt.s32	%p20, %r1, 63;
	bar.sync 	0;
	add.s32 	%r69, %r9, -62;
	setp.lt.s32	%p158, %r69, %r75;
	and.pred  	%p159, %p20, %p158;
	@!%p159 bra 	BB21_212;
	bra.uni 	BB21_211;

BB21_211:
	ld.u64 	%rd499, [%rd159+-512];
	add.s64 	%rd641, %rd499, %rd641;

BB21_212:
	mov.u64 	%rd640, %rd641;
	bar.sync 	0;
	@%p138 bra 	BB21_214;

	st.u64 	[%rd159], %rd640;

BB21_214:
	setp.gt.s32	%p21, %r1, 127;
	bar.sync 	0;
	add.s32 	%r70, %r9, -126;
	setp.lt.s32	%p161, %r70, %r75;
	and.pred  	%p162, %p21, %p161;
	@!%p162 bra 	BB21_216;
	bra.uni 	BB21_215;

BB21_215:
	ld.u64 	%rd500, [%rd159+-1024];
	add.s64 	%rd640, %rd500, %rd640;

BB21_216:
	mov.u64 	%rd639, %rd640;
	bar.sync 	0;
	@%p138 bra 	BB21_218;

	st.u64 	[%rd159], %rd639;

BB21_218:
	setp.gt.s32	%p22, %r1, 255;
	bar.sync 	0;
	add.s32 	%r71, %r9, -254;
	setp.lt.s32	%p164, %r71, %r75;
	and.pred  	%p165, %p22, %p164;
	@!%p165 bra 	BB21_220;
	bra.uni 	BB21_219;

BB21_219:
	ld.u64 	%rd501, [%rd159+-2048];
	add.s64 	%rd639, %rd501, %rd639;

BB21_220:
	bar.sync 	0;
	@%p138 bra 	BB21_222;

	st.u64 	[%rd159], %rd639;

BB21_222:
	setp.lt.s32	%p23, %r1, %r75;
	bar.sync 	0;
	add.s32 	%r72, %r75, -1;
	mul.wide.s32 	%rd502, %r72, 8;
	add.s64 	%rd503, %rd35, %rd502;
	ld.u64 	%rd650, [%rd503];
	not.pred 	%p167, %p23;
	or.pred  	%p169, %p1, %p167;
	selp.b64	%rd611, %rd166, %rd639, %p23;
	@%p169 bra 	BB21_224;

	ld.u64 	%rd611, [%rd159+-8];

BB21_224:
	bar.sync 	0;
	@%p138 bra 	BB21_226;

	st.u64 	[%rd159], %rd611;

BB21_226:
	bar.sync 	0;

BB21_250:
	mov.u64 	%rd649, %rd650;
	@%p131 bra 	BB21_252;

	ld.u64 	%rd664, [%rd159];

BB21_252:
	cvta.to.local.u64 	%rd247, %rd337;
	bar.sync 	0;
	mul.wide.s32 	%rd516, %r13, 8;
	add.s64 	%rd249, %rd247, %rd516;
	setp.ge.u64	%p182, %rd247, %rd249;
	@%p182 bra 	BB21_254;

	ld.local.u64 	%rd517, [%rd37];
	add.s64 	%rd664, %rd517, %rd664;
	st.u64 	[%rd161], %rd664;

BB21_254:
	setp.ge.u64	%p183, %rd162, %rd249;
	@%p183 bra 	BB21_256;

	ld.local.u64 	%rd518, [%rd37+8];
	add.s64 	%rd664, %rd518, %rd664;
	st.u64 	[%rd161+8], %rd664;

BB21_256:
	add.s64 	%rd519, %rd162, 8;
	setp.ge.u64	%p184, %rd519, %rd249;
	@%p184 bra 	BB21_258;

	ld.local.u64 	%rd520, [%rd37+16];
	add.s64 	%rd521, %rd520, %rd664;
	st.u64 	[%rd161+16], %rd521;

BB21_258:
	bar.sync 	0;
	@%p120 bra 	BB21_269;
	bra.uni 	BB21_259;

BB21_269:
	shl.b64 	%rd529, %rd158, 3;
	add.s64 	%rd530, %rd169, %rd529;
	ld.u64 	%rd531, [%rd159];
	st.global.u64 	[%rd530], %rd531;
	ld.u64 	%rd532, [%rd159+4096];
	st.global.u64 	[%rd530+4096], %rd532;
	ld.u64 	%rd533, [%rd159+8192];
	st.global.u64 	[%rd530+8192], %rd533;
	bra.uni 	BB21_270;

BB21_259:
	mov.u64 	%rd665, %rd35;
	setp.ge.u64	%p185, %rd35, %rd187;
	mov.u64 	%rd669, %rd169;
	@%p185 bra 	BB21_270;

BB21_260:
	mov.u64 	%rd256, %rd669;
	sub.s64 	%rd257, %rd187, %rd665;
	setp.gt.s64	%p186, %rd257, 12280;
	shl.b64 	%rd522, %rd158, 3;
	add.s64 	%rd258, %rd665, %rd522;
	add.s64 	%rd259, %rd256, %rd522;
	@%p186 bra 	BB21_267;
	bra.uni 	BB21_261;

BB21_267:
	ld.u64 	%rd526, [%rd258];
	st.global.u64 	[%rd259], %rd526;
	ld.u64 	%rd527, [%rd258+4096];
	st.global.u64 	[%rd259+4096], %rd527;
	ld.u64 	%rd528, [%rd258+8192];
	st.global.u64 	[%rd259+8192], %rd528;
	bra.uni 	BB21_268;

BB21_261:
	shr.s64 	%rd260, %rd257, 3;
	setp.ge.s64	%p187, %rd158, %rd260;
	@%p187 bra 	BB21_263;

	ld.u64 	%rd523, [%rd258];
	st.global.u64 	[%rd259], %rd523;

BB21_263:
	setp.ge.s64	%p188, %rd163, %rd260;
	@%p188 bra 	BB21_265;

	ld.u64 	%rd524, [%rd258+4096];
	st.global.u64 	[%rd259+4096], %rd524;

BB21_265:
	setp.ge.s64	%p189, %rd164, %rd260;
	@%p189 bra 	BB21_268;

	ld.u64 	%rd525, [%rd258+8192];
	st.global.u64 	[%rd259+8192], %rd525;

BB21_268:
	add.s64 	%rd665, %rd665, 12288;
	add.s64 	%rd262, %rd256, 12288;
	setp.lt.u64	%p190, %rd665, %rd187;
	mov.u64 	%rd669, %rd262;
	@%p190 bra 	BB21_260;

BB21_270:
	bar.sync 	0;
	add.s64 	%rd604, %rd168, 12288;
	add.s64 	%rd670, %rd169, 12288;
	add.s64 	%rd590, %rd167, 12288;
	mov.u64 	%rd597, %rd590;
	sub.s64 	%rd534, %rd590, %rd31;
	setp.lt.s64	%p191, %rd534, 0;
	@%p191 bra 	BB21_151;

BB21_271:
	@%p26 bra 	BB21_287;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd35; 
	    selp.u32 %r73, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p193, %r73, 0;
	@%p193 bra 	BB21_286;

	mov.u64 	%rd536, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd537, %rd536;
	sub.s64 	%rd268, %rd35, %rd537;
	setp.eq.s64	%p194, %rd35, 0;
	@%p194 bra 	BB21_287;

	add.s64 	%rd538, %rd268, -16;
	add.s64 	%rd540, %rd536, %rd538;
	add.s64 	%rd270, %rd537, %rd538;
	ld.shared.u8 	%rs30, [%rd540];
	or.b16  	%rs31, %rs30, 1;
	st.shared.u8 	[%rd540], %rs31;
	ld.shared.u64 	%rd271, [%rd540+8];
	setp.eq.s64	%p195, %rd271, 0;
	mov.u64 	%rd676, %rd270;
	@%p195 bra 	BB21_280;

	mov.u64 	%rd272, %rd270;
	ld.u8 	%rs32, [%rd271];
	and.b16  	%rs33, %rs32, 1;
	setp.eq.b16	%p196, %rs33, 1;
	mov.u64 	%rd676, %rd272;
	@!%p196 bra 	BB21_280;
	bra.uni 	BB21_276;

BB21_276:
	ld.u64 	%rd274, [%rd271];
	shr.u64 	%rd275, %rd274, 1;
	add.s64 	%rd276, %rd271, 16;
	add.s64 	%rd277, %rd276, %rd275;
	ld.shared.u64 	%rd542, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p197, %rd277, %rd542;
	mov.u64 	%rd676, %rd271;
	@%p197 bra 	BB21_280;

	ld.u8 	%rs34, [%rd277];
	and.b16  	%rs35, %rs34, 1;
	setp.eq.b16	%p198, %rs35, 1;
	mov.u64 	%rd673, %rd271;
	mov.u64 	%rd676, %rd673;
	@!%p198 bra 	BB21_280;
	bra.uni 	BB21_278;

BB21_278:
	ld.u64 	%rd543, [%rd277];
	shr.u64 	%rd544, %rd543, 1;
	add.s64 	%rd545, %rd544, %rd275;
	add.s64 	%rd546, %rd545, 16;
	shl.b64 	%rd547, %rd546, 1;
	and.b64  	%rd548, %rd274, 1;
	or.b64  	%rd549, %rd547, %rd548;
	st.u64 	[%rd271], %rd549;
	and.b64  	%rd278, %rd546, 9223372036854775807;
	add.s64 	%rd550, %rd276, %rd278;
	ld.shared.u64 	%rd551, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p199, %rd550, %rd551;
	mov.u64 	%rd674, %rd271;
	mov.u64 	%rd676, %rd674;
	@%p199 bra 	BB21_280;

	add.s64 	%rd552, %rd278, %rd276;
	st.u64 	[%rd552+8], %rd271;
	mov.u64 	%rd676, %rd271;

BB21_280:
	ld.u64 	%rd281, [%rd676];
	shr.u64 	%rd282, %rd281, 1;
	add.s64 	%rd283, %rd676, 16;
	add.s64 	%rd284, %rd283, %rd282;
	ld.shared.u64 	%rd553, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p200, %rd284, %rd553;
	@%p200 bra 	BB21_284;

	ld.u8 	%rs36, [%rd284];
	and.b16  	%rs37, %rs36, 1;
	setp.eq.b16	%p201, %rs37, 1;
	@!%p201 bra 	BB21_287;
	bra.uni 	BB21_282;

BB21_282:
	ld.u64 	%rd554, [%rd284];
	shr.u64 	%rd555, %rd554, 1;
	add.s64 	%rd556, %rd555, %rd282;
	add.s64 	%rd557, %rd556, 16;
	shl.b64 	%rd558, %rd557, 1;
	and.b64  	%rd559, %rd281, 1;
	or.b64  	%rd560, %rd558, %rd559;
	st.u64 	[%rd676], %rd560;
	and.b64  	%rd285, %rd557, 9223372036854775807;
	add.s64 	%rd561, %rd283, %rd285;
	ld.shared.u64 	%rd562, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p202, %rd561, %rd562;
	@%p202 bra 	BB21_287;

	add.s64 	%rd563, %rd285, %rd283;
	st.u64 	[%rd563+8], %rd676;
	bra.uni 	BB21_287;

BB21_286:
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 13

BB21_287:
	bar.sync 	0;

BB21_288:
	ret;

BB21_284:
	setp.lt.u64	%p203, %rd284, %rd676;
	@%p203 bra 	BB21_287;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd676;
	bra.uni 	BB21_287;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<22>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB22_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB22_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB22_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.u32 	%rd17, %r26, 8;
	add.s64 	%rd21, %rd15, %rd17;
	add.s64 	%rd20, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;
	shl.b64 	%rd19, %rd3, 3;

BB22_4:
	ld.global.u64 	%rd18, [%rd21];
	st.global.u64 	[%rd20], %rd18;
	add.s64 	%rd21, %rd21, %rd19;
	add.s64 	%rd20, %rd20, %rd19;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB22_4;

BB22_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_3tagENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB23_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB23_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd25, %r21;
	mul.wide.s32 	%rd22, %r21, 8;
	add.s64 	%rd27, %rd1, %rd22;
	add.s64 	%rd26, %rd2, %rd22;
	setp.ge.s64	%p4, %rd25, %rd16;
	@%p4 bra 	BB23_4;

BB23_3:
	ld.global.u64 	%rd23, [%rd27];
	st.global.u64 	[%rd26], %rd23;
	shl.b64 	%rd24, %rd4, 3;
	add.s64 	%rd27, %rd27, %rd24;
	add.s64 	%rd26, %rd26, %rd24;
	add.s64 	%rd25, %rd25, %rd4;
	setp.lt.s64	%p5, %rd25, %rd16;
	@%p5 bra 	BB23_3;

BB23_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<71>;
	.reg .b16 	%rs<48>;
	.reg .b32 	%r<81>;
	.reg .b64 	%rd<299>;


	ld.param.v2.u32 	{%r37, %r38}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+96];
	ld.param.v2.u32 	{%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+88];
	ld.param.u64 	%rd118, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
	ld.param.u64 	%rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
	ld.param.u64 	%rd115, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd112, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r43, %tid.x;
	setp.ne.s32	%p5, %r43, 0;
	mov.u64 	%rd119, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd120, %rd119;
	setp.eq.s64	%p6, %rd120, 0;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB24_2;

	cvt.s64.s32	%rd121, %r39;
	mov.u32 	%r44, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r44;
	mov.u64 	%rd122, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd123, %rd122;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd123;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd121;

BB24_2:
	cvta.to.global.u64 	%rd3, %rd112;
	add.s32 	%r3, %r1, %r38;
	bar.sync 	0;
	cvt.s64.s32	%rd7, %r3;
	mul.lo.s64 	%rd125, %rd7, %rd115;
	min.s64 	%rd8, %rd1, %rd7;
	add.s64 	%rd126, %rd8, %rd125;
	setp.lt.s64	%p8, %rd7, %rd1;
	selp.u64	%rd127, 1, 0, %p8;
	add.s64 	%rd128, %rd127, %rd115;
	add.s64 	%rd129, %rd128, %rd126;
	mul.lo.s64 	%rd130, %rd126, %rd116;
	mul.lo.s64 	%rd131, %rd129, %rd116;
	min.s64 	%rd132, %rd131, %rd113;
	add.s64 	%rd9, %rd132, -1;
	shl.b64 	%rd133, %rd132, 3;
	add.s64 	%rd134, %rd133, %rd3;
	ld.global.u64 	%rd294, [%rd134+-8];
	sub.s64 	%rd135, %rd9, %rd130;
	cvt.u32.u64	%r4, %rd135;
	mov.u16 	%rs46, 0;
	setp.lt.s32	%p9, %r4, 1;
	@%p9 bra 	BB24_28;

	shl.b64 	%rd137, %rd9, 3;
	add.s64 	%rd11, %rd112, %rd137;
	add.s32 	%r46, %r38, %r1;
	cvt.s64.s32	%rd138, %r46;
	mul.lo.s64 	%rd139, %rd115, %rd138;
	add.s64 	%rd140, %rd8, %rd139;
	mul.lo.s64 	%rd141, %rd116, %rd140;
	shl.b64 	%rd269, %rd141, 3;
	mov.u16 	%rs45, 0;
	mov.u32 	%r78, 0;

BB24_4:
	mul.wide.s32 	%rd143, %r43, 8;
	add.s64 	%rd24, %rd3, %rd143;
	add.s64 	%rd144, %rd112, %rd269;
	sub.s64 	%rd145, %rd11, %rd144;
	shr.u64 	%rd146, %rd145, 3;
	cvt.u32.u64	%r48, %rd146;
	setp.lt.s32	%p10, %r48, 1152;
	mov.u32 	%r49, 1152;
	min.s32 	%r6, %r48, %r49;
	@%p10 bra 	BB24_6;
	bra.uni 	BB24_5;

BB24_6:
	mov.u32 	%r79, 0;
	setp.ge.s32	%p11, %r43, %r6;
	@%p11 bra 	BB24_8;

	add.s64 	%rd148, %rd24, %rd269;
	ld.global.u64 	%rd271, [%rd148];
	mov.u32 	%r79, 1;

BB24_8:
	add.s32 	%r55, %r43, 128;
	setp.ge.s32	%p12, %r55, %r6;
	@%p12 bra 	BB24_10;

	add.s64 	%rd149, %rd24, %rd269;
	ld.global.u64 	%rd272, [%rd149+1024];
	add.s32 	%r79, %r79, 1;

BB24_10:
	add.s32 	%r57, %r43, 256;
	setp.ge.s32	%p13, %r57, %r6;
	@%p13 bra 	BB24_12;

	add.s64 	%rd150, %rd24, %rd269;
	ld.global.u64 	%rd273, [%rd150+2048];
	add.s32 	%r79, %r79, 1;

BB24_12:
	add.s32 	%r59, %r43, 384;
	setp.ge.s32	%p14, %r59, %r6;
	@%p14 bra 	BB24_14;

	add.s64 	%rd151, %rd24, %rd269;
	ld.global.u64 	%rd274, [%rd151+3072];
	add.s32 	%r79, %r79, 1;

BB24_14:
	add.s32 	%r61, %r43, 512;
	setp.ge.s32	%p15, %r61, %r6;
	@%p15 bra 	BB24_16;

	add.s64 	%rd152, %rd24, %rd269;
	ld.global.u64 	%rd275, [%rd152+4096];
	add.s32 	%r79, %r79, 1;

BB24_16:
	add.s32 	%r63, %r43, 640;
	setp.ge.s32	%p16, %r63, %r6;
	@%p16 bra 	BB24_18;

	add.s64 	%rd153, %rd24, %rd269;
	ld.global.u64 	%rd276, [%rd153+5120];
	add.s32 	%r79, %r79, 1;

BB24_18:
	add.s32 	%r65, %r43, 768;
	setp.ge.s32	%p17, %r65, %r6;
	@%p17 bra 	BB24_20;

	add.s64 	%rd154, %rd24, %rd269;
	ld.global.u64 	%rd277, [%rd154+6144];
	add.s32 	%r79, %r79, 1;

BB24_20:
	add.s32 	%r67, %r43, 896;
	setp.ge.s32	%p18, %r67, %r6;
	@%p18 bra 	BB24_22;

	add.s64 	%rd155, %rd24, %rd269;
	ld.global.u64 	%rd278, [%rd155+7168];
	add.s32 	%r79, %r79, 1;

BB24_22:
	add.s32 	%r69, %r43, 1024;
	setp.ge.s32	%p19, %r69, %r6;
	@%p19 bra 	BB24_24;

	add.s64 	%rd156, %rd24, %rd269;
	ld.global.u64 	%rd270, [%rd156+8192];
	add.s32 	%r79, %r79, 1;
	bra.uni 	BB24_24;

BB24_5:
	add.s64 	%rd147, %rd24, %rd269;
	ld.global.u64 	%rd271, [%rd147];
	ld.global.u64 	%rd272, [%rd147+1024];
	ld.global.u64 	%rd273, [%rd147+2048];
	ld.global.u64 	%rd274, [%rd147+3072];
	ld.global.u64 	%rd275, [%rd147+4096];
	ld.global.u64 	%rd276, [%rd147+5120];
	ld.global.u64 	%rd277, [%rd147+6144];
	ld.global.u64 	%rd278, [%rd147+7168];
	ld.global.u64 	%rd270, [%rd147+8192];
	mov.u32 	%r79, 9;

BB24_24:
	and.b16  	%rs27, %rs45, 255;
	setp.eq.s16	%p20, %rs27, 0;
	@%p20 bra 	BB24_26;
	bra.uni 	BB24_25;

BB24_26:
	mul.wide.u32 	%rd174, %r79, 8;
	add.s64 	%rd175, %rd174, 34359738360;
	shr.u64 	%rd176, %rd175, 3;
	cvt.u32.u64	%r70, %rd176;
	setp.gt.s32	%p30, %r70, 0;
	selp.b64	%rd177, %rd272, 0, %p30;
	add.s64 	%rd178, %rd271, %rd177;
	setp.gt.s32	%p31, %r70, 1;
	selp.b64	%rd179, %rd273, 0, %p31;
	add.s64 	%rd180, %rd178, %rd179;
	setp.gt.s32	%p32, %r70, 2;
	selp.b64	%rd181, %rd274, 0, %p32;
	add.s64 	%rd182, %rd180, %rd181;
	setp.gt.s32	%p33, %r70, 3;
	selp.b64	%rd183, %rd275, 0, %p33;
	add.s64 	%rd184, %rd182, %rd183;
	setp.gt.s32	%p34, %r70, 4;
	selp.b64	%rd185, %rd276, 0, %p34;
	add.s64 	%rd186, %rd184, %rd185;
	setp.gt.s32	%p35, %r70, 5;
	selp.b64	%rd187, %rd277, 0, %p35;
	add.s64 	%rd188, %rd186, %rd187;
	setp.gt.s32	%p36, %r70, 6;
	selp.b64	%rd189, %rd278, 0, %p36;
	add.s64 	%rd190, %rd188, %rd189;
	setp.gt.s32	%p37, %r70, 7;
	selp.b64	%rd191, %rd270, 0, %p37;
	add.s64 	%rd279, %rd190, %rd191;
	bra.uni 	BB24_27;

BB24_25:
	setp.gt.s32	%p21, %r79, 0;
	selp.b64	%rd157, %rd271, 0, %p21;
	add.s64 	%rd158, %rd279, %rd157;
	setp.gt.s32	%p22, %r79, 1;
	selp.b64	%rd159, %rd272, 0, %p22;
	add.s64 	%rd160, %rd158, %rd159;
	setp.gt.s32	%p23, %r79, 2;
	selp.b64	%rd161, %rd273, 0, %p23;
	add.s64 	%rd162, %rd160, %rd161;
	setp.gt.s32	%p24, %r79, 3;
	selp.b64	%rd163, %rd274, 0, %p24;
	add.s64 	%rd164, %rd162, %rd163;
	setp.gt.s32	%p25, %r79, 4;
	selp.b64	%rd165, %rd275, 0, %p25;
	add.s64 	%rd166, %rd164, %rd165;
	setp.gt.s32	%p26, %r79, 5;
	selp.b64	%rd167, %rd276, 0, %p26;
	add.s64 	%rd168, %rd166, %rd167;
	setp.gt.s32	%p27, %r79, 6;
	selp.b64	%rd169, %rd277, 0, %p27;
	add.s64 	%rd170, %rd168, %rd169;
	setp.gt.s32	%p28, %r79, 7;
	selp.b64	%rd171, %rd278, 0, %p28;
	add.s64 	%rd172, %rd170, %rd171;
	setp.gt.s32	%p29, %r79, 8;
	selp.b64	%rd173, %rd270, 0, %p29;
	add.s64 	%rd279, %rd172, %rd173;

BB24_27:
	add.s64 	%rd269, %rd269, 9216;
	add.s32 	%r78, %r78, 1152;
	setp.lt.s32	%p38, %r78, %r4;
	mov.u16 	%rs46, 1;
	mov.u16 	%rs45, %rs46;
	@%p38 bra 	BB24_4;

BB24_28:
	bar.sync 	0;
	@%p5 bra 	BB24_49;

	ld.shared.u64 	%rd65, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd285, %rd65;
	mov.u64 	%rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd287, %rd280;
	setp.eq.s64	%p40, %rd65, %rd287;
	@%p40 bra 	BB24_33;

	mov.u64 	%rd286, %rd285;

BB24_31:
	mov.u64 	%rd282, %rd287;
	mov.u64 	%rd285, %rd286;
	mov.u64 	%rd286, %rd282;
	ld.shared.u8 	%rs30, [%rd280];
	and.b16  	%rs31, %rs30, 1;
	setp.eq.b16	%p41, %rs31, 1;
	not.pred 	%p42, %p41;
	ld.shared.u64 	%rd70, [%rd280];
	setp.lt.u64	%p43, %rd70, 2048;
	or.pred  	%p44, %p42, %p43;
	@!%p44 bra 	BB24_33;
	bra.uni 	BB24_32;

BB24_32:
	shr.u64 	%rd194, %rd70, 1;
	add.s64 	%rd195, %rd280, %rd194;
	add.s64 	%rd280, %rd195, 16;
	add.s64 	%rd196, %rd286, %rd194;
	add.s64 	%rd287, %rd196, 16;
	setp.ne.s64	%p45, %rd287, %rd65;
	mov.u64 	%rd285, %rd286;
	@%p45 bra 	BB24_31;

BB24_33:
	setp.eq.s64	%p47, %rd285, %rd65;
	mov.pred 	%p70, 0;
	@%p47 bra 	BB24_35;

	ld.u64 	%rd198, [%rd285];
	shr.u64 	%rd199, %rd198, 1;
	add.s64 	%rd200, %rd285, %rd199;
	add.s64 	%rd291, %rd200, 16;
	setp.ne.s64	%p70, %rd291, %rd65;

BB24_35:
	@%p70 bra 	BB24_41;
	bra.uni 	BB24_36;

BB24_41:
	ld.u64 	%rd81, [%rd291];
	and.b64  	%rd215, %rd81, -32;
	setp.eq.s64	%p51, %rd215, 2048;
	cvt.u16.u64	%rs47, %rd81;
	@%p51 bra 	BB24_44;

	add.s64 	%rd82, %rd291, 16;
	ld.u64 	%rd216, [%rd291+1040];
	and.b64  	%rd217, %rd216, 1;
	add.s64 	%rd218, %rd81, -2080;
	and.b64  	%rd219, %rd218, -2;
	or.b64  	%rd220, %rd217, %rd219;
	st.u64 	[%rd291+1040], %rd220;
	st.u64 	[%rd291+1048], %rd291;
	cvt.u16.u64	%rs33, %rd218;
	or.b16  	%rs34, %rs33, 1;
	and.b64  	%rd221, %rd81, 1;
	or.b64  	%rd222, %rd221, 2048;
	st.u64 	[%rd291], %rd222;
	st.u8 	[%rd291+1040], %rs34;
	ld.u64 	%rd223, [%rd291+1040];
	shr.u64 	%rd83, %rd223, 1;
	add.s64 	%rd224, %rd83, %rd82;
	add.s64 	%rd225, %rd224, 1040;
	ld.shared.u64 	%rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p52, %rd225, %rd226;
	cvt.u16.u64	%rs35, %rd81;
	and.b16  	%rs47, %rs35, 1;
	@%p52 bra 	BB24_44;

	add.s64 	%rd227, %rd82, 1024;
	st.u64 	[%rd224+1048], %rd227;
	ld.u8 	%rs47, [%rd291];

BB24_44:
	and.b16  	%rs36, %rs47, 254;
	st.u8 	[%rd291], %rs36;
	bra.uni 	BB24_45;

BB24_36:
	mov.u64 	%rd202, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd203, %rd202;
	sub.s64 	%rd204, %rd65, %rd203;
	add.s64 	%rd205, %rd204, 1040;
	ld.shared.u64 	%rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p48, %rd205, %rd206;
	mov.u64 	%rd289, -1;
	mov.u64 	%rd290, %rd65;
	@%p48 bra 	BB24_38;

	add.s64 	%rd76, %rd65, 1040;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd76;
	mov.u64 	%rd289, %rd76;
	mov.u64 	%rd290, %rd76;

BB24_38:
	mov.u64 	%rd77, %rd290;
	setp.eq.s64	%p49, %rd289, -1;
	@%p49 bra 	BB24_40;

	mov.u64 	%rd207, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd208, %rd207;
	sub.s64 	%rd209, %rd65, %rd208;
	add.s64 	%rd210, %rd207, %rd209;
	ld.shared.u64 	%rd211, [%rd210];
	and.b64  	%rd212, %rd211, 1;
	or.b64  	%rd213, %rd212, 2048;
	st.shared.u64 	[%rd210], %rd213;
	st.shared.u64 	[%rd210+8], %rd285;
	mov.u16 	%rs32, 0;
	st.shared.u8 	[%rd210], %rs32;

BB24_40:
	mov.u64 	%rd291, %rd65;
	setp.eq.s64	%p50, %rd65, %rd77;
	mov.u64 	%rd292, 0;
	@%p50 bra 	BB24_46;

BB24_45:
	add.s64 	%rd292, %rd291, 16;

BB24_46:
	mov.u64 	%rd293, %rd292;
	setp.ne.s64	%p53, %rd292, 0;
	@%p53 bra 	BB24_48;

	mov.u64 	%rd229, 1024;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd229;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd293, [retval0+0];
	
	//{
	}// Callseq End 14

BB24_48:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd293;

BB24_49:
	bar.sync 	0;
	ld.shared.u64 	%rd90, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	mul.wide.s32 	%rd230, %r43, 8;
	add.s64 	%rd91, %rd90, %rd230;
	setp.eq.s16	%p54, %rs46, 0;
	@%p54 bra 	BB24_51;

	st.u64 	[%rd91], %rd279;

BB24_51:
	bar.sync 	0;
	mov.u32 	%r72, 128;
	min.s32 	%r26, %r4, %r72;
	setp.lt.s32	%p55, %r26, 2;
	@%p55 bra 	BB24_56;

	not.b32 	%r27, %r43;
	mov.u32 	%r80, %r26;

BB24_53:
	mov.u32 	%r28, %r80;
	shr.s32 	%r29, %r28, 1;
	setp.ge.s32	%p56, %r43, %r29;
	@%p56 bra 	BB24_55;

	add.s32 	%r74, %r28, %r27;
	mul.wide.s32 	%rd231, %r74, 8;
	add.s64 	%rd232, %rd90, %rd231;
	ld.u64 	%rd233, [%rd232];
	ld.u64 	%rd234, [%rd91];
	add.s64 	%rd235, %rd233, %rd234;
	st.u64 	[%rd91], %rd235;

BB24_55:
	bar.sync 	0;
	sub.s32 	%r30, %r28, %r29;
	setp.gt.s32	%p57, %r30, 1;
	mov.u32 	%r80, %r30;
	@%p57 bra 	BB24_53;

BB24_56:
	bar.sync 	0;
	setp.lt.s32	%p58, %r26, 1;
	@%p58 bra 	BB24_58;

	ld.u64 	%rd236, [%rd90];
	add.s64 	%rd294, %rd236, %rd294;

BB24_58:
	setp.eq.s32	%p3, %r43, 0;
	bar.sync 	0;
	@!%p3 bra 	BB24_74;
	bra.uni 	BB24_59;

BB24_59:
	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd90; 
	    selp.u32 %r76, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p59, %r76, 0;
	@%p59 bra 	BB24_73;

	mov.u64 	%rd238, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd239, %rd238;
	sub.s64 	%rd94, %rd90, %rd239;
	setp.eq.s64	%p60, %rd90, 0;
	@%p60 bra 	BB24_74;

	add.s64 	%rd240, %rd94, -16;
	add.s64 	%rd242, %rd238, %rd240;
	add.s64 	%rd96, %rd239, %rd240;
	ld.shared.u8 	%rs37, [%rd242];
	or.b16  	%rs38, %rs37, 1;
	st.shared.u8 	[%rd242], %rs38;
	ld.shared.u64 	%rd97, [%rd242+8];
	setp.eq.s64	%p61, %rd97, 0;
	mov.u64 	%rd298, %rd96;
	@%p61 bra 	BB24_67;

	mov.u64 	%rd98, %rd96;
	ld.u8 	%rs39, [%rd97];
	and.b16  	%rs40, %rs39, 1;
	setp.eq.b16	%p62, %rs40, 1;
	mov.u64 	%rd298, %rd98;
	@!%p62 bra 	BB24_67;
	bra.uni 	BB24_63;

BB24_63:
	ld.u64 	%rd100, [%rd97];
	shr.u64 	%rd101, %rd100, 1;
	add.s64 	%rd102, %rd97, 16;
	add.s64 	%rd103, %rd102, %rd101;
	ld.shared.u64 	%rd244, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p63, %rd103, %rd244;
	mov.u64 	%rd298, %rd97;
	@%p63 bra 	BB24_67;

	ld.u8 	%rs41, [%rd103];
	and.b16  	%rs42, %rs41, 1;
	setp.eq.b16	%p64, %rs42, 1;
	mov.u64 	%rd295, %rd97;
	mov.u64 	%rd298, %rd295;
	@!%p64 bra 	BB24_67;
	bra.uni 	BB24_65;

BB24_65:
	ld.u64 	%rd245, [%rd103];
	shr.u64 	%rd246, %rd245, 1;
	add.s64 	%rd247, %rd246, %rd101;
	add.s64 	%rd248, %rd247, 16;
	shl.b64 	%rd249, %rd248, 1;
	and.b64  	%rd250, %rd100, 1;
	or.b64  	%rd251, %rd249, %rd250;
	st.u64 	[%rd97], %rd251;
	and.b64  	%rd104, %rd248, 9223372036854775807;
	add.s64 	%rd252, %rd102, %rd104;
	ld.shared.u64 	%rd253, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p65, %rd252, %rd253;
	mov.u64 	%rd296, %rd97;
	mov.u64 	%rd298, %rd296;
	@%p65 bra 	BB24_67;

	add.s64 	%rd254, %rd104, %rd102;
	st.u64 	[%rd254+8], %rd97;
	mov.u64 	%rd298, %rd97;

BB24_67:
	ld.u64 	%rd107, [%rd298];
	shr.u64 	%rd108, %rd107, 1;
	add.s64 	%rd109, %rd298, 16;
	add.s64 	%rd110, %rd109, %rd108;
	ld.shared.u64 	%rd255, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p66, %rd110, %rd255;
	@%p66 bra 	BB24_71;

	ld.u8 	%rs43, [%rd110];
	and.b16  	%rs44, %rs43, 1;
	setp.eq.b16	%p67, %rs44, 1;
	@!%p67 bra 	BB24_74;
	bra.uni 	BB24_69;

BB24_69:
	ld.u64 	%rd256, [%rd110];
	shr.u64 	%rd257, %rd256, 1;
	add.s64 	%rd258, %rd257, %rd108;
	add.s64 	%rd259, %rd258, 16;
	shl.b64 	%rd260, %rd259, 1;
	and.b64  	%rd261, %rd107, 1;
	or.b64  	%rd262, %rd260, %rd261;
	st.u64 	[%rd298], %rd262;
	and.b64  	%rd111, %rd259, 9223372036854775807;
	add.s64 	%rd263, %rd109, %rd111;
	ld.shared.u64 	%rd264, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p68, %rd263, %rd264;
	@%p68 bra 	BB24_74;

	add.s64 	%rd265, %rd111, %rd109;
	st.u64 	[%rd265+8], %rd298;
	bra.uni 	BB24_74;

BB24_73:
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd90;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 15

BB24_74:
	bar.sync 	0;
	@!%p3 bra 	BB24_76;
	bra.uni 	BB24_75;

BB24_75:
	cvta.to.global.u64 	%rd266, %rd118;
	shl.b64 	%rd267, %rd7, 3;
	add.s64 	%rd268, %rd266, %rd267;
	st.global.u64 	[%rd268], %rd294;

BB24_76:
	ret;

BB24_71:
	setp.lt.u64	%p69, %rd110, %rd298;
	@%p69 bra 	BB24_74;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd298;
	bra.uni 	BB24_74;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
	.local .align 8 .b8 	__local_depot25[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<195>;
	.reg .b16 	%rs<39>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<749>;
	// demoted variable
	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result;

	mov.u64 	%rd748, __local_depot25;
	cvta.local.u64 	%SP, %rd748;
	ld.param.v2.u32 	{%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd269, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd270, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
	cvta.to.global.u64 	%rd2, %rd1;
	cvta.to.global.u64 	%rd3, %rd270;
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p24, %r1, 0;
	mov.u64 	%rd271, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd272, %rd271;
	setp.eq.s64	%p25, %rd272, 0;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB25_2;

	cvt.s64.s32	%rd273, %r24;
	mov.u32 	%r28, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r28;
	mov.u64 	%rd274, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd275, %rd274;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd275;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd273;

BB25_2:
	bar.sync 	0;
	bfe.s64 	%rd276, %rd269, 0, 61;
	setp.lt.s64	%p27, %rd276, 1;
	@%p27 bra 	BB25_276;

	ld.global.u64 	%rd739, [%rd2];
	bar.sync 	0;
	@%p24 bra 	BB25_5;

	st.global.u64 	[%rd3], %rd739;

BB25_5:
	setp.eq.s32	%p1, %r1, 0;
	bar.sync 	0;
	@!%p1 bra 	BB25_26;
	bra.uni 	BB25_6;

BB25_6:
	ld.shared.u64 	%rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd644, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd651, %rd644;
	setp.eq.s64	%p29, %rd6, %rd651;
	mov.u64 	%rd649, %rd6;
	@%p29 bra 	BB25_10;

	mov.u64 	%rd650, %rd649;

BB25_8:
	mov.u64 	%rd646, %rd651;
	mov.u64 	%rd649, %rd650;
	mov.u64 	%rd650, %rd646;
	ld.shared.u8 	%rs23, [%rd644];
	and.b16  	%rs24, %rs23, 1;
	setp.eq.b16	%p30, %rs24, 1;
	not.pred 	%p31, %p30;
	ld.shared.u64 	%rd11, [%rd644];
	setp.lt.u64	%p32, %rd11, 12288;
	or.pred  	%p33, %p31, %p32;
	@!%p33 bra 	BB25_10;
	bra.uni 	BB25_9;

BB25_9:
	shr.u64 	%rd279, %rd11, 1;
	add.s64 	%rd280, %rd644, %rd279;
	add.s64 	%rd644, %rd280, 16;
	add.s64 	%rd281, %rd650, %rd279;
	add.s64 	%rd651, %rd281, 16;
	setp.ne.s64	%p34, %rd651, %rd6;
	mov.u64 	%rd649, %rd650;
	@%p34 bra 	BB25_8;

BB25_10:
	setp.eq.s64	%p36, %rd649, %rd6;
	mov.pred 	%p194, 0;
	@%p36 bra 	BB25_12;

	ld.u64 	%rd283, [%rd649];
	shr.u64 	%rd284, %rd283, 1;
	add.s64 	%rd285, %rd649, %rd284;
	add.s64 	%rd655, %rd285, 16;
	setp.ne.s64	%p194, %rd655, %rd6;

BB25_12:
	@%p194 bra 	BB25_18;
	bra.uni 	BB25_13;

BB25_18:
	ld.u64 	%rd22, [%rd655];
	and.b64  	%rd300, %rd22, -32;
	setp.eq.s64	%p40, %rd300, 12288;
	cvt.u16.u64	%rs38, %rd22;
	@%p40 bra 	BB25_21;

	add.s64 	%rd23, %rd655, 16;
	ld.u64 	%rd301, [%rd655+6160];
	and.b64  	%rd302, %rd301, 1;
	add.s64 	%rd303, %rd22, -12320;
	and.b64  	%rd304, %rd303, -2;
	or.b64  	%rd305, %rd302, %rd304;
	st.u64 	[%rd655+6160], %rd305;
	st.u64 	[%rd655+6168], %rd655;
	cvt.u16.u64	%rs26, %rd303;
	or.b16  	%rs27, %rs26, 1;
	and.b64  	%rd306, %rd22, 1;
	or.b64  	%rd307, %rd306, 12288;
	st.u64 	[%rd655], %rd307;
	st.u8 	[%rd655+6160], %rs27;
	ld.u64 	%rd308, [%rd655+6160];
	shr.u64 	%rd24, %rd308, 1;
	add.s64 	%rd309, %rd24, %rd23;
	add.s64 	%rd310, %rd309, 6160;
	ld.shared.u64 	%rd311, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p41, %rd310, %rd311;
	cvt.u16.u64	%rs28, %rd22;
	and.b16  	%rs38, %rs28, 1;
	@%p41 bra 	BB25_21;

	add.s64 	%rd312, %rd23, 6144;
	st.u64 	[%rd309+6168], %rd312;
	ld.u8 	%rs38, [%rd655];

BB25_21:
	and.b16  	%rs29, %rs38, 254;
	st.u8 	[%rd655], %rs29;
	bra.uni 	BB25_22;

BB25_13:
	mov.u64 	%rd287, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd288, %rd287;
	sub.s64 	%rd289, %rd6, %rd288;
	add.s64 	%rd290, %rd289, 6160;
	ld.shared.u64 	%rd291, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p37, %rd290, %rd291;
	mov.u64 	%rd653, -1;
	mov.u64 	%rd654, %rd6;
	@%p37 bra 	BB25_15;

	add.s64 	%rd17, %rd6, 6160;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd17;
	mov.u64 	%rd653, %rd17;
	mov.u64 	%rd654, %rd17;

BB25_15:
	mov.u64 	%rd18, %rd654;
	setp.eq.s64	%p38, %rd653, -1;
	@%p38 bra 	BB25_17;

	mov.u64 	%rd292, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd293, %rd292;
	sub.s64 	%rd294, %rd6, %rd293;
	add.s64 	%rd295, %rd292, %rd294;
	ld.shared.u64 	%rd296, [%rd295];
	and.b64  	%rd297, %rd296, 1;
	or.b64  	%rd298, %rd297, 12288;
	st.shared.u64 	[%rd295], %rd298;
	st.shared.u64 	[%rd295+8], %rd649;
	mov.u16 	%rs25, 0;
	st.shared.u8 	[%rd295], %rs25;

BB25_17:
	mov.u64 	%rd655, %rd6;
	setp.eq.s64	%p39, %rd6, %rd18;
	mov.u64 	%rd656, 0;
	@%p39 bra 	BB25_23;

BB25_22:
	add.s64 	%rd656, %rd655, 16;

BB25_23:
	mov.u64 	%rd657, %rd656;
	setp.ne.s64	%p42, %rd656, 0;
	@%p42 bra 	BB25_25;

	mov.u64 	%rd314, 6144;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd314;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd657, [retval0+0];
	
	//{
	}// Callseq End 16

BB25_25:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd657;

BB25_26:
	shl.b64 	%rd315, %rd269, 3;
	add.s64 	%rd31, %rd1, %rd315;
	add.s64 	%rd689, %rd2, 8;
	add.s64 	%rd682, %rd1, 8;
	add.s64 	%rd673, %rd3, 8;
	bar.sync 	0;
	ld.shared.u64 	%rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd35; 
	    selp.u32 %r29, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p43, %r29, 0;
	mov.u64 	%rd318, 8;
	sub.s64 	%rd36, %rd318, %rd315;
	@%p43 bra 	BB25_143;

	setp.gt.s64	%p44, %rd36, -1;
	@%p44 bra 	BB25_259;

	mov.u64 	%rd319, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd320, %rd319;
	sub.s64 	%rd321, %rd35, %rd320;
	add.s64 	%rd322, %rd319, %rd321;
	mov.u64 	%rd658, %rd682;
	mul.wide.s32 	%rd323, %r1, 8;
	add.s64 	%rd38, %rd322, %rd323;

BB25_29:
	mov.u64 	%rd40, %rd739;
	mov.u64 	%rd684, %rd689;
	mov.u64 	%rd42, %rd684;
	mov.u64 	%rd677, %rd682;
	mov.u64 	%rd41, %rd677;
	mov.u64 	%rd670, %rd673;
	mov.u64 	%rd43, %rd670;
	mov.u64 	%rd39, %rd658;
	sub.s64 	%rd324, %rd31, %rd39;
	shr.u64 	%rd325, %rd324, 3;
	cvt.u32.u64	%r30, %rd325;
	mov.u32 	%r31, 768;
	min.s32 	%r2, %r30, %r31;
	setp.eq.s32	%p45, %r2, 768;
	@%p45 bra 	BB25_41;
	bra.uni 	BB25_30;

BB25_41:
	add.s64 	%rd354, %rd42, %rd323;
	ld.global.u64 	%rd355, [%rd354];
	ld.global.u64 	%rd356, [%rd354+2048];
	ld.global.u64 	%rd357, [%rd354+4096];
	st.shared.u64 	[%rd38], %rd355;
	st.shared.u64 	[%rd38+2048], %rd356;
	st.shared.u64 	[%rd38+4096], %rd357;
	mov.u64 	%rd661, 768;
	bra.uni 	BB25_42;

BB25_30:
	cvt.s64.s32	%rd661, %r2;
	setp.lt.s32	%p46, %r2, 1;
	@%p46 bra 	BB25_42;

	mov.u64 	%rd659, %rd41;
	mov.u64 	%rd660, %rd322;
	mov.u64 	%rd681, %rd41;
	mov.u64 	%rd688, %rd42;

BB25_32:
	mov.u64 	%rd50, %rd688;
	mov.u64 	%rd49, %rd681;
	mov.u64 	%rd48, %rd660;
	mov.u64 	%rd47, %rd659;
	mul.wide.s32 	%rd329, %r2, 8;
	add.s64 	%rd330, %rd41, %rd329;
	sub.s64 	%rd51, %rd330, %rd47;
	setp.gt.s64	%p47, %rd51, 6136;
	add.s64 	%rd52, %rd48, %rd323;
	@%p47 bra 	BB25_39;
	bra.uni 	BB25_33;

BB25_39:
	add.s64 	%rd345, %rd50, %rd323;
	ld.global.u64 	%rd346, [%rd345];
	ld.global.u64 	%rd347, [%rd345+2048];
	ld.global.u64 	%rd348, [%rd345+4096];
	st.shared.u64 	[%rd52], %rd346;
	st.shared.u64 	[%rd52+2048], %rd347;
	st.shared.u64 	[%rd52+4096], %rd348;
	bra.uni 	BB25_40;

BB25_33:
	shr.s64 	%rd53, %rd51, 3;
	cvt.s64.s32	%rd332, %r1;
	setp.ge.s64	%p48, %rd332, %rd53;
	@%p48 bra 	BB25_35;

	add.s64 	%rd334, %rd50, %rd323;
	ld.global.u64 	%rd335, [%rd334];
	st.shared.u64 	[%rd52], %rd335;

BB25_35:
	add.s32 	%r32, %r1, 256;
	cvt.s64.s32	%rd336, %r32;
	setp.ge.s64	%p49, %rd336, %rd53;
	@%p49 bra 	BB25_37;

	add.s64 	%rd338, %rd50, %rd323;
	ld.global.u64 	%rd339, [%rd338+2048];
	st.shared.u64 	[%rd52+2048], %rd339;

BB25_37:
	add.s32 	%r33, %r1, 512;
	cvt.s64.s32	%rd340, %r33;
	setp.ge.s64	%p50, %rd340, %rd53;
	@%p50 bra 	BB25_40;

	add.s64 	%rd342, %rd50, %rd323;
	ld.global.u64 	%rd343, [%rd342+4096];
	st.shared.u64 	[%rd52+4096], %rd343;

BB25_40:
	add.s64 	%rd55, %rd50, 6144;
	add.s64 	%rd56, %rd48, 6144;
	add.s64 	%rd659, %rd49, 6144;
	mov.u64 	%rd57, %rd659;
	sub.s64 	%rd351, %rd659, %rd330;
	setp.lt.s64	%p51, %rd351, 0;
	mov.u64 	%rd660, %rd56;
	mov.u64 	%rd681, %rd57;
	mov.u64 	%rd688, %rd55;
	@%p51 bra 	BB25_32;

BB25_42:
	bar.sync 	0;
	shl.b64 	%rd360, %rd661, 3;
	add.s64 	%rd63, %rd35, %rd360;
	sub.s64 	%rd361, %rd63, %rd35;
	shr.u64 	%rd362, %rd361, 3;
	cvt.u32.u64	%r3, %rd362;
	cvt.s64.s32	%rd64, %r1;
	mul.wide.s32 	%rd363, %r1, -3;
	add.s64 	%rd364, %rd362, %rd363;
	cvt.u32.u64	%r34, %rd364;
	mov.u32 	%r35, 3;
	min.s32 	%r4, %r34, %r35;
	mov.u32 	%r36, 0;
	max.s32 	%r5, %r4, %r36;
	setp.gt.u32	%p52, %r5, 2;
	@%p52 bra 	BB25_49;
	bra.uni 	BB25_43;

BB25_49:
	add.s64 	%rd392, %rd319, %rd321;
	mul.lo.s32 	%r40, %r1, 3;
	mul.wide.s32 	%rd393, %r40, 8;
	add.s64 	%rd394, %rd392, %rd393;
	ld.shared.u64 	%rd395, [%rd394];
	add.u64 	%rd396, %SP, 0;
	cvta.to.local.u64 	%rd397, %rd396;
	ld.shared.u64 	%rd398, [%rd394+8];
	ld.shared.u64 	%rd399, [%rd394+16];
	st.local.u64 	[%rd397], %rd395;
	st.local.u64 	[%rd397+8], %rd398;
	st.local.u64 	[%rd397+16], %rd399;
	bra.uni 	BB25_50;

BB25_43:
	add.u64 	%rd365, %SP, 0;
	cvta.to.local.u64 	%rd662, %rd365;
	setp.lt.s32	%p53, %r4, 1;
	@%p53 bra 	BB25_45;

	add.s64 	%rd369, %rd319, %rd321;
	mul.lo.s32 	%r37, %r1, 3;
	mul.wide.s32 	%rd370, %r37, 8;
	add.s64 	%rd371, %rd369, %rd370;
	ld.shared.u64 	%rd372, [%rd371];
	cvta.to.local.u64 	%rd374, %rd365;
	st.local.u64 	[%rd374], %rd372;
	add.s64 	%rd662, %rd374, 8;

BB25_45:
	setp.lt.s32	%p54, %r5, 2;
	@%p54 bra 	BB25_47;

	add.s64 	%rd378, %rd319, %rd321;
	mul.lo.s32 	%r38, %r1, 3;
	mul.wide.s32 	%rd379, %r38, 8;
	add.s64 	%rd380, %rd378, %rd379;
	ld.shared.u64 	%rd381, [%rd380+8];
	st.local.u64 	[%rd662], %rd381;
	add.s64 	%rd662, %rd662, 8;

BB25_47:
	setp.lt.s32	%p55, %r5, 3;
	@%p55 bra 	BB25_50;

	add.s64 	%rd385, %rd319, %rd321;
	mul.lo.s32 	%r39, %r1, 3;
	mul.wide.s32 	%rd386, %r39, 8;
	add.s64 	%rd387, %rd385, %rd386;
	ld.shared.u64 	%rd388, [%rd387+16];
	st.local.u64 	[%rd662], %rd388;

BB25_50:
	setp.eq.s32	%p56, %r5, 0;
	@%p56 bra 	BB25_55;

	add.u64 	%rd401, %SP, 0;
	cvta.to.local.u64 	%rd402, %rd401;
	ld.local.u64 	%rd665, [%rd402];
	mul.wide.u32 	%rd403, %r5, 8;
	add.s64 	%rd404, %rd403, 34359738360;
	shr.u64 	%rd405, %rd404, 3;
	cvt.u32.u64	%r6, %rd405;
	setp.lt.s32	%p57, %r6, 1;
	@%p57 bra 	BB25_53;

	ld.local.u64 	%rd408, [%rd402+8];
	add.s64 	%rd665, %rd408, %rd665;

BB25_53:
	setp.lt.s32	%p58, %r6, 2;
	@%p58 bra 	BB25_55;

	ld.local.u64 	%rd411, [%rd402+16];
	add.s64 	%rd665, %rd411, %rd665;

BB25_55:
	bar.sync 	0;
	@%p56 bra 	BB25_57;

	st.shared.u64 	[%rd38], %rd665;

BB25_57:
	bar.sync 	0;
	setp.gt.s32	%p60, %r3, 767;
	mov.u32 	%r87, 256;
	@%p60 bra 	BB25_59;

	add.s32 	%r42, %r3, 2;
	mul.hi.s32 	%r43, %r42, 1431655766;
	shr.u32 	%r44, %r43, 31;
	add.s32 	%r87, %r43, %r44;

BB25_59:
	add.s64 	%rd666, %rd319, %rd321;
	add.s64 	%rd75, %rd666, %rd360;
	setp.eq.s32	%p61, %r87, 256;
	@%p61 bra 	BB25_101;
	bra.uni 	BB25_60;

BB25_101:
	@%p24 bra 	BB25_103;

	ld.shared.u64 	%rd429, [%rd666];
	add.s64 	%rd430, %rd429, %rd40;
	st.shared.u64 	[%rd666], %rd430;

BB25_103:
	setp.lt.s32	%p12, %r1, 1;
	ld.shared.u64 	%rd664, [%rd38];
	bar.sync 	0;
	@%p12 bra 	BB25_105;

	ld.shared.u64 	%rd431, [%rd38+-8];
	add.s64 	%rd664, %rd431, %rd664;

BB25_105:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	setp.lt.s32	%p94, %r1, 2;
	@%p94 bra 	BB25_107;

	ld.shared.u64 	%rd432, [%rd38+-16];
	add.s64 	%rd664, %rd432, %rd664;

BB25_107:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	setp.lt.s32	%p95, %r1, 4;
	@%p95 bra 	BB25_109;

	ld.shared.u64 	%rd433, [%rd38+-32];
	add.s64 	%rd664, %rd433, %rd664;

BB25_109:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	setp.lt.s32	%p96, %r1, 8;
	@%p96 bra 	BB25_111;

	ld.shared.u64 	%rd434, [%rd38+-64];
	add.s64 	%rd664, %rd434, %rd664;

BB25_111:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	setp.lt.s32	%p97, %r1, 16;
	@%p97 bra 	BB25_113;

	ld.shared.u64 	%rd435, [%rd38+-128];
	add.s64 	%rd664, %rd435, %rd664;

BB25_113:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	setp.lt.s32	%p98, %r1, 32;
	@%p98 bra 	BB25_115;

	ld.shared.u64 	%rd436, [%rd38+-256];
	add.s64 	%rd664, %rd436, %rd664;

BB25_115:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	setp.lt.s32	%p99, %r1, 64;
	@%p99 bra 	BB25_117;

	ld.shared.u64 	%rd437, [%rd38+-512];
	add.s64 	%rd664, %rd437, %rd664;

BB25_117:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	setp.lt.s32	%p100, %r1, 128;
	@%p100 bra 	BB25_119;

	ld.shared.u64 	%rd438, [%rd38+-1024];
	add.s64 	%rd664, %rd438, %rd664;

BB25_119:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd664;
	bar.sync 	0;
	ld.shared.u64 	%rd740, [%rd666+2040];
	mov.u64 	%rd729, %rd40;
	@%p1 bra 	BB25_121;

	ld.shared.u64 	%rd729, [%rd38+-8];

BB25_121:
	bar.sync 	0;
	st.shared.u64 	[%rd38], %rd729;
	bar.sync 	0;
	bra.uni 	BB25_122;

BB25_60:
	@%p24 bra 	BB25_62;

	ld.shared.u64 	%rd414, [%rd666];
	add.s64 	%rd415, %rd414, %rd40;
	st.shared.u64 	[%rd666], %rd415;

BB25_62:
	setp.ge.s32	%p63, %r1, %r87;
	mov.u64 	%rd738, %rd40;
	@%p63 bra 	BB25_64;

	ld.shared.u64 	%rd77, [%rd38];
	mov.u64 	%rd738, %rd77;

BB25_64:
	mov.u64 	%rd699, %rd738;
	mov.u64 	%rd737, %rd699;
	bar.sync 	0;
	setp.le.s32	%p64, %r1, %r87;
	setp.gt.s32	%p65, %r1, 0;
	and.pred  	%p66, %p65, %p64;
	@!%p66 bra 	BB25_66;
	bra.uni 	BB25_65;

BB25_65:
	ld.shared.u64 	%rd416, [%rd38+-8];
	add.s64 	%rd737, %rd416, %rd737;

BB25_66:
	mov.u64 	%rd736, %rd737;
	bar.sync 	0;
	@%p63 bra 	BB25_68;

	st.shared.u64 	[%rd38], %rd736;

BB25_68:
	setp.gt.s32	%p4, %r1, 1;
	bar.sync 	0;
	add.s32 	%r45, %r1, -2;
	setp.lt.s32	%p68, %r45, %r87;
	and.pred  	%p69, %p4, %p68;
	@!%p69 bra 	BB25_70;
	bra.uni 	BB25_69;

BB25_69:
	ld.shared.u64 	%rd417, [%rd38+-16];
	add.s64 	%rd736, %rd417, %rd736;

BB25_70:
	mov.u64 	%rd735, %rd736;
	bar.sync 	0;
	@%p63 bra 	BB25_72;

	st.shared.u64 	[%rd38], %rd735;

BB25_72:
	setp.gt.s32	%p5, %r1, 3;
	bar.sync 	0;
	add.s32 	%r46, %r1, -4;
	setp.lt.s32	%p71, %r46, %r87;
	and.pred  	%p72, %p5, %p71;
	@!%p72 bra 	BB25_74;
	bra.uni 	BB25_73;

BB25_73:
	ld.shared.u64 	%rd418, [%rd38+-32];
	add.s64 	%rd735, %rd418, %rd735;

BB25_74:
	mov.u64 	%rd734, %rd735;
	bar.sync 	0;
	@%p63 bra 	BB25_76;

	st.shared.u64 	[%rd38], %rd734;

BB25_76:
	setp.gt.s32	%p6, %r1, 7;
	bar.sync 	0;
	add.s32 	%r47, %r1, -8;
	setp.lt.s32	%p74, %r47, %r87;
	and.pred  	%p75, %p6, %p74;
	@!%p75 bra 	BB25_78;
	bra.uni 	BB25_77;

BB25_77:
	ld.shared.u64 	%rd419, [%rd38+-64];
	add.s64 	%rd734, %rd419, %rd734;

BB25_78:
	mov.u64 	%rd733, %rd734;
	bar.sync 	0;
	@%p63 bra 	BB25_80;

	st.shared.u64 	[%rd38], %rd733;

BB25_80:
	setp.gt.s32	%p7, %r1, 15;
	bar.sync 	0;
	add.s32 	%r48, %r1, -16;
	setp.lt.s32	%p77, %r48, %r87;
	and.pred  	%p78, %p7, %p77;
	@!%p78 bra 	BB25_82;
	bra.uni 	BB25_81;

BB25_81:
	ld.shared.u64 	%rd420, [%rd38+-128];
	add.s64 	%rd733, %rd420, %rd733;

BB25_82:
	mov.u64 	%rd732, %rd733;
	bar.sync 	0;
	@%p63 bra 	BB25_84;

	st.shared.u64 	[%rd38], %rd732;

BB25_84:
	setp.gt.s32	%p8, %r1, 31;
	bar.sync 	0;
	add.s32 	%r49, %r1, -32;
	setp.lt.s32	%p80, %r49, %r87;
	and.pred  	%p81, %p8, %p80;
	@!%p81 bra 	BB25_86;
	bra.uni 	BB25_85;

BB25_85:
	ld.shared.u64 	%rd421, [%rd38+-256];
	add.s64 	%rd732, %rd421, %rd732;

BB25_86:
	mov.u64 	%rd731, %rd732;
	bar.sync 	0;
	@%p63 bra 	BB25_88;

	st.shared.u64 	[%rd38], %rd731;

BB25_88:
	setp.gt.s32	%p9, %r1, 63;
	bar.sync 	0;
	add.s32 	%r50, %r1, -64;
	setp.lt.s32	%p83, %r50, %r87;
	and.pred  	%p84, %p9, %p83;
	@!%p84 bra 	BB25_90;
	bra.uni 	BB25_89;

BB25_89:
	ld.shared.u64 	%rd422, [%rd38+-512];
	add.s64 	%rd731, %rd422, %rd731;

BB25_90:
	mov.u64 	%rd730, %rd731;
	bar.sync 	0;
	@%p63 bra 	BB25_92;

	st.shared.u64 	[%rd38], %rd730;

BB25_92:
	setp.gt.s32	%p10, %r1, 127;
	bar.sync 	0;
	add.s32 	%r51, %r1, -128;
	setp.lt.s32	%p86, %r51, %r87;
	and.pred  	%p87, %p10, %p86;
	@!%p87 bra 	BB25_94;
	bra.uni 	BB25_93;

BB25_93:
	ld.shared.u64 	%rd423, [%rd38+-1024];
	add.s64 	%rd730, %rd423, %rd730;

BB25_94:
	bar.sync 	0;
	@%p63 bra 	BB25_96;

	st.shared.u64 	[%rd38], %rd730;

BB25_96:
	setp.lt.s32	%p11, %r1, %r87;
	bar.sync 	0;
	add.s32 	%r52, %r87, -1;
	mul.wide.s32 	%rd427, %r52, 8;
	add.s64 	%rd428, %rd666, %rd427;
	ld.shared.u64 	%rd740, [%rd428];
	not.pred 	%p89, %p11;
	or.pred  	%p91, %p1, %p89;
	selp.b64	%rd663, %rd40, %rd730, %p11;
	@%p91 bra 	BB25_98;

	ld.shared.u64 	%rd663, [%rd38+-8];

BB25_98:
	bar.sync 	0;
	@%p63 bra 	BB25_100;

	st.shared.u64 	[%rd38], %rd663;

BB25_100:
	bar.sync 	0;

BB25_122:
	mov.u64 	%rd739, %rd740;
	@%p56 bra 	BB25_124;

	ld.shared.u64 	%rd665, [%rd38];

BB25_124:
	add.u64 	%rd439, %SP, 0;
	cvta.to.local.u64 	%rd123, %rd439;
	bar.sync 	0;
	mul.wide.s32 	%rd440, %r5, 8;
	add.s64 	%rd125, %rd123, %rd440;
	setp.ge.u64	%p103, %rd123, %rd125;
	@%p103 bra 	BB25_126;

	ld.local.u64 	%rd443, [%rd123];
	add.s64 	%rd665, %rd443, %rd665;
	add.s64 	%rd447, %rd319, %rd321;
	mul.lo.s32 	%r53, %r1, 3;
	mul.wide.s32 	%rd448, %r53, 8;
	add.s64 	%rd449, %rd447, %rd448;
	st.shared.u64 	[%rd449], %rd665;

BB25_126:
	add.s64 	%rd128, %rd123, 8;
	setp.ge.u64	%p104, %rd128, %rd125;
	@%p104 bra 	BB25_128;

	ld.local.u64 	%rd452, [%rd123+8];
	add.s64 	%rd665, %rd452, %rd665;
	add.s64 	%rd456, %rd319, %rd321;
	mul.lo.s32 	%r54, %r1, 3;
	mul.wide.s32 	%rd457, %r54, 8;
	add.s64 	%rd458, %rd456, %rd457;
	st.shared.u64 	[%rd458+8], %rd665;

BB25_128:
	add.s64 	%rd459, %rd128, 8;
	setp.ge.u64	%p105, %rd459, %rd125;
	@%p105 bra 	BB25_130;

	ld.local.u64 	%rd462, [%rd123+16];
	add.s64 	%rd463, %rd462, %rd665;
	add.s64 	%rd467, %rd319, %rd321;
	mul.lo.s32 	%r55, %r1, 3;
	mul.wide.s32 	%rd468, %r55, 8;
	add.s64 	%rd469, %rd467, %rd468;
	st.shared.u64 	[%rd469+16], %rd463;

BB25_130:
	bar.sync 	0;
	@%p45 bra 	BB25_141;
	bra.uni 	BB25_131;

BB25_141:
	add.s64 	%rd484, %rd43, %rd323;
	ld.shared.u64 	%rd485, [%rd38];
	ld.shared.u64 	%rd486, [%rd38+2048];
	ld.shared.u64 	%rd487, [%rd38+4096];
	st.global.u64 	[%rd484], %rd485;
	st.global.u64 	[%rd484+2048], %rd486;
	st.global.u64 	[%rd484+4096], %rd487;
	bra.uni 	BB25_142;

BB25_131:
	mov.u64 	%rd667, %rd35;
	setp.ge.u64	%p106, %rd666, %rd75;
	mov.u64 	%rd672, %rd43;
	@%p106 bra 	BB25_142;

BB25_132:
	mov.u64 	%rd135, %rd672;
	sub.s64 	%rd136, %rd63, %rd667;
	setp.gt.s64	%p107, %rd136, 6136;
	shl.b64 	%rd473, %rd64, 3;
	add.s64 	%rd137, %rd666, %rd473;
	add.s64 	%rd138, %rd135, %rd473;
	@%p107 bra 	BB25_139;
	bra.uni 	BB25_133;

BB25_139:
	ld.shared.u64 	%rd480, [%rd137];
	ld.shared.u64 	%rd481, [%rd137+2048];
	ld.shared.u64 	%rd482, [%rd137+4096];
	st.global.u64 	[%rd138], %rd480;
	st.global.u64 	[%rd138+2048], %rd481;
	st.global.u64 	[%rd138+4096], %rd482;
	bra.uni 	BB25_140;

BB25_133:
	shr.s64 	%rd139, %rd136, 3;
	setp.ge.s64	%p108, %rd64, %rd139;
	@%p108 bra 	BB25_135;

	ld.shared.u64 	%rd475, [%rd137];
	st.global.u64 	[%rd138], %rd475;

BB25_135:
	add.s32 	%r56, %r1, 256;
	cvt.s64.s32	%rd476, %r56;
	setp.ge.s64	%p109, %rd476, %rd139;
	@%p109 bra 	BB25_137;

	ld.shared.u64 	%rd477, [%rd137+2048];
	st.global.u64 	[%rd138+2048], %rd477;

BB25_137:
	add.s32 	%r57, %r1, 512;
	cvt.s64.s32	%rd478, %r57;
	setp.ge.s64	%p110, %rd478, %rd139;
	@%p110 bra 	BB25_140;

	ld.shared.u64 	%rd479, [%rd137+4096];
	st.global.u64 	[%rd138+4096], %rd479;

BB25_140:
	add.s64 	%rd666, %rd666, 6144;
	add.s64 	%rd667, %rd667, 6144;
	add.s64 	%rd142, %rd135, 6144;
	setp.lt.u64	%p111, %rd666, %rd75;
	mov.u64 	%rd672, %rd142;
	@%p111 bra 	BB25_132;

BB25_142:
	bar.sync 	0;
	add.s64 	%rd689, %rd42, 6144;
	add.s64 	%rd673, %rd43, 6144;
	add.s64 	%rd658, %rd41, 6144;
	mov.u64 	%rd682, %rd658;
	sub.s64 	%rd488, %rd658, %rd31;
	setp.lt.s64	%p112, %rd488, 0;
	@%p112 bra 	BB25_29;
	bra.uni 	BB25_259;

BB25_143:
	setp.gt.s64	%p113, %rd36, -1;
	@%p113 bra 	BB25_259;

	mov.u64 	%rd668, %rd682;
	mul.wide.s32 	%rd489, %r1, 8;
	add.s64 	%rd149, %rd35, %rd489;
	mov.u64 	%rd671, %rd673;
	mov.u64 	%rd680, %rd682;
	mov.u64 	%rd687, %rd689;
	mov.u64 	%rd727, %rd739;

BB25_145:
	mov.u64 	%rd151, %rd727;
	mov.u64 	%rd685, %rd687;
	mov.u64 	%rd153, %rd685;
	mov.u64 	%rd678, %rd680;
	mov.u64 	%rd152, %rd678;
	mov.u64 	%rd150, %rd668;
	sub.s64 	%rd490, %rd31, %rd150;
	shr.u64 	%rd491, %rd490, 3;
	cvt.u32.u64	%r58, %rd491;
	mov.u32 	%r59, 768;
	min.s32 	%r9, %r58, %r59;
	setp.eq.s32	%p114, %r9, 768;
	@%p114 bra 	BB25_157;
	bra.uni 	BB25_146;

BB25_157:
	mul.wide.s32 	%rd516, %r1, 8;
	add.s64 	%rd517, %rd153, %rd516;
	ld.global.u64 	%rd518, [%rd517];
	st.u64 	[%rd149], %rd518;
	ld.global.u64 	%rd519, [%rd517+2048];
	st.u64 	[%rd149+2048], %rd519;
	ld.global.u64 	%rd520, [%rd517+4096];
	st.u64 	[%rd149+4096], %rd520;
	mov.u64 	%rd690, 768;
	bra.uni 	BB25_158;

BB25_146:
	cvt.s64.s32	%rd690, %r9;
	setp.lt.s32	%p115, %r9, 1;
	@%p115 bra 	BB25_158;

	mov.u64 	%rd675, %rd35;
	mov.u64 	%rd674, %rd152;
	mov.u64 	%rd679, %rd152;
	mov.u64 	%rd686, %rd153;

BB25_148:
	mov.u64 	%rd161, %rd686;
	mov.u64 	%rd160, %rd679;
	mov.u64 	%rd158, %rd674;
	mul.wide.s32 	%rd492, %r9, 8;
	add.s64 	%rd493, %rd152, %rd492;
	sub.s64 	%rd162, %rd493, %rd158;
	setp.gt.s64	%p116, %rd162, 6136;
	add.s64 	%rd163, %rd161, %rd489;
	@%p116 bra 	BB25_155;
	bra.uni 	BB25_149;

BB25_155:
	ld.global.u64 	%rd507, [%rd163];
	add.s64 	%rd509, %rd675, %rd489;
	st.u64 	[%rd509], %rd507;
	ld.global.u64 	%rd510, [%rd163+2048];
	st.u64 	[%rd509+2048], %rd510;
	ld.global.u64 	%rd511, [%rd163+4096];
	st.u64 	[%rd509+4096], %rd511;
	bra.uni 	BB25_156;

BB25_149:
	shr.s64 	%rd164, %rd162, 3;
	cvt.s64.s32	%rd495, %r1;
	setp.ge.s64	%p117, %rd495, %rd164;
	@%p117 bra 	BB25_151;

	ld.global.u64 	%rd496, [%rd163];
	add.s64 	%rd498, %rd675, %rd489;
	st.u64 	[%rd498], %rd496;

BB25_151:
	add.s32 	%r60, %r1, 256;
	cvt.s64.s32	%rd499, %r60;
	setp.ge.s64	%p118, %rd499, %rd164;
	@%p118 bra 	BB25_153;

	ld.global.u64 	%rd500, [%rd163+2048];
	add.s64 	%rd502, %rd675, %rd489;
	st.u64 	[%rd502+2048], %rd500;

BB25_153:
	add.s32 	%r61, %r1, 512;
	cvt.s64.s32	%rd503, %r61;
	setp.ge.s64	%p119, %rd503, %rd164;
	@%p119 bra 	BB25_156;

	ld.global.u64 	%rd504, [%rd163+4096];
	add.s64 	%rd506, %rd675, %rd489;
	st.u64 	[%rd506+4096], %rd504;

BB25_156:
	add.s64 	%rd166, %rd161, 6144;
	add.s64 	%rd675, %rd675, 6144;
	add.s64 	%rd674, %rd160, 6144;
	mov.u64 	%rd168, %rd674;
	sub.s64 	%rd514, %rd674, %rd493;
	setp.lt.s64	%p120, %rd514, 0;
	mov.u64 	%rd679, %rd168;
	mov.u64 	%rd686, %rd166;
	@%p120 bra 	BB25_148;

BB25_158:
	bar.sync 	0;
	shl.b64 	%rd521, %rd690, 3;
	add.s64 	%rd171, %rd35, %rd521;
	and.b64  	%rd522, %rd690, 2305843009213693951;
	cvt.u32.u64	%r10, %rd690;
	mul.wide.s32 	%rd523, %r1, -3;
	add.s64 	%rd524, %rd522, %rd523;
	cvt.u32.u64	%r62, %rd524;
	mov.u32 	%r63, 3;
	min.s32 	%r11, %r62, %r63;
	mov.u32 	%r64, 0;
	max.s32 	%r12, %r11, %r64;
	setp.gt.u32	%p121, %r12, 2;
	@%p121 bra 	BB25_165;
	bra.uni 	BB25_159;

BB25_165:
	mul.lo.s32 	%r68, %r1, 3;
	mul.wide.s32 	%rd537, %r68, 8;
	add.s64 	%rd538, %rd35, %rd537;
	ld.u64 	%rd539, [%rd538];
	add.u64 	%rd540, %SP, 0;
	cvta.to.local.u64 	%rd541, %rd540;
	st.local.u64 	[%rd541], %rd539;
	ld.u64 	%rd542, [%rd538+8];
	st.local.u64 	[%rd541+8], %rd542;
	ld.u64 	%rd543, [%rd538+16];
	st.local.u64 	[%rd541+16], %rd543;
	bra.uni 	BB25_166;

BB25_159:
	add.u64 	%rd525, %SP, 0;
	cvta.to.local.u64 	%rd691, %rd525;
	setp.lt.s32	%p122, %r11, 1;
	@%p122 bra 	BB25_161;

	mul.lo.s32 	%r65, %r1, 3;
	mul.wide.s32 	%rd526, %r65, 8;
	add.s64 	%rd527, %rd35, %rd526;
	ld.u64 	%rd528, [%rd527];
	cvta.to.local.u64 	%rd530, %rd525;
	st.local.u64 	[%rd530], %rd528;
	add.s64 	%rd691, %rd530, 8;

BB25_161:
	setp.lt.s32	%p123, %r12, 2;
	@%p123 bra 	BB25_163;

	mul.lo.s32 	%r66, %r1, 3;
	mul.wide.s32 	%rd531, %r66, 8;
	add.s64 	%rd532, %rd35, %rd531;
	ld.u64 	%rd533, [%rd532+8];
	st.local.u64 	[%rd691], %rd533;
	add.s64 	%rd691, %rd691, 8;

BB25_163:
	setp.lt.s32	%p124, %r12, 3;
	@%p124 bra 	BB25_166;

	mul.lo.s32 	%r67, %r1, 3;
	mul.wide.s32 	%rd534, %r67, 8;
	add.s64 	%rd535, %rd35, %rd534;
	ld.u64 	%rd536, [%rd535+16];
	st.local.u64 	[%rd691], %rd536;

BB25_166:
	setp.eq.s32	%p125, %r12, 0;
	@%p125 bra 	BB25_171;

	add.u64 	%rd545, %SP, 0;
	cvta.to.local.u64 	%rd546, %rd545;
	ld.local.u64 	%rd741, [%rd546];
	mul.wide.u32 	%rd547, %r12, 8;
	add.s64 	%rd548, %rd547, 34359738360;
	shr.u64 	%rd549, %rd548, 3;
	cvt.u32.u64	%r13, %rd549;
	setp.lt.s32	%p126, %r13, 1;
	@%p126 bra 	BB25_169;

	ld.local.u64 	%rd552, [%rd546+8];
	add.s64 	%rd741, %rd552, %rd741;

BB25_169:
	setp.lt.s32	%p127, %r13, 2;
	@%p127 bra 	BB25_171;

	ld.local.u64 	%rd555, [%rd546+16];
	add.s64 	%rd741, %rd555, %rd741;

BB25_171:
	bar.sync 	0;
	@%p125 bra 	BB25_173;

	st.u64 	[%rd149], %rd741;

BB25_173:
	bar.sync 	0;
	setp.gt.s32	%p129, %r10, 767;
	mov.u32 	%r88, 256;
	@%p129 bra 	BB25_175;

	add.s32 	%r70, %r10, 2;
	mul.hi.s32 	%r71, %r70, 1431655766;
	shr.u32 	%r72, %r71, 31;
	add.s32 	%r88, %r71, %r72;

BB25_175:
	setp.eq.s32	%p130, %r88, 256;
	@%p130 bra 	BB25_217;
	bra.uni 	BB25_176;

BB25_217:
	@%p24 bra 	BB25_219;

	ld.u64 	%rd568, [%rd35];
	add.s64 	%rd569, %rd568, %rd151;
	st.u64 	[%rd35], %rd569;

BB25_219:
	setp.lt.s32	%p22, %r1, 1;
	ld.u64 	%rd693, [%rd149];
	bar.sync 	0;
	@%p22 bra 	BB25_221;

	ld.u64 	%rd570, [%rd149+-8];
	add.s64 	%rd693, %rd570, %rd693;

BB25_221:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	setp.lt.s32	%p163, %r1, 2;
	@%p163 bra 	BB25_223;

	ld.u64 	%rd571, [%rd149+-16];
	add.s64 	%rd693, %rd571, %rd693;

BB25_223:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	setp.lt.s32	%p164, %r1, 4;
	@%p164 bra 	BB25_225;

	ld.u64 	%rd572, [%rd149+-32];
	add.s64 	%rd693, %rd572, %rd693;

BB25_225:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	setp.lt.s32	%p165, %r1, 8;
	@%p165 bra 	BB25_227;

	ld.u64 	%rd573, [%rd149+-64];
	add.s64 	%rd693, %rd573, %rd693;

BB25_227:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	setp.lt.s32	%p166, %r1, 16;
	@%p166 bra 	BB25_229;

	ld.u64 	%rd574, [%rd149+-128];
	add.s64 	%rd693, %rd574, %rd693;

BB25_229:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	setp.lt.s32	%p167, %r1, 32;
	@%p167 bra 	BB25_231;

	ld.u64 	%rd575, [%rd149+-256];
	add.s64 	%rd693, %rd575, %rd693;

BB25_231:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	setp.lt.s32	%p168, %r1, 64;
	@%p168 bra 	BB25_233;

	ld.u64 	%rd576, [%rd149+-512];
	add.s64 	%rd693, %rd576, %rd693;

BB25_233:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	setp.lt.s32	%p169, %r1, 128;
	@%p169 bra 	BB25_235;

	ld.u64 	%rd577, [%rd149+-1024];
	add.s64 	%rd693, %rd577, %rd693;

BB25_235:
	bar.sync 	0;
	st.u64 	[%rd149], %rd693;
	bar.sync 	0;
	ld.u64 	%rd728, [%rd35+2040];
	mov.u64 	%rd717, %rd151;
	@%p1 bra 	BB25_237;

	ld.u64 	%rd717, [%rd149+-8];

BB25_237:
	bar.sync 	0;
	st.u64 	[%rd149], %rd717;
	bar.sync 	0;
	bra.uni 	BB25_238;

BB25_176:
	@%p24 bra 	BB25_178;

	ld.u64 	%rd556, [%rd35];
	add.s64 	%rd557, %rd556, %rd151;
	st.u64 	[%rd35], %rd557;

BB25_178:
	setp.ge.s32	%p132, %r1, %r88;
	mov.u64 	%rd726, %rd151;
	@%p132 bra 	BB25_180;

	ld.u64 	%rd183, [%rd149];
	mov.u64 	%rd726, %rd183;

BB25_180:
	mov.u64 	%rd709, %rd726;
	mov.u64 	%rd725, %rd709;
	bar.sync 	0;
	setp.le.s32	%p133, %r1, %r88;
	setp.gt.s32	%p134, %r1, 0;
	and.pred  	%p135, %p134, %p133;
	@!%p135 bra 	BB25_182;
	bra.uni 	BB25_181;

BB25_181:
	ld.u64 	%rd558, [%rd149+-8];
	add.s64 	%rd725, %rd558, %rd725;

BB25_182:
	mov.u64 	%rd724, %rd725;
	bar.sync 	0;
	@%p132 bra 	BB25_184;

	st.u64 	[%rd149], %rd724;

BB25_184:
	setp.gt.s32	%p14, %r1, 1;
	bar.sync 	0;
	add.s32 	%r73, %r1, -2;
	setp.lt.s32	%p137, %r73, %r88;
	and.pred  	%p138, %p14, %p137;
	@!%p138 bra 	BB25_186;
	bra.uni 	BB25_185;

BB25_185:
	ld.u64 	%rd559, [%rd149+-16];
	add.s64 	%rd724, %rd559, %rd724;

BB25_186:
	mov.u64 	%rd723, %rd724;
	bar.sync 	0;
	@%p132 bra 	BB25_188;

	st.u64 	[%rd149], %rd723;

BB25_188:
	setp.gt.s32	%p15, %r1, 3;
	bar.sync 	0;
	add.s32 	%r74, %r1, -4;
	setp.lt.s32	%p140, %r74, %r88;
	and.pred  	%p141, %p15, %p140;
	@!%p141 bra 	BB25_190;
	bra.uni 	BB25_189;

BB25_189:
	ld.u64 	%rd560, [%rd149+-32];
	add.s64 	%rd723, %rd560, %rd723;

BB25_190:
	mov.u64 	%rd722, %rd723;
	bar.sync 	0;
	@%p132 bra 	BB25_192;

	st.u64 	[%rd149], %rd722;

BB25_192:
	setp.gt.s32	%p16, %r1, 7;
	bar.sync 	0;
	add.s32 	%r75, %r1, -8;
	setp.lt.s32	%p143, %r75, %r88;
	and.pred  	%p144, %p16, %p143;
	@!%p144 bra 	BB25_194;
	bra.uni 	BB25_193;

BB25_193:
	ld.u64 	%rd561, [%rd149+-64];
	add.s64 	%rd722, %rd561, %rd722;

BB25_194:
	mov.u64 	%rd721, %rd722;
	bar.sync 	0;
	@%p132 bra 	BB25_196;

	st.u64 	[%rd149], %rd721;

BB25_196:
	setp.gt.s32	%p17, %r1, 15;
	bar.sync 	0;
	add.s32 	%r76, %r1, -16;
	setp.lt.s32	%p146, %r76, %r88;
	and.pred  	%p147, %p17, %p146;
	@!%p147 bra 	BB25_198;
	bra.uni 	BB25_197;

BB25_197:
	ld.u64 	%rd562, [%rd149+-128];
	add.s64 	%rd721, %rd562, %rd721;

BB25_198:
	mov.u64 	%rd720, %rd721;
	bar.sync 	0;
	@%p132 bra 	BB25_200;

	st.u64 	[%rd149], %rd720;

BB25_200:
	setp.gt.s32	%p18, %r1, 31;
	bar.sync 	0;
	add.s32 	%r77, %r1, -32;
	setp.lt.s32	%p149, %r77, %r88;
	and.pred  	%p150, %p18, %p149;
	@!%p150 bra 	BB25_202;
	bra.uni 	BB25_201;

BB25_201:
	ld.u64 	%rd563, [%rd149+-256];
	add.s64 	%rd720, %rd563, %rd720;

BB25_202:
	mov.u64 	%rd719, %rd720;
	bar.sync 	0;
	@%p132 bra 	BB25_204;

	st.u64 	[%rd149], %rd719;

BB25_204:
	setp.gt.s32	%p19, %r1, 63;
	bar.sync 	0;
	add.s32 	%r78, %r1, -64;
	setp.lt.s32	%p152, %r78, %r88;
	and.pred  	%p153, %p19, %p152;
	@!%p153 bra 	BB25_206;
	bra.uni 	BB25_205;

BB25_205:
	ld.u64 	%rd564, [%rd149+-512];
	add.s64 	%rd719, %rd564, %rd719;

BB25_206:
	mov.u64 	%rd718, %rd719;
	bar.sync 	0;
	@%p132 bra 	BB25_208;

	st.u64 	[%rd149], %rd718;

BB25_208:
	setp.gt.s32	%p20, %r1, 127;
	bar.sync 	0;
	add.s32 	%r79, %r1, -128;
	setp.lt.s32	%p155, %r79, %r88;
	and.pred  	%p156, %p20, %p155;
	@!%p156 bra 	BB25_210;
	bra.uni 	BB25_209;

BB25_209:
	ld.u64 	%rd565, [%rd149+-1024];
	add.s64 	%rd718, %rd565, %rd718;

BB25_210:
	bar.sync 	0;
	@%p132 bra 	BB25_212;

	st.u64 	[%rd149], %rd718;

BB25_212:
	setp.lt.s32	%p21, %r1, %r88;
	bar.sync 	0;
	add.s32 	%r80, %r88, -1;
	mul.wide.s32 	%rd566, %r80, 8;
	add.s64 	%rd567, %rd35, %rd566;
	ld.u64 	%rd728, [%rd567];
	not.pred 	%p158, %p21;
	or.pred  	%p160, %p1, %p158;
	selp.b64	%rd692, %rd151, %rd718, %p21;
	@%p160 bra 	BB25_214;

	ld.u64 	%rd692, [%rd149+-8];

BB25_214:
	bar.sync 	0;
	@%p132 bra 	BB25_216;

	st.u64 	[%rd149], %rd692;

BB25_216:
	bar.sync 	0;

BB25_238:
	mov.u64 	%rd727, %rd728;
	@%p125 bra 	BB25_240;

	ld.u64 	%rd741, [%rd149];

BB25_240:
	add.u64 	%rd578, %SP, 0;
	cvta.to.local.u64 	%rd228, %rd578;
	bar.sync 	0;
	mul.wide.s32 	%rd579, %r12, 8;
	add.s64 	%rd230, %rd228, %rd579;
	setp.ge.u64	%p172, %rd228, %rd230;
	@%p172 bra 	BB25_242;

	ld.local.u64 	%rd582, [%rd228];
	add.s64 	%rd741, %rd582, %rd741;
	mul.lo.s32 	%r81, %r1, 3;
	mul.wide.s32 	%rd583, %r81, 8;
	add.s64 	%rd584, %rd35, %rd583;
	st.u64 	[%rd584], %rd741;

BB25_242:
	add.s64 	%rd233, %rd228, 8;
	setp.ge.u64	%p173, %rd233, %rd230;
	@%p173 bra 	BB25_244;

	ld.local.u64 	%rd587, [%rd228+8];
	add.s64 	%rd741, %rd587, %rd741;
	mul.lo.s32 	%r82, %r1, 3;
	mul.wide.s32 	%rd588, %r82, 8;
	add.s64 	%rd589, %rd35, %rd588;
	st.u64 	[%rd589+8], %rd741;

BB25_244:
	add.s64 	%rd590, %rd233, 8;
	setp.ge.u64	%p174, %rd590, %rd230;
	@%p174 bra 	BB25_246;

	ld.local.u64 	%rd593, [%rd228+16];
	add.s64 	%rd594, %rd593, %rd741;
	mul.lo.s32 	%r83, %r1, 3;
	mul.wide.s32 	%rd595, %r83, 8;
	add.s64 	%rd596, %rd35, %rd595;
	st.u64 	[%rd596+16], %rd594;

BB25_246:
	bar.sync 	0;
	@%p114 bra 	BB25_257;
	bra.uni 	BB25_247;

BB25_257:
	mul.wide.s32 	%rd609, %r1, 8;
	add.s64 	%rd610, %rd671, %rd609;
	ld.u64 	%rd611, [%rd149];
	st.global.u64 	[%rd610], %rd611;
	ld.u64 	%rd612, [%rd149+2048];
	st.global.u64 	[%rd610+2048], %rd612;
	ld.u64 	%rd613, [%rd149+4096];
	st.global.u64 	[%rd610+4096], %rd613;
	bra.uni 	BB25_258;

BB25_247:
	mov.u64 	%rd742, 0;
	setp.ge.u64	%p175, %rd35, %rd171;
	mov.u64 	%rd743, %rd489;
	@%p175 bra 	BB25_258;

BB25_248:
	mov.u64 	%rd238, %rd743;
	add.s64 	%rd598, %rd35, %rd742;
	sub.s64 	%rd239, %rd171, %rd598;
	setp.gt.s64	%p176, %rd239, 6136;
	add.s64 	%rd240, %rd35, %rd238;
	add.s64 	%rd241, %rd671, %rd238;
	@%p176 bra 	BB25_255;
	bra.uni 	BB25_249;

BB25_255:
	ld.u64 	%rd605, [%rd240];
	st.global.u64 	[%rd241], %rd605;
	ld.u64 	%rd606, [%rd240+2048];
	st.global.u64 	[%rd241+2048], %rd606;
	ld.u64 	%rd607, [%rd240+4096];
	st.global.u64 	[%rd241+4096], %rd607;
	bra.uni 	BB25_256;

BB25_249:
	shr.s64 	%rd242, %rd239, 3;
	cvt.s64.s32	%rd599, %r1;
	setp.ge.s64	%p177, %rd599, %rd242;
	@%p177 bra 	BB25_251;

	ld.u64 	%rd600, [%rd240];
	st.global.u64 	[%rd241], %rd600;

BB25_251:
	add.s32 	%r84, %r1, 256;
	cvt.s64.s32	%rd601, %r84;
	setp.ge.s64	%p178, %rd601, %rd242;
	@%p178 bra 	BB25_253;

	ld.u64 	%rd602, [%rd240+2048];
	st.global.u64 	[%rd241+2048], %rd602;

BB25_253:
	add.s32 	%r85, %r1, 512;
	cvt.s64.s32	%rd603, %r85;
	setp.ge.s64	%p179, %rd603, %rd242;
	@%p179 bra 	BB25_256;

	ld.u64 	%rd604, [%rd240+4096];
	st.global.u64 	[%rd241+4096], %rd604;

BB25_256:
	add.s64 	%rd243, %rd238, 6144;
	add.s64 	%rd742, %rd742, 6144;
	add.s64 	%rd608, %rd35, %rd742;
	setp.lt.u64	%p180, %rd608, %rd171;
	mov.u64 	%rd743, %rd243;
	@%p180 bra 	BB25_248;

BB25_258:
	bar.sync 	0;
	add.s64 	%rd687, %rd153, 6144;
	add.s64 	%rd671, %rd671, 6144;
	add.s64 	%rd668, %rd152, 6144;
	mov.u64 	%rd680, %rd668;
	sub.s64 	%rd614, %rd668, %rd31;
	setp.lt.s64	%p181, %rd614, 0;
	@%p181 bra 	BB25_145;

BB25_259:
	@%p24 bra 	BB25_275;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd35; 
	    selp.u32 %r86, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p183, %r86, 0;
	@%p183 bra 	BB25_274;

	mov.u64 	%rd616, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd617, %rd616;
	sub.s64 	%rd250, %rd35, %rd617;
	setp.eq.s64	%p184, %rd35, 0;
	@%p184 bra 	BB25_275;

	add.s64 	%rd618, %rd250, -16;
	add.s64 	%rd620, %rd616, %rd618;
	add.s64 	%rd252, %rd617, %rd618;
	ld.shared.u8 	%rs30, [%rd620];
	or.b16  	%rs31, %rs30, 1;
	st.shared.u8 	[%rd620], %rs31;
	ld.shared.u64 	%rd253, [%rd620+8];
	setp.eq.s64	%p185, %rd253, 0;
	mov.u64 	%rd747, %rd252;
	@%p185 bra 	BB25_268;

	mov.u64 	%rd254, %rd252;
	ld.u8 	%rs32, [%rd253];
	and.b16  	%rs33, %rs32, 1;
	setp.eq.b16	%p186, %rs33, 1;
	mov.u64 	%rd747, %rd254;
	@!%p186 bra 	BB25_268;
	bra.uni 	BB25_264;

BB25_264:
	ld.u64 	%rd256, [%rd253];
	shr.u64 	%rd257, %rd256, 1;
	add.s64 	%rd258, %rd253, 16;
	add.s64 	%rd259, %rd258, %rd257;
	ld.shared.u64 	%rd622, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p187, %rd259, %rd622;
	mov.u64 	%rd747, %rd253;
	@%p187 bra 	BB25_268;

	ld.u8 	%rs34, [%rd259];
	and.b16  	%rs35, %rs34, 1;
	setp.eq.b16	%p188, %rs35, 1;
	mov.u64 	%rd744, %rd253;
	mov.u64 	%rd747, %rd744;
	@!%p188 bra 	BB25_268;
	bra.uni 	BB25_266;

BB25_266:
	ld.u64 	%rd623, [%rd259];
	shr.u64 	%rd624, %rd623, 1;
	add.s64 	%rd625, %rd624, %rd257;
	add.s64 	%rd626, %rd625, 16;
	shl.b64 	%rd627, %rd626, 1;
	and.b64  	%rd628, %rd256, 1;
	or.b64  	%rd629, %rd627, %rd628;
	st.u64 	[%rd253], %rd629;
	and.b64  	%rd260, %rd626, 9223372036854775807;
	add.s64 	%rd630, %rd258, %rd260;
	ld.shared.u64 	%rd631, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p189, %rd630, %rd631;
	mov.u64 	%rd745, %rd253;
	mov.u64 	%rd747, %rd745;
	@%p189 bra 	BB25_268;

	add.s64 	%rd632, %rd260, %rd258;
	st.u64 	[%rd632+8], %rd253;
	mov.u64 	%rd747, %rd253;

BB25_268:
	ld.u64 	%rd263, [%rd747];
	shr.u64 	%rd264, %rd263, 1;
	add.s64 	%rd265, %rd747, 16;
	add.s64 	%rd266, %rd265, %rd264;
	ld.shared.u64 	%rd633, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p190, %rd266, %rd633;
	@%p190 bra 	BB25_272;

	ld.u8 	%rs36, [%rd266];
	and.b16  	%rs37, %rs36, 1;
	setp.eq.b16	%p191, %rs37, 1;
	@!%p191 bra 	BB25_275;
	bra.uni 	BB25_270;

BB25_270:
	ld.u64 	%rd634, [%rd266];
	shr.u64 	%rd635, %rd634, 1;
	add.s64 	%rd636, %rd635, %rd264;
	add.s64 	%rd637, %rd636, 16;
	shl.b64 	%rd638, %rd637, 1;
	and.b64  	%rd639, %rd263, 1;
	or.b64  	%rd640, %rd638, %rd639;
	st.u64 	[%rd747], %rd640;
	and.b64  	%rd267, %rd637, 9223372036854775807;
	add.s64 	%rd641, %rd265, %rd267;
	ld.shared.u64 	%rd642, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p192, %rd641, %rd642;
	@%p192 bra 	BB25_275;

	add.s64 	%rd643, %rd267, %rd265;
	st.u64 	[%rd643+8], %rd747;
	bra.uni 	BB25_275;

BB25_274:
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 17

BB25_275:
	bar.sync 	0;

BB25_276:
	ret;

BB25_272:
	setp.lt.u64	%p193, %rd266, %rd747;
	@%p193 bra 	BB25_275;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd747;
	bra.uni 	BB25_275;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
	.local .align 8 .b8 	__local_depot26[72];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<486>;
	.reg .b16 	%rs<59>;
	.reg .b32 	%r<158>;
	.reg .b64 	%rd<1693>;


	mov.u64 	%rd1692, __local_depot26;
	cvta.local.u64 	%SP, %rd1692;
	ld.param.v2.u32 	{%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+104];
	ld.param.v2.u32 	{%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+96];
	ld.param.u64 	%rd694, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+16];
	ld.param.u64 	%rd701, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+72];
	add.u64 	%rd702, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd702;
	cvta.to.global.u64 	%rd2, %rd701;
	mov.u32 	%r47, %ctaid.x;
	add.s32 	%r1, %r47, %r42;
	mov.u32 	%r2, %tid.x;
	setp.ne.s32	%p42, %r2, 0;
	mov.u64 	%rd703, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd704, %rd703;
	setp.eq.s64	%p43, %rd704, 0;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB26_2;

	cvt.s64.s32	%rd705, %r43;
	mov.u32 	%r48, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r48;
	mov.u64 	%rd706, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd707, %rd706;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd707;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd705;

BB26_2:
	bar.sync 	0;
	ld.param.u64 	%rd1433, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd1432, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+48];
	ld.param.u64 	%rd1431, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd1430, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+40];
	cvt.s64.s32	%rd708, %r1;
	mul.lo.s64 	%rd709, %rd708, %rd1430;
	min.s64 	%rd710, %rd1431, %rd708;
	add.s64 	%rd711, %rd710, %rd709;
	setp.lt.s64	%p45, %rd708, %rd1431;
	selp.u64	%rd712, 1, 0, %p45;
	add.s64 	%rd713, %rd712, %rd1430;
	add.s64 	%rd714, %rd713, %rd711;
	mul.lo.s64 	%rd8, %rd711, %rd1432;
	mul.lo.s64 	%rd715, %rd714, %rd1432;
	min.s64 	%rd716, %rd715, %rd1433;
	shl.b64 	%rd717, %rd716, 3;
	add.s64 	%rd9, %rd694, %rd717;
	cvta.to.global.u64 	%rd718, %rd694;
	shl.b64 	%rd719, %rd8, 3;
	add.s64 	%rd1488, %rd718, %rd719;
	add.s64 	%rd1481, %rd694, %rd719;
	add.s64 	%rd1558, %rd2, %rd719;
	setp.eq.s32	%p46, %r1, 0;
	@%p46 bra 	BB26_382;

	ld.param.u64 	%rd1427, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+64];
	cvta.to.global.u64 	%rd720, %rd1427;
	add.s32 	%r49, %r1, -1;
	mul.wide.s32 	%rd721, %r49, 8;
	add.s64 	%rd722, %rd720, %rd721;
	ld.global.u64 	%rd1548, [%rd722];
	bar.sync 	0;
	@%p42 bra 	BB26_24;

	ld.shared.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd1434, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd1441, %rd1434;
	setp.eq.s64	%p48, %rd15, %rd1441;
	mov.u64 	%rd1439, %rd15;
	@%p48 bra 	BB26_8;

	mov.u64 	%rd1440, %rd1439;

BB26_6:
	mov.u64 	%rd1436, %rd1441;
	mov.u64 	%rd1439, %rd1440;
	mov.u64 	%rd1440, %rd1436;
	ld.shared.u8 	%rs27, [%rd1434];
	and.b16  	%rs28, %rs27, 1;
	setp.eq.b16	%p49, %rs28, 1;
	not.pred 	%p50, %p49;
	ld.shared.u64 	%rd20, [%rd1434];
	setp.lt.u64	%p51, %rd20, 18432;
	or.pred  	%p52, %p50, %p51;
	@!%p52 bra 	BB26_8;
	bra.uni 	BB26_7;

BB26_7:
	shr.u64 	%rd725, %rd20, 1;
	add.s64 	%rd726, %rd1434, %rd725;
	add.s64 	%rd1434, %rd726, 16;
	add.s64 	%rd727, %rd1440, %rd725;
	add.s64 	%rd1441, %rd727, 16;
	setp.ne.s64	%p53, %rd1441, %rd15;
	mov.u64 	%rd1439, %rd1440;
	@%p53 bra 	BB26_6;

BB26_8:
	setp.eq.s64	%p55, %rd1439, %rd15;
	mov.pred 	%p484, 0;
	@%p55 bra 	BB26_10;

	ld.u64 	%rd729, [%rd1439];
	shr.u64 	%rd730, %rd729, 1;
	add.s64 	%rd731, %rd1439, %rd730;
	add.s64 	%rd1445, %rd731, 16;
	setp.ne.s64	%p484, %rd1445, %rd15;

BB26_10:
	@%p484 bra 	BB26_16;
	bra.uni 	BB26_11;

BB26_16:
	ld.u64 	%rd31, [%rd1445];
	and.b64  	%rd746, %rd31, -32;
	setp.eq.s64	%p59, %rd746, 18432;
	cvt.u16.u64	%rs57, %rd31;
	@%p59 bra 	BB26_19;

	add.s64 	%rd32, %rd1445, 16;
	ld.u64 	%rd747, [%rd1445+9232];
	and.b64  	%rd748, %rd747, 1;
	add.s64 	%rd749, %rd31, -18464;
	and.b64  	%rd750, %rd749, -2;
	or.b64  	%rd751, %rd748, %rd750;
	st.u64 	[%rd1445+9232], %rd751;
	st.u64 	[%rd1445+9240], %rd1445;
	cvt.u16.u64	%rs30, %rd749;
	or.b16  	%rs31, %rs30, 1;
	and.b64  	%rd752, %rd31, 1;
	or.b64  	%rd753, %rd752, 18432;
	st.u64 	[%rd1445], %rd753;
	st.u8 	[%rd1445+9232], %rs31;
	ld.u64 	%rd754, [%rd1445+9232];
	shr.u64 	%rd33, %rd754, 1;
	add.s64 	%rd755, %rd33, %rd32;
	add.s64 	%rd756, %rd755, 9232;
	ld.shared.u64 	%rd757, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p60, %rd756, %rd757;
	cvt.u16.u64	%rs32, %rd31;
	and.b16  	%rs57, %rs32, 1;
	@%p60 bra 	BB26_19;

	add.s64 	%rd758, %rd32, 9216;
	st.u64 	[%rd755+9240], %rd758;
	ld.u8 	%rs57, [%rd1445];

BB26_19:
	and.b16  	%rs33, %rs57, 254;
	st.u8 	[%rd1445], %rs33;
	bra.uni 	BB26_20;

BB26_382:
	sub.s64 	%rd1073, %rd1481, %rd9;
	setp.gt.s64	%p265, %rd1073, -1;
	@%p265 bra 	BB26_764;

	ld.global.u64 	%rd1677, [%rd1488];
	bar.sync 	0;
	@%p42 bra 	BB26_385;

	st.global.u64 	[%rd1558], %rd1677;

BB26_385:
	setp.eq.s32	%p21, %r2, 0;
	bar.sync 	0;
	@!%p21 bra 	BB26_406;
	bra.uni 	BB26_386;

BB26_386:
	ld.shared.u64 	%rd353, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	mov.u64 	%rd1563, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd1570, %rd1563;
	setp.eq.s64	%p267, %rd353, %rd1570;
	mov.u64 	%rd1568, %rd353;
	@%p267 bra 	BB26_390;

	mov.u64 	%rd1569, %rd1568;

BB26_388:
	mov.u64 	%rd1565, %rd1570;
	mov.u64 	%rd1568, %rd1569;
	mov.u64 	%rd1569, %rd1565;
	ld.shared.u8 	%rs42, [%rd1563];
	and.b16  	%rs43, %rs42, 1;
	setp.eq.b16	%p268, %rs43, 1;
	not.pred 	%p269, %p268;
	ld.shared.u64 	%rd358, [%rd1563];
	setp.lt.u64	%p270, %rd358, 18432;
	or.pred  	%p271, %p269, %p270;
	@!%p271 bra 	BB26_390;
	bra.uni 	BB26_389;

BB26_389:
	shr.u64 	%rd1076, %rd358, 1;
	add.s64 	%rd1077, %rd1563, %rd1076;
	add.s64 	%rd1563, %rd1077, 16;
	add.s64 	%rd1078, %rd1569, %rd1076;
	add.s64 	%rd1570, %rd1078, 16;
	setp.ne.s64	%p272, %rd1570, %rd353;
	mov.u64 	%rd1568, %rd1569;
	@%p272 bra 	BB26_388;

BB26_390:
	setp.eq.s64	%p274, %rd1568, %rd353;
	mov.pred 	%p485, 0;
	@%p274 bra 	BB26_392;

	ld.u64 	%rd1080, [%rd1568];
	shr.u64 	%rd1081, %rd1080, 1;
	add.s64 	%rd1082, %rd1568, %rd1081;
	add.s64 	%rd1574, %rd1082, 16;
	setp.ne.s64	%p485, %rd1574, %rd353;

BB26_392:
	@%p485 bra 	BB26_398;
	bra.uni 	BB26_393;

BB26_398:
	ld.u64 	%rd369, [%rd1574];
	and.b64  	%rd1097, %rd369, -32;
	setp.eq.s64	%p278, %rd1097, 18432;
	cvt.u16.u64	%rs58, %rd369;
	@%p278 bra 	BB26_401;

	add.s64 	%rd370, %rd1574, 16;
	ld.u64 	%rd1098, [%rd1574+9232];
	and.b64  	%rd1099, %rd1098, 1;
	add.s64 	%rd1100, %rd369, -18464;
	and.b64  	%rd1101, %rd1100, -2;
	or.b64  	%rd1102, %rd1099, %rd1101;
	st.u64 	[%rd1574+9232], %rd1102;
	st.u64 	[%rd1574+9240], %rd1574;
	cvt.u16.u64	%rs45, %rd1100;
	or.b16  	%rs46, %rs45, 1;
	and.b64  	%rd1103, %rd369, 1;
	or.b64  	%rd1104, %rd1103, 18432;
	st.u64 	[%rd1574], %rd1104;
	st.u8 	[%rd1574+9232], %rs46;
	ld.u64 	%rd1105, [%rd1574+9232];
	shr.u64 	%rd371, %rd1105, 1;
	add.s64 	%rd1106, %rd371, %rd370;
	add.s64 	%rd1107, %rd1106, 9232;
	ld.shared.u64 	%rd1108, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p279, %rd1107, %rd1108;
	cvt.u16.u64	%rs47, %rd369;
	and.b16  	%rs58, %rs47, 1;
	@%p279 bra 	BB26_401;

	add.s64 	%rd1109, %rd370, 9216;
	st.u64 	[%rd1106+9240], %rd1109;
	ld.u8 	%rs58, [%rd1574];

BB26_401:
	and.b16  	%rs48, %rs58, 254;
	st.u8 	[%rd1574], %rs48;
	bra.uni 	BB26_402;

BB26_11:
	mov.u64 	%rd733, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd734, %rd733;
	sub.s64 	%rd735, %rd15, %rd734;
	add.s64 	%rd736, %rd735, 9232;
	ld.shared.u64 	%rd737, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p56, %rd736, %rd737;
	mov.u64 	%rd1443, -1;
	mov.u64 	%rd1444, %rd15;
	@%p56 bra 	BB26_13;

	add.s64 	%rd26, %rd15, 9232;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd26;
	mov.u64 	%rd1443, %rd26;
	mov.u64 	%rd1444, %rd26;

BB26_13:
	mov.u64 	%rd27, %rd1444;
	setp.eq.s64	%p57, %rd1443, -1;
	@%p57 bra 	BB26_15;

	mov.u64 	%rd738, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd739, %rd738;
	sub.s64 	%rd740, %rd15, %rd739;
	add.s64 	%rd741, %rd738, %rd740;
	ld.shared.u64 	%rd742, [%rd741];
	and.b64  	%rd743, %rd742, 1;
	or.b64  	%rd744, %rd743, 18432;
	st.shared.u64 	[%rd741], %rd744;
	st.shared.u64 	[%rd741+8], %rd1439;
	mov.u16 	%rs29, 0;
	st.shared.u8 	[%rd741], %rs29;

BB26_15:
	mov.u64 	%rd1445, %rd15;
	setp.eq.s64	%p58, %rd15, %rd27;
	mov.u64 	%rd1446, 0;
	@%p58 bra 	BB26_21;

BB26_20:
	add.s64 	%rd1446, %rd1445, 16;

BB26_21:
	mov.u64 	%rd1447, %rd1446;
	setp.ne.s64	%p61, %rd1446, 0;
	@%p61 bra 	BB26_23;

	mov.u64 	%rd760, 9216;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd760;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd1447, [retval0+0];
	
	//{
	}// Callseq End 18

BB26_23:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd1447;

BB26_24:
	bar.sync 	0;
	ld.shared.u64 	%rd40, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd40; 
	    selp.u32 %r50, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p62, %r50, 0;
	sub.s64 	%rd41, %rd1481, %rd9;
	@%p62 bra 	BB26_195;

	setp.gt.s64	%p63, %rd41, -1;
	@%p63 bra 	BB26_365;

	mov.u64 	%rd762, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd763, %rd762;
	sub.s64 	%rd764, %rd40, %rd763;
	add.s64 	%rd42, %rd762, %rd764;
	mov.u64 	%rd1448, %rd1481;
	cvt.s64.s32	%rd45, %r2;
	mul.wide.s32 	%rd765, %r2, 8;
	add.s64 	%rd46, %rd42, %rd765;
	mul.wide.s32 	%rd47, %r2, -9;
	mul.lo.s32 	%r51, %r2, 9;
	mul.wide.s32 	%rd766, %r51, 8;
	add.s64 	%rd48, %rd42, %rd766;
	add.s64 	%rd49, %rd1, 8;
	add.s32 	%r52, %r2, 128;
	cvt.s64.s32	%rd50, %r52;
	add.s32 	%r53, %r2, 256;
	cvt.s64.s32	%rd51, %r53;
	add.s32 	%r54, %r2, 384;
	cvt.s64.s32	%rd52, %r54;
	add.s32 	%r55, %r2, 512;
	cvt.s64.s32	%rd53, %r55;
	add.s32 	%r56, %r2, 640;
	cvt.s64.s32	%rd54, %r56;
	add.s32 	%r57, %r2, 768;
	cvt.s64.s32	%rd55, %r57;
	add.s32 	%r58, %r2, 896;
	cvt.s64.s32	%rd56, %r58;
	add.s32 	%r59, %r2, 1024;
	cvt.s64.s32	%rd57, %r59;
	add.s32 	%r3, %r2, -2;

BB26_27:
	mov.u64 	%rd1553, %rd1558;
	mov.u64 	%rd62, %rd1553;
	mov.u64 	%rd59, %rd1548;
	mov.u64 	%rd1483, %rd1488;
	mov.u64 	%rd61, %rd1483;
	mov.u64 	%rd1476, %rd1481;
	mov.u64 	%rd60, %rd1476;
	mov.u64 	%rd58, %rd1448;
	sub.s64 	%rd767, %rd9, %rd58;
	shr.u64 	%rd768, %rd767, 3;
	cvt.u32.u64	%r60, %rd768;
	mov.u32 	%r61, 1152;
	min.s32 	%r4, %r60, %r61;
	setp.eq.s32	%p64, %r4, 1152;
	@%p64 bra 	BB26_51;
	bra.uni 	BB26_28;

BB26_51:
	shl.b64 	%rd791, %rd45, 3;
	add.s64 	%rd792, %rd61, %rd791;
	ld.global.u64 	%rd793, [%rd792];
	ld.global.u64 	%rd794, [%rd792+1024];
	ld.global.u64 	%rd795, [%rd792+2048];
	ld.global.u64 	%rd796, [%rd792+3072];
	ld.global.u64 	%rd797, [%rd792+4096];
	ld.global.u64 	%rd798, [%rd792+5120];
	ld.global.u64 	%rd799, [%rd792+6144];
	ld.global.u64 	%rd800, [%rd792+7168];
	ld.global.u64 	%rd801, [%rd792+8192];
	st.shared.u64 	[%rd46], %rd793;
	st.shared.u64 	[%rd46+1024], %rd794;
	st.shared.u64 	[%rd46+2048], %rd795;
	st.shared.u64 	[%rd46+3072], %rd796;
	st.shared.u64 	[%rd46+4096], %rd797;
	st.shared.u64 	[%rd46+5120], %rd798;
	st.shared.u64 	[%rd46+6144], %rd799;
	st.shared.u64 	[%rd46+7168], %rd800;
	st.shared.u64 	[%rd46+8192], %rd801;
	mov.u64 	%rd1451, 1152;
	bra.uni 	BB26_52;

BB26_28:
	cvt.s64.s32	%rd1451, %r4;
	setp.lt.s32	%p65, %r4, 1;
	@%p65 bra 	BB26_52;

	shl.b64 	%rd769, %rd1451, 3;
	add.s64 	%rd64, %rd60, %rd769;
	mov.u64 	%rd1450, %rd42;
	mov.u64 	%rd1449, %rd60;
	mov.u64 	%rd1480, %rd60;
	mov.u64 	%rd1487, %rd61;

BB26_30:
	mov.u64 	%rd70, %rd1487;
	mov.u64 	%rd69, %rd1480;
	mov.u64 	%rd67, %rd1449;
	sub.s64 	%rd71, %rd64, %rd67;
	setp.gt.s64	%p66, %rd71, 9208;
	shl.b64 	%rd770, %rd45, 3;
	add.s64 	%rd72, %rd70, %rd770;
	add.s64 	%rd73, %rd1450, %rd770;
	@%p66 bra 	BB26_49;
	bra.uni 	BB26_31;

BB26_49:
	ld.global.u64 	%rd780, [%rd72];
	ld.global.u64 	%rd781, [%rd72+1024];
	ld.global.u64 	%rd782, [%rd72+2048];
	ld.global.u64 	%rd783, [%rd72+3072];
	ld.global.u64 	%rd784, [%rd72+4096];
	ld.global.u64 	%rd785, [%rd72+5120];
	ld.global.u64 	%rd786, [%rd72+6144];
	ld.global.u64 	%rd787, [%rd72+7168];
	ld.global.u64 	%rd788, [%rd72+8192];
	st.shared.u64 	[%rd73], %rd780;
	st.shared.u64 	[%rd73+1024], %rd781;
	st.shared.u64 	[%rd73+2048], %rd782;
	st.shared.u64 	[%rd73+3072], %rd783;
	st.shared.u64 	[%rd73+4096], %rd784;
	st.shared.u64 	[%rd73+5120], %rd785;
	st.shared.u64 	[%rd73+6144], %rd786;
	st.shared.u64 	[%rd73+7168], %rd787;
	st.shared.u64 	[%rd73+8192], %rd788;
	bra.uni 	BB26_50;

BB26_31:
	shr.s64 	%rd74, %rd71, 3;
	setp.ge.s64	%p67, %rd45, %rd74;
	@%p67 bra 	BB26_33;

	ld.global.u64 	%rd771, [%rd72];
	st.shared.u64 	[%rd73], %rd771;

BB26_33:
	setp.ge.s64	%p68, %rd50, %rd74;
	@%p68 bra 	BB26_35;

	ld.global.u64 	%rd772, [%rd72+1024];
	st.shared.u64 	[%rd73+1024], %rd772;

BB26_35:
	setp.ge.s64	%p69, %rd51, %rd74;
	@%p69 bra 	BB26_37;

	ld.global.u64 	%rd773, [%rd72+2048];
	st.shared.u64 	[%rd73+2048], %rd773;

BB26_37:
	setp.ge.s64	%p70, %rd52, %rd74;
	@%p70 bra 	BB26_39;

	ld.global.u64 	%rd774, [%rd72+3072];
	st.shared.u64 	[%rd73+3072], %rd774;

BB26_39:
	setp.ge.s64	%p71, %rd53, %rd74;
	@%p71 bra 	BB26_41;

	ld.global.u64 	%rd775, [%rd72+4096];
	st.shared.u64 	[%rd73+4096], %rd775;

BB26_41:
	setp.ge.s64	%p72, %rd54, %rd74;
	@%p72 bra 	BB26_43;

	ld.global.u64 	%rd776, [%rd72+5120];
	st.shared.u64 	[%rd73+5120], %rd776;

BB26_43:
	setp.ge.s64	%p73, %rd55, %rd74;
	@%p73 bra 	BB26_45;

	ld.global.u64 	%rd777, [%rd72+6144];
	st.shared.u64 	[%rd73+6144], %rd777;

BB26_45:
	setp.ge.s64	%p74, %rd56, %rd74;
	@%p74 bra 	BB26_47;

	ld.global.u64 	%rd778, [%rd72+7168];
	st.shared.u64 	[%rd73+7168], %rd778;

BB26_47:
	setp.ge.s64	%p75, %rd57, %rd74;
	@%p75 bra 	BB26_50;

	ld.global.u64 	%rd779, [%rd72+8192];
	st.shared.u64 	[%rd73+8192], %rd779;

BB26_50:
	add.s64 	%rd75, %rd70, 9216;
	add.s64 	%rd1450, %rd1450, 9216;
	add.s64 	%rd1449, %rd69, 9216;
	mov.u64 	%rd77, %rd1449;
	sub.s64 	%rd789, %rd1449, %rd64;
	setp.lt.s64	%p76, %rd789, 0;
	mov.u64 	%rd1480, %rd77;
	mov.u64 	%rd1487, %rd75;
	@%p76 bra 	BB26_30;

BB26_52:
	bar.sync 	0;
	shl.b64 	%rd802, %rd1451, 3;
	add.s64 	%rd80, %rd40, %rd802;
	and.b64  	%rd803, %rd1451, 2305843009213693951;
	cvt.u32.u64	%r5, %rd1451;
	add.s64 	%rd804, %rd803, %rd47;
	cvt.u32.u64	%r62, %rd804;
	mov.u32 	%r63, 9;
	min.s32 	%r6, %r62, %r63;
	mov.u32 	%r64, 0;
	max.s32 	%r7, %r6, %r64;
	setp.gt.u32	%p77, %r7, 8;
	@%p77 bra 	BB26_71;
	bra.uni 	BB26_53;

BB26_71:
	ld.shared.u64 	%rd814, [%rd48];
	ld.shared.u64 	%rd815, [%rd48+8];
	ld.shared.u64 	%rd816, [%rd48+16];
	ld.shared.u64 	%rd817, [%rd48+24];
	ld.shared.u64 	%rd818, [%rd48+32];
	ld.shared.u64 	%rd819, [%rd48+40];
	ld.shared.u64 	%rd820, [%rd48+48];
	ld.shared.u64 	%rd821, [%rd48+56];
	ld.shared.u64 	%rd822, [%rd48+64];
	st.local.u64 	[%rd1], %rd814;
	st.local.u64 	[%rd1+8], %rd815;
	st.local.u64 	[%rd1+16], %rd816;
	st.local.u64 	[%rd1+24], %rd817;
	st.local.u64 	[%rd1+32], %rd818;
	st.local.u64 	[%rd1+40], %rd819;
	st.local.u64 	[%rd1+48], %rd820;
	st.local.u64 	[%rd1+56], %rd821;
	st.local.u64 	[%rd1+64], %rd822;
	bra.uni 	BB26_72;

BB26_53:
	mov.u64 	%rd81, %rd1;
	setp.lt.s32	%p78, %r6, 1;
	mov.u64 	%rd1466, %rd81;
	@%p78 bra 	BB26_55;

	ld.shared.u64 	%rd805, [%rd48];
	st.local.u64 	[%rd1], %rd805;
	mov.u64 	%rd1466, %rd49;

BB26_55:
	mov.u64 	%rd1452, %rd1466;
	mov.u64 	%rd1465, %rd1452;
	setp.lt.s32	%p79, %r7, 2;
	@%p79 bra 	BB26_57;

	ld.shared.u64 	%rd806, [%rd48+8];
	st.local.u64 	[%rd1465], %rd806;
	add.s64 	%rd1465, %rd1465, 8;

BB26_57:
	mov.u64 	%rd1464, %rd1465;
	setp.lt.s32	%p80, %r7, 3;
	@%p80 bra 	BB26_59;

	ld.shared.u64 	%rd807, [%rd48+16];
	st.local.u64 	[%rd1464], %rd807;
	add.s64 	%rd1464, %rd1464, 8;

BB26_59:
	mov.u64 	%rd1463, %rd1464;
	setp.lt.s32	%p81, %r7, 4;
	@%p81 bra 	BB26_61;

	ld.shared.u64 	%rd808, [%rd48+24];
	st.local.u64 	[%rd1463], %rd808;
	add.s64 	%rd1463, %rd1463, 8;

BB26_61:
	mov.u64 	%rd1462, %rd1463;
	setp.lt.s32	%p82, %r7, 5;
	@%p82 bra 	BB26_63;

	ld.shared.u64 	%rd809, [%rd48+32];
	st.local.u64 	[%rd1462], %rd809;
	add.s64 	%rd1462, %rd1462, 8;

BB26_63:
	mov.u64 	%rd1461, %rd1462;
	setp.lt.s32	%p83, %r7, 6;
	@%p83 bra 	BB26_65;

	ld.shared.u64 	%rd810, [%rd48+40];
	st.local.u64 	[%rd1461], %rd810;
	add.s64 	%rd1461, %rd1461, 8;

BB26_65:
	mov.u64 	%rd1460, %rd1461;
	setp.lt.s32	%p84, %r7, 7;
	@%p84 bra 	BB26_67;

	ld.shared.u64 	%rd811, [%rd48+48];
	st.local.u64 	[%rd1460], %rd811;
	add.s64 	%rd1460, %rd1460, 8;

BB26_67:
	mov.u64 	%rd1459, %rd1460;
	setp.lt.s32	%p85, %r7, 8;
	@%p85 bra 	BB26_69;

	ld.shared.u64 	%rd812, [%rd48+56];
	st.local.u64 	[%rd1459], %rd812;
	add.s64 	%rd1459, %rd1459, 8;

BB26_69:
	setp.lt.s32	%p86, %r7, 9;
	@%p86 bra 	BB26_72;

	ld.shared.u64 	%rd813, [%rd48+64];
	st.local.u64 	[%rd1459], %rd813;

BB26_72:
	setp.eq.s32	%p87, %r7, 0;
	@%p87 bra 	BB26_89;

	ld.local.u64 	%rd1469, [%rd1];
	mul.wide.u32 	%rd824, %r7, 8;
	add.s64 	%rd825, %rd824, 34359738360;
	shr.u64 	%rd826, %rd825, 3;
	cvt.u32.u64	%r8, %rd826;
	setp.lt.s32	%p88, %r8, 1;
	@%p88 bra 	BB26_75;

	ld.local.u64 	%rd827, [%rd1+8];
	add.s64 	%rd1469, %rd827, %rd1469;

BB26_75:
	setp.lt.s32	%p89, %r8, 2;
	@%p89 bra 	BB26_77;

	ld.local.u64 	%rd828, [%rd1+16];
	add.s64 	%rd1469, %rd828, %rd1469;

BB26_77:
	setp.lt.s32	%p90, %r8, 3;
	@%p90 bra 	BB26_79;

	ld.local.u64 	%rd829, [%rd1+24];
	add.s64 	%rd1469, %rd829, %rd1469;

BB26_79:
	setp.lt.s32	%p91, %r8, 4;
	@%p91 bra 	BB26_81;

	ld.local.u64 	%rd830, [%rd1+32];
	add.s64 	%rd1469, %rd830, %rd1469;

BB26_81:
	setp.lt.s32	%p92, %r8, 5;
	@%p92 bra 	BB26_83;

	ld.local.u64 	%rd831, [%rd1+40];
	add.s64 	%rd1469, %rd831, %rd1469;

BB26_83:
	setp.lt.s32	%p93, %r8, 6;
	@%p93 bra 	BB26_85;

	ld.local.u64 	%rd832, [%rd1+48];
	add.s64 	%rd1469, %rd832, %rd1469;

BB26_85:
	setp.lt.s32	%p94, %r8, 7;
	@%p94 bra 	BB26_87;

	ld.local.u64 	%rd833, [%rd1+56];
	add.s64 	%rd1469, %rd833, %rd1469;

BB26_87:
	setp.lt.s32	%p95, %r8, 8;
	@%p95 bra 	BB26_89;

	ld.local.u64 	%rd834, [%rd1+64];
	add.s64 	%rd1469, %rd834, %rd1469;

BB26_89:
	bar.sync 	0;
	@%p87 bra 	BB26_91;

	st.shared.u64 	[%rd46], %rd1469;

BB26_91:
	bar.sync 	0;
	setp.gt.s32	%p97, %r5, 1151;
	mov.u32 	%r154, 128;
	@%p97 bra 	BB26_93;

	add.s32 	%r66, %r5, 8;
	mul.hi.s32 	%r67, %r66, 954437177;
	shr.u32 	%r68, %r67, 31;
	shr.s32 	%r69, %r67, 1;
	add.s32 	%r154, %r69, %r68;

BB26_93:
	setp.eq.s32	%p98, %r154, 128;
	@%p98 bra 	BB26_131;
	bra.uni 	BB26_94;

BB26_131:
	@%p42 bra 	BB26_133;

	ld.shared.u64 	%rd846, [%rd42];
	add.s64 	%rd847, %rd846, %rd59;
	st.shared.u64 	[%rd42], %rd847;

BB26_133:
	setp.lt.s32	%p10, %r2, 1;
	ld.shared.u64 	%rd1468, [%rd46];
	bar.sync 	0;
	@%p10 bra 	BB26_135;

	ld.shared.u64 	%rd848, [%rd46+-8];
	add.s64 	%rd1468, %rd848, %rd1468;

BB26_135:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1468;
	bar.sync 	0;
	setp.lt.s32	%p128, %r2, 2;
	@%p128 bra 	BB26_137;

	ld.shared.u64 	%rd849, [%rd46+-16];
	add.s64 	%rd1468, %rd849, %rd1468;

BB26_137:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1468;
	bar.sync 	0;
	setp.lt.s32	%p129, %r2, 4;
	@%p129 bra 	BB26_139;

	ld.shared.u64 	%rd850, [%rd46+-32];
	add.s64 	%rd1468, %rd850, %rd1468;

BB26_139:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1468;
	bar.sync 	0;
	setp.lt.s32	%p130, %r2, 8;
	@%p130 bra 	BB26_141;

	ld.shared.u64 	%rd851, [%rd46+-64];
	add.s64 	%rd1468, %rd851, %rd1468;

BB26_141:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1468;
	bar.sync 	0;
	setp.lt.s32	%p131, %r2, 16;
	@%p131 bra 	BB26_143;

	ld.shared.u64 	%rd852, [%rd46+-128];
	add.s64 	%rd1468, %rd852, %rd1468;

BB26_143:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1468;
	bar.sync 	0;
	setp.lt.s32	%p132, %r2, 32;
	@%p132 bra 	BB26_145;

	ld.shared.u64 	%rd853, [%rd46+-256];
	add.s64 	%rd1468, %rd853, %rd1468;

BB26_145:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1468;
	bar.sync 	0;
	setp.lt.s32	%p133, %r2, 64;
	@%p133 bra 	BB26_147;

	ld.shared.u64 	%rd854, [%rd46+-512];
	add.s64 	%rd1468, %rd854, %rd1468;

BB26_147:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1468;
	bar.sync 	0;
	ld.shared.u64 	%rd1549, [%rd42+1016];
	setp.eq.s32	%p134, %r2, 0;
	mov.u64 	%rd1539, %rd59;
	@%p134 bra 	BB26_149;

	ld.shared.u64 	%rd1539, [%rd46+-8];

BB26_149:
	bar.sync 	0;
	st.shared.u64 	[%rd46], %rd1539;
	bar.sync 	0;
	bra.uni 	BB26_150;

BB26_94:
	@%p42 bra 	BB26_96;

	ld.shared.u64 	%rd835, [%rd42];
	add.s64 	%rd836, %rd835, %rd59;
	st.shared.u64 	[%rd42], %rd836;

BB26_96:
	setp.ge.s32	%p100, %r2, %r154;
	mov.u64 	%rd1547, %rd59;
	@%p100 bra 	BB26_98;

	ld.shared.u64 	%rd115, [%rd46];
	mov.u64 	%rd1547, %rd115;

BB26_98:
	mov.u64 	%rd1512, %rd1547;
	mov.u64 	%rd1546, %rd1512;
	bar.sync 	0;
	setp.le.s32	%p101, %r2, %r154;
	setp.gt.s32	%p102, %r2, 0;
	and.pred  	%p103, %p102, %p101;
	@!%p103 bra 	BB26_100;
	bra.uni 	BB26_99;

BB26_99:
	ld.shared.u64 	%rd837, [%rd46+-8];
	add.s64 	%rd1546, %rd837, %rd1546;

BB26_100:
	mov.u64 	%rd1545, %rd1546;
	bar.sync 	0;
	@%p100 bra 	BB26_102;

	st.shared.u64 	[%rd46], %rd1545;

BB26_102:
	setp.gt.s32	%p3, %r2, 1;
	bar.sync 	0;
	setp.lt.s32	%p105, %r3, %r154;
	and.pred  	%p106, %p3, %p105;
	@!%p106 bra 	BB26_104;
	bra.uni 	BB26_103;

BB26_103:
	ld.shared.u64 	%rd838, [%rd46+-16];
	add.s64 	%rd1545, %rd838, %rd1545;

BB26_104:
	mov.u64 	%rd1544, %rd1545;
	bar.sync 	0;
	@%p100 bra 	BB26_106;

	st.shared.u64 	[%rd46], %rd1544;

BB26_106:
	setp.gt.s32	%p4, %r2, 3;
	bar.sync 	0;
	add.s32 	%r70, %r3, -2;
	setp.lt.s32	%p108, %r70, %r154;
	and.pred  	%p109, %p4, %p108;
	@!%p109 bra 	BB26_108;
	bra.uni 	BB26_107;

BB26_107:
	ld.shared.u64 	%rd839, [%rd46+-32];
	add.s64 	%rd1544, %rd839, %rd1544;

BB26_108:
	mov.u64 	%rd1543, %rd1544;
	bar.sync 	0;
	@%p100 bra 	BB26_110;

	st.shared.u64 	[%rd46], %rd1543;

BB26_110:
	setp.gt.s32	%p5, %r2, 7;
	bar.sync 	0;
	add.s32 	%r71, %r3, -6;
	setp.lt.s32	%p111, %r71, %r154;
	and.pred  	%p112, %p5, %p111;
	@!%p112 bra 	BB26_112;
	bra.uni 	BB26_111;

BB26_111:
	ld.shared.u64 	%rd840, [%rd46+-64];
	add.s64 	%rd1543, %rd840, %rd1543;

BB26_112:
	mov.u64 	%rd1542, %rd1543;
	bar.sync 	0;
	@%p100 bra 	BB26_114;

	st.shared.u64 	[%rd46], %rd1542;

BB26_114:
	setp.gt.s32	%p6, %r2, 15;
	bar.sync 	0;
	add.s32 	%r72, %r3, -14;
	setp.lt.s32	%p114, %r72, %r154;
	and.pred  	%p115, %p6, %p114;
	@!%p115 bra 	BB26_116;
	bra.uni 	BB26_115;

BB26_115:
	ld.shared.u64 	%rd841, [%rd46+-128];
	add.s64 	%rd1542, %rd841, %rd1542;

BB26_116:
	mov.u64 	%rd1541, %rd1542;
	bar.sync 	0;
	@%p100 bra 	BB26_118;

	st.shared.u64 	[%rd46], %rd1541;

BB26_118:
	setp.gt.s32	%p7, %r2, 31;
	bar.sync 	0;
	add.s32 	%r73, %r3, -30;
	setp.lt.s32	%p117, %r73, %r154;
	and.pred  	%p118, %p7, %p117;
	@!%p118 bra 	BB26_120;
	bra.uni 	BB26_119;

BB26_119:
	ld.shared.u64 	%rd842, [%rd46+-256];
	add.s64 	%rd1541, %rd842, %rd1541;

BB26_120:
	mov.u64 	%rd1540, %rd1541;
	bar.sync 	0;
	@%p100 bra 	BB26_122;

	st.shared.u64 	[%rd46], %rd1540;

BB26_122:
	setp.gt.s32	%p8, %r2, 63;
	bar.sync 	0;
	add.s32 	%r74, %r3, -62;
	setp.lt.s32	%p120, %r74, %r154;
	and.pred  	%p121, %p8, %p120;
	@!%p121 bra 	BB26_124;
	bra.uni 	BB26_123;

BB26_123:
	ld.shared.u64 	%rd843, [%rd46+-512];
	add.s64 	%rd1540, %rd843, %rd1540;

BB26_124:
	bar.sync 	0;
	@%p100 bra 	BB26_126;

	st.shared.u64 	[%rd46], %rd1540;

BB26_126:
	setp.lt.s32	%p9, %r2, %r154;
	bar.sync 	0;
	add.s32 	%r75, %r154, -1;
	mul.wide.s32 	%rd844, %r75, 8;
	add.s64 	%rd845, %rd42, %rd844;
	ld.shared.u64 	%rd1549, [%rd845];
	not.pred 	%p123, %p9;
	setp.eq.s32	%p124, %r2, 0;
	or.pred  	%p125, %p124, %p123;
	selp.b64	%rd1467, %rd59, %rd1540, %p9;
	@%p125 bra 	BB26_128;

	ld.shared.u64 	%rd1467, [%rd46+-8];

BB26_128:
	bar.sync 	0;
	@%p100 bra 	BB26_130;

	st.shared.u64 	[%rd46], %rd1467;

BB26_130:
	bar.sync 	0;

BB26_150:
	mov.u64 	%rd1548, %rd1549;
	@%p87 bra 	BB26_152;

	ld.shared.u64 	%rd1469, [%rd46];

BB26_152:
	bar.sync 	0;
	mul.wide.s32 	%rd855, %r7, 8;
	add.s64 	%rd156, %rd1, %rd855;
	setp.ge.u64	%p136, %rd1, %rd156;
	@%p136 bra 	BB26_154;

	ld.local.u64 	%rd856, [%rd1];
	add.s64 	%rd1469, %rd856, %rd1469;
	st.shared.u64 	[%rd48], %rd1469;

BB26_154:
	setp.ge.u64	%p137, %rd49, %rd156;
	@%p137 bra 	BB26_156;

	ld.local.u64 	%rd857, [%rd1+8];
	add.s64 	%rd1469, %rd857, %rd1469;
	st.shared.u64 	[%rd48+8], %rd1469;

BB26_156:
	add.s64 	%rd858, %rd49, 8;
	setp.ge.u64	%p138, %rd858, %rd156;
	@%p138 bra 	BB26_158;

	ld.local.u64 	%rd859, [%rd1+16];
	add.s64 	%rd1469, %rd859, %rd1469;
	st.shared.u64 	[%rd48+16], %rd1469;

BB26_158:
	add.s64 	%rd860, %rd49, 16;
	setp.ge.u64	%p139, %rd860, %rd156;
	@%p139 bra 	BB26_160;

	ld.local.u64 	%rd861, [%rd1+24];
	add.s64 	%rd1469, %rd861, %rd1469;
	st.shared.u64 	[%rd48+24], %rd1469;

BB26_160:
	add.s64 	%rd862, %rd49, 24;
	setp.ge.u64	%p140, %rd862, %rd156;
	@%p140 bra 	BB26_162;

	ld.local.u64 	%rd863, [%rd1+32];
	add.s64 	%rd1469, %rd863, %rd1469;
	st.shared.u64 	[%rd48+32], %rd1469;

BB26_162:
	add.s64 	%rd864, %rd49, 32;
	setp.ge.u64	%p141, %rd864, %rd156;
	@%p141 bra 	BB26_164;

	ld.local.u64 	%rd865, [%rd1+40];
	add.s64 	%rd1469, %rd865, %rd1469;
	st.shared.u64 	[%rd48+40], %rd1469;

BB26_164:
	add.s64 	%rd866, %rd49, 40;
	setp.ge.u64	%p142, %rd866, %rd156;
	@%p142 bra 	BB26_166;

	ld.local.u64 	%rd867, [%rd1+48];
	add.s64 	%rd1469, %rd867, %rd1469;
	st.shared.u64 	[%rd48+48], %rd1469;

BB26_166:
	add.s64 	%rd868, %rd49, 48;
	setp.ge.u64	%p143, %rd868, %rd156;
	@%p143 bra 	BB26_168;

	ld.local.u64 	%rd869, [%rd1+56];
	add.s64 	%rd1469, %rd869, %rd1469;
	st.shared.u64 	[%rd48+56], %rd1469;

BB26_168:
	add.s64 	%rd870, %rd49, 56;
	setp.ge.u64	%p144, %rd870, %rd156;
	@%p144 bra 	BB26_170;

	ld.local.u64 	%rd871, [%rd1+64];
	add.s64 	%rd872, %rd871, %rd1469;
	st.shared.u64 	[%rd48+64], %rd872;

BB26_170:
	bar.sync 	0;
	@%p64 bra 	BB26_193;
	bra.uni 	BB26_171;

BB26_193:
	shl.b64 	%rd893, %rd45, 3;
	add.s64 	%rd894, %rd62, %rd893;
	ld.shared.u64 	%rd895, [%rd46];
	ld.shared.u64 	%rd896, [%rd46+1024];
	ld.shared.u64 	%rd897, [%rd46+2048];
	ld.shared.u64 	%rd898, [%rd46+3072];
	ld.shared.u64 	%rd899, [%rd46+4096];
	ld.shared.u64 	%rd900, [%rd46+5120];
	ld.shared.u64 	%rd901, [%rd46+6144];
	ld.shared.u64 	%rd902, [%rd46+7168];
	ld.shared.u64 	%rd903, [%rd46+8192];
	st.global.u64 	[%rd894], %rd895;
	st.global.u64 	[%rd894+1024], %rd896;
	st.global.u64 	[%rd894+2048], %rd897;
	st.global.u64 	[%rd894+3072], %rd898;
	st.global.u64 	[%rd894+4096], %rd899;
	st.global.u64 	[%rd894+5120], %rd900;
	st.global.u64 	[%rd894+6144], %rd901;
	st.global.u64 	[%rd894+7168], %rd902;
	st.global.u64 	[%rd894+8192], %rd903;
	bra.uni 	BB26_194;

BB26_171:
	add.s64 	%rd173, %rd42, %rd802;
	mov.u64 	%rd1471, %rd40;
	mov.u64 	%rd1470, %rd42;
	setp.ge.u64	%p145, %rd42, %rd173;
	mov.u64 	%rd1557, %rd62;
	@%p145 bra 	BB26_194;

BB26_172:
	mov.u64 	%rd178, %rd1557;
	sub.s64 	%rd179, %rd80, %rd1471;
	setp.gt.s64	%p146, %rd179, 9208;
	shl.b64 	%rd874, %rd45, 3;
	add.s64 	%rd180, %rd1470, %rd874;
	add.s64 	%rd181, %rd178, %rd874;
	@%p146 bra 	BB26_191;
	bra.uni 	BB26_173;

BB26_191:
	ld.shared.u64 	%rd884, [%rd180];
	ld.shared.u64 	%rd885, [%rd180+1024];
	ld.shared.u64 	%rd886, [%rd180+2048];
	ld.shared.u64 	%rd887, [%rd180+3072];
	ld.shared.u64 	%rd888, [%rd180+4096];
	ld.shared.u64 	%rd889, [%rd180+5120];
	ld.shared.u64 	%rd890, [%rd180+6144];
	ld.shared.u64 	%rd891, [%rd180+7168];
	ld.shared.u64 	%rd892, [%rd180+8192];
	st.global.u64 	[%rd181], %rd884;
	st.global.u64 	[%rd181+1024], %rd885;
	st.global.u64 	[%rd181+2048], %rd886;
	st.global.u64 	[%rd181+3072], %rd887;
	st.global.u64 	[%rd181+4096], %rd888;
	st.global.u64 	[%rd181+5120], %rd889;
	st.global.u64 	[%rd181+6144], %rd890;
	st.global.u64 	[%rd181+7168], %rd891;
	st.global.u64 	[%rd181+8192], %rd892;
	bra.uni 	BB26_192;

BB26_173:
	shr.s64 	%rd182, %rd179, 3;
	setp.ge.s64	%p147, %rd45, %rd182;
	@%p147 bra 	BB26_175;

	ld.shared.u64 	%rd875, [%rd180];
	st.global.u64 	[%rd181], %rd875;

BB26_175:
	setp.ge.s64	%p148, %rd50, %rd182;
	@%p148 bra 	BB26_177;

	ld.shared.u64 	%rd876, [%rd180+1024];
	st.global.u64 	[%rd181+1024], %rd876;

BB26_177:
	setp.ge.s64	%p149, %rd51, %rd182;
	@%p149 bra 	BB26_179;

	ld.shared.u64 	%rd877, [%rd180+2048];
	st.global.u64 	[%rd181+2048], %rd877;

BB26_179:
	setp.ge.s64	%p150, %rd52, %rd182;
	@%p150 bra 	BB26_181;

	ld.shared.u64 	%rd878, [%rd180+3072];
	st.global.u64 	[%rd181+3072], %rd878;

BB26_181:
	setp.ge.s64	%p151, %rd53, %rd182;
	@%p151 bra 	BB26_183;

	ld.shared.u64 	%rd879, [%rd180+4096];
	st.global.u64 	[%rd181+4096], %rd879;

BB26_183:
	setp.ge.s64	%p152, %rd54, %rd182;
	@%p152 bra 	BB26_185;

	ld.shared.u64 	%rd880, [%rd180+5120];
	st.global.u64 	[%rd181+5120], %rd880;

BB26_185:
	setp.ge.s64	%p153, %rd55, %rd182;
	@%p153 bra 	BB26_187;

	ld.shared.u64 	%rd881, [%rd180+6144];
	st.global.u64 	[%rd181+6144], %rd881;

BB26_187:
	setp.ge.s64	%p154, %rd56, %rd182;
	@%p154 bra 	BB26_189;

	ld.shared.u64 	%rd882, [%rd180+7168];
	st.global.u64 	[%rd181+7168], %rd882;

BB26_189:
	setp.ge.s64	%p155, %rd57, %rd182;
	@%p155 bra 	BB26_192;

	ld.shared.u64 	%rd883, [%rd180+8192];
	st.global.u64 	[%rd181+8192], %rd883;

BB26_192:
	add.s64 	%rd1470, %rd1470, 9216;
	add.s64 	%rd1471, %rd1471, 9216;
	add.s64 	%rd185, %rd178, 9216;
	setp.lt.u64	%p156, %rd1470, %rd173;
	mov.u64 	%rd1557, %rd185;
	@%p156 bra 	BB26_172;

BB26_194:
	bar.sync 	0;
	add.s64 	%rd1488, %rd61, 9216;
	add.s64 	%rd1558, %rd62, 9216;
	add.s64 	%rd1448, %rd60, 9216;
	mov.u64 	%rd1481, %rd1448;
	sub.s64 	%rd904, %rd1448, %rd9;
	setp.lt.s64	%p157, %rd904, 0;
	@%p157 bra 	BB26_27;
	bra.uni 	BB26_365;

BB26_195:
	setp.gt.s64	%p158, %rd41, -1;
	@%p158 bra 	BB26_365;

	mov.u64 	%rd1472, %rd1481;
	cvt.s64.s32	%rd192, %r2;
	mul.wide.s32 	%rd905, %r2, 8;
	add.s64 	%rd193, %rd40, %rd905;
	mul.wide.s32 	%rd194, %r2, -9;
	mul.lo.s32 	%r76, %r2, 9;
	mul.wide.s32 	%rd906, %r76, 8;
	add.s64 	%rd195, %rd40, %rd906;
	add.s64 	%rd196, %rd1, 8;
	add.s32 	%r77, %r2, 128;
	cvt.s64.s32	%rd197, %r77;
	add.s32 	%r78, %r2, 256;
	cvt.s64.s32	%rd198, %r78;
	add.s32 	%r79, %r2, 384;
	cvt.s64.s32	%rd199, %r79;
	add.s32 	%r80, %r2, 512;
	cvt.s64.s32	%rd200, %r80;
	add.s32 	%r81, %r2, 640;
	cvt.s64.s32	%rd201, %r81;
	add.s32 	%r82, %r2, 768;
	cvt.s64.s32	%rd202, %r82;
	add.s32 	%r83, %r2, 896;
	cvt.s64.s32	%rd203, %r83;
	add.s32 	%r84, %r2, 1024;
	cvt.s64.s32	%rd204, %r84;
	add.s32 	%r11, %r2, -2;
	mov.u64 	%rd1479, %rd1481;
	mov.u64 	%rd1486, %rd1488;
	mov.u64 	%rd1537, %rd1548;
	mov.u64 	%rd1556, %rd1558;

BB26_197:
	mov.u64 	%rd1554, %rd1556;
	mov.u64 	%rd209, %rd1554;
	mov.u64 	%rd206, %rd1537;
	mov.u64 	%rd1484, %rd1486;
	mov.u64 	%rd208, %rd1484;
	mov.u64 	%rd1477, %rd1479;
	mov.u64 	%rd207, %rd1477;
	mov.u64 	%rd205, %rd1472;
	sub.s64 	%rd907, %rd9, %rd205;
	shr.u64 	%rd908, %rd907, 3;
	cvt.u32.u64	%r85, %rd908;
	mov.u32 	%r86, 1152;
	min.s32 	%r12, %r85, %r86;
	setp.eq.s32	%p159, %r12, 1152;
	@%p159 bra 	BB26_221;
	bra.uni 	BB26_198;

BB26_221:
	shl.b64 	%rd931, %rd192, 3;
	add.s64 	%rd932, %rd208, %rd931;
	ld.global.u64 	%rd933, [%rd932];
	st.u64 	[%rd193], %rd933;
	ld.global.u64 	%rd934, [%rd932+1024];
	st.u64 	[%rd193+1024], %rd934;
	ld.global.u64 	%rd935, [%rd932+2048];
	st.u64 	[%rd193+2048], %rd935;
	ld.global.u64 	%rd936, [%rd932+3072];
	st.u64 	[%rd193+3072], %rd936;
	ld.global.u64 	%rd937, [%rd932+4096];
	st.u64 	[%rd193+4096], %rd937;
	ld.global.u64 	%rd938, [%rd932+5120];
	st.u64 	[%rd193+5120], %rd938;
	ld.global.u64 	%rd939, [%rd932+6144];
	st.u64 	[%rd193+6144], %rd939;
	ld.global.u64 	%rd940, [%rd932+7168];
	st.u64 	[%rd193+7168], %rd940;
	ld.global.u64 	%rd941, [%rd932+8192];
	st.u64 	[%rd193+8192], %rd941;
	mov.u64 	%rd1489, 1152;
	bra.uni 	BB26_222;

BB26_198:
	cvt.s64.s32	%rd1489, %r12;
	setp.lt.s32	%p160, %r12, 1;
	@%p160 bra 	BB26_222;

	shl.b64 	%rd909, %rd1489, 3;
	add.s64 	%rd211, %rd207, %rd909;
	mov.u64 	%rd1474, %rd40;
	mov.u64 	%rd1473, %rd207;
	mov.u64 	%rd1478, %rd207;
	mov.u64 	%rd1485, %rd208;

BB26_200:
	mov.u64 	%rd217, %rd1485;
	mov.u64 	%rd216, %rd1478;
	mov.u64 	%rd214, %rd1473;
	sub.s64 	%rd218, %rd211, %rd214;
	setp.gt.s64	%p161, %rd218, 9208;
	shl.b64 	%rd910, %rd192, 3;
	add.s64 	%rd219, %rd217, %rd910;
	add.s64 	%rd220, %rd1474, %rd910;
	@%p161 bra 	BB26_219;
	bra.uni 	BB26_201;

BB26_219:
	ld.global.u64 	%rd920, [%rd219];
	st.u64 	[%rd220], %rd920;
	ld.global.u64 	%rd921, [%rd219+1024];
	st.u64 	[%rd220+1024], %rd921;
	ld.global.u64 	%rd922, [%rd219+2048];
	st.u64 	[%rd220+2048], %rd922;
	ld.global.u64 	%rd923, [%rd219+3072];
	st.u64 	[%rd220+3072], %rd923;
	ld.global.u64 	%rd924, [%rd219+4096];
	st.u64 	[%rd220+4096], %rd924;
	ld.global.u64 	%rd925, [%rd219+5120];
	st.u64 	[%rd220+5120], %rd925;
	ld.global.u64 	%rd926, [%rd219+6144];
	st.u64 	[%rd220+6144], %rd926;
	ld.global.u64 	%rd927, [%rd219+7168];
	st.u64 	[%rd220+7168], %rd927;
	ld.global.u64 	%rd928, [%rd219+8192];
	st.u64 	[%rd220+8192], %rd928;
	bra.uni 	BB26_220;

BB26_201:
	shr.s64 	%rd221, %rd218, 3;
	setp.ge.s64	%p162, %rd192, %rd221;
	@%p162 bra 	BB26_203;

	ld.global.u64 	%rd911, [%rd219];
	st.u64 	[%rd220], %rd911;

BB26_203:
	setp.ge.s64	%p163, %rd197, %rd221;
	@%p163 bra 	BB26_205;

	ld.global.u64 	%rd912, [%rd219+1024];
	st.u64 	[%rd220+1024], %rd912;

BB26_205:
	setp.ge.s64	%p164, %rd198, %rd221;
	@%p164 bra 	BB26_207;

	ld.global.u64 	%rd913, [%rd219+2048];
	st.u64 	[%rd220+2048], %rd913;

BB26_207:
	setp.ge.s64	%p165, %rd199, %rd221;
	@%p165 bra 	BB26_209;

	ld.global.u64 	%rd914, [%rd219+3072];
	st.u64 	[%rd220+3072], %rd914;

BB26_209:
	setp.ge.s64	%p166, %rd200, %rd221;
	@%p166 bra 	BB26_211;

	ld.global.u64 	%rd915, [%rd219+4096];
	st.u64 	[%rd220+4096], %rd915;

BB26_211:
	setp.ge.s64	%p167, %rd201, %rd221;
	@%p167 bra 	BB26_213;

	ld.global.u64 	%rd916, [%rd219+5120];
	st.u64 	[%rd220+5120], %rd916;

BB26_213:
	setp.ge.s64	%p168, %rd202, %rd221;
	@%p168 bra 	BB26_215;

	ld.global.u64 	%rd917, [%rd219+6144];
	st.u64 	[%rd220+6144], %rd917;

BB26_215:
	setp.ge.s64	%p169, %rd203, %rd221;
	@%p169 bra 	BB26_217;

	ld.global.u64 	%rd918, [%rd219+7168];
	st.u64 	[%rd220+7168], %rd918;

BB26_217:
	setp.ge.s64	%p170, %rd204, %rd221;
	@%p170 bra 	BB26_220;

	ld.global.u64 	%rd919, [%rd219+8192];
	st.u64 	[%rd220+8192], %rd919;

BB26_220:
	add.s64 	%rd222, %rd217, 9216;
	add.s64 	%rd1474, %rd1474, 9216;
	add.s64 	%rd1473, %rd216, 9216;
	mov.u64 	%rd224, %rd1473;
	sub.s64 	%rd929, %rd1473, %rd211;
	setp.lt.s64	%p171, %rd929, 0;
	mov.u64 	%rd1478, %rd224;
	mov.u64 	%rd1485, %rd222;
	@%p171 bra 	BB26_200;

BB26_222:
	bar.sync 	0;
	shl.b64 	%rd942, %rd1489, 3;
	add.s64 	%rd227, %rd40, %rd942;
	and.b64  	%rd943, %rd1489, 2305843009213693951;
	cvt.u32.u64	%r13, %rd1489;
	add.s64 	%rd944, %rd943, %rd194;
	cvt.u32.u64	%r87, %rd944;
	mov.u32 	%r88, 9;
	min.s32 	%r14, %r87, %r88;
	mov.u32 	%r89, 0;
	max.s32 	%r15, %r14, %r89;
	setp.gt.u32	%p172, %r15, 8;
	@%p172 bra 	BB26_241;
	bra.uni 	BB26_223;

BB26_241:
	ld.u64 	%rd954, [%rd195];
	st.local.u64 	[%rd1], %rd954;
	ld.u64 	%rd955, [%rd195+8];
	st.local.u64 	[%rd1+8], %rd955;
	ld.u64 	%rd956, [%rd195+16];
	st.local.u64 	[%rd1+16], %rd956;
	ld.u64 	%rd957, [%rd195+24];
	st.local.u64 	[%rd1+24], %rd957;
	ld.u64 	%rd958, [%rd195+32];
	st.local.u64 	[%rd1+32], %rd958;
	ld.u64 	%rd959, [%rd195+40];
	st.local.u64 	[%rd1+40], %rd959;
	ld.u64 	%rd960, [%rd195+48];
	st.local.u64 	[%rd1+48], %rd960;
	ld.u64 	%rd961, [%rd195+56];
	st.local.u64 	[%rd1+56], %rd961;
	ld.u64 	%rd962, [%rd195+64];
	st.local.u64 	[%rd1+64], %rd962;
	bra.uni 	BB26_242;

BB26_223:
	mov.u64 	%rd228, %rd1;
	setp.lt.s32	%p173, %r14, 1;
	mov.u64 	%rd1504, %rd228;
	@%p173 bra 	BB26_225;

	ld.u64 	%rd945, [%rd195];
	st.local.u64 	[%rd1], %rd945;
	mov.u64 	%rd1504, %rd196;

BB26_225:
	mov.u64 	%rd1490, %rd1504;
	mov.u64 	%rd1503, %rd1490;
	setp.lt.s32	%p174, %r15, 2;
	@%p174 bra 	BB26_227;

	ld.u64 	%rd946, [%rd195+8];
	st.local.u64 	[%rd1503], %rd946;
	add.s64 	%rd1503, %rd1503, 8;

BB26_227:
	mov.u64 	%rd1502, %rd1503;
	setp.lt.s32	%p175, %r15, 3;
	@%p175 bra 	BB26_229;

	ld.u64 	%rd947, [%rd195+16];
	st.local.u64 	[%rd1502], %rd947;
	add.s64 	%rd1502, %rd1502, 8;

BB26_229:
	mov.u64 	%rd1501, %rd1502;
	setp.lt.s32	%p176, %r15, 4;
	@%p176 bra 	BB26_231;

	ld.u64 	%rd948, [%rd195+24];
	st.local.u64 	[%rd1501], %rd948;
	add.s64 	%rd1501, %rd1501, 8;

BB26_231:
	mov.u64 	%rd1500, %rd1501;
	setp.lt.s32	%p177, %r15, 5;
	@%p177 bra 	BB26_233;

	ld.u64 	%rd949, [%rd195+32];
	st.local.u64 	[%rd1500], %rd949;
	add.s64 	%rd1500, %rd1500, 8;

BB26_233:
	mov.u64 	%rd1499, %rd1500;
	setp.lt.s32	%p178, %r15, 6;
	@%p178 bra 	BB26_235;

	ld.u64 	%rd950, [%rd195+40];
	st.local.u64 	[%rd1499], %rd950;
	add.s64 	%rd1499, %rd1499, 8;

BB26_235:
	mov.u64 	%rd1498, %rd1499;
	setp.lt.s32	%p179, %r15, 7;
	@%p179 bra 	BB26_237;

	ld.u64 	%rd951, [%rd195+48];
	st.local.u64 	[%rd1498], %rd951;
	add.s64 	%rd1498, %rd1498, 8;

BB26_237:
	mov.u64 	%rd1497, %rd1498;
	setp.lt.s32	%p180, %r15, 8;
	@%p180 bra 	BB26_239;

	ld.u64 	%rd952, [%rd195+56];
	st.local.u64 	[%rd1497], %rd952;
	add.s64 	%rd1497, %rd1497, 8;

BB26_239:
	setp.lt.s32	%p181, %r15, 9;
	@%p181 bra 	BB26_242;

	ld.u64 	%rd953, [%rd195+64];
	st.local.u64 	[%rd1497], %rd953;

BB26_242:
	setp.eq.s32	%p182, %r15, 0;
	@%p182 bra 	BB26_259;

	ld.local.u64 	%rd1550, [%rd1];
	mul.wide.u32 	%rd964, %r15, 8;
	add.s64 	%rd965, %rd964, 34359738360;
	shr.u64 	%rd966, %rd965, 3;
	cvt.u32.u64	%r16, %rd966;
	setp.lt.s32	%p183, %r16, 1;
	@%p183 bra 	BB26_245;

	ld.local.u64 	%rd967, [%rd1+8];
	add.s64 	%rd1550, %rd967, %rd1550;

BB26_245:
	setp.lt.s32	%p184, %r16, 2;
	@%p184 bra 	BB26_247;

	ld.local.u64 	%rd968, [%rd1+16];
	add.s64 	%rd1550, %rd968, %rd1550;

BB26_247:
	setp.lt.s32	%p185, %r16, 3;
	@%p185 bra 	BB26_249;

	ld.local.u64 	%rd969, [%rd1+24];
	add.s64 	%rd1550, %rd969, %rd1550;

BB26_249:
	setp.lt.s32	%p186, %r16, 4;
	@%p186 bra 	BB26_251;

	ld.local.u64 	%rd970, [%rd1+32];
	add.s64 	%rd1550, %rd970, %rd1550;

BB26_251:
	setp.lt.s32	%p187, %r16, 5;
	@%p187 bra 	BB26_253;

	ld.local.u64 	%rd971, [%rd1+40];
	add.s64 	%rd1550, %rd971, %rd1550;

BB26_253:
	setp.lt.s32	%p188, %r16, 6;
	@%p188 bra 	BB26_255;

	ld.local.u64 	%rd972, [%rd1+48];
	add.s64 	%rd1550, %rd972, %rd1550;

BB26_255:
	setp.lt.s32	%p189, %r16, 7;
	@%p189 bra 	BB26_257;

	ld.local.u64 	%rd973, [%rd1+56];
	add.s64 	%rd1550, %rd973, %rd1550;

BB26_257:
	setp.lt.s32	%p190, %r16, 8;
	@%p190 bra 	BB26_259;

	ld.local.u64 	%rd974, [%rd1+64];
	add.s64 	%rd1550, %rd974, %rd1550;

BB26_259:
	bar.sync 	0;
	@%p182 bra 	BB26_261;

	st.u64 	[%rd193], %rd1550;

BB26_261:
	bar.sync 	0;
	setp.gt.s32	%p192, %r13, 1151;
	mov.u32 	%r155, 128;
	@%p192 bra 	BB26_263;

	add.s32 	%r91, %r13, 8;
	mul.hi.s32 	%r92, %r91, 954437177;
	shr.u32 	%r93, %r92, 31;
	shr.s32 	%r94, %r92, 1;
	add.s32 	%r155, %r94, %r93;

BB26_263:
	setp.eq.s32	%p193, %r155, 128;
	@%p193 bra 	BB26_301;
	bra.uni 	BB26_264;

BB26_301:
	@%p42 bra 	BB26_303;

	ld.u64 	%rd986, [%rd40];
	add.s64 	%rd987, %rd986, %rd206;
	st.u64 	[%rd40], %rd987;

BB26_303:
	setp.lt.s32	%p19, %r2, 1;
	ld.u64 	%rd1506, [%rd193];
	bar.sync 	0;
	@%p19 bra 	BB26_305;

	ld.u64 	%rd988, [%rd193+-8];
	add.s64 	%rd1506, %rd988, %rd1506;

BB26_305:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1506;
	bar.sync 	0;
	setp.lt.s32	%p223, %r2, 2;
	@%p223 bra 	BB26_307;

	ld.u64 	%rd989, [%rd193+-16];
	add.s64 	%rd1506, %rd989, %rd1506;

BB26_307:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1506;
	bar.sync 	0;
	setp.lt.s32	%p224, %r2, 4;
	@%p224 bra 	BB26_309;

	ld.u64 	%rd990, [%rd193+-32];
	add.s64 	%rd1506, %rd990, %rd1506;

BB26_309:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1506;
	bar.sync 	0;
	setp.lt.s32	%p225, %r2, 8;
	@%p225 bra 	BB26_311;

	ld.u64 	%rd991, [%rd193+-64];
	add.s64 	%rd1506, %rd991, %rd1506;

BB26_311:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1506;
	bar.sync 	0;
	setp.lt.s32	%p226, %r2, 16;
	@%p226 bra 	BB26_313;

	ld.u64 	%rd992, [%rd193+-128];
	add.s64 	%rd1506, %rd992, %rd1506;

BB26_313:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1506;
	bar.sync 	0;
	setp.lt.s32	%p227, %r2, 32;
	@%p227 bra 	BB26_315;

	ld.u64 	%rd993, [%rd193+-256];
	add.s64 	%rd1506, %rd993, %rd1506;

BB26_315:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1506;
	bar.sync 	0;
	setp.lt.s32	%p228, %r2, 64;
	@%p228 bra 	BB26_317;

	ld.u64 	%rd994, [%rd193+-512];
	add.s64 	%rd1506, %rd994, %rd1506;

BB26_317:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1506;
	bar.sync 	0;
	ld.u64 	%rd1538, [%rd40+1016];
	setp.eq.s32	%p229, %r2, 0;
	mov.u64 	%rd1528, %rd206;
	@%p229 bra 	BB26_319;

	ld.u64 	%rd1528, [%rd193+-8];

BB26_319:
	bar.sync 	0;
	st.u64 	[%rd193], %rd1528;
	bar.sync 	0;
	bra.uni 	BB26_320;

BB26_264:
	@%p42 bra 	BB26_266;

	ld.u64 	%rd975, [%rd40];
	add.s64 	%rd976, %rd975, %rd206;
	st.u64 	[%rd40], %rd976;

BB26_266:
	setp.ge.s32	%p195, %r2, %r155;
	mov.u64 	%rd1536, %rd206;
	@%p195 bra 	BB26_268;

	ld.u64 	%rd262, [%rd193];
	mov.u64 	%rd1536, %rd262;

BB26_268:
	mov.u64 	%rd1521, %rd1536;
	mov.u64 	%rd1535, %rd1521;
	bar.sync 	0;
	setp.le.s32	%p196, %r2, %r155;
	setp.gt.s32	%p197, %r2, 0;
	and.pred  	%p198, %p197, %p196;
	@!%p198 bra 	BB26_270;
	bra.uni 	BB26_269;

BB26_269:
	ld.u64 	%rd977, [%rd193+-8];
	add.s64 	%rd1535, %rd977, %rd1535;

BB26_270:
	mov.u64 	%rd1534, %rd1535;
	bar.sync 	0;
	@%p195 bra 	BB26_272;

	st.u64 	[%rd193], %rd1534;

BB26_272:
	setp.gt.s32	%p12, %r2, 1;
	bar.sync 	0;
	setp.lt.s32	%p200, %r11, %r155;
	and.pred  	%p201, %p12, %p200;
	@!%p201 bra 	BB26_274;
	bra.uni 	BB26_273;

BB26_273:
	ld.u64 	%rd978, [%rd193+-16];
	add.s64 	%rd1534, %rd978, %rd1534;

BB26_274:
	mov.u64 	%rd1533, %rd1534;
	bar.sync 	0;
	@%p195 bra 	BB26_276;

	st.u64 	[%rd193], %rd1533;

BB26_276:
	setp.gt.s32	%p13, %r2, 3;
	bar.sync 	0;
	add.s32 	%r95, %r11, -2;
	setp.lt.s32	%p203, %r95, %r155;
	and.pred  	%p204, %p13, %p203;
	@!%p204 bra 	BB26_278;
	bra.uni 	BB26_277;

BB26_277:
	ld.u64 	%rd979, [%rd193+-32];
	add.s64 	%rd1533, %rd979, %rd1533;

BB26_278:
	mov.u64 	%rd1532, %rd1533;
	bar.sync 	0;
	@%p195 bra 	BB26_280;

	st.u64 	[%rd193], %rd1532;

BB26_280:
	setp.gt.s32	%p14, %r2, 7;
	bar.sync 	0;
	add.s32 	%r96, %r11, -6;
	setp.lt.s32	%p206, %r96, %r155;
	and.pred  	%p207, %p14, %p206;
	@!%p207 bra 	BB26_282;
	bra.uni 	BB26_281;

BB26_281:
	ld.u64 	%rd980, [%rd193+-64];
	add.s64 	%rd1532, %rd980, %rd1532;

BB26_282:
	mov.u64 	%rd1531, %rd1532;
	bar.sync 	0;
	@%p195 bra 	BB26_284;

	st.u64 	[%rd193], %rd1531;

BB26_284:
	setp.gt.s32	%p15, %r2, 15;
	bar.sync 	0;
	add.s32 	%r97, %r11, -14;
	setp.lt.s32	%p209, %r97, %r155;
	and.pred  	%p210, %p15, %p209;
	@!%p210 bra 	BB26_286;
	bra.uni 	BB26_285;

BB26_285:
	ld.u64 	%rd981, [%rd193+-128];
	add.s64 	%rd1531, %rd981, %rd1531;

BB26_286:
	mov.u64 	%rd1530, %rd1531;
	bar.sync 	0;
	@%p195 bra 	BB26_288;

	st.u64 	[%rd193], %rd1530;

BB26_288:
	setp.gt.s32	%p16, %r2, 31;
	bar.sync 	0;
	add.s32 	%r98, %r11, -30;
	setp.lt.s32	%p212, %r98, %r155;
	and.pred  	%p213, %p16, %p212;
	@!%p213 bra 	BB26_290;
	bra.uni 	BB26_289;

BB26_289:
	ld.u64 	%rd982, [%rd193+-256];
	add.s64 	%rd1530, %rd982, %rd1530;

BB26_290:
	mov.u64 	%rd1529, %rd1530;
	bar.sync 	0;
	@%p195 bra 	BB26_292;

	st.u64 	[%rd193], %rd1529;

BB26_292:
	setp.gt.s32	%p17, %r2, 63;
	bar.sync 	0;
	add.s32 	%r99, %r11, -62;
	setp.lt.s32	%p215, %r99, %r155;
	and.pred  	%p216, %p17, %p215;
	@!%p216 bra 	BB26_294;
	bra.uni 	BB26_293;

BB26_293:
	ld.u64 	%rd983, [%rd193+-512];
	add.s64 	%rd1529, %rd983, %rd1529;

BB26_294:
	bar.sync 	0;
	@%p195 bra 	BB26_296;

	st.u64 	[%rd193], %rd1529;

BB26_296:
	setp.lt.s32	%p18, %r2, %r155;
	bar.sync 	0;
	add.s32 	%r100, %r155, -1;
	mul.wide.s32 	%rd984, %r100, 8;
	add.s64 	%rd985, %rd40, %rd984;
	ld.u64 	%rd1538, [%rd985];
	not.pred 	%p218, %p18;
	setp.eq.s32	%p219, %r2, 0;
	or.pred  	%p220, %p219, %p218;
	selp.b64	%rd1505, %rd206, %rd1529, %p18;
	@%p220 bra 	BB26_298;

	ld.u64 	%rd1505, [%rd193+-8];

BB26_298:
	bar.sync 	0;
	@%p195 bra 	BB26_300;

	st.u64 	[%rd193], %rd1505;

BB26_300:
	bar.sync 	0;

BB26_320:
	mov.u64 	%rd1537, %rd1538;
	@%p182 bra 	BB26_322;

	ld.u64 	%rd1550, [%rd193];

BB26_322:
	bar.sync 	0;
	mul.wide.s32 	%rd995, %r15, 8;
	add.s64 	%rd303, %rd1, %rd995;
	setp.ge.u64	%p231, %rd1, %rd303;
	@%p231 bra 	BB26_324;

	ld.local.u64 	%rd996, [%rd1];
	add.s64 	%rd1550, %rd996, %rd1550;
	st.u64 	[%rd195], %rd1550;

BB26_324:
	setp.ge.u64	%p232, %rd196, %rd303;
	@%p232 bra 	BB26_326;

	ld.local.u64 	%rd997, [%rd1+8];
	add.s64 	%rd1550, %rd997, %rd1550;
	st.u64 	[%rd195+8], %rd1550;

BB26_326:
	add.s64 	%rd998, %rd196, 8;
	setp.ge.u64	%p233, %rd998, %rd303;
	@%p233 bra 	BB26_328;

	ld.local.u64 	%rd999, [%rd1+16];
	add.s64 	%rd1550, %rd999, %rd1550;
	st.u64 	[%rd195+16], %rd1550;

BB26_328:
	add.s64 	%rd1000, %rd196, 16;
	setp.ge.u64	%p234, %rd1000, %rd303;
	@%p234 bra 	BB26_330;

	ld.local.u64 	%rd1001, [%rd1+24];
	add.s64 	%rd1550, %rd1001, %rd1550;
	st.u64 	[%rd195+24], %rd1550;

BB26_330:
	add.s64 	%rd1002, %rd196, 24;
	setp.ge.u64	%p235, %rd1002, %rd303;
	@%p235 bra 	BB26_332;

	ld.local.u64 	%rd1003, [%rd1+32];
	add.s64 	%rd1550, %rd1003, %rd1550;
	st.u64 	[%rd195+32], %rd1550;

BB26_332:
	add.s64 	%rd1004, %rd196, 32;
	setp.ge.u64	%p236, %rd1004, %rd303;
	@%p236 bra 	BB26_334;

	ld.local.u64 	%rd1005, [%rd1+40];
	add.s64 	%rd1550, %rd1005, %rd1550;
	st.u64 	[%rd195+40], %rd1550;

BB26_334:
	add.s64 	%rd1006, %rd196, 40;
	setp.ge.u64	%p237, %rd1006, %rd303;
	@%p237 bra 	BB26_336;

	ld.local.u64 	%rd1007, [%rd1+48];
	add.s64 	%rd1550, %rd1007, %rd1550;
	st.u64 	[%rd195+48], %rd1550;

BB26_336:
	add.s64 	%rd1008, %rd196, 48;
	setp.ge.u64	%p238, %rd1008, %rd303;
	@%p238 bra 	BB26_338;

	ld.local.u64 	%rd1009, [%rd1+56];
	add.s64 	%rd1550, %rd1009, %rd1550;
	st.u64 	[%rd195+56], %rd1550;

BB26_338:
	add.s64 	%rd1010, %rd196, 56;
	setp.ge.u64	%p239, %rd1010, %rd303;
	@%p239 bra 	BB26_340;

	ld.local.u64 	%rd1011, [%rd1+64];
	add.s64 	%rd1012, %rd1011, %rd1550;
	st.u64 	[%rd195+64], %rd1012;

BB26_340:
	bar.sync 	0;
	@%p159 bra 	BB26_363;
	bra.uni 	BB26_341;

BB26_363:
	shl.b64 	%rd1032, %rd192, 3;
	add.s64 	%rd1033, %rd209, %rd1032;
	ld.u64 	%rd1034, [%rd193];
	st.global.u64 	[%rd1033], %rd1034;
	ld.u64 	%rd1035, [%rd193+1024];
	st.global.u64 	[%rd1033+1024], %rd1035;
	ld.u64 	%rd1036, [%rd193+2048];
	st.global.u64 	[%rd1033+2048], %rd1036;
	ld.u64 	%rd1037, [%rd193+3072];
	st.global.u64 	[%rd1033+3072], %rd1037;
	ld.u64 	%rd1038, [%rd193+4096];
	st.global.u64 	[%rd1033+4096], %rd1038;
	ld.u64 	%rd1039, [%rd193+5120];
	st.global.u64 	[%rd1033+5120], %rd1039;
	ld.u64 	%rd1040, [%rd193+6144];
	st.global.u64 	[%rd1033+6144], %rd1040;
	ld.u64 	%rd1041, [%rd193+7168];
	st.global.u64 	[%rd1033+7168], %rd1041;
	ld.u64 	%rd1042, [%rd193+8192];
	st.global.u64 	[%rd1033+8192], %rd1042;
	bra.uni 	BB26_364;

BB26_341:
	mov.u64 	%rd1551, %rd40;
	setp.ge.u64	%p240, %rd40, %rd227;
	mov.u64 	%rd1555, %rd209;
	@%p240 bra 	BB26_364;

BB26_342:
	mov.u64 	%rd322, %rd1555;
	sub.s64 	%rd323, %rd227, %rd1551;
	setp.gt.s64	%p241, %rd323, 9208;
	shl.b64 	%rd1013, %rd192, 3;
	add.s64 	%rd324, %rd1551, %rd1013;
	add.s64 	%rd325, %rd322, %rd1013;
	@%p241 bra 	BB26_361;
	bra.uni 	BB26_343;

BB26_361:
	ld.u64 	%rd1023, [%rd324];
	st.global.u64 	[%rd325], %rd1023;
	ld.u64 	%rd1024, [%rd324+1024];
	st.global.u64 	[%rd325+1024], %rd1024;
	ld.u64 	%rd1025, [%rd324+2048];
	st.global.u64 	[%rd325+2048], %rd1025;
	ld.u64 	%rd1026, [%rd324+3072];
	st.global.u64 	[%rd325+3072], %rd1026;
	ld.u64 	%rd1027, [%rd324+4096];
	st.global.u64 	[%rd325+4096], %rd1027;
	ld.u64 	%rd1028, [%rd324+5120];
	st.global.u64 	[%rd325+5120], %rd1028;
	ld.u64 	%rd1029, [%rd324+6144];
	st.global.u64 	[%rd325+6144], %rd1029;
	ld.u64 	%rd1030, [%rd324+7168];
	st.global.u64 	[%rd325+7168], %rd1030;
	ld.u64 	%rd1031, [%rd324+8192];
	st.global.u64 	[%rd325+8192], %rd1031;
	bra.uni 	BB26_362;

BB26_343:
	shr.s64 	%rd326, %rd323, 3;
	setp.ge.s64	%p242, %rd192, %rd326;
	@%p242 bra 	BB26_345;

	ld.u64 	%rd1014, [%rd324];
	st.global.u64 	[%rd325], %rd1014;

BB26_345:
	setp.ge.s64	%p243, %rd197, %rd326;
	@%p243 bra 	BB26_347;

	ld.u64 	%rd1015, [%rd324+1024];
	st.global.u64 	[%rd325+1024], %rd1015;

BB26_347:
	setp.ge.s64	%p244, %rd198, %rd326;
	@%p244 bra 	BB26_349;

	ld.u64 	%rd1016, [%rd324+2048];
	st.global.u64 	[%rd325+2048], %rd1016;

BB26_349:
	setp.ge.s64	%p245, %rd199, %rd326;
	@%p245 bra 	BB26_351;

	ld.u64 	%rd1017, [%rd324+3072];
	st.global.u64 	[%rd325+3072], %rd1017;

BB26_351:
	setp.ge.s64	%p246, %rd200, %rd326;
	@%p246 bra 	BB26_353;

	ld.u64 	%rd1018, [%rd324+4096];
	st.global.u64 	[%rd325+4096], %rd1018;

BB26_353:
	setp.ge.s64	%p247, %rd201, %rd326;
	@%p247 bra 	BB26_355;

	ld.u64 	%rd1019, [%rd324+5120];
	st.global.u64 	[%rd325+5120], %rd1019;

BB26_355:
	setp.ge.s64	%p248, %rd202, %rd326;
	@%p248 bra 	BB26_357;

	ld.u64 	%rd1020, [%rd324+6144];
	st.global.u64 	[%rd325+6144], %rd1020;

BB26_357:
	setp.ge.s64	%p249, %rd203, %rd326;
	@%p249 bra 	BB26_359;

	ld.u64 	%rd1021, [%rd324+7168];
	st.global.u64 	[%rd325+7168], %rd1021;

BB26_359:
	setp.ge.s64	%p250, %rd204, %rd326;
	@%p250 bra 	BB26_362;

	ld.u64 	%rd1022, [%rd324+8192];
	st.global.u64 	[%rd325+8192], %rd1022;

BB26_362:
	add.s64 	%rd1551, %rd1551, 9216;
	add.s64 	%rd328, %rd322, 9216;
	setp.lt.u64	%p251, %rd1551, %rd227;
	mov.u64 	%rd1555, %rd328;
	@%p251 bra 	BB26_342;

BB26_364:
	bar.sync 	0;
	add.s64 	%rd1486, %rd208, 9216;
	add.s64 	%rd1556, %rd209, 9216;
	add.s64 	%rd1472, %rd207, 9216;
	mov.u64 	%rd1479, %rd1472;
	sub.s64 	%rd1043, %rd1472, %rd9;
	setp.lt.s64	%p252, %rd1043, 0;
	@%p252 bra 	BB26_197;

BB26_365:
	@%p42 bra 	BB26_381;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd40; 
	    selp.u32 %r101, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p254, %r101, 0;
	@%p254 bra 	BB26_380;

	mov.u64 	%rd1045, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd1046, %rd1045;
	sub.s64 	%rd334, %rd40, %rd1046;
	setp.eq.s64	%p255, %rd40, 0;
	@%p255 bra 	BB26_381;

	add.s64 	%rd1047, %rd334, -16;
	add.s64 	%rd1049, %rd1045, %rd1047;
	add.s64 	%rd336, %rd1046, %rd1047;
	ld.shared.u8 	%rs34, [%rd1049];
	or.b16  	%rs35, %rs34, 1;
	st.shared.u8 	[%rd1049], %rs35;
	ld.shared.u64 	%rd337, [%rd1049+8];
	setp.eq.s64	%p256, %rd337, 0;
	mov.u64 	%rd1562, %rd336;
	@%p256 bra 	BB26_374;

	mov.u64 	%rd338, %rd336;
	ld.u8 	%rs36, [%rd337];
	and.b16  	%rs37, %rs36, 1;
	setp.eq.b16	%p257, %rs37, 1;
	mov.u64 	%rd1562, %rd338;
	@!%p257 bra 	BB26_374;
	bra.uni 	BB26_370;

BB26_370:
	ld.u64 	%rd340, [%rd337];
	shr.u64 	%rd341, %rd340, 1;
	add.s64 	%rd342, %rd337, 16;
	add.s64 	%rd343, %rd342, %rd341;
	ld.shared.u64 	%rd1051, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p258, %rd343, %rd1051;
	mov.u64 	%rd1562, %rd337;
	@%p258 bra 	BB26_374;

	ld.u8 	%rs38, [%rd343];
	and.b16  	%rs39, %rs38, 1;
	setp.eq.b16	%p259, %rs39, 1;
	mov.u64 	%rd1559, %rd337;
	mov.u64 	%rd1562, %rd1559;
	@!%p259 bra 	BB26_374;
	bra.uni 	BB26_372;

BB26_372:
	ld.u64 	%rd1052, [%rd343];
	shr.u64 	%rd1053, %rd1052, 1;
	add.s64 	%rd1054, %rd1053, %rd341;
	add.s64 	%rd1055, %rd1054, 16;
	shl.b64 	%rd1056, %rd1055, 1;
	and.b64  	%rd1057, %rd340, 1;
	or.b64  	%rd1058, %rd1056, %rd1057;
	st.u64 	[%rd337], %rd1058;
	and.b64  	%rd344, %rd1055, 9223372036854775807;
	add.s64 	%rd1059, %rd342, %rd344;
	ld.shared.u64 	%rd1060, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p260, %rd1059, %rd1060;
	mov.u64 	%rd1560, %rd337;
	mov.u64 	%rd1562, %rd1560;
	@%p260 bra 	BB26_374;

	add.s64 	%rd1061, %rd344, %rd342;
	st.u64 	[%rd1061+8], %rd337;
	mov.u64 	%rd1562, %rd337;

BB26_374:
	ld.u64 	%rd347, [%rd1562];
	shr.u64 	%rd348, %rd347, 1;
	add.s64 	%rd349, %rd1562, 16;
	add.s64 	%rd350, %rd349, %rd348;
	ld.shared.u64 	%rd1062, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p261, %rd350, %rd1062;
	@%p261 bra 	BB26_378;

	ld.u8 	%rs40, [%rd350];
	and.b16  	%rs41, %rs40, 1;
	setp.eq.b16	%p262, %rs41, 1;
	@!%p262 bra 	BB26_381;
	bra.uni 	BB26_376;

BB26_376:
	ld.u64 	%rd1063, [%rd350];
	shr.u64 	%rd1064, %rd1063, 1;
	add.s64 	%rd1065, %rd1064, %rd348;
	add.s64 	%rd1066, %rd1065, 16;
	shl.b64 	%rd1067, %rd1066, 1;
	and.b64  	%rd1068, %rd347, 1;
	or.b64  	%rd1069, %rd1067, %rd1068;
	st.u64 	[%rd1562], %rd1069;
	and.b64  	%rd351, %rd1066, 9223372036854775807;
	add.s64 	%rd1070, %rd349, %rd351;
	ld.shared.u64 	%rd1071, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p263, %rd1070, %rd1071;
	@%p263 bra 	BB26_381;

	add.s64 	%rd1072, %rd351, %rd349;
	st.u64 	[%rd1072+8], %rd1562;
	bra.uni 	BB26_381;

BB26_380:
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd40;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 19

BB26_381:
	bar.sync 	0;
	bra.uni 	BB26_764;

BB26_378:
	setp.lt.u64	%p264, %rd350, %rd1562;
	@%p264 bra 	BB26_381;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd1562;
	bra.uni 	BB26_381;

BB26_393:
	mov.u64 	%rd1084, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd1085, %rd1084;
	sub.s64 	%rd1086, %rd353, %rd1085;
	add.s64 	%rd1087, %rd1086, 9232;
	ld.shared.u64 	%rd1088, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16];
	setp.gt.u64	%p275, %rd1087, %rd1088;
	mov.u64 	%rd1572, -1;
	mov.u64 	%rd1573, %rd353;
	@%p275 bra 	BB26_395;

	add.s64 	%rd364, %rd353, 9232;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd364;
	mov.u64 	%rd1572, %rd364;
	mov.u64 	%rd1573, %rd364;

BB26_395:
	mov.u64 	%rd365, %rd1573;
	setp.eq.s64	%p276, %rd1572, -1;
	@%p276 bra 	BB26_397;

	mov.u64 	%rd1089, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd1090, %rd1089;
	sub.s64 	%rd1091, %rd353, %rd1090;
	add.s64 	%rd1092, %rd1089, %rd1091;
	ld.shared.u64 	%rd1093, [%rd1092];
	and.b64  	%rd1094, %rd1093, 1;
	or.b64  	%rd1095, %rd1094, 18432;
	st.shared.u64 	[%rd1092], %rd1095;
	st.shared.u64 	[%rd1092+8], %rd1568;
	mov.u16 	%rs44, 0;
	st.shared.u8 	[%rd1092], %rs44;

BB26_397:
	mov.u64 	%rd1574, %rd353;
	setp.eq.s64	%p277, %rd353, %rd365;
	mov.u64 	%rd1575, 0;
	@%p277 bra 	BB26_403;

BB26_402:
	add.s64 	%rd1575, %rd1574, 16;

BB26_403:
	mov.u64 	%rd1576, %rd1575;
	setp.ne.s64	%p280, %rd1575, 0;
	@%p280 bra 	BB26_405;

	mov.u64 	%rd1111, 9216;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd1111;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd1576, [retval0+0];
	
	//{
	}// Callseq End 20

BB26_405:
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result], %rd1576;

BB26_406:
	ld.param.u64 	%rd1429, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_3tagENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+16];
	cvta.to.global.u64 	%rd1428, %rd1429;
	add.s64 	%rd1114, %rd719, 8;
	add.s64 	%rd1617, %rd1428, %rd1114;
	add.s64 	%rd1610, %rd1429, %rd1114;
	add.s64 	%rd1687, %rd2, %rd1114;
	bar.sync 	0;
	ld.shared.u64 	%rd382, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_60892_33_non_const_s_result];
	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd382; 
	    selp.u32 %r102, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p281, %r102, 0;
	sub.s64 	%rd383, %rd1610, %rd9;
	@%p281 bra 	BB26_577;

	setp.gt.s64	%p282, %rd383, -1;
	@%p282 bra 	BB26_747;

	mov.u64 	%rd1116, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd1117, %rd1116;
	sub.s64 	%rd1118, %rd382, %rd1117;
	add.s64 	%rd384, %rd1116, %rd1118;
	mov.u64 	%rd1577, %rd1610;
	cvt.s64.s32	%rd387, %r2;
	mul.wide.s32 	%rd1119, %r2, 8;
	add.s64 	%rd388, %rd384, %rd1119;
	mul.wide.s32 	%rd389, %r2, -9;
	mul.lo.s32 	%r103, %r2, 9;
	mul.wide.s32 	%rd1120, %r103, 8;
	add.s64 	%rd390, %rd384, %rd1120;
	add.s64 	%rd391, %rd1, 8;
	add.s32 	%r104, %r2, 128;
	cvt.s64.s32	%rd392, %r104;
	add.s32 	%r105, %r2, 256;
	cvt.s64.s32	%rd393, %r105;
	add.s32 	%r106, %r2, 384;
	cvt.s64.s32	%rd394, %r106;
	add.s32 	%r107, %r2, 512;
	cvt.s64.s32	%rd395, %r107;
	add.s32 	%r108, %r2, 640;
	cvt.s64.s32	%rd396, %r108;
	add.s32 	%r109, %r2, 768;
	cvt.s64.s32	%rd397, %r109;
	add.s32 	%r110, %r2, 896;
	cvt.s64.s32	%rd398, %r110;
	add.s32 	%r111, %r2, 1024;
	cvt.s64.s32	%rd399, %r111;
	add.s32 	%r19, %r2, -2;

BB26_409:
	mov.u64 	%rd1682, %rd1687;
	mov.u64 	%rd404, %rd1682;
	mov.u64 	%rd401, %rd1677;
	mov.u64 	%rd1612, %rd1617;
	mov.u64 	%rd403, %rd1612;
	mov.u64 	%rd1605, %rd1610;
	mov.u64 	%rd402, %rd1605;
	mov.u64 	%rd400, %rd1577;
	sub.s64 	%rd1121, %rd9, %rd400;
	shr.u64 	%rd1122, %rd1121, 3;
	cvt.u32.u64	%r112, %rd1122;
	mov.u32 	%r113, 1152;
	min.s32 	%r20, %r112, %r113;
	setp.eq.s32	%p283, %r20, 1152;
	@%p283 bra 	BB26_433;
	bra.uni 	BB26_410;

BB26_433:
	shl.b64 	%rd1145, %rd387, 3;
	add.s64 	%rd1146, %rd403, %rd1145;
	ld.global.u64 	%rd1147, [%rd1146];
	ld.global.u64 	%rd1148, [%rd1146+1024];
	ld.global.u64 	%rd1149, [%rd1146+2048];
	ld.global.u64 	%rd1150, [%rd1146+3072];
	ld.global.u64 	%rd1151, [%rd1146+4096];
	ld.global.u64 	%rd1152, [%rd1146+5120];
	ld.global.u64 	%rd1153, [%rd1146+6144];
	ld.global.u64 	%rd1154, [%rd1146+7168];
	ld.global.u64 	%rd1155, [%rd1146+8192];
	st.shared.u64 	[%rd388], %rd1147;
	st.shared.u64 	[%rd388+1024], %rd1148;
	st.shared.u64 	[%rd388+2048], %rd1149;
	st.shared.u64 	[%rd388+3072], %rd1150;
	st.shared.u64 	[%rd388+4096], %rd1151;
	st.shared.u64 	[%rd388+5120], %rd1152;
	st.shared.u64 	[%rd388+6144], %rd1153;
	st.shared.u64 	[%rd388+7168], %rd1154;
	st.shared.u64 	[%rd388+8192], %rd1155;
	mov.u64 	%rd1580, 1152;
	bra.uni 	BB26_434;

BB26_410:
	cvt.s64.s32	%rd1580, %r20;
	setp.lt.s32	%p284, %r20, 1;
	@%p284 bra 	BB26_434;

	shl.b64 	%rd1123, %rd1580, 3;
	add.s64 	%rd406, %rd402, %rd1123;
	mov.u64 	%rd1579, %rd384;
	mov.u64 	%rd1578, %rd402;
	mov.u64 	%rd1609, %rd402;
	mov.u64 	%rd1616, %rd403;

BB26_412:
	mov.u64 	%rd412, %rd1616;
	mov.u64 	%rd411, %rd1609;
	mov.u64 	%rd409, %rd1578;
	sub.s64 	%rd413, %rd406, %rd409;
	setp.gt.s64	%p285, %rd413, 9208;
	shl.b64 	%rd1124, %rd387, 3;
	add.s64 	%rd414, %rd412, %rd1124;
	add.s64 	%rd415, %rd1579, %rd1124;
	@%p285 bra 	BB26_431;
	bra.uni 	BB26_413;

BB26_431:
	ld.global.u64 	%rd1134, [%rd414];
	ld.global.u64 	%rd1135, [%rd414+1024];
	ld.global.u64 	%rd1136, [%rd414+2048];
	ld.global.u64 	%rd1137, [%rd414+3072];
	ld.global.u64 	%rd1138, [%rd414+4096];
	ld.global.u64 	%rd1139, [%rd414+5120];
	ld.global.u64 	%rd1140, [%rd414+6144];
	ld.global.u64 	%rd1141, [%rd414+7168];
	ld.global.u64 	%rd1142, [%rd414+8192];
	st.shared.u64 	[%rd415], %rd1134;
	st.shared.u64 	[%rd415+1024], %rd1135;
	st.shared.u64 	[%rd415+2048], %rd1136;
	st.shared.u64 	[%rd415+3072], %rd1137;
	st.shared.u64 	[%rd415+4096], %rd1138;
	st.shared.u64 	[%rd415+5120], %rd1139;
	st.shared.u64 	[%rd415+6144], %rd1140;
	st.shared.u64 	[%rd415+7168], %rd1141;
	st.shared.u64 	[%rd415+8192], %rd1142;
	bra.uni 	BB26_432;

BB26_413:
	shr.s64 	%rd416, %rd413, 3;
	setp.ge.s64	%p286, %rd387, %rd416;
	@%p286 bra 	BB26_415;

	ld.global.u64 	%rd1125, [%rd414];
	st.shared.u64 	[%rd415], %rd1125;

BB26_415:
	setp.ge.s64	%p287, %rd392, %rd416;
	@%p287 bra 	BB26_417;

	ld.global.u64 	%rd1126, [%rd414+1024];
	st.shared.u64 	[%rd415+1024], %rd1126;

BB26_417:
	setp.ge.s64	%p288, %rd393, %rd416;
	@%p288 bra 	BB26_419;

	ld.global.u64 	%rd1127, [%rd414+2048];
	st.shared.u64 	[%rd415+2048], %rd1127;

BB26_419:
	setp.ge.s64	%p289, %rd394, %rd416;
	@%p289 bra 	BB26_421;

	ld.global.u64 	%rd1128, [%rd414+3072];
	st.shared.u64 	[%rd415+3072], %rd1128;

BB26_421:
	setp.ge.s64	%p290, %rd395, %rd416;
	@%p290 bra 	BB26_423;

	ld.global.u64 	%rd1129, [%rd414+4096];
	st.shared.u64 	[%rd415+4096], %rd1129;

BB26_423:
	setp.ge.s64	%p291, %rd396, %rd416;
	@%p291 bra 	BB26_425;

	ld.global.u64 	%rd1130, [%rd414+5120];
	st.shared.u64 	[%rd415+5120], %rd1130;

BB26_425:
	setp.ge.s64	%p292, %rd397, %rd416;
	@%p292 bra 	BB26_427;

	ld.global.u64 	%rd1131, [%rd414+6144];
	st.shared.u64 	[%rd415+6144], %rd1131;

BB26_427:
	setp.ge.s64	%p293, %rd398, %rd416;
	@%p293 bra 	BB26_429;

	ld.global.u64 	%rd1132, [%rd414+7168];
	st.shared.u64 	[%rd415+7168], %rd1132;

BB26_429:
	setp.ge.s64	%p294, %rd399, %rd416;
	@%p294 bra 	BB26_432;

	ld.global.u64 	%rd1133, [%rd414+8192];
	st.shared.u64 	[%rd415+8192], %rd1133;

BB26_432:
	add.s64 	%rd417, %rd412, 9216;
	add.s64 	%rd1579, %rd1579, 9216;
	add.s64 	%rd1578, %rd411, 9216;
	mov.u64 	%rd419, %rd1578;
	sub.s64 	%rd1143, %rd1578, %rd406;
	setp.lt.s64	%p295, %rd1143, 0;
	mov.u64 	%rd1609, %rd419;
	mov.u64 	%rd1616, %rd417;
	@%p295 bra 	BB26_412;

BB26_434:
	bar.sync 	0;
	shl.b64 	%rd1156, %rd1580, 3;
	add.s64 	%rd422, %rd382, %rd1156;
	and.b64  	%rd1157, %rd1580, 2305843009213693951;
	cvt.u32.u64	%r21, %rd1580;
	add.s64 	%rd1158, %rd1157, %rd389;
	cvt.u32.u64	%r114, %rd1158;
	mov.u32 	%r115, 9;
	min.s32 	%r22, %r114, %r115;
	mov.u32 	%r116, 0;
	max.s32 	%r23, %r22, %r116;
	setp.gt.u32	%p296, %r23, 8;
	@%p296 bra 	BB26_453;
	bra.uni 	BB26_435;

BB26_453:
	ld.shared.u64 	%rd1168, [%rd390];
	ld.shared.u64 	%rd1169, [%rd390+8];
	ld.shared.u64 	%rd1170, [%rd390+16];
	ld.shared.u64 	%rd1171, [%rd390+24];
	ld.shared.u64 	%rd1172, [%rd390+32];
	ld.shared.u64 	%rd1173, [%rd390+40];
	ld.shared.u64 	%rd1174, [%rd390+48];
	ld.shared.u64 	%rd1175, [%rd390+56];
	ld.shared.u64 	%rd1176, [%rd390+64];
	st.local.u64 	[%rd1], %rd1168;
	st.local.u64 	[%rd1+8], %rd1169;
	st.local.u64 	[%rd1+16], %rd1170;
	st.local.u64 	[%rd1+24], %rd1171;
	st.local.u64 	[%rd1+32], %rd1172;
	st.local.u64 	[%rd1+40], %rd1173;
	st.local.u64 	[%rd1+48], %rd1174;
	st.local.u64 	[%rd1+56], %rd1175;
	st.local.u64 	[%rd1+64], %rd1176;
	bra.uni 	BB26_454;

BB26_435:
	mov.u64 	%rd423, %rd1;
	setp.lt.s32	%p297, %r22, 1;
	mov.u64 	%rd1595, %rd423;
	@%p297 bra 	BB26_437;

	ld.shared.u64 	%rd1159, [%rd390];
	st.local.u64 	[%rd1], %rd1159;
	mov.u64 	%rd1595, %rd391;

BB26_437:
	mov.u64 	%rd1581, %rd1595;
	mov.u64 	%rd1594, %rd1581;
	setp.lt.s32	%p298, %r23, 2;
	@%p298 bra 	BB26_439;

	ld.shared.u64 	%rd1160, [%rd390+8];
	st.local.u64 	[%rd1594], %rd1160;
	add.s64 	%rd1594, %rd1594, 8;

BB26_439:
	mov.u64 	%rd1593, %rd1594;
	setp.lt.s32	%p299, %r23, 3;
	@%p299 bra 	BB26_441;

	ld.shared.u64 	%rd1161, [%rd390+16];
	st.local.u64 	[%rd1593], %rd1161;
	add.s64 	%rd1593, %rd1593, 8;

BB26_441:
	mov.u64 	%rd1592, %rd1593;
	setp.lt.s32	%p300, %r23, 4;
	@%p300 bra 	BB26_443;

	ld.shared.u64 	%rd1162, [%rd390+24];
	st.local.u64 	[%rd1592], %rd1162;
	add.s64 	%rd1592, %rd1592, 8;

BB26_443:
	mov.u64 	%rd1591, %rd1592;
	setp.lt.s32	%p301, %r23, 5;
	@%p301 bra 	BB26_445;

	ld.shared.u64 	%rd1163, [%rd390+32];
	st.local.u64 	[%rd1591], %rd1163;
	add.s64 	%rd1591, %rd1591, 8;

BB26_445:
	mov.u64 	%rd1590, %rd1591;
	setp.lt.s32	%p302, %r23, 6;
	@%p302 bra 	BB26_447;

	ld.shared.u64 	%rd1164, [%rd390+40];
	st.local.u64 	[%rd1590], %rd1164;
	add.s64 	%rd1590, %rd1590, 8;

BB26_447:
	mov.u64 	%rd1589, %rd1590;
	setp.lt.s32	%p303, %r23, 7;
	@%p303 bra 	BB26_449;

	ld.shared.u64 	%rd1165, [%rd390+48];
	st.local.u64 	[%rd1589], %rd1165;
	add.s64 	%rd1589, %rd1589, 8;

BB26_449:
	mov.u64 	%rd1588, %rd1589;
	setp.lt.s32	%p304, %r23, 8;
	@%p304 bra 	BB26_451;

	ld.shared.u64 	%rd1166, [%rd390+56];
	st.local.u64 	[%rd1588], %rd1166;
	add.s64 	%rd1588, %rd1588, 8;

BB26_451:
	setp.lt.s32	%p305, %r23, 9;
	@%p305 bra 	BB26_454;

	ld.shared.u64 	%rd1167, [%rd390+64];
	st.local.u64 	[%rd1588], %rd1167;

BB26_454:
	setp.eq.s32	%p306, %r23, 0;
	@%p306 bra 	BB26_471;

	ld.local.u64 	%rd1598, [%rd1];
	mul.wide.u32 	%rd1178, %r23, 8;
	add.s64 	%rd1179, %rd1178, 34359738360;
	shr.u64 	%rd1180, %rd1179, 3;
	cvt.u32.u64	%r24, %rd1180;
	setp.lt.s32	%p307, %r24, 1;
	@%p307 bra 	BB26_457;

	ld.local.u64 	%rd1181, [%rd1+8];
	add.s64 	%rd1598, %rd1181, %rd1598;

BB26_457:
	setp.lt.s32	%p308, %r24, 2;
	@%p308 bra 	BB26_459;

	ld.local.u64 	%rd1182, [%rd1+16];
	add.s64 	%rd1598, %rd1182, %rd1598;

BB26_459:
	setp.lt.s32	%p309, %r24, 3;
	@%p309 bra 	BB26_461;

	ld.local.u64 	%rd1183, [%rd1+24];
	add.s64 	%rd1598, %rd1183, %rd1598;

BB26_461:
	setp.lt.s32	%p310, %r24, 4;
	@%p310 bra 	BB26_463;

	ld.local.u64 	%rd1184, [%rd1+32];
	add.s64 	%rd1598, %rd1184, %rd1598;

BB26_463:
	setp.lt.s32	%p311, %r24, 5;
	@%p311 bra 	BB26_465;

	ld.local.u64 	%rd1185, [%rd1+40];
	add.s64 	%rd1598, %rd1185, %rd1598;

BB26_465:
	setp.lt.s32	%p312, %r24, 6;
	@%p312 bra 	BB26_467;

	ld.local.u64 	%rd1186, [%rd1+48];
	add.s64 	%rd1598, %rd1186, %rd1598;

BB26_467:
	setp.lt.s32	%p313, %r24, 7;
	@%p313 bra 	BB26_469;

	ld.local.u64 	%rd1187, [%rd1+56];
	add.s64 	%rd1598, %rd1187, %rd1598;

BB26_469:
	setp.lt.s32	%p314, %r24, 8;
	@%p314 bra 	BB26_471;

	ld.local.u64 	%rd1188, [%rd1+64];
	add.s64 	%rd1598, %rd1188, %rd1598;

BB26_471:
	bar.sync 	0;
	@%p306 bra 	BB26_473;

	st.shared.u64 	[%rd388], %rd1598;

BB26_473:
	bar.sync 	0;
	setp.gt.s32	%p316, %r21, 1151;
	mov.u32 	%r156, 128;
	@%p316 bra 	BB26_475;

	add.s32 	%r118, %r21, 8;
	mul.hi.s32 	%r119, %r118, 954437177;
	shr.u32 	%r120, %r119, 31;
	shr.s32 	%r121, %r119, 1;
	add.s32 	%r156, %r121, %r120;

BB26_475:
	setp.eq.s32	%p317, %r156, 128;
	@%p317 bra 	BB26_513;
	bra.uni 	BB26_476;

BB26_513:
	@%p42 bra 	BB26_515;

	ld.shared.u64 	%rd1200, [%rd384];
	add.s64 	%rd1201, %rd1200, %rd401;
	st.shared.u64 	[%rd384], %rd1201;

BB26_515:
	setp.lt.s32	%p31, %r2, 1;
	ld.shared.u64 	%rd1597, [%rd388];
	bar.sync 	0;
	@%p31 bra 	BB26_517;

	ld.shared.u64 	%rd1202, [%rd388+-8];
	add.s64 	%rd1597, %rd1202, %rd1597;

BB26_517:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1597;
	bar.sync 	0;
	setp.lt.s32	%p347, %r2, 2;
	@%p347 bra 	BB26_519;

	ld.shared.u64 	%rd1203, [%rd388+-16];
	add.s64 	%rd1597, %rd1203, %rd1597;

BB26_519:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1597;
	bar.sync 	0;
	setp.lt.s32	%p348, %r2, 4;
	@%p348 bra 	BB26_521;

	ld.shared.u64 	%rd1204, [%rd388+-32];
	add.s64 	%rd1597, %rd1204, %rd1597;

BB26_521:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1597;
	bar.sync 	0;
	setp.lt.s32	%p349, %r2, 8;
	@%p349 bra 	BB26_523;

	ld.shared.u64 	%rd1205, [%rd388+-64];
	add.s64 	%rd1597, %rd1205, %rd1597;

BB26_523:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1597;
	bar.sync 	0;
	setp.lt.s32	%p350, %r2, 16;
	@%p350 bra 	BB26_525;

	ld.shared.u64 	%rd1206, [%rd388+-128];
	add.s64 	%rd1597, %rd1206, %rd1597;

BB26_525:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1597;
	bar.sync 	0;
	setp.lt.s32	%p351, %r2, 32;
	@%p351 bra 	BB26_527;

	ld.shared.u64 	%rd1207, [%rd388+-256];
	add.s64 	%rd1597, %rd1207, %rd1597;

BB26_527:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1597;
	bar.sync 	0;
	setp.lt.s32	%p352, %r2, 64;
	@%p352 bra 	BB26_529;

	ld.shared.u64 	%rd1208, [%rd388+-512];
	add.s64 	%rd1597, %rd1208, %rd1597;

BB26_529:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1597;
	bar.sync 	0;
	ld.shared.u64 	%rd1678, [%rd384+1016];
	mov.u64 	%rd1668, %rd401;
	@%p21 bra 	BB26_531;

	ld.shared.u64 	%rd1668, [%rd388+-8];

BB26_531:
	bar.sync 	0;
	st.shared.u64 	[%rd388], %rd1668;
	bar.sync 	0;
	bra.uni 	BB26_532;

BB26_476:
	@%p42 bra 	BB26_478;

	ld.shared.u64 	%rd1189, [%rd384];
	add.s64 	%rd1190, %rd1189, %rd401;
	st.shared.u64 	[%rd384], %rd1190;

BB26_478:
	setp.ge.s32	%p319, %r2, %r156;
	mov.u64 	%rd1676, %rd401;
	@%p319 bra 	BB26_480;

	ld.shared.u64 	%rd457, [%rd388];
	mov.u64 	%rd1676, %rd457;

BB26_480:
	mov.u64 	%rd1641, %rd1676;
	mov.u64 	%rd1675, %rd1641;
	bar.sync 	0;
	setp.le.s32	%p320, %r2, %r156;
	setp.gt.s32	%p321, %r2, 0;
	and.pred  	%p322, %p321, %p320;
	@!%p322 bra 	BB26_482;
	bra.uni 	BB26_481;

BB26_481:
	ld.shared.u64 	%rd1191, [%rd388+-8];
	add.s64 	%rd1675, %rd1191, %rd1675;

BB26_482:
	mov.u64 	%rd1674, %rd1675;
	bar.sync 	0;
	@%p319 bra 	BB26_484;

	st.shared.u64 	[%rd388], %rd1674;

BB26_484:
	setp.gt.s32	%p24, %r2, 1;
	bar.sync 	0;
	setp.lt.s32	%p324, %r19, %r156;
	and.pred  	%p325, %p24, %p324;
	@!%p325 bra 	BB26_486;
	bra.uni 	BB26_485;

BB26_485:
	ld.shared.u64 	%rd1192, [%rd388+-16];
	add.s64 	%rd1674, %rd1192, %rd1674;

BB26_486:
	mov.u64 	%rd1673, %rd1674;
	bar.sync 	0;
	@%p319 bra 	BB26_488;

	st.shared.u64 	[%rd388], %rd1673;

BB26_488:
	setp.gt.s32	%p25, %r2, 3;
	bar.sync 	0;
	add.s32 	%r122, %r19, -2;
	setp.lt.s32	%p327, %r122, %r156;
	and.pred  	%p328, %p25, %p327;
	@!%p328 bra 	BB26_490;
	bra.uni 	BB26_489;

BB26_489:
	ld.shared.u64 	%rd1193, [%rd388+-32];
	add.s64 	%rd1673, %rd1193, %rd1673;

BB26_490:
	mov.u64 	%rd1672, %rd1673;
	bar.sync 	0;
	@%p319 bra 	BB26_492;

	st.shared.u64 	[%rd388], %rd1672;

BB26_492:
	setp.gt.s32	%p26, %r2, 7;
	bar.sync 	0;
	add.s32 	%r123, %r19, -6;
	setp.lt.s32	%p330, %r123, %r156;
	and.pred  	%p331, %p26, %p330;
	@!%p331 bra 	BB26_494;
	bra.uni 	BB26_493;

BB26_493:
	ld.shared.u64 	%rd1194, [%rd388+-64];
	add.s64 	%rd1672, %rd1194, %rd1672;

BB26_494:
	mov.u64 	%rd1671, %rd1672;
	bar.sync 	0;
	@%p319 bra 	BB26_496;

	st.shared.u64 	[%rd388], %rd1671;

BB26_496:
	setp.gt.s32	%p27, %r2, 15;
	bar.sync 	0;
	add.s32 	%r124, %r19, -14;
	setp.lt.s32	%p333, %r124, %r156;
	and.pred  	%p334, %p27, %p333;
	@!%p334 bra 	BB26_498;
	bra.uni 	BB26_497;

BB26_497:
	ld.shared.u64 	%rd1195, [%rd388+-128];
	add.s64 	%rd1671, %rd1195, %rd1671;

BB26_498:
	mov.u64 	%rd1670, %rd1671;
	bar.sync 	0;
	@%p319 bra 	BB26_500;

	st.shared.u64 	[%rd388], %rd1670;

BB26_500:
	setp.gt.s32	%p28, %r2, 31;
	bar.sync 	0;
	add.s32 	%r125, %r19, -30;
	setp.lt.s32	%p336, %r125, %r156;
	and.pred  	%p337, %p28, %p336;
	@!%p337 bra 	BB26_502;
	bra.uni 	BB26_501;

BB26_501:
	ld.shared.u64 	%rd1196, [%rd388+-256];
	add.s64 	%rd1670, %rd1196, %rd1670;

BB26_502:
	mov.u64 	%rd1669, %rd1670;
	bar.sync 	0;
	@%p319 bra 	BB26_504;

	st.shared.u64 	[%rd388], %rd1669;

BB26_504:
	setp.gt.s32	%p29, %r2, 63;
	bar.sync 	0;
	add.s32 	%r126, %r19, -62;
	setp.lt.s32	%p339, %r126, %r156;
	and.pred  	%p340, %p29, %p339;
	@!%p340 bra 	BB26_506;
	bra.uni 	BB26_505;

BB26_505:
	ld.shared.u64 	%rd1197, [%rd388+-512];
	add.s64 	%rd1669, %rd1197, %rd1669;

BB26_506:
	bar.sync 	0;
	@%p319 bra 	BB26_508;

	st.shared.u64 	[%rd388], %rd1669;

BB26_508:
	setp.lt.s32	%p30, %r2, %r156;
	bar.sync 	0;
	add.s32 	%r127, %r156, -1;
	mul.wide.s32 	%rd1198, %r127, 8;
	add.s64 	%rd1199, %rd384, %rd1198;
	ld.shared.u64 	%rd1678, [%rd1199];
	not.pred 	%p342, %p30;
	or.pred  	%p344, %p21, %p342;
	selp.b64	%rd1596, %rd401, %rd1669, %p30;
	@%p344 bra 	BB26_510;

	ld.shared.u64 	%rd1596, [%rd388+-8];

BB26_510:
	bar.sync 	0;
	@%p319 bra 	BB26_512;

	st.shared.u64 	[%rd388], %rd1596;

BB26_512:
	bar.sync 	0;

BB26_532:
	mov.u64 	%rd1677, %rd1678;
	@%p306 bra 	BB26_534;

	ld.shared.u64 	%rd1598, [%rd388];

BB26_534:
	bar.sync 	0;
	mul.wide.s32 	%rd1209, %r23, 8;
	add.s64 	%rd498, %rd1, %rd1209;
	setp.ge.u64	%p355, %rd1, %rd498;
	@%p355 bra 	BB26_536;

	ld.local.u64 	%rd1210, [%rd1];
	add.s64 	%rd1598, %rd1210, %rd1598;
	st.shared.u64 	[%rd390], %rd1598;

BB26_536:
	setp.ge.u64	%p356, %rd391, %rd498;
	@%p356 bra 	BB26_538;

	ld.local.u64 	%rd1211, [%rd1+8];
	add.s64 	%rd1598, %rd1211, %rd1598;
	st.shared.u64 	[%rd390+8], %rd1598;

BB26_538:
	add.s64 	%rd1212, %rd391, 8;
	setp.ge.u64	%p357, %rd1212, %rd498;
	@%p357 bra 	BB26_540;

	ld.local.u64 	%rd1213, [%rd1+16];
	add.s64 	%rd1598, %rd1213, %rd1598;
	st.shared.u64 	[%rd390+16], %rd1598;

BB26_540:
	add.s64 	%rd1214, %rd391, 16;
	setp.ge.u64	%p358, %rd1214, %rd498;
	@%p358 bra 	BB26_542;

	ld.local.u64 	%rd1215, [%rd1+24];
	add.s64 	%rd1598, %rd1215, %rd1598;
	st.shared.u64 	[%rd390+24], %rd1598;

BB26_542:
	add.s64 	%rd1216, %rd391, 24;
	setp.ge.u64	%p359, %rd1216, %rd498;
	@%p359 bra 	BB26_544;

	ld.local.u64 	%rd1217, [%rd1+32];
	add.s64 	%rd1598, %rd1217, %rd1598;
	st.shared.u64 	[%rd390+32], %rd1598;

BB26_544:
	add.s64 	%rd1218, %rd391, 32;
	setp.ge.u64	%p360, %rd1218, %rd498;
	@%p360 bra 	BB26_546;

	ld.local.u64 	%rd1219, [%rd1+40];
	add.s64 	%rd1598, %rd1219, %rd1598;
	st.shared.u64 	[%rd390+40], %rd1598;

BB26_546:
	add.s64 	%rd1220, %rd391, 40;
	setp.ge.u64	%p361, %rd1220, %rd498;
	@%p361 bra 	BB26_548;

	ld.local.u64 	%rd1221, [%rd1+48];
	add.s64 	%rd1598, %rd1221, %rd1598;
	st.shared.u64 	[%rd390+48], %rd1598;

BB26_548:
	add.s64 	%rd1222, %rd391, 48;
	setp.ge.u64	%p362, %rd1222, %rd498;
	@%p362 bra 	BB26_550;

	ld.local.u64 	%rd1223, [%rd1+56];
	add.s64 	%rd1598, %rd1223, %rd1598;
	st.shared.u64 	[%rd390+56], %rd1598;

BB26_550:
	add.s64 	%rd1224, %rd391, 56;
	setp.ge.u64	%p363, %rd1224, %rd498;
	@%p363 bra 	BB26_552;

	ld.local.u64 	%rd1225, [%rd1+64];
	add.s64 	%rd1226, %rd1225, %rd1598;
	st.shared.u64 	[%rd390+64], %rd1226;

BB26_552:
	bar.sync 	0;
	@%p283 bra 	BB26_575;
	bra.uni 	BB26_553;

BB26_575:
	shl.b64 	%rd1247, %rd387, 3;
	add.s64 	%rd1248, %rd404, %rd1247;
	ld.shared.u64 	%rd1249, [%rd388];
	ld.shared.u64 	%rd1250, [%rd388+1024];
	ld.shared.u64 	%rd1251, [%rd388+2048];
	ld.shared.u64 	%rd1252, [%rd388+3072];
	ld.shared.u64 	%rd1253, [%rd388+4096];
	ld.shared.u64 	%rd1254, [%rd388+5120];
	ld.shared.u64 	%rd1255, [%rd388+6144];
	ld.shared.u64 	%rd1256, [%rd388+7168];
	ld.shared.u64 	%rd1257, [%rd388+8192];
	st.global.u64 	[%rd1248], %rd1249;
	st.global.u64 	[%rd1248+1024], %rd1250;
	st.global.u64 	[%rd1248+2048], %rd1251;
	st.global.u64 	[%rd1248+3072], %rd1252;
	st.global.u64 	[%rd1248+4096], %rd1253;
	st.global.u64 	[%rd1248+5120], %rd1254;
	st.global.u64 	[%rd1248+6144], %rd1255;
	st.global.u64 	[%rd1248+7168], %rd1256;
	st.global.u64 	[%rd1248+8192], %rd1257;
	bra.uni 	BB26_576;

BB26_553:
	add.s64 	%rd515, %rd384, %rd1156;
	mov.u64 	%rd1600, %rd382;
	mov.u64 	%rd1599, %rd384;
	setp.ge.u64	%p364, %rd384, %rd515;
	mov.u64 	%rd1686, %rd404;
	@%p364 bra 	BB26_576;

BB26_554:
	mov.u64 	%rd520, %rd1686;
	sub.s64 	%rd521, %rd422, %rd1600;
	setp.gt.s64	%p365, %rd521, 9208;
	shl.b64 	%rd1228, %rd387, 3;
	add.s64 	%rd522, %rd1599, %rd1228;
	add.s64 	%rd523, %rd520, %rd1228;
	@%p365 bra 	BB26_573;
	bra.uni 	BB26_555;

BB26_573:
	ld.shared.u64 	%rd1238, [%rd522];
	ld.shared.u64 	%rd1239, [%rd522+1024];
	ld.shared.u64 	%rd1240, [%rd522+2048];
	ld.shared.u64 	%rd1241, [%rd522+3072];
	ld.shared.u64 	%rd1242, [%rd522+4096];
	ld.shared.u64 	%rd1243, [%rd522+5120];
	ld.shared.u64 	%rd1244, [%rd522+6144];
	ld.shared.u64 	%rd1245, [%rd522+7168];
	ld.shared.u64 	%rd1246, [%rd522+8192];
	st.global.u64 	[%rd523], %rd1238;
	st.global.u64 	[%rd523+1024], %rd1239;
	st.global.u64 	[%rd523+2048], %rd1240;
	st.global.u64 	[%rd523+3072], %rd1241;
	st.global.u64 	[%rd523+4096], %rd1242;
	st.global.u64 	[%rd523+5120], %rd1243;
	st.global.u64 	[%rd523+6144], %rd1244;
	st.global.u64 	[%rd523+7168], %rd1245;
	st.global.u64 	[%rd523+8192], %rd1246;
	bra.uni 	BB26_574;

BB26_555:
	shr.s64 	%rd524, %rd521, 3;
	setp.ge.s64	%p366, %rd387, %rd524;
	@%p366 bra 	BB26_557;

	ld.shared.u64 	%rd1229, [%rd522];
	st.global.u64 	[%rd523], %rd1229;

BB26_557:
	setp.ge.s64	%p367, %rd392, %rd524;
	@%p367 bra 	BB26_559;

	ld.shared.u64 	%rd1230, [%rd522+1024];
	st.global.u64 	[%rd523+1024], %rd1230;

BB26_559:
	setp.ge.s64	%p368, %rd393, %rd524;
	@%p368 bra 	BB26_561;

	ld.shared.u64 	%rd1231, [%rd522+2048];
	st.global.u64 	[%rd523+2048], %rd1231;

BB26_561:
	setp.ge.s64	%p369, %rd394, %rd524;
	@%p369 bra 	BB26_563;

	ld.shared.u64 	%rd1232, [%rd522+3072];
	st.global.u64 	[%rd523+3072], %rd1232;

BB26_563:
	setp.ge.s64	%p370, %rd395, %rd524;
	@%p370 bra 	BB26_565;

	ld.shared.u64 	%rd1233, [%rd522+4096];
	st.global.u64 	[%rd523+4096], %rd1233;

BB26_565:
	setp.ge.s64	%p371, %rd396, %rd524;
	@%p371 bra 	BB26_567;

	ld.shared.u64 	%rd1234, [%rd522+5120];
	st.global.u64 	[%rd523+5120], %rd1234;

BB26_567:
	setp.ge.s64	%p372, %rd397, %rd524;
	@%p372 bra 	BB26_569;

	ld.shared.u64 	%rd1235, [%rd522+6144];
	st.global.u64 	[%rd523+6144], %rd1235;

BB26_569:
	setp.ge.s64	%p373, %rd398, %rd524;
	@%p373 bra 	BB26_571;

	ld.shared.u64 	%rd1236, [%rd522+7168];
	st.global.u64 	[%rd523+7168], %rd1236;

BB26_571:
	setp.ge.s64	%p374, %rd399, %rd524;
	@%p374 bra 	BB26_574;

	ld.shared.u64 	%rd1237, [%rd522+8192];
	st.global.u64 	[%rd523+8192], %rd1237;

BB26_574:
	add.s64 	%rd1599, %rd1599, 9216;
	add.s64 	%rd1600, %rd1600, 9216;
	add.s64 	%rd527, %rd520, 9216;
	setp.lt.u64	%p375, %rd1599, %rd515;
	mov.u64 	%rd1686, %rd527;
	@%p375 bra 	BB26_554;

BB26_576:
	bar.sync 	0;
	add.s64 	%rd1617, %rd403, 9216;
	add.s64 	%rd1687, %rd404, 9216;
	add.s64 	%rd1577, %rd402, 9216;
	mov.u64 	%rd1610, %rd1577;
	sub.s64 	%rd1258, %rd1577, %rd9;
	setp.lt.s64	%p376, %rd1258, 0;
	@%p376 bra 	BB26_409;
	bra.uni 	BB26_747;

BB26_577:
	setp.gt.s64	%p377, %rd383, -1;
	@%p377 bra 	BB26_747;

	mov.u64 	%rd1601, %rd1610;
	cvt.s64.s32	%rd534, %r2;
	mul.wide.s32 	%rd1259, %r2, 8;
	add.s64 	%rd535, %rd382, %rd1259;
	mul.wide.s32 	%rd536, %r2, -9;
	mul.lo.s32 	%r128, %r2, 9;
	mul.wide.s32 	%rd1260, %r128, 8;
	add.s64 	%rd537, %rd382, %rd1260;
	add.s64 	%rd538, %rd1, 8;
	add.s32 	%r129, %r2, 128;
	cvt.s64.s32	%rd539, %r129;
	add.s32 	%r130, %r2, 256;
	cvt.s64.s32	%rd540, %r130;
	add.s32 	%r131, %r2, 384;
	cvt.s64.s32	%rd541, %r131;
	add.s32 	%r132, %r2, 512;
	cvt.s64.s32	%rd542, %r132;
	add.s32 	%r133, %r2, 640;
	cvt.s64.s32	%rd543, %r133;
	add.s32 	%r134, %r2, 768;
	cvt.s64.s32	%rd544, %r134;
	add.s32 	%r135, %r2, 896;
	cvt.s64.s32	%rd545, %r135;
	add.s32 	%r136, %r2, 1024;
	cvt.s64.s32	%rd546, %r136;
	add.s32 	%r27, %r2, -2;
	mov.u64 	%rd1608, %rd1610;
	mov.u64 	%rd1615, %rd1617;
	mov.u64 	%rd1666, %rd1677;
	mov.u64 	%rd1685, %rd1687;

BB26_579:
	mov.u64 	%rd1683, %rd1685;
	mov.u64 	%rd551, %rd1683;
	mov.u64 	%rd548, %rd1666;
	mov.u64 	%rd1613, %rd1615;
	mov.u64 	%rd550, %rd1613;
	mov.u64 	%rd1606, %rd1608;
	mov.u64 	%rd549, %rd1606;
	mov.u64 	%rd547, %rd1601;
	sub.s64 	%rd1261, %rd9, %rd547;
	shr.u64 	%rd1262, %rd1261, 3;
	cvt.u32.u64	%r137, %rd1262;
	mov.u32 	%r138, 1152;
	min.s32 	%r28, %r137, %r138;
	setp.eq.s32	%p378, %r28, 1152;
	@%p378 bra 	BB26_603;
	bra.uni 	BB26_580;

BB26_603:
	shl.b64 	%rd1285, %rd534, 3;
	add.s64 	%rd1286, %rd550, %rd1285;
	ld.global.u64 	%rd1287, [%rd1286];
	st.u64 	[%rd535], %rd1287;
	ld.global.u64 	%rd1288, [%rd1286+1024];
	st.u64 	[%rd535+1024], %rd1288;
	ld.global.u64 	%rd1289, [%rd1286+2048];
	st.u64 	[%rd535+2048], %rd1289;
	ld.global.u64 	%rd1290, [%rd1286+3072];
	st.u64 	[%rd535+3072], %rd1290;
	ld.global.u64 	%rd1291, [%rd1286+4096];
	st.u64 	[%rd535+4096], %rd1291;
	ld.global.u64 	%rd1292, [%rd1286+5120];
	st.u64 	[%rd535+5120], %rd1292;
	ld.global.u64 	%rd1293, [%rd1286+6144];
	st.u64 	[%rd535+6144], %rd1293;
	ld.global.u64 	%rd1294, [%rd1286+7168];
	st.u64 	[%rd535+7168], %rd1294;
	ld.global.u64 	%rd1295, [%rd1286+8192];
	st.u64 	[%rd535+8192], %rd1295;
	mov.u64 	%rd1618, 1152;
	bra.uni 	BB26_604;

BB26_580:
	cvt.s64.s32	%rd1618, %r28;
	setp.lt.s32	%p379, %r28, 1;
	@%p379 bra 	BB26_604;

	shl.b64 	%rd1263, %rd1618, 3;
	add.s64 	%rd553, %rd549, %rd1263;
	mov.u64 	%rd1603, %rd382;
	mov.u64 	%rd1602, %rd549;
	mov.u64 	%rd1607, %rd549;
	mov.u64 	%rd1614, %rd550;

BB26_582:
	mov.u64 	%rd559, %rd1614;
	mov.u64 	%rd558, %rd1607;
	mov.u64 	%rd556, %rd1602;
	sub.s64 	%rd560, %rd553, %rd556;
	setp.gt.s64	%p380, %rd560, 9208;
	shl.b64 	%rd1264, %rd534, 3;
	add.s64 	%rd561, %rd559, %rd1264;
	add.s64 	%rd562, %rd1603, %rd1264;
	@%p380 bra 	BB26_601;
	bra.uni 	BB26_583;

BB26_601:
	ld.global.u64 	%rd1274, [%rd561];
	st.u64 	[%rd562], %rd1274;
	ld.global.u64 	%rd1275, [%rd561+1024];
	st.u64 	[%rd562+1024], %rd1275;
	ld.global.u64 	%rd1276, [%rd561+2048];
	st.u64 	[%rd562+2048], %rd1276;
	ld.global.u64 	%rd1277, [%rd561+3072];
	st.u64 	[%rd562+3072], %rd1277;
	ld.global.u64 	%rd1278, [%rd561+4096];
	st.u64 	[%rd562+4096], %rd1278;
	ld.global.u64 	%rd1279, [%rd561+5120];
	st.u64 	[%rd562+5120], %rd1279;
	ld.global.u64 	%rd1280, [%rd561+6144];
	st.u64 	[%rd562+6144], %rd1280;
	ld.global.u64 	%rd1281, [%rd561+7168];
	st.u64 	[%rd562+7168], %rd1281;
	ld.global.u64 	%rd1282, [%rd561+8192];
	st.u64 	[%rd562+8192], %rd1282;
	bra.uni 	BB26_602;

BB26_583:
	shr.s64 	%rd563, %rd560, 3;
	setp.ge.s64	%p381, %rd534, %rd563;
	@%p381 bra 	BB26_585;

	ld.global.u64 	%rd1265, [%rd561];
	st.u64 	[%rd562], %rd1265;

BB26_585:
	setp.ge.s64	%p382, %rd539, %rd563;
	@%p382 bra 	BB26_587;

	ld.global.u64 	%rd1266, [%rd561+1024];
	st.u64 	[%rd562+1024], %rd1266;

BB26_587:
	setp.ge.s64	%p383, %rd540, %rd563;
	@%p383 bra 	BB26_589;

	ld.global.u64 	%rd1267, [%rd561+2048];
	st.u64 	[%rd562+2048], %rd1267;

BB26_589:
	setp.ge.s64	%p384, %rd541, %rd563;
	@%p384 bra 	BB26_591;

	ld.global.u64 	%rd1268, [%rd561+3072];
	st.u64 	[%rd562+3072], %rd1268;

BB26_591:
	setp.ge.s64	%p385, %rd542, %rd563;
	@%p385 bra 	BB26_593;

	ld.global.u64 	%rd1269, [%rd561+4096];
	st.u64 	[%rd562+4096], %rd1269;

BB26_593:
	setp.ge.s64	%p386, %rd543, %rd563;
	@%p386 bra 	BB26_595;

	ld.global.u64 	%rd1270, [%rd561+5120];
	st.u64 	[%rd562+5120], %rd1270;

BB26_595:
	setp.ge.s64	%p387, %rd544, %rd563;
	@%p387 bra 	BB26_597;

	ld.global.u64 	%rd1271, [%rd561+6144];
	st.u64 	[%rd562+6144], %rd1271;

BB26_597:
	setp.ge.s64	%p388, %rd545, %rd563;
	@%p388 bra 	BB26_599;

	ld.global.u64 	%rd1272, [%rd561+7168];
	st.u64 	[%rd562+7168], %rd1272;

BB26_599:
	setp.ge.s64	%p389, %rd546, %rd563;
	@%p389 bra 	BB26_602;

	ld.global.u64 	%rd1273, [%rd561+8192];
	st.u64 	[%rd562+8192], %rd1273;

BB26_602:
	add.s64 	%rd564, %rd559, 9216;
	add.s64 	%rd1603, %rd1603, 9216;
	add.s64 	%rd1602, %rd558, 9216;
	mov.u64 	%rd566, %rd1602;
	sub.s64 	%rd1283, %rd1602, %rd553;
	setp.lt.s64	%p390, %rd1283, 0;
	mov.u64 	%rd1607, %rd566;
	mov.u64 	%rd1614, %rd564;
	@%p390 bra 	BB26_582;

BB26_604:
	bar.sync 	0;
	shl.b64 	%rd1296, %rd1618, 3;
	add.s64 	%rd569, %rd382, %rd1296;
	and.b64  	%rd1297, %rd1618, 2305843009213693951;
	cvt.u32.u64	%r29, %rd1618;
	add.s64 	%rd1298, %rd1297, %rd536;
	cvt.u32.u64	%r139, %rd1298;
	mov.u32 	%r140, 9;
	min.s32 	%r30, %r139, %r140;
	mov.u32 	%r141, 0;
	max.s32 	%r31, %r30, %r141;
	setp.gt.u32	%p391, %r31, 8;
	@%p391 bra 	BB26_623;
	bra.uni 	BB26_605;

BB26_623:
	ld.u64 	%rd1308, [%rd537];
	st.local.u64 	[%rd1], %rd1308;
	ld.u64 	%rd1309, [%rd537+8];
	st.local.u64 	[%rd1+8], %rd1309;
	ld.u64 	%rd1310, [%rd537+16];
	st.local.u64 	[%rd1+16], %rd1310;
	ld.u64 	%rd1311, [%rd537+24];
	st.local.u64 	[%rd1+24], %rd1311;
	ld.u64 	%rd1312, [%rd537+32];
	st.local.u64 	[%rd1+32], %rd1312;
	ld.u64 	%rd1313, [%rd537+40];
	st.local.u64 	[%rd1+40], %rd1313;
	ld.u64 	%rd1314, [%rd537+48];
	st.local.u64 	[%rd1+48], %rd1314;
	ld.u64 	%rd1315, [%rd537+56];
	st.local.u64 	[%rd1+56], %rd1315;
	ld.u64 	%rd1316, [%rd537+64];
	st.local.u64 	[%rd1+64], %rd1316;
	bra.uni 	BB26_624;

BB26_605:
	mov.u64 	%rd570, %rd1;
	setp.lt.s32	%p392, %r30, 1;
	mov.u64 	%rd1633, %rd570;
	@%p392 bra 	BB26_607;

	ld.u64 	%rd1299, [%rd537];
	st.local.u64 	[%rd1], %rd1299;
	mov.u64 	%rd1633, %rd538;

BB26_607:
	mov.u64 	%rd1619, %rd1633;
	mov.u64 	%rd1632, %rd1619;
	setp.lt.s32	%p393, %r31, 2;
	@%p393 bra 	BB26_609;

	ld.u64 	%rd1300, [%rd537+8];
	st.local.u64 	[%rd1632], %rd1300;
	add.s64 	%rd1632, %rd1632, 8;

BB26_609:
	mov.u64 	%rd1631, %rd1632;
	setp.lt.s32	%p394, %r31, 3;
	@%p394 bra 	BB26_611;

	ld.u64 	%rd1301, [%rd537+16];
	st.local.u64 	[%rd1631], %rd1301;
	add.s64 	%rd1631, %rd1631, 8;

BB26_611:
	mov.u64 	%rd1630, %rd1631;
	setp.lt.s32	%p395, %r31, 4;
	@%p395 bra 	BB26_613;

	ld.u64 	%rd1302, [%rd537+24];
	st.local.u64 	[%rd1630], %rd1302;
	add.s64 	%rd1630, %rd1630, 8;

BB26_613:
	mov.u64 	%rd1629, %rd1630;
	setp.lt.s32	%p396, %r31, 5;
	@%p396 bra 	BB26_615;

	ld.u64 	%rd1303, [%rd537+32];
	st.local.u64 	[%rd1629], %rd1303;
	add.s64 	%rd1629, %rd1629, 8;

BB26_615:
	mov.u64 	%rd1628, %rd1629;
	setp.lt.s32	%p397, %r31, 6;
	@%p397 bra 	BB26_617;

	ld.u64 	%rd1304, [%rd537+40];
	st.local.u64 	[%rd1628], %rd1304;
	add.s64 	%rd1628, %rd1628, 8;

BB26_617:
	mov.u64 	%rd1627, %rd1628;
	setp.lt.s32	%p398, %r31, 7;
	@%p398 bra 	BB26_619;

	ld.u64 	%rd1305, [%rd537+48];
	st.local.u64 	[%rd1627], %rd1305;
	add.s64 	%rd1627, %rd1627, 8;

BB26_619:
	mov.u64 	%rd1626, %rd1627;
	setp.lt.s32	%p399, %r31, 8;
	@%p399 bra 	BB26_621;

	ld.u64 	%rd1306, [%rd537+56];
	st.local.u64 	[%rd1626], %rd1306;
	add.s64 	%rd1626, %rd1626, 8;

BB26_621:
	setp.lt.s32	%p400, %r31, 9;
	@%p400 bra 	BB26_624;

	ld.u64 	%rd1307, [%rd537+64];
	st.local.u64 	[%rd1626], %rd1307;

BB26_624:
	setp.eq.s32	%p401, %r31, 0;
	@%p401 bra 	BB26_641;

	ld.local.u64 	%rd1679, [%rd1];
	mul.wide.u32 	%rd1318, %r31, 8;
	add.s64 	%rd1319, %rd1318, 34359738360;
	shr.u64 	%rd1320, %rd1319, 3;
	cvt.u32.u64	%r32, %rd1320;
	setp.lt.s32	%p402, %r32, 1;
	@%p402 bra 	BB26_627;

	ld.local.u64 	%rd1321, [%rd1+8];
	add.s64 	%rd1679, %rd1321, %rd1679;

BB26_627:
	setp.lt.s32	%p403, %r32, 2;
	@%p403 bra 	BB26_629;

	ld.local.u64 	%rd1322, [%rd1+16];
	add.s64 	%rd1679, %rd1322, %rd1679;

BB26_629:
	setp.lt.s32	%p404, %r32, 3;
	@%p404 bra 	BB26_631;

	ld.local.u64 	%rd1323, [%rd1+24];
	add.s64 	%rd1679, %rd1323, %rd1679;

BB26_631:
	setp.lt.s32	%p405, %r32, 4;
	@%p405 bra 	BB26_633;

	ld.local.u64 	%rd1324, [%rd1+32];
	add.s64 	%rd1679, %rd1324, %rd1679;

BB26_633:
	setp.lt.s32	%p406, %r32, 5;
	@%p406 bra 	BB26_635;

	ld.local.u64 	%rd1325, [%rd1+40];
	add.s64 	%rd1679, %rd1325, %rd1679;

BB26_635:
	setp.lt.s32	%p407, %r32, 6;
	@%p407 bra 	BB26_637;

	ld.local.u64 	%rd1326, [%rd1+48];
	add.s64 	%rd1679, %rd1326, %rd1679;

BB26_637:
	setp.lt.s32	%p408, %r32, 7;
	@%p408 bra 	BB26_639;

	ld.local.u64 	%rd1327, [%rd1+56];
	add.s64 	%rd1679, %rd1327, %rd1679;

BB26_639:
	setp.lt.s32	%p409, %r32, 8;
	@%p409 bra 	BB26_641;

	ld.local.u64 	%rd1328, [%rd1+64];
	add.s64 	%rd1679, %rd1328, %rd1679;

BB26_641:
	bar.sync 	0;
	@%p401 bra 	BB26_643;

	st.u64 	[%rd535], %rd1679;

BB26_643:
	bar.sync 	0;
	setp.gt.s32	%p411, %r29, 1151;
	mov.u32 	%r157, 128;
	@%p411 bra 	BB26_645;

	add.s32 	%r143, %r29, 8;
	mul.hi.s32 	%r144, %r143, 954437177;
	shr.u32 	%r145, %r144, 31;
	shr.s32 	%r146, %r144, 1;
	add.s32 	%r157, %r146, %r145;

BB26_645:
	setp.eq.s32	%p412, %r157, 128;
	@%p412 bra 	BB26_683;
	bra.uni 	BB26_646;

BB26_683:
	@%p42 bra 	BB26_685;

	ld.u64 	%rd1340, [%rd382];
	add.s64 	%rd1341, %rd1340, %rd548;
	st.u64 	[%rd382], %rd1341;

BB26_685:
	setp.lt.s32	%p40, %r2, 1;
	ld.u64 	%rd1635, [%rd535];
	bar.sync 	0;
	@%p40 bra 	BB26_687;

	ld.u64 	%rd1342, [%rd535+-8];
	add.s64 	%rd1635, %rd1342, %rd1635;

BB26_687:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1635;
	bar.sync 	0;
	setp.lt.s32	%p442, %r2, 2;
	@%p442 bra 	BB26_689;

	ld.u64 	%rd1343, [%rd535+-16];
	add.s64 	%rd1635, %rd1343, %rd1635;

BB26_689:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1635;
	bar.sync 	0;
	setp.lt.s32	%p443, %r2, 4;
	@%p443 bra 	BB26_691;

	ld.u64 	%rd1344, [%rd535+-32];
	add.s64 	%rd1635, %rd1344, %rd1635;

BB26_691:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1635;
	bar.sync 	0;
	setp.lt.s32	%p444, %r2, 8;
	@%p444 bra 	BB26_693;

	ld.u64 	%rd1345, [%rd535+-64];
	add.s64 	%rd1635, %rd1345, %rd1635;

BB26_693:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1635;
	bar.sync 	0;
	setp.lt.s32	%p445, %r2, 16;
	@%p445 bra 	BB26_695;

	ld.u64 	%rd1346, [%rd535+-128];
	add.s64 	%rd1635, %rd1346, %rd1635;

BB26_695:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1635;
	bar.sync 	0;
	setp.lt.s32	%p446, %r2, 32;
	@%p446 bra 	BB26_697;

	ld.u64 	%rd1347, [%rd535+-256];
	add.s64 	%rd1635, %rd1347, %rd1635;

BB26_697:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1635;
	bar.sync 	0;
	setp.lt.s32	%p447, %r2, 64;
	@%p447 bra 	BB26_699;

	ld.u64 	%rd1348, [%rd535+-512];
	add.s64 	%rd1635, %rd1348, %rd1635;

BB26_699:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1635;
	bar.sync 	0;
	ld.u64 	%rd1667, [%rd382+1016];
	mov.u64 	%rd1657, %rd548;
	@%p21 bra 	BB26_701;

	ld.u64 	%rd1657, [%rd535+-8];

BB26_701:
	bar.sync 	0;
	st.u64 	[%rd535], %rd1657;
	bar.sync 	0;
	bra.uni 	BB26_702;

BB26_646:
	@%p42 bra 	BB26_648;

	ld.u64 	%rd1329, [%rd382];
	add.s64 	%rd1330, %rd1329, %rd548;
	st.u64 	[%rd382], %rd1330;

BB26_648:
	setp.ge.s32	%p414, %r2, %r157;
	mov.u64 	%rd1665, %rd548;
	@%p414 bra 	BB26_650;

	ld.u64 	%rd604, [%rd535];
	mov.u64 	%rd1665, %rd604;

BB26_650:
	mov.u64 	%rd1650, %rd1665;
	mov.u64 	%rd1664, %rd1650;
	bar.sync 	0;
	setp.le.s32	%p415, %r2, %r157;
	setp.gt.s32	%p416, %r2, 0;
	and.pred  	%p417, %p416, %p415;
	@!%p417 bra 	BB26_652;
	bra.uni 	BB26_651;

BB26_651:
	ld.u64 	%rd1331, [%rd535+-8];
	add.s64 	%rd1664, %rd1331, %rd1664;

BB26_652:
	mov.u64 	%rd1663, %rd1664;
	bar.sync 	0;
	@%p414 bra 	BB26_654;

	st.u64 	[%rd535], %rd1663;

BB26_654:
	setp.gt.s32	%p33, %r2, 1;
	bar.sync 	0;
	setp.lt.s32	%p419, %r27, %r157;
	and.pred  	%p420, %p33, %p419;
	@!%p420 bra 	BB26_656;
	bra.uni 	BB26_655;

BB26_655:
	ld.u64 	%rd1332, [%rd535+-16];
	add.s64 	%rd1663, %rd1332, %rd1663;

BB26_656:
	mov.u64 	%rd1662, %rd1663;
	bar.sync 	0;
	@%p414 bra 	BB26_658;

	st.u64 	[%rd535], %rd1662;

BB26_658:
	setp.gt.s32	%p34, %r2, 3;
	bar.sync 	0;
	add.s32 	%r147, %r27, -2;
	setp.lt.s32	%p422, %r147, %r157;
	and.pred  	%p423, %p34, %p422;
	@!%p423 bra 	BB26_660;
	bra.uni 	BB26_659;

BB26_659:
	ld.u64 	%rd1333, [%rd535+-32];
	add.s64 	%rd1662, %rd1333, %rd1662;

BB26_660:
	mov.u64 	%rd1661, %rd1662;
	bar.sync 	0;
	@%p414 bra 	BB26_662;

	st.u64 	[%rd535], %rd1661;

BB26_662:
	setp.gt.s32	%p35, %r2, 7;
	bar.sync 	0;
	add.s32 	%r148, %r27, -6;
	setp.lt.s32	%p425, %r148, %r157;
	and.pred  	%p426, %p35, %p425;
	@!%p426 bra 	BB26_664;
	bra.uni 	BB26_663;

BB26_663:
	ld.u64 	%rd1334, [%rd535+-64];
	add.s64 	%rd1661, %rd1334, %rd1661;

BB26_664:
	mov.u64 	%rd1660, %rd1661;
	bar.sync 	0;
	@%p414 bra 	BB26_666;

	st.u64 	[%rd535], %rd1660;

BB26_666:
	setp.gt.s32	%p36, %r2, 15;
	bar.sync 	0;
	add.s32 	%r149, %r27, -14;
	setp.lt.s32	%p428, %r149, %r157;
	and.pred  	%p429, %p36, %p428;
	@!%p429 bra 	BB26_668;
	bra.uni 	BB26_667;

BB26_667:
	ld.u64 	%rd1335, [%rd535+-128];
	add.s64 	%rd1660, %rd1335, %rd1660;

BB26_668:
	mov.u64 	%rd1659, %rd1660;
	bar.sync 	0;
	@%p414 bra 	BB26_670;

	st.u64 	[%rd535], %rd1659;

BB26_670:
	setp.gt.s32	%p37, %r2, 31;
	bar.sync 	0;
	add.s32 	%r150, %r27, -30;
	setp.lt.s32	%p431, %r150, %r157;
	and.pred  	%p432, %p37, %p431;
	@!%p432 bra 	BB26_672;
	bra.uni 	BB26_671;

BB26_671:
	ld.u64 	%rd1336, [%rd535+-256];
	add.s64 	%rd1659, %rd1336, %rd1659;

BB26_672:
	mov.u64 	%rd1658, %rd1659;
	bar.sync 	0;
	@%p414 bra 	BB26_674;

	st.u64 	[%rd535], %rd1658;

BB26_674:
	setp.gt.s32	%p38, %r2, 63;
	bar.sync 	0;
	add.s32 	%r151, %r27, -62;
	setp.lt.s32	%p434, %r151, %r157;
	and.pred  	%p435, %p38, %p434;
	@!%p435 bra 	BB26_676;
	bra.uni 	BB26_675;

BB26_675:
	ld.u64 	%rd1337, [%rd535+-512];
	add.s64 	%rd1658, %rd1337, %rd1658;

BB26_676:
	bar.sync 	0;
	@%p414 bra 	BB26_678;

	st.u64 	[%rd535], %rd1658;

BB26_678:
	setp.lt.s32	%p39, %r2, %r157;
	bar.sync 	0;
	add.s32 	%r152, %r157, -1;
	mul.wide.s32 	%rd1338, %r152, 8;
	add.s64 	%rd1339, %rd382, %rd1338;
	ld.u64 	%rd1667, [%rd1339];
	not.pred 	%p437, %p39;
	or.pred  	%p439, %p21, %p437;
	selp.b64	%rd1634, %rd548, %rd1658, %p39;
	@%p439 bra 	BB26_680;

	ld.u64 	%rd1634, [%rd535+-8];

BB26_680:
	bar.sync 	0;
	@%p414 bra 	BB26_682;

	st.u64 	[%rd535], %rd1634;

BB26_682:
	bar.sync 	0;

BB26_702:
	mov.u64 	%rd1666, %rd1667;
	@%p401 bra 	BB26_704;

	ld.u64 	%rd1679, [%rd535];

BB26_704:
	bar.sync 	0;
	mul.wide.s32 	%rd1349, %r31, 8;
	add.s64 	%rd645, %rd1, %rd1349;
	setp.ge.u64	%p450, %rd1, %rd645;
	@%p450 bra 	BB26_706;

	ld.local.u64 	%rd1350, [%rd1];
	add.s64 	%rd1679, %rd1350, %rd1679;
	st.u64 	[%rd537], %rd1679;

BB26_706:
	setp.ge.u64	%p451, %rd538, %rd645;
	@%p451 bra 	BB26_708;

	ld.local.u64 	%rd1351, [%rd1+8];
	add.s64 	%rd1679, %rd1351, %rd1679;
	st.u64 	[%rd537+8], %rd1679;

BB26_708:
	add.s64 	%rd1352, %rd538, 8;
	setp.ge.u64	%p452, %rd1352, %rd645;
	@%p452 bra 	BB26_710;

	ld.local.u64 	%rd1353, [%rd1+16];
	add.s64 	%rd1679, %rd1353, %rd1679;
	st.u64 	[%rd537+16], %rd1679;

BB26_710:
	add.s64 	%rd1354, %rd538, 16;
	setp.ge.u64	%p453, %rd1354, %rd645;
	@%p453 bra 	BB26_712;

	ld.local.u64 	%rd1355, [%rd1+24];
	add.s64 	%rd1679, %rd1355, %rd1679;
	st.u64 	[%rd537+24], %rd1679;

BB26_712:
	add.s64 	%rd1356, %rd538, 24;
	setp.ge.u64	%p454, %rd1356, %rd645;
	@%p454 bra 	BB26_714;

	ld.local.u64 	%rd1357, [%rd1+32];
	add.s64 	%rd1679, %rd1357, %rd1679;
	st.u64 	[%rd537+32], %rd1679;

BB26_714:
	add.s64 	%rd1358, %rd538, 32;
	setp.ge.u64	%p455, %rd1358, %rd645;
	@%p455 bra 	BB26_716;

	ld.local.u64 	%rd1359, [%rd1+40];
	add.s64 	%rd1679, %rd1359, %rd1679;
	st.u64 	[%rd537+40], %rd1679;

BB26_716:
	add.s64 	%rd1360, %rd538, 40;
	setp.ge.u64	%p456, %rd1360, %rd645;
	@%p456 bra 	BB26_718;

	ld.local.u64 	%rd1361, [%rd1+48];
	add.s64 	%rd1679, %rd1361, %rd1679;
	st.u64 	[%rd537+48], %rd1679;

BB26_718:
	add.s64 	%rd1362, %rd538, 48;
	setp.ge.u64	%p457, %rd1362, %rd645;
	@%p457 bra 	BB26_720;

	ld.local.u64 	%rd1363, [%rd1+56];
	add.s64 	%rd1679, %rd1363, %rd1679;
	st.u64 	[%rd537+56], %rd1679;

BB26_720:
	add.s64 	%rd1364, %rd538, 56;
	setp.ge.u64	%p458, %rd1364, %rd645;
	@%p458 bra 	BB26_722;

	ld.local.u64 	%rd1365, [%rd1+64];
	add.s64 	%rd1366, %rd1365, %rd1679;
	st.u64 	[%rd537+64], %rd1366;

BB26_722:
	bar.sync 	0;
	@%p378 bra 	BB26_745;
	bra.uni 	BB26_723;

BB26_745:
	shl.b64 	%rd1386, %rd534, 3;
	add.s64 	%rd1387, %rd551, %rd1386;
	ld.u64 	%rd1388, [%rd535];
	st.global.u64 	[%rd1387], %rd1388;
	ld.u64 	%rd1389, [%rd535+1024];
	st.global.u64 	[%rd1387+1024], %rd1389;
	ld.u64 	%rd1390, [%rd535+2048];
	st.global.u64 	[%rd1387+2048], %rd1390;
	ld.u64 	%rd1391, [%rd535+3072];
	st.global.u64 	[%rd1387+3072], %rd1391;
	ld.u64 	%rd1392, [%rd535+4096];
	st.global.u64 	[%rd1387+4096], %rd1392;
	ld.u64 	%rd1393, [%rd535+5120];
	st.global.u64 	[%rd1387+5120], %rd1393;
	ld.u64 	%rd1394, [%rd535+6144];
	st.global.u64 	[%rd1387+6144], %rd1394;
	ld.u64 	%rd1395, [%rd535+7168];
	st.global.u64 	[%rd1387+7168], %rd1395;
	ld.u64 	%rd1396, [%rd535+8192];
	st.global.u64 	[%rd1387+8192], %rd1396;
	bra.uni 	BB26_746;

BB26_723:
	mov.u64 	%rd1680, %rd382;
	setp.ge.u64	%p459, %rd382, %rd569;
	mov.u64 	%rd1684, %rd551;
	@%p459 bra 	BB26_746;

BB26_724:
	mov.u64 	%rd664, %rd1684;
	sub.s64 	%rd665, %rd569, %rd1680;
	setp.gt.s64	%p460, %rd665, 9208;
	shl.b64 	%rd1367, %rd534, 3;
	add.s64 	%rd666, %rd1680, %rd1367;
	add.s64 	%rd667, %rd664, %rd1367;
	@%p460 bra 	BB26_743;
	bra.uni 	BB26_725;

BB26_743:
	ld.u64 	%rd1377, [%rd666];
	st.global.u64 	[%rd667], %rd1377;
	ld.u64 	%rd1378, [%rd666+1024];
	st.global.u64 	[%rd667+1024], %rd1378;
	ld.u64 	%rd1379, [%rd666+2048];
	st.global.u64 	[%rd667+2048], %rd1379;
	ld.u64 	%rd1380, [%rd666+3072];
	st.global.u64 	[%rd667+3072], %rd1380;
	ld.u64 	%rd1381, [%rd666+4096];
	st.global.u64 	[%rd667+4096], %rd1381;
	ld.u64 	%rd1382, [%rd666+5120];
	st.global.u64 	[%rd667+5120], %rd1382;
	ld.u64 	%rd1383, [%rd666+6144];
	st.global.u64 	[%rd667+6144], %rd1383;
	ld.u64 	%rd1384, [%rd666+7168];
	st.global.u64 	[%rd667+7168], %rd1384;
	ld.u64 	%rd1385, [%rd666+8192];
	st.global.u64 	[%rd667+8192], %rd1385;
	bra.uni 	BB26_744;

BB26_725:
	shr.s64 	%rd668, %rd665, 3;
	setp.ge.s64	%p461, %rd534, %rd668;
	@%p461 bra 	BB26_727;

	ld.u64 	%rd1368, [%rd666];
	st.global.u64 	[%rd667], %rd1368;

BB26_727:
	setp.ge.s64	%p462, %rd539, %rd668;
	@%p462 bra 	BB26_729;

	ld.u64 	%rd1369, [%rd666+1024];
	st.global.u64 	[%rd667+1024], %rd1369;

BB26_729:
	setp.ge.s64	%p463, %rd540, %rd668;
	@%p463 bra 	BB26_731;

	ld.u64 	%rd1370, [%rd666+2048];
	st.global.u64 	[%rd667+2048], %rd1370;

BB26_731:
	setp.ge.s64	%p464, %rd541, %rd668;
	@%p464 bra 	BB26_733;

	ld.u64 	%rd1371, [%rd666+3072];
	st.global.u64 	[%rd667+3072], %rd1371;

BB26_733:
	setp.ge.s64	%p465, %rd542, %rd668;
	@%p465 bra 	BB26_735;

	ld.u64 	%rd1372, [%rd666+4096];
	st.global.u64 	[%rd667+4096], %rd1372;

BB26_735:
	setp.ge.s64	%p466, %rd543, %rd668;
	@%p466 bra 	BB26_737;

	ld.u64 	%rd1373, [%rd666+5120];
	st.global.u64 	[%rd667+5120], %rd1373;

BB26_737:
	setp.ge.s64	%p467, %rd544, %rd668;
	@%p467 bra 	BB26_739;

	ld.u64 	%rd1374, [%rd666+6144];
	st.global.u64 	[%rd667+6144], %rd1374;

BB26_739:
	setp.ge.s64	%p468, %rd545, %rd668;
	@%p468 bra 	BB26_741;

	ld.u64 	%rd1375, [%rd666+7168];
	st.global.u64 	[%rd667+7168], %rd1375;

BB26_741:
	setp.ge.s64	%p469, %rd546, %rd668;
	@%p469 bra 	BB26_744;

	ld.u64 	%rd1376, [%rd666+8192];
	st.global.u64 	[%rd667+8192], %rd1376;

BB26_744:
	add.s64 	%rd1680, %rd1680, 9216;
	add.s64 	%rd670, %rd664, 9216;
	setp.lt.u64	%p470, %rd1680, %rd569;
	mov.u64 	%rd1684, %rd670;
	@%p470 bra 	BB26_724;

BB26_746:
	bar.sync 	0;
	add.s64 	%rd1615, %rd550, 9216;
	add.s64 	%rd1685, %rd551, 9216;
	add.s64 	%rd1601, %rd549, 9216;
	mov.u64 	%rd1608, %rd1601;
	sub.s64 	%rd1397, %rd1601, %rd9;
	setp.lt.s64	%p471, %rd1397, 0;
	@%p471 bra 	BB26_579;

BB26_747:
	@%p42 bra 	BB26_763;

	// inline asm
	{ 
	    .reg .pred p; 
	    isspacep.shared p, %rd382; 
	    selp.u32 %r153, 1, 0, p;  
	} 
	
	// inline asm
	setp.eq.s32	%p473, %r153, 0;
	@%p473 bra 	BB26_762;

	mov.u64 	%rd1399, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
	cvta.shared.u64 	%rd1400, %rd1399;
	sub.s64 	%rd676, %rd382, %rd1400;
	setp.eq.s64	%p474, %rd382, 0;
	@%p474 bra 	BB26_763;

	add.s64 	%rd1401, %rd676, -16;
	add.s64 	%rd1403, %rd1399, %rd1401;
	add.s64 	%rd678, %rd1400, %rd1401;
	ld.shared.u8 	%rs49, [%rd1403];
	or.b16  	%rs50, %rs49, 1;
	st.shared.u8 	[%rd1403], %rs50;
	ld.shared.u64 	%rd679, [%rd1403+8];
	setp.eq.s64	%p475, %rd679, 0;
	mov.u64 	%rd1691, %rd678;
	@%p475 bra 	BB26_756;

	mov.u64 	%rd680, %rd678;
	ld.u8 	%rs51, [%rd679];
	and.b16  	%rs52, %rs51, 1;
	setp.eq.b16	%p476, %rs52, 1;
	mov.u64 	%rd1691, %rd680;
	@!%p476 bra 	BB26_756;
	bra.uni 	BB26_752;

BB26_752:
	ld.u64 	%rd682, [%rd679];
	shr.u64 	%rd683, %rd682, 1;
	add.s64 	%rd684, %rd679, 16;
	add.s64 	%rd685, %rd684, %rd683;
	ld.shared.u64 	%rd1405, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p477, %rd685, %rd1405;
	mov.u64 	%rd1691, %rd679;
	@%p477 bra 	BB26_756;

	ld.u8 	%rs53, [%rd685];
	and.b16  	%rs54, %rs53, 1;
	setp.eq.b16	%p478, %rs54, 1;
	mov.u64 	%rd1688, %rd679;
	mov.u64 	%rd1691, %rd1688;
	@!%p478 bra 	BB26_756;
	bra.uni 	BB26_754;

BB26_754:
	ld.u64 	%rd1406, [%rd685];
	shr.u64 	%rd1407, %rd1406, 1;
	add.s64 	%rd1408, %rd1407, %rd683;
	add.s64 	%rd1409, %rd1408, 16;
	shl.b64 	%rd1410, %rd1409, 1;
	and.b64  	%rd1411, %rd682, 1;
	or.b64  	%rd1412, %rd1410, %rd1411;
	st.u64 	[%rd679], %rd1412;
	and.b64  	%rd686, %rd1409, 9223372036854775807;
	add.s64 	%rd1413, %rd684, %rd686;
	ld.shared.u64 	%rd1414, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p479, %rd1413, %rd1414;
	mov.u64 	%rd1689, %rd679;
	mov.u64 	%rd1691, %rd1689;
	@%p479 bra 	BB26_756;

	add.s64 	%rd1415, %rd686, %rd684;
	st.u64 	[%rd1415+8], %rd679;
	mov.u64 	%rd1691, %rd679;

BB26_756:
	ld.u64 	%rd689, [%rd1691];
	shr.u64 	%rd690, %rd689, 1;
	add.s64 	%rd691, %rd1691, 16;
	add.s64 	%rd692, %rd691, %rd690;
	ld.shared.u64 	%rd1416, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p480, %rd692, %rd1416;
	@%p480 bra 	BB26_760;

	ld.u8 	%rs55, [%rd692];
	and.b16  	%rs56, %rs55, 1;
	setp.eq.b16	%p481, %rs56, 1;
	@!%p481 bra 	BB26_763;
	bra.uni 	BB26_758;

BB26_758:
	ld.u64 	%rd1417, [%rd692];
	shr.u64 	%rd1418, %rd1417, 1;
	add.s64 	%rd1419, %rd1418, %rd690;
	add.s64 	%rd1420, %rd1419, 16;
	shl.b64 	%rd1421, %rd1420, 1;
	and.b64  	%rd1422, %rd689, 1;
	or.b64  	%rd1423, %rd1421, %rd1422;
	st.u64 	[%rd1691], %rd1423;
	and.b64  	%rd693, %rd1420, 9223372036854775807;
	add.s64 	%rd1424, %rd691, %rd693;
	ld.shared.u64 	%rd1425, [_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8];
	setp.eq.s64	%p482, %rd1424, %rd1425;
	@%p482 bra 	BB26_763;

	add.s64 	%rd1426, %rd693, %rd691;
	st.u64 	[%rd1426+8], %rd1691;
	bra.uni 	BB26_763;

BB26_762:
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd382;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 21

BB26_763:
	bar.sync 	0;

BB26_764:
	ret;

BB26_760:
	setp.lt.u64	%p483, %rd692, %rd1691;
	@%p483 bra 	BB26_763;

	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd1691;
	bra.uni 	BB26_763;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<20>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB27_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB27_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB27_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	cvt.u64.u32	%rd17, %r26;
	add.s64 	%rd19, %rd15, %rd17;
	add.s64 	%rd18, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;

BB27_4:
	ld.global.u8 	%rs12, [%rd19];
	st.global.u8 	[%rd18], %rs12;
	add.s64 	%rd19, %rd19, %rd3;
	add.s64 	%rd18, %rd18, %rd3;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB27_4;

BB27_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<25>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIhEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIhEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB28_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB28_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd22, %r21;
	add.s64 	%rd24, %rd1, %rd22;
	add.s64 	%rd23, %rd2, %rd22;
	setp.ge.s64	%p4, %rd22, %rd16;
	@%p4 bra 	BB28_4;

BB28_3:
	ld.global.u8 	%rs12, [%rd24];
	st.global.u8 	[%rd23], %rs12;
	add.s64 	%rd24, %rd24, %rd4;
	add.s64 	%rd23, %rd23, %rd4;
	add.s64 	%rd22, %rd22, %rd4;
	setp.lt.s64	%p5, %rd22, %rd16;
	@%p5 bra 	BB28_3;

BB28_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.v2.u32 	{%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
	ld.param.v2.u32 	{%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
	ld.param.u32 	%r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
	ld.param.u32 	%r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
	ld.param.u64 	%rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd10, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd11, %rd10;
	setp.eq.s64	%p2, %rd11, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB29_2;

	cvt.s64.s32	%rd12, %r21;
	mov.u32 	%r24, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r24;
	mov.u64 	%rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd14, %rd13;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd14;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd12;

BB29_2:
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r25, %ctaid.x;
	add.s32 	%r5, %r25, %r17;
	bar.sync 	0;
	mul.lo.s32 	%r6, %r4, %r18;
	mad.lo.s32 	%r26, %r5, %r4, %r1;
	setp.ge.u32	%p4, %r26, %r10;
	@%p4 bra 	BB29_5;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd9;
	mul.wide.u32 	%rd17, %r26, 4;
	add.s64 	%rd20, %rd15, %rd17;
	add.s64 	%rd19, %rd16, %rd17;
	cvt.u64.u32	%rd3, %r6;
	shl.b64 	%rd18, %rd3, 2;

BB29_4:
	ld.global.f32 	%f1, [%rd20];
	st.global.f32 	[%rd19], %f1;
	add.s64 	%rd20, %rd20, %rd18;
	add.s64 	%rd19, %rd19, %rd18;
	add.s32 	%r26, %r26, %r6;
	setp.lt.u32	%p5, %r26, %r10;
	@%p5 bra 	BB29_4;

BB29_5:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_
.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<27>;


	ld.param.v2.u32 	{%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
	ld.param.v2.u32 	{%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
	ld.param.u32 	%r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
	ld.param.u64 	%rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
	ld.param.u64 	%rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIfEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p1, %r1, 0;
	mov.u64 	%rd17, _ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE;
	cvta.shared.u64 	%rd18, %rd17;
	setp.eq.s64	%p2, %rd18, 0;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB30_2;

	cvt.s64.s32	%rd19, %r15;
	mov.u32 	%r18, 0;
	st.shared.u32 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE], %r18;
	mov.u64 	%rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
	cvta.shared.u64 	%rd21, %rd20;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+8], %rd21;
	st.shared.u64 	[_ZN6thrust6system4cuda6detail5bulk_6detail42_GLOBAL__N__18_best_split_cpp1_ii_42e0d26219s_on_chip_allocatorE+16], %rd19;

BB30_2:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd15;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	add.s32 	%r4, %r19, %r11;
	bar.sync 	0;
	mul.lo.s32 	%r20, %r3, %r12;
	cvt.s64.s32	%rd4, %r20;
	mad.lo.s32 	%r21, %r4, %r3, %r1;
	cvt.s64.s32	%rd24, %r21;
	mul.wide.s32 	%rd22, %r21, 4;
	add.s64 	%rd26, %rd1, %rd22;
	add.s64 	%rd25, %rd2, %rd22;
	setp.ge.s64	%p4, %rd24, %rd16;
	@%p4 bra 	BB30_4;

BB30_3:
	ld.global.f32 	%f1, [%rd26];
	st.global.f32 	[%rd25], %f1;
	shl.b64 	%rd23, %rd4, 2;
	add.s64 	%rd26, %rd26, %rd23;
	add.s64 	%rd25, %rd25, %rd23;
	add.s64 	%rd24, %rd24, %rd4;
	setp.lt.s64	%p5, %rd24, %rd16;
	@%p5 bra 	BB30_3;

BB30_4:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_
.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
	.reg .pred 	%p<25>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<93>;


	ld.param.u32 	%r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
	ld.param.u64 	%rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
	ld.param.u64 	%rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
	ld.param.u64 	%rd44, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
	ld.param.u64 	%rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
	ld.param.f32 	%f1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+8];
	ld.param.u64 	%rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
	ld.param.u64 	%rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
	cvta.to.global.u64 	%rd1, %rd42;
	mov.u32 	%r17, %ctaid.x;
	cvt.u64.u32	%rd3, %r17;
	setp.lt.s64	%p1, %rd3, %rd4;
	@%p1 bra 	BB31_2;
	bra.uni 	BB31_1;

BB31_2:
	mul.lo.s64 	%rd84, %rd3, %rd2;
	add.s64 	%rd85, %rd84, %rd2;
	bra.uni 	BB31_3;

BB31_1:
	sub.s64 	%rd49, %rd3, %rd4;
	mul.lo.s64 	%rd50, %rd49, %rd47;
	mul.lo.s64 	%rd51, %rd2, %rd4;
	add.s64 	%rd84, %rd50, %rd51;
	add.s64 	%rd52, %rd84, %rd47;
	min.s64 	%rd85, %rd52, %rd44;

BB31_3:
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	add.s64 	%rd12, %rd11, %rd84;
	shl.b64 	%rd53, %rd12, 2;
	add.s64 	%rd13, %rd1, %rd53;
	sub.s64 	%rd15, %rd85, %rd84;
	mov.u32 	%r3, %ntid.x;
	cvt.u64.u32	%rd16, %r3;
	setp.lt.s64	%p2, %rd15, %rd16;
	mul.wide.u32 	%rd54, %r2, 8;
	mov.u64 	%rd55, _ZN6thrust6system4cuda6detail4smemE;
	add.s64 	%rd17, %rd55, %rd54;
	@%p2 bra 	BB31_13;
	bra.uni 	BB31_4;

BB31_13:
	cvt.u64.u32	%rd28, %r1;
	min.s64 	%rd64, %rd15, %rd28;
	setp.ge.s64	%p13, %rd11, %rd64;
	@%p13 bra 	BB31_17;

	ld.global.f32 	%f5, [%rd13];
	setp.gt.f32	%p14, %f1, %f5;
	selp.u64	%rd91, 1, 0, %p14;
	add.s64 	%rd89, %rd12, %rd28;
	shl.b64 	%rd65, %rd89, 2;
	add.s64 	%rd90, %rd1, %rd65;
	setp.ge.s64	%p15, %rd89, %rd85;
	@%p15 bra 	BB31_16;

BB31_15:
	ld.global.f32 	%f6, [%rd90];
	setp.gt.f32	%p16, %f1, %f6;
	selp.u64	%rd66, 1, 0, %p16;
	add.s64 	%rd91, %rd66, %rd91;
	shl.b64 	%rd67, %rd28, 2;
	add.s64 	%rd90, %rd90, %rd67;
	add.s64 	%rd89, %rd89, %rd28;
	setp.lt.s64	%p17, %rd89, %rd85;
	@%p17 bra 	BB31_15;

BB31_16:
	st.shared.u64 	[%rd17], %rd91;
	bra.uni 	BB31_17;

BB31_4:
	ld.global.f32 	%f3, [%rd13];
	setp.gt.f32	%p3, %f1, %f3;
	selp.u64	%rd88, 1, 0, %p3;
	add.s64 	%rd86, %rd12, %rd16;
	shl.b64 	%rd56, %rd86, 2;
	add.s64 	%rd87, %rd1, %rd56;
	setp.ge.s64	%p4, %rd86, %rd85;
	@%p4 bra 	BB31_6;

BB31_5:
	ld.global.f32 	%f4, [%rd87];
	setp.gt.f32	%p5, %f1, %f4;
	selp.u64	%rd57, 1, 0, %p5;
	add.s64 	%rd88, %rd57, %rd88;
	shl.b64 	%rd58, %rd16, 2;
	add.s64 	%rd87, %rd87, %rd58;
	add.s64 	%rd86, %rd86, %rd16;
	setp.lt.s64	%p6, %rd86, %rd85;
	@%p6 bra 	BB31_5;

BB31_6:
	setp.ge.u32	%p7, %r2, %r1;
	@%p7 bra 	BB31_8;

	st.shared.u64 	[%rd17], %rd88;

BB31_8:
	cvt.u32.u64	%r18, %rd16;
	setp.ge.u32	%p8, %r1, %r18;
	@%p8 bra 	BB31_17;

	mov.u32 	%r23, %r1;
	mov.u32 	%r24, %r1;

BB31_10:
	mov.u32 	%r4, %r24;
	bar.sync 	0;
	add.s32 	%r6, %r4, %r1;
	setp.lt.u32	%p9, %r2, %r6;
	setp.ge.u32	%p10, %r2, %r23;
	and.pred  	%p11, %p10, %p9;
	@!%p11 bra 	BB31_12;
	bra.uni 	BB31_11;

BB31_11:
	sub.s32 	%r19, %r2, %r23;
	mul.wide.u32 	%rd59, %r19, 8;
	add.s64 	%rd61, %rd55, %rd59;
	ld.shared.u64 	%rd62, [%rd61];
	add.s64 	%rd63, %rd62, %rd88;
	st.shared.u64 	[%rd61], %rd63;

BB31_12:
	add.s32 	%r23, %r23, %r1;
	setp.lt.u32	%p12, %r23, %r3;
	mov.u32 	%r24, %r6;
	@%p12 bra 	BB31_10;

BB31_17:
	bar.sync 	0;
	cvt.u64.u32	%rd68, %r1;
	min.s64 	%rd69, %rd68, %rd15;
	cvt.u32.u64	%r26, %rd69;
	setp.ge.u32	%p18, %r3, %r26;
	@%p18 bra 	BB31_22;

	add.s32 	%r25, %r3, %r2;
	setp.ge.u32	%p19, %r25, %r26;
	@%p19 bra 	BB31_21;

	ld.shared.u64 	%rd92, [%rd17];

BB31_20:
	mul.wide.u32 	%rd70, %r25, 8;
	add.s64 	%rd72, %rd55, %rd70;
	ld.shared.u64 	%rd73, [%rd72];
	add.s64 	%rd92, %rd73, %rd92;
	st.shared.u64 	[%rd17], %rd92;
	add.s32 	%r25, %r25, %r3;
	setp.lt.u32	%p20, %r25, %r26;
	@%p20 bra 	BB31_20;

BB31_21:
	bar.sync 	0;

BB31_22:
	setp.lt.u32	%p21, %r26, 2;
	@%p21 bra 	BB31_27;

	cvt.u32.u64	%r20, %rd11;
	not.b32 	%r12, %r20;

BB31_24:
	shr.u32 	%r14, %r26, 1;
	setp.ge.u32	%p22, %r2, %r14;
	@%p22 bra 	BB31_26;

	add.s32 	%r21, %r26, %r12;
	mul.wide.u32 	%rd74, %r21, 8;
	add.s64 	%rd76, %rd55, %rd74;
	ld.shared.u64 	%rd77, [%rd76];
	ld.shared.u64 	%rd78, [%rd17];
	add.s64 	%rd79, %rd77, %rd78;
	st.shared.u64 	[%rd17], %rd79;

BB31_26:
	bar.sync 	0;
	sub.s32 	%r26, %r26, %r14;
	setp.gt.u32	%p23, %r26, 1;
	@%p23 bra 	BB31_24;

BB31_27:
	setp.ne.s32	%p24, %r2, 0;
	@%p24 bra 	BB31_29;

	cvta.to.global.u64 	%rd80, %rd43;
	shl.b64 	%rd81, %rd3, 3;
	add.s64 	%rd82, %rd80, %rd81;
	ld.shared.u64 	%rd83, [_ZN6thrust6system4cuda6detail4smemE];
	st.global.u64 	[%rd82], %rd83;

BB31_29:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_
.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[88]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<27>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<84>;
	.reg .b64 	%rd<118>;
	// demoted variable
	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata[1024];

	ld.param.u64 	%rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
	ld.param.u64 	%rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
	ld.param.u64 	%rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
	ld.param.u64 	%rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
	ld.param.u64 	%rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
	ld.param.f32 	%f3, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+16];
	ld.param.u64 	%rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
	ld.param.u64 	%rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
	ld.param.u64 	%rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
	cvta.to.global.u64 	%rd117, %rd45;
	bar.sync 	0;
	mov.u32 	%r1, %ctaid.x;
	cvt.u64.u32	%rd4, %r1;
	setp.lt.s64	%p1, %rd4, %rd1;
	@%p1 bra 	BB32_2;
	bra.uni 	BB32_1;

BB32_2:
	mul.lo.s64 	%rd110, %rd4, %rd2;
	add.s64 	%rd111, %rd110, %rd2;
	bra.uni 	BB32_3;

BB32_1:
	sub.s64 	%rd46, %rd4, %rd1;
	mul.lo.s64 	%rd47, %rd46, %rd43;
	mul.lo.s64 	%rd48, %rd2, %rd1;
	add.s64 	%rd110, %rd47, %rd48;
	add.s64 	%rd49, %rd110, %rd43;
	min.s64 	%rd111, %rd49, %rd40;

BB32_3:
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB32_5;

	cvta.to.global.u64 	%rd50, %rd39;
	cvt.u32.u64	%r39, %rd4;
	add.s32 	%r40, %r39, -1;
	mul.wide.u32 	%rd51, %r40, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.u64 	%rd53, [%rd52];
	add.s64 	%rd117, %rd117, %rd53;

BB32_5:
	cvta.to.global.u64 	%rd54, %rd37;
	cvta.to.global.u64 	%rd55, %rd38;
	mov.u64 	%rd113, %rd110;
	add.s64 	%rd56, %rd11, %rd110;
	add.s64 	%rd115, %rd54, %rd56;
	shl.b64 	%rd57, %rd56, 2;
	add.s64 	%rd116, %rd55, %rd57;
	add.s64 	%rd114, %rd110, 256;
	setp.gt.s64	%p3, %rd114, %rd111;
	@%p3 bra 	BB32_26;

	cvt.u32.u64	%r41, %rd11;
	shl.b64 	%rd58, %rd11, 2;
	mov.u64 	%rd59, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd19, %rd59, %rd58;
	add.s32 	%r42, %r2, -64;
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd20, %rd59, %rd60;
	add.s32 	%r43, %r2, -128;
	mul.wide.u32 	%rd61, %r43, 4;
	add.s64 	%rd21, %rd59, %rd61;
	add.s32 	%r44, %r41, -1;
	mul.wide.u32 	%rd62, %r44, 4;
	add.s64 	%rd22, %rd59, %rd62;

BB32_7:
	mov.u64 	%rd112, %rd114;
	mov.u64 	%rd113, %rd112;
	ld.global.f32 	%f2, [%rd116];
	setp.gt.f32	%p4, %f3, %f2;
	selp.u32	%r45, 1, 0, %p4;
	st.shared.u32 	[%rd19], %r45;
	bar.sync 	0;
	ld.shared.u32 	%r81, [%rd19];
	setp.eq.s32	%p5, %r2, 0;
	@%p5 bra 	BB32_9;

	ld.shared.u32 	%r46, [%rd22];
	add.s32 	%r81, %r46, %r81;

BB32_9:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p6, %r2, 2;
	@%p6 bra 	BB32_11;

	add.s32 	%r47, %r2, -2;
	mul.wide.u32 	%rd63, %r47, 4;
	add.s64 	%rd65, %rd59, %rd63;
	ld.shared.u32 	%r48, [%rd65];
	add.s32 	%r81, %r48, %r81;

BB32_11:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB32_13;

	add.s32 	%r49, %r2, -4;
	mul.wide.u32 	%rd66, %r49, 4;
	add.s64 	%rd68, %rd59, %rd66;
	ld.shared.u32 	%r50, [%rd68];
	add.s32 	%r81, %r50, %r81;

BB32_13:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p8, %r2, 8;
	@%p8 bra 	BB32_15;

	add.s32 	%r51, %r2, -8;
	mul.wide.u32 	%rd69, %r51, 4;
	add.s64 	%rd71, %rd59, %rd69;
	ld.shared.u32 	%r52, [%rd71];
	add.s32 	%r81, %r52, %r81;

BB32_15:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p9, %r2, 16;
	@%p9 bra 	BB32_17;

	add.s32 	%r53, %r2, -16;
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd74, %rd59, %rd72;
	ld.shared.u32 	%r54, [%rd74];
	add.s32 	%r81, %r54, %r81;

BB32_17:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p10, %r2, 32;
	@%p10 bra 	BB32_19;

	add.s32 	%r55, %r2, -32;
	mul.wide.u32 	%rd75, %r55, 4;
	add.s64 	%rd77, %rd59, %rd75;
	ld.shared.u32 	%r56, [%rd77];
	add.s32 	%r81, %r56, %r81;

BB32_19:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p11, %r2, 64;
	@%p11 bra 	BB32_21;

	ld.shared.u32 	%r57, [%rd20];
	add.s32 	%r81, %r57, %r81;

BB32_21:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p12, %r2, 128;
	@%p12 bra 	BB32_23;

	ld.shared.u32 	%r58, [%rd21];
	add.s32 	%r81, %r58, %r81;

BB32_23:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.leu.f32	%p13, %f3, %f2;
	@%p13 bra 	BB32_25;

	ld.shared.u32 	%r59, [%rd19];
	add.s32 	%r60, %r59, -1;
	cvt.u64.u32	%rd78, %r60;
	add.s64 	%rd79, %rd117, %rd78;
	ld.global.u8 	%rs25, [%rd115];
	st.global.u8 	[%rd79], %rs25;

BB32_25:
	add.s64 	%rd115, %rd115, 256;
	add.s64 	%rd116, %rd116, 1024;
	ld.shared.u32 	%rd80, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata+1020];
	add.s64 	%rd117, %rd117, %rd80;
	bar.sync 	0;
	add.s64 	%rd114, %rd113, 256;
	setp.le.s64	%p14, %rd114, %rd111;
	@%p14 bra 	BB32_7;

BB32_26:
	setp.ge.s64	%p15, %rd113, %rd111;
	@%p15 bra 	BB32_47;

	add.s64 	%rd81, %rd113, %rd11;
	mov.u32 	%r82, 0;
	setp.ge.s64	%p16, %rd81, %rd111;
	@%p16 bra 	BB32_29;

	ld.global.f32 	%f4, [%rd116];
	setp.gt.f32	%p17, %f3, %f4;
	selp.u32	%r82, 1, 0, %p17;

BB32_29:
	shl.b64 	%rd82, %rd11, 2;
	mov.u64 	%rd83, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESE_SE_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd36, %rd83, %rd82;
	st.shared.u32 	[%rd36], %r82;
	bar.sync 	0;
	ld.shared.u32 	%r83, [%rd36];
	setp.eq.s32	%p18, %r2, 0;
	@%p18 bra 	BB32_31;

	add.s32 	%r63, %r2, -1;
	mul.wide.u32 	%rd84, %r63, 4;
	add.s64 	%rd86, %rd83, %rd84;
	ld.shared.u32 	%r64, [%rd86];
	add.s32 	%r83, %r64, %r83;

BB32_31:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p19, %r2, 2;
	@%p19 bra 	BB32_33;

	add.s32 	%r65, %r2, -2;
	mul.wide.u32 	%rd87, %r65, 4;
	add.s64 	%rd89, %rd83, %rd87;
	ld.shared.u32 	%r66, [%rd89];
	add.s32 	%r83, %r66, %r83;

BB32_33:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p20, %r2, 4;
	@%p20 bra 	BB32_35;

	add.s32 	%r67, %r2, -4;
	mul.wide.u32 	%rd90, %r67, 4;
	add.s64 	%rd92, %rd83, %rd90;
	ld.shared.u32 	%r68, [%rd92];
	add.s32 	%r83, %r68, %r83;

BB32_35:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p21, %r2, 8;
	@%p21 bra 	BB32_37;

	add.s32 	%r69, %r2, -8;
	mul.wide.u32 	%rd93, %r69, 4;
	add.s64 	%rd95, %rd83, %rd93;
	ld.shared.u32 	%r70, [%rd95];
	add.s32 	%r83, %r70, %r83;

BB32_37:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p22, %r2, 16;
	@%p22 bra 	BB32_39;

	add.s32 	%r71, %r2, -16;
	mul.wide.u32 	%rd96, %r71, 4;
	add.s64 	%rd98, %rd83, %rd96;
	ld.shared.u32 	%r72, [%rd98];
	add.s32 	%r83, %r72, %r83;

BB32_39:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p23, %r2, 32;
	@%p23 bra 	BB32_41;

	add.s32 	%r73, %r2, -32;
	mul.wide.u32 	%rd99, %r73, 4;
	add.s64 	%rd101, %rd83, %rd99;
	ld.shared.u32 	%r74, [%rd101];
	add.s32 	%r83, %r74, %r83;

BB32_41:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p24, %r2, 64;
	@%p24 bra 	BB32_43;

	add.s32 	%r75, %r2, -64;
	mul.wide.u32 	%rd102, %r75, 4;
	add.s64 	%rd104, %rd83, %rd102;
	ld.shared.u32 	%r76, [%rd104];
	add.s32 	%r83, %r76, %r83;

BB32_43:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p25, %r2, 128;
	@%p25 bra 	BB32_45;

	add.s32 	%r77, %r2, -128;
	mul.wide.u32 	%rd105, %r77, 4;
	add.s64 	%rd107, %rd83, %rd105;
	ld.shared.u32 	%r78, [%rd107];
	add.s32 	%r83, %r78, %r83;

BB32_45:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.eq.s32	%p26, %r82, 0;
	@%p26 bra 	BB32_47;

	ld.shared.u32 	%r79, [%rd36];
	add.s32 	%r80, %r79, -1;
	cvt.u64.u32	%rd108, %r80;
	add.s64 	%rd109, %rd117, %rd108;
	ld.global.u8 	%rs26, [%rd115];
	st.global.u8 	[%rd109], %rs26;

BB32_47:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_
.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
	.reg .pred 	%p<25>;
	.reg .b16 	%rs<18>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<93>;


	ld.param.u32 	%r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
	ld.param.u64 	%rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
	ld.param.u64 	%rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
	ld.param.u64 	%rd44, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
	ld.param.u64 	%rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
	ld.param.f32 	%f1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+8];
	ld.param.u64 	%rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
	ld.param.u64 	%rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS7_12unary_negateI14checkConditionILb0EfEEElEENS_10device_ptrIfEElNS_11use_defaultEEENS7_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
	cvta.to.global.u64 	%rd1, %rd42;
	mov.u32 	%r17, %ctaid.x;
	cvt.u64.u32	%rd3, %r17;
	setp.lt.s64	%p1, %rd3, %rd4;
	@%p1 bra 	BB33_2;
	bra.uni 	BB33_1;

BB33_2:
	mul.lo.s64 	%rd84, %rd3, %rd2;
	add.s64 	%rd85, %rd84, %rd2;
	bra.uni 	BB33_3;

BB33_1:
	sub.s64 	%rd49, %rd3, %rd4;
	mul.lo.s64 	%rd50, %rd49, %rd47;
	mul.lo.s64 	%rd51, %rd2, %rd4;
	add.s64 	%rd84, %rd50, %rd51;
	add.s64 	%rd52, %rd84, %rd47;
	min.s64 	%rd85, %rd52, %rd44;

BB33_3:
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	add.s64 	%rd12, %rd11, %rd84;
	shl.b64 	%rd53, %rd12, 2;
	add.s64 	%rd13, %rd1, %rd53;
	sub.s64 	%rd15, %rd85, %rd84;
	mov.u32 	%r3, %ntid.x;
	cvt.u64.u32	%rd16, %r3;
	setp.lt.s64	%p2, %rd15, %rd16;
	mul.wide.u32 	%rd54, %r2, 8;
	mov.u64 	%rd55, _ZN6thrust6system4cuda6detail4smemE;
	add.s64 	%rd17, %rd55, %rd54;
	@%p2 bra 	BB33_13;
	bra.uni 	BB33_4;

BB33_13:
	cvt.u64.u32	%rd28, %r1;
	min.s64 	%rd64, %rd15, %rd28;
	setp.ge.s64	%p13, %rd11, %rd64;
	@%p13 bra 	BB33_17;

	ld.global.f32 	%f5, [%rd13];
	setp.leu.f32	%p14, %f1, %f5;
	selp.u64	%rd91, 1, 0, %p14;
	add.s64 	%rd89, %rd12, %rd28;
	shl.b64 	%rd65, %rd89, 2;
	add.s64 	%rd90, %rd1, %rd65;
	setp.ge.s64	%p15, %rd89, %rd85;
	@%p15 bra 	BB33_16;

BB33_15:
	ld.global.f32 	%f6, [%rd90];
	setp.leu.f32	%p16, %f1, %f6;
	selp.u64	%rd66, 1, 0, %p16;
	add.s64 	%rd91, %rd66, %rd91;
	shl.b64 	%rd67, %rd28, 2;
	add.s64 	%rd90, %rd90, %rd67;
	add.s64 	%rd89, %rd89, %rd28;
	setp.lt.s64	%p17, %rd89, %rd85;
	@%p17 bra 	BB33_15;

BB33_16:
	st.shared.u64 	[%rd17], %rd91;
	bra.uni 	BB33_17;

BB33_4:
	ld.global.f32 	%f3, [%rd13];
	setp.leu.f32	%p3, %f1, %f3;
	selp.u64	%rd88, 1, 0, %p3;
	add.s64 	%rd86, %rd12, %rd16;
	shl.b64 	%rd56, %rd86, 2;
	add.s64 	%rd87, %rd1, %rd56;
	setp.ge.s64	%p4, %rd86, %rd85;
	@%p4 bra 	BB33_6;

BB33_5:
	ld.global.f32 	%f4, [%rd87];
	setp.leu.f32	%p5, %f1, %f4;
	selp.u64	%rd57, 1, 0, %p5;
	add.s64 	%rd88, %rd57, %rd88;
	shl.b64 	%rd58, %rd16, 2;
	add.s64 	%rd87, %rd87, %rd58;
	add.s64 	%rd86, %rd86, %rd16;
	setp.lt.s64	%p6, %rd86, %rd85;
	@%p6 bra 	BB33_5;

BB33_6:
	setp.ge.u32	%p7, %r2, %r1;
	@%p7 bra 	BB33_8;

	st.shared.u64 	[%rd17], %rd88;

BB33_8:
	cvt.u32.u64	%r18, %rd16;
	setp.ge.u32	%p8, %r1, %r18;
	@%p8 bra 	BB33_17;

	mov.u32 	%r23, %r1;
	mov.u32 	%r24, %r1;

BB33_10:
	mov.u32 	%r4, %r24;
	bar.sync 	0;
	add.s32 	%r6, %r4, %r1;
	setp.lt.u32	%p9, %r2, %r6;
	setp.ge.u32	%p10, %r2, %r23;
	and.pred  	%p11, %p10, %p9;
	@!%p11 bra 	BB33_12;
	bra.uni 	BB33_11;

BB33_11:
	sub.s32 	%r19, %r2, %r23;
	mul.wide.u32 	%rd59, %r19, 8;
	add.s64 	%rd61, %rd55, %rd59;
	ld.shared.u64 	%rd62, [%rd61];
	add.s64 	%rd63, %rd62, %rd88;
	st.shared.u64 	[%rd61], %rd63;

BB33_12:
	add.s32 	%r23, %r23, %r1;
	setp.lt.u32	%p12, %r23, %r3;
	mov.u32 	%r24, %r6;
	@%p12 bra 	BB33_10;

BB33_17:
	bar.sync 	0;
	cvt.u64.u32	%rd68, %r1;
	min.s64 	%rd69, %rd68, %rd15;
	cvt.u32.u64	%r26, %rd69;
	setp.ge.u32	%p18, %r3, %r26;
	@%p18 bra 	BB33_22;

	add.s32 	%r25, %r3, %r2;
	setp.ge.u32	%p19, %r25, %r26;
	@%p19 bra 	BB33_21;

	ld.shared.u64 	%rd92, [%rd17];

BB33_20:
	mul.wide.u32 	%rd70, %r25, 8;
	add.s64 	%rd72, %rd55, %rd70;
	ld.shared.u64 	%rd73, [%rd72];
	add.s64 	%rd92, %rd73, %rd92;
	st.shared.u64 	[%rd17], %rd92;
	add.s32 	%r25, %r25, %r3;
	setp.lt.u32	%p20, %r25, %r26;
	@%p20 bra 	BB33_20;

BB33_21:
	bar.sync 	0;

BB33_22:
	setp.lt.u32	%p21, %r26, 2;
	@%p21 bra 	BB33_27;

	cvt.u32.u64	%r20, %rd11;
	not.b32 	%r12, %r20;

BB33_24:
	shr.u32 	%r14, %r26, 1;
	setp.ge.u32	%p22, %r2, %r14;
	@%p22 bra 	BB33_26;

	add.s32 	%r21, %r26, %r12;
	mul.wide.u32 	%rd74, %r21, 8;
	add.s64 	%rd76, %rd55, %rd74;
	ld.shared.u64 	%rd77, [%rd76];
	ld.shared.u64 	%rd78, [%rd17];
	add.s64 	%rd79, %rd77, %rd78;
	st.shared.u64 	[%rd17], %rd79;

BB33_26:
	bar.sync 	0;
	sub.s32 	%r26, %r26, %r14;
	setp.gt.u32	%p23, %r26, 1;
	@%p23 bra 	BB33_24;

BB33_27:
	setp.ne.s32	%p24, %r2, 0;
	@%p24 bra 	BB33_29;

	cvta.to.global.u64 	%rd80, %rd43;
	shl.b64 	%rd81, %rd3, 3;
	add.s64 	%rd82, %rd80, %rd81;
	ld.shared.u64 	%rd83, [_ZN6thrust6system4cuda6detail4smemE];
	st.global.u64 	[%rd82], %rd83;

BB33_29:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_
.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[88]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<27>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<84>;
	.reg .b64 	%rd<118>;
	// demoted variable
	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEENSI_IS6_EENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata[1024];

	ld.param.u64 	%rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
	ld.param.u64 	%rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
	ld.param.u64 	%rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
	ld.param.u64 	%rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
	ld.param.u64 	%rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
	ld.param.f32 	%f3, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+16];
	ld.param.u64 	%rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
	ld.param.u64 	%rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
	ld.param.u64 	%rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEENS7_IfEElNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESI_SI_EEEENS0_6detail8internal21uniform_decompositionIlEENSK_IS8_EENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
	cvta.to.global.u64 	%rd117, %rd45;
	bar.sync 	0;
	mov.u32 	%r1, %ctaid.x;
	cvt.u64.u32	%rd4, %r1;
	setp.lt.s64	%p1, %rd4, %rd1;
	@%p1 bra 	BB34_2;
	bra.uni 	BB34_1;

BB34_2:
	mul.lo.s64 	%rd110, %rd4, %rd2;
	add.s64 	%rd111, %rd110, %rd2;
	bra.uni 	BB34_3;

BB34_1:
	sub.s64 	%rd46, %rd4, %rd1;
	mul.lo.s64 	%rd47, %rd46, %rd43;
	mul.lo.s64 	%rd48, %rd2, %rd1;
	add.s64 	%rd110, %rd47, %rd48;
	add.s64 	%rd49, %rd110, %rd43;
	min.s64 	%rd111, %rd49, %rd40;

BB34_3:
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB34_5;

	cvta.to.global.u64 	%rd50, %rd39;
	cvt.u32.u64	%r39, %rd4;
	add.s32 	%r40, %r39, -1;
	mul.wide.u32 	%rd51, %r40, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.u64 	%rd53, [%rd52];
	add.s64 	%rd117, %rd117, %rd53;

BB34_5:
	cvta.to.global.u64 	%rd54, %rd37;
	cvta.to.global.u64 	%rd55, %rd38;
	mov.u64 	%rd113, %rd110;
	add.s64 	%rd56, %rd11, %rd110;
	add.s64 	%rd115, %rd54, %rd56;
	shl.b64 	%rd57, %rd56, 2;
	add.s64 	%rd116, %rd55, %rd57;
	add.s64 	%rd114, %rd110, 256;
	setp.gt.s64	%p3, %rd114, %rd111;
	@%p3 bra 	BB34_26;

	cvt.u32.u64	%r41, %rd11;
	shl.b64 	%rd58, %rd11, 2;
	mov.u64 	%rd59, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEENSI_IS6_EENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd19, %rd59, %rd58;
	add.s32 	%r42, %r2, -64;
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd20, %rd59, %rd60;
	add.s32 	%r43, %r2, -128;
	mul.wide.u32 	%rd61, %r43, 4;
	add.s64 	%rd21, %rd59, %rd61;
	add.s32 	%r44, %r41, -1;
	mul.wide.u32 	%rd62, %r44, 4;
	add.s64 	%rd22, %rd59, %rd62;

BB34_7:
	mov.u64 	%rd112, %rd114;
	mov.u64 	%rd113, %rd112;
	ld.global.f32 	%f2, [%rd116];
	setp.leu.f32	%p4, %f3, %f2;
	selp.u32	%r45, 1, 0, %p4;
	st.shared.u32 	[%rd19], %r45;
	bar.sync 	0;
	ld.shared.u32 	%r81, [%rd19];
	setp.eq.s32	%p5, %r2, 0;
	@%p5 bra 	BB34_9;

	ld.shared.u32 	%r46, [%rd22];
	add.s32 	%r81, %r46, %r81;

BB34_9:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p6, %r2, 2;
	@%p6 bra 	BB34_11;

	add.s32 	%r47, %r2, -2;
	mul.wide.u32 	%rd63, %r47, 4;
	add.s64 	%rd65, %rd59, %rd63;
	ld.shared.u32 	%r48, [%rd65];
	add.s32 	%r81, %r48, %r81;

BB34_11:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB34_13;

	add.s32 	%r49, %r2, -4;
	mul.wide.u32 	%rd66, %r49, 4;
	add.s64 	%rd68, %rd59, %rd66;
	ld.shared.u32 	%r50, [%rd68];
	add.s32 	%r81, %r50, %r81;

BB34_13:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p8, %r2, 8;
	@%p8 bra 	BB34_15;

	add.s32 	%r51, %r2, -8;
	mul.wide.u32 	%rd69, %r51, 4;
	add.s64 	%rd71, %rd59, %rd69;
	ld.shared.u32 	%r52, [%rd71];
	add.s32 	%r81, %r52, %r81;

BB34_15:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p9, %r2, 16;
	@%p9 bra 	BB34_17;

	add.s32 	%r53, %r2, -16;
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd74, %rd59, %rd72;
	ld.shared.u32 	%r54, [%rd74];
	add.s32 	%r81, %r54, %r81;

BB34_17:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p10, %r2, 32;
	@%p10 bra 	BB34_19;

	add.s32 	%r55, %r2, -32;
	mul.wide.u32 	%rd75, %r55, 4;
	add.s64 	%rd77, %rd59, %rd75;
	ld.shared.u32 	%r56, [%rd77];
	add.s32 	%r81, %r56, %r81;

BB34_19:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p11, %r2, 64;
	@%p11 bra 	BB34_21;

	ld.shared.u32 	%r57, [%rd20];
	add.s32 	%r81, %r57, %r81;

BB34_21:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.lt.u32	%p12, %r2, 128;
	@%p12 bra 	BB34_23;

	ld.shared.u32 	%r58, [%rd21];
	add.s32 	%r81, %r58, %r81;

BB34_23:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r81;
	bar.sync 	0;
	setp.gt.f32	%p13, %f3, %f2;
	@%p13 bra 	BB34_25;

	ld.shared.u32 	%r59, [%rd19];
	add.s32 	%r60, %r59, -1;
	cvt.u64.u32	%rd78, %r60;
	add.s64 	%rd79, %rd117, %rd78;
	ld.global.u8 	%rs25, [%rd115];
	st.global.u8 	[%rd79], %rs25;

BB34_25:
	add.s64 	%rd115, %rd115, 256;
	add.s64 	%rd116, %rd116, 1024;
	ld.shared.u32 	%rd80, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEENSI_IS6_EENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata+1020];
	add.s64 	%rd117, %rd117, %rd80;
	bar.sync 	0;
	add.s64 	%rd114, %rd113, 256;
	setp.le.s64	%p14, %rd114, %rd111;
	@%p14 bra 	BB34_7;

BB34_26:
	setp.ge.s64	%p15, %rd113, %rd111;
	@%p15 bra 	BB34_47;

	add.s64 	%rd81, %rd113, %rd11;
	mov.u32 	%r82, 0;
	setp.ge.s64	%p16, %rd81, %rd111;
	@%p16 bra 	BB34_29;

	ld.global.f32 	%f4, [%rd116];
	setp.leu.f32	%p17, %f3, %f4;
	selp.u32	%r82, 1, 0, %p17;

BB34_29:
	shl.b64 	%rd82, %rd11, 2;
	mov.u64 	%rd83, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIhEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEENS5_IfEElNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESG_SG_EEEENS0_6detail8internal21uniform_decompositionIlEENSI_IS6_EENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd36, %rd83, %rd82;
	st.shared.u32 	[%rd36], %r82;
	bar.sync 	0;
	ld.shared.u32 	%r83, [%rd36];
	setp.eq.s32	%p18, %r2, 0;
	@%p18 bra 	BB34_31;

	add.s32 	%r63, %r2, -1;
	mul.wide.u32 	%rd84, %r63, 4;
	add.s64 	%rd86, %rd83, %rd84;
	ld.shared.u32 	%r64, [%rd86];
	add.s32 	%r83, %r64, %r83;

BB34_31:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p19, %r2, 2;
	@%p19 bra 	BB34_33;

	add.s32 	%r65, %r2, -2;
	mul.wide.u32 	%rd87, %r65, 4;
	add.s64 	%rd89, %rd83, %rd87;
	ld.shared.u32 	%r66, [%rd89];
	add.s32 	%r83, %r66, %r83;

BB34_33:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p20, %r2, 4;
	@%p20 bra 	BB34_35;

	add.s32 	%r67, %r2, -4;
	mul.wide.u32 	%rd90, %r67, 4;
	add.s64 	%rd92, %rd83, %rd90;
	ld.shared.u32 	%r68, [%rd92];
	add.s32 	%r83, %r68, %r83;

BB34_35:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p21, %r2, 8;
	@%p21 bra 	BB34_37;

	add.s32 	%r69, %r2, -8;
	mul.wide.u32 	%rd93, %r69, 4;
	add.s64 	%rd95, %rd83, %rd93;
	ld.shared.u32 	%r70, [%rd95];
	add.s32 	%r83, %r70, %r83;

BB34_37:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p22, %r2, 16;
	@%p22 bra 	BB34_39;

	add.s32 	%r71, %r2, -16;
	mul.wide.u32 	%rd96, %r71, 4;
	add.s64 	%rd98, %rd83, %rd96;
	ld.shared.u32 	%r72, [%rd98];
	add.s32 	%r83, %r72, %r83;

BB34_39:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p23, %r2, 32;
	@%p23 bra 	BB34_41;

	add.s32 	%r73, %r2, -32;
	mul.wide.u32 	%rd99, %r73, 4;
	add.s64 	%rd101, %rd83, %rd99;
	ld.shared.u32 	%r74, [%rd101];
	add.s32 	%r83, %r74, %r83;

BB34_41:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p24, %r2, 64;
	@%p24 bra 	BB34_43;

	add.s32 	%r75, %r2, -64;
	mul.wide.u32 	%rd102, %r75, 4;
	add.s64 	%rd104, %rd83, %rd102;
	ld.shared.u32 	%r76, [%rd104];
	add.s32 	%r83, %r76, %r83;

BB34_43:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.lt.u32	%p25, %r2, 128;
	@%p25 bra 	BB34_45;

	add.s32 	%r77, %r2, -128;
	mul.wide.u32 	%rd105, %r77, 4;
	add.s64 	%rd107, %rd83, %rd105;
	ld.shared.u32 	%r78, [%rd107];
	add.s32 	%r83, %r78, %r83;

BB34_45:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	setp.eq.s32	%p26, %r82, 0;
	@%p26 bra 	BB34_47;

	ld.shared.u32 	%r79, [%rd36];
	add.s32 	%r80, %r79, -1;
	cvt.u64.u32	%rd108, %r80;
	add.s64 	%rd109, %rd117, %rd108;
	ld.global.u8 	%rs26, [%rd115];
	st.global.u8 	[%rd109], %rs26;

BB34_47:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_
.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[88]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<25>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<85>;
	.reg .b64 	%rd<119>;
	// demoted variable
	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata[1024];

	ld.param.u64 	%rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
	ld.param.u64 	%rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
	ld.param.u64 	%rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
	ld.param.u64 	%rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
	ld.param.u64 	%rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
	ld.param.f32 	%f3, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+16];
	ld.param.u64 	%rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
	ld.param.u64 	%rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
	ld.param.u64 	%rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
	cvta.to.global.u64 	%rd118, %rd45;
	bar.sync 	0;
	mov.u32 	%r1, %ctaid.x;
	cvt.u64.u32	%rd4, %r1;
	setp.lt.s64	%p1, %rd4, %rd1;
	@%p1 bra 	BB35_2;
	bra.uni 	BB35_1;

BB35_2:
	mul.lo.s64 	%rd111, %rd4, %rd2;
	add.s64 	%rd112, %rd111, %rd2;
	bra.uni 	BB35_3;

BB35_1:
	sub.s64 	%rd46, %rd4, %rd1;
	mul.lo.s64 	%rd47, %rd46, %rd43;
	mul.lo.s64 	%rd48, %rd2, %rd1;
	add.s64 	%rd111, %rd47, %rd48;
	add.s64 	%rd49, %rd111, %rd43;
	min.s64 	%rd112, %rd49, %rd40;

BB35_3:
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB35_5;

	cvta.to.global.u64 	%rd50, %rd39;
	cvt.u32.u64	%r39, %rd4;
	add.s32 	%r40, %r39, -1;
	mul.wide.u32 	%rd51, %r40, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.u64 	%rd53, [%rd52];
	shl.b64 	%rd54, %rd53, 2;
	add.s64 	%rd118, %rd118, %rd54;

BB35_5:
	cvta.to.global.u64 	%rd55, %rd37;
	cvta.to.global.u64 	%rd56, %rd38;
	mov.u64 	%rd114, %rd111;
	add.s64 	%rd57, %rd11, %rd111;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd116, %rd55, %rd58;
	add.s64 	%rd117, %rd56, %rd58;
	add.s64 	%rd115, %rd111, 256;
	setp.gt.s64	%p3, %rd115, %rd112;
	@%p3 bra 	BB35_26;

	cvt.u32.u64	%r41, %rd11;
	shl.b64 	%rd59, %rd11, 2;
	mov.u64 	%rd60, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd19, %rd60, %rd59;
	add.s32 	%r42, %r2, -64;
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd20, %rd60, %rd61;
	add.s32 	%r43, %r2, -128;
	mul.wide.u32 	%rd62, %r43, 4;
	add.s64 	%rd21, %rd60, %rd62;
	add.s32 	%r44, %r41, -1;
	mul.wide.u32 	%rd63, %r44, 4;
	add.s64 	%rd22, %rd60, %rd63;

BB35_7:
	mov.u64 	%rd113, %rd115;
	mov.u64 	%rd114, %rd113;
	ld.global.f32 	%f2, [%rd117];
	setp.gt.f32	%p4, %f3, %f2;
	selp.u32	%r45, 1, 0, %p4;
	st.shared.u32 	[%rd19], %r45;
	bar.sync 	0;
	ld.shared.u32 	%r82, [%rd19];
	setp.eq.s32	%p5, %r2, 0;
	@%p5 bra 	BB35_9;

	ld.shared.u32 	%r46, [%rd22];
	add.s32 	%r82, %r46, %r82;

BB35_9:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p6, %r2, 2;
	@%p6 bra 	BB35_11;

	add.s32 	%r47, %r2, -2;
	mul.wide.u32 	%rd64, %r47, 4;
	add.s64 	%rd66, %rd60, %rd64;
	ld.shared.u32 	%r48, [%rd66];
	add.s32 	%r82, %r48, %r82;

BB35_11:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB35_13;

	add.s32 	%r49, %r2, -4;
	mul.wide.u32 	%rd67, %r49, 4;
	add.s64 	%rd69, %rd60, %rd67;
	ld.shared.u32 	%r50, [%rd69];
	add.s32 	%r82, %r50, %r82;

BB35_13:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p8, %r2, 8;
	@%p8 bra 	BB35_15;

	add.s32 	%r51, %r2, -8;
	mul.wide.u32 	%rd70, %r51, 4;
	add.s64 	%rd72, %rd60, %rd70;
	ld.shared.u32 	%r52, [%rd72];
	add.s32 	%r82, %r52, %r82;

BB35_15:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p9, %r2, 16;
	@%p9 bra 	BB35_17;

	add.s32 	%r53, %r2, -16;
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd75, %rd60, %rd73;
	ld.shared.u32 	%r54, [%rd75];
	add.s32 	%r82, %r54, %r82;

BB35_17:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p10, %r2, 32;
	@%p10 bra 	BB35_19;

	add.s32 	%r55, %r2, -32;
	mul.wide.u32 	%rd76, %r55, 4;
	add.s64 	%rd78, %rd60, %rd76;
	ld.shared.u32 	%r56, [%rd78];
	add.s32 	%r82, %r56, %r82;

BB35_19:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p11, %r2, 64;
	@%p11 bra 	BB35_21;

	ld.shared.u32 	%r57, [%rd20];
	add.s32 	%r82, %r57, %r82;

BB35_21:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p12, %r2, 128;
	@%p12 bra 	BB35_23;

	ld.shared.u32 	%r58, [%rd21];
	add.s32 	%r82, %r58, %r82;

BB35_23:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.leu.f32	%p13, %f3, %f2;
	@%p13 bra 	BB35_25;

	ld.shared.u32 	%r59, [%rd19];
	add.s32 	%r60, %r59, -1;
	mul.wide.u32 	%rd79, %r60, 4;
	add.s64 	%rd80, %rd118, %rd79;
	ld.global.f32 	%f4, [%rd116];
	st.global.f32 	[%rd80], %f4;

BB35_25:
	add.s64 	%rd116, %rd116, 1024;
	add.s64 	%rd117, %rd117, 1024;
	ld.shared.u32 	%r61, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata+1020];
	mul.wide.u32 	%rd81, %r61, 4;
	add.s64 	%rd118, %rd118, %rd81;
	bar.sync 	0;
	add.s64 	%rd115, %rd114, 256;
	setp.le.s64	%p14, %rd115, %rd112;
	@%p14 bra 	BB35_7;

BB35_26:
	setp.ge.s64	%p15, %rd114, %rd112;
	@%p15 bra 	BB35_47;

	add.s64 	%rd82, %rd114, %rd11;
	mov.u32 	%r83, 0;
	setp.ge.s64	%p16, %rd82, %rd112;
	@%p16 bra 	BB35_29;

	ld.global.f32 	%f5, [%rd117];
	setp.gt.f32	%p17, %f3, %f5;
	selp.u32	%r83, 1, 0, %p17;

BB35_29:
	shl.b64 	%rd83, %rd11, 2;
	mov.u64 	%rd84, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralI14checkConditionILb0EfElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd36, %rd84, %rd83;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	ld.shared.u32 	%r84, [%rd36];
	setp.eq.s32	%p18, %r2, 0;
	@%p18 bra 	BB35_31;

	add.s32 	%r64, %r2, -1;
	mul.wide.u32 	%rd85, %r64, 4;
	add.s64 	%rd87, %rd84, %rd85;
	ld.shared.u32 	%r65, [%rd87];
	add.s32 	%r84, %r65, %r84;

BB35_31:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p19, %r2, 2;
	@%p19 bra 	BB35_33;

	add.s32 	%r66, %r2, -2;
	mul.wide.u32 	%rd88, %r66, 4;
	add.s64 	%rd90, %rd84, %rd88;
	ld.shared.u32 	%r67, [%rd90];
	add.s32 	%r84, %r67, %r84;

BB35_33:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p20, %r2, 4;
	@%p20 bra 	BB35_35;

	add.s32 	%r68, %r2, -4;
	mul.wide.u32 	%rd91, %r68, 4;
	add.s64 	%rd93, %rd84, %rd91;
	ld.shared.u32 	%r69, [%rd93];
	add.s32 	%r84, %r69, %r84;

BB35_35:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p21, %r2, 8;
	@%p21 bra 	BB35_37;

	add.s32 	%r70, %r2, -8;
	mul.wide.u32 	%rd94, %r70, 4;
	add.s64 	%rd96, %rd84, %rd94;
	ld.shared.u32 	%r71, [%rd96];
	add.s32 	%r84, %r71, %r84;

BB35_37:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p22, %r2, 16;
	@%p22 bra 	BB35_39;

	add.s32 	%r72, %r2, -16;
	mul.wide.u32 	%rd97, %r72, 4;
	add.s64 	%rd99, %rd84, %rd97;
	ld.shared.u32 	%r73, [%rd99];
	add.s32 	%r84, %r73, %r84;

BB35_39:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p23, %r2, 32;
	@%p23 bra 	BB35_41;

	add.s32 	%r74, %r2, -32;
	mul.wide.u32 	%rd100, %r74, 4;
	add.s64 	%rd102, %rd84, %rd100;
	ld.shared.u32 	%r75, [%rd102];
	add.s32 	%r84, %r75, %r84;

BB35_41:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p24, %r2, 64;
	@%p24 bra 	BB35_43;

	add.s32 	%r76, %r2, -64;
	mul.wide.u32 	%rd103, %r76, 4;
	add.s64 	%rd105, %rd84, %rd103;
	ld.shared.u32 	%r77, [%rd105];
	add.s32 	%r84, %r77, %r84;

BB35_43:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p25, %r2, 128;
	@%p25 bra 	BB35_45;

	add.s32 	%r78, %r2, -128;
	mul.wide.u32 	%rd106, %r78, 4;
	add.s64 	%rd108, %rd84, %rd106;
	ld.shared.u32 	%r79, [%rd108];
	add.s32 	%r84, %r79, %r84;

BB35_45:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.eq.s32	%p26, %r83, 0;
	@%p26 bra 	BB35_47;

	ld.shared.u32 	%r80, [%rd36];
	add.s32 	%r81, %r80, -1;
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd118, %rd109;
	ld.global.f32 	%f6, [%rd116];
	st.global.f32 	[%rd110], %f6;

BB35_47:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_
.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
	.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[88]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<25>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<85>;
	.reg .b64 	%rd<119>;
	// demoted variable
	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata[1024];

	ld.param.u64 	%rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
	ld.param.u64 	%rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
	ld.param.u64 	%rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+48];
	ld.param.u64 	%rd40, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
	ld.param.u64 	%rd39, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+24];
	ld.param.f32 	%f3, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+16];
	ld.param.u64 	%rd38, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
	ld.param.u64 	%rd37, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
	ld.param.u64 	%rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINSA_12unary_negateI14checkConditionILb0EfEEElEES8_lNS_11use_defaultEEENSA_15normal_iteratorINS_7pointerIlNS2_3tagESH_SH_EEEENS0_6detail8internal21uniform_decompositionIlEES8_NS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
	cvta.to.global.u64 	%rd118, %rd45;
	bar.sync 	0;
	mov.u32 	%r1, %ctaid.x;
	cvt.u64.u32	%rd4, %r1;
	setp.lt.s64	%p1, %rd4, %rd1;
	@%p1 bra 	BB36_2;
	bra.uni 	BB36_1;

BB36_2:
	mul.lo.s64 	%rd111, %rd4, %rd2;
	add.s64 	%rd112, %rd111, %rd2;
	bra.uni 	BB36_3;

BB36_1:
	sub.s64 	%rd46, %rd4, %rd1;
	mul.lo.s64 	%rd47, %rd46, %rd43;
	mul.lo.s64 	%rd48, %rd2, %rd1;
	add.s64 	%rd111, %rd47, %rd48;
	add.s64 	%rd49, %rd111, %rd43;
	min.s64 	%rd112, %rd49, %rd40;

BB36_3:
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32	%rd11, %r2;
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB36_5;

	cvta.to.global.u64 	%rd50, %rd39;
	cvt.u32.u64	%r39, %rd4;
	add.s32 	%r40, %r39, -1;
	mul.wide.u32 	%rd51, %r40, 8;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.u64 	%rd53, [%rd52];
	shl.b64 	%rd54, %rd53, 2;
	add.s64 	%rd118, %rd118, %rd54;

BB36_5:
	cvta.to.global.u64 	%rd55, %rd37;
	cvta.to.global.u64 	%rd56, %rd38;
	mov.u64 	%rd114, %rd111;
	add.s64 	%rd57, %rd11, %rd111;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd116, %rd55, %rd58;
	add.s64 	%rd117, %rd56, %rd58;
	add.s64 	%rd115, %rd111, 256;
	setp.gt.s64	%p3, %rd115, %rd112;
	@%p3 bra 	BB36_26;

	cvt.u32.u64	%r41, %rd11;
	shl.b64 	%rd59, %rd11, 2;
	mov.u64 	%rd60, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd19, %rd60, %rd59;
	add.s32 	%r42, %r2, -64;
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd20, %rd60, %rd61;
	add.s32 	%r43, %r2, -128;
	mul.wide.u32 	%rd62, %r43, 4;
	add.s64 	%rd21, %rd60, %rd62;
	add.s32 	%r44, %r41, -1;
	mul.wide.u32 	%rd63, %r44, 4;
	add.s64 	%rd22, %rd60, %rd63;

BB36_7:
	mov.u64 	%rd113, %rd115;
	mov.u64 	%rd114, %rd113;
	ld.global.f32 	%f2, [%rd117];
	setp.leu.f32	%p4, %f3, %f2;
	selp.u32	%r45, 1, 0, %p4;
	st.shared.u32 	[%rd19], %r45;
	bar.sync 	0;
	ld.shared.u32 	%r82, [%rd19];
	setp.eq.s32	%p5, %r2, 0;
	@%p5 bra 	BB36_9;

	ld.shared.u32 	%r46, [%rd22];
	add.s32 	%r82, %r46, %r82;

BB36_9:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p6, %r2, 2;
	@%p6 bra 	BB36_11;

	add.s32 	%r47, %r2, -2;
	mul.wide.u32 	%rd64, %r47, 4;
	add.s64 	%rd66, %rd60, %rd64;
	ld.shared.u32 	%r48, [%rd66];
	add.s32 	%r82, %r48, %r82;

BB36_11:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p7, %r2, 4;
	@%p7 bra 	BB36_13;

	add.s32 	%r49, %r2, -4;
	mul.wide.u32 	%rd67, %r49, 4;
	add.s64 	%rd69, %rd60, %rd67;
	ld.shared.u32 	%r50, [%rd69];
	add.s32 	%r82, %r50, %r82;

BB36_13:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p8, %r2, 8;
	@%p8 bra 	BB36_15;

	add.s32 	%r51, %r2, -8;
	mul.wide.u32 	%rd70, %r51, 4;
	add.s64 	%rd72, %rd60, %rd70;
	ld.shared.u32 	%r52, [%rd72];
	add.s32 	%r82, %r52, %r82;

BB36_15:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p9, %r2, 16;
	@%p9 bra 	BB36_17;

	add.s32 	%r53, %r2, -16;
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd75, %rd60, %rd73;
	ld.shared.u32 	%r54, [%rd75];
	add.s32 	%r82, %r54, %r82;

BB36_17:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p10, %r2, 32;
	@%p10 bra 	BB36_19;

	add.s32 	%r55, %r2, -32;
	mul.wide.u32 	%rd76, %r55, 4;
	add.s64 	%rd78, %rd60, %rd76;
	ld.shared.u32 	%r56, [%rd78];
	add.s32 	%r82, %r56, %r82;

BB36_19:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p11, %r2, 64;
	@%p11 bra 	BB36_21;

	ld.shared.u32 	%r57, [%rd20];
	add.s32 	%r82, %r57, %r82;

BB36_21:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.lt.u32	%p12, %r2, 128;
	@%p12 bra 	BB36_23;

	ld.shared.u32 	%r58, [%rd21];
	add.s32 	%r82, %r58, %r82;

BB36_23:
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r82;
	bar.sync 	0;
	setp.gt.f32	%p13, %f3, %f2;
	@%p13 bra 	BB36_25;

	ld.shared.u32 	%r59, [%rd19];
	add.s32 	%r60, %r59, -1;
	mul.wide.u32 	%rd79, %r60, 4;
	add.s64 	%rd80, %rd118, %rd79;
	ld.global.f32 	%f4, [%rd116];
	st.global.f32 	[%rd80], %f4;

BB36_25:
	add.s64 	%rd116, %rd116, 1024;
	add.s64 	%rd117, %rd117, 1024;
	ld.shared.u32 	%r61, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata+1020];
	mul.wide.u32 	%rd81, %r61, 4;
	add.s64 	%rd118, %rd118, %rd81;
	bar.sync 	0;
	add.s64 	%rd115, %rd114, 256;
	setp.le.s64	%p14, %rd115, %rd112;
	@%p14 bra 	BB36_7;

BB36_26:
	setp.ge.s64	%p15, %rd114, %rd112;
	@%p15 bra 	BB36_47;

	add.s64 	%rd82, %rd114, %rd11;
	mov.u32 	%r83, 0;
	setp.ge.s64	%p16, %rd82, %rd112;
	@%p16 bra 	BB36_29;

	ld.global.f32 	%f5, [%rd117];
	setp.leu.f32	%p17, %f3, %f5;
	selp.u32	%r83, 1, 0, %p17;

BB36_29:
	shl.b64 	%rd83, %rd11, 2;
	mov.u64 	%rd84, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_10device_ptrIfEENS_18transform_iteratorINS_6detail21predicate_to_integralINS8_12unary_negateI14checkConditionILb0EfEEElEES6_lNS_11use_defaultEEENS8_15normal_iteratorINS_7pointerIlNS2_3tagESF_SF_EEEENS0_6detail8internal21uniform_decompositionIlEES6_NS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_101761_43_non_const_sdata;
	add.s64 	%rd36, %rd84, %rd83;
	st.shared.u32 	[%rd36], %r83;
	bar.sync 	0;
	ld.shared.u32 	%r84, [%rd36];
	setp.eq.s32	%p18, %r2, 0;
	@%p18 bra 	BB36_31;

	add.s32 	%r64, %r2, -1;
	mul.wide.u32 	%rd85, %r64, 4;
	add.s64 	%rd87, %rd84, %rd85;
	ld.shared.u32 	%r65, [%rd87];
	add.s32 	%r84, %r65, %r84;

BB36_31:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p19, %r2, 2;
	@%p19 bra 	BB36_33;

	add.s32 	%r66, %r2, -2;
	mul.wide.u32 	%rd88, %r66, 4;
	add.s64 	%rd90, %rd84, %rd88;
	ld.shared.u32 	%r67, [%rd90];
	add.s32 	%r84, %r67, %r84;

BB36_33:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p20, %r2, 4;
	@%p20 bra 	BB36_35;

	add.s32 	%r68, %r2, -4;
	mul.wide.u32 	%rd91, %r68, 4;
	add.s64 	%rd93, %rd84, %rd91;
	ld.shared.u32 	%r69, [%rd93];
	add.s32 	%r84, %r69, %r84;

BB36_35:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p21, %r2, 8;
	@%p21 bra 	BB36_37;

	add.s32 	%r70, %r2, -8;
	mul.wide.u32 	%rd94, %r70, 4;
	add.s64 	%rd96, %rd84, %rd94;
	ld.shared.u32 	%r71, [%rd96];
	add.s32 	%r84, %r71, %r84;

BB36_37:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p22, %r2, 16;
	@%p22 bra 	BB36_39;

	add.s32 	%r72, %r2, -16;
	mul.wide.u32 	%rd97, %r72, 4;
	add.s64 	%rd99, %rd84, %rd97;
	ld.shared.u32 	%r73, [%rd99];
	add.s32 	%r84, %r73, %r84;

BB36_39:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p23, %r2, 32;
	@%p23 bra 	BB36_41;

	add.s32 	%r74, %r2, -32;
	mul.wide.u32 	%rd100, %r74, 4;
	add.s64 	%rd102, %rd84, %rd100;
	ld.shared.u32 	%r75, [%rd102];
	add.s32 	%r84, %r75, %r84;

BB36_41:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p24, %r2, 64;
	@%p24 bra 	BB36_43;

	add.s32 	%r76, %r2, -64;
	mul.wide.u32 	%rd103, %r76, 4;
	add.s64 	%rd105, %rd84, %rd103;
	ld.shared.u32 	%r77, [%rd105];
	add.s32 	%r84, %r77, %r84;

BB36_43:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.lt.u32	%p25, %r2, 128;
	@%p25 bra 	BB36_45;

	add.s32 	%r78, %r2, -128;
	mul.wide.u32 	%rd106, %r78, 4;
	add.s64 	%rd108, %rd84, %rd106;
	ld.shared.u32 	%r79, [%rd108];
	add.s32 	%r84, %r79, %r84;

BB36_45:
	bar.sync 	0;
	st.shared.u32 	[%rd36], %r84;
	bar.sync 	0;
	setp.eq.s32	%p26, %r83, 0;
	@%p26 bra 	BB36_47;

	ld.shared.u32 	%r80, [%rd36];
	add.s32 	%r81, %r80, -1;
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd118, %rd109;
	ld.global.f32 	%f6, [%rd116];
	st.global.f32 	[%rd110], %f6;

BB36_47:
	ret;
}

	// .globl	_ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv
.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



	ret;
}

	// .globl	_ZN3cub11EmptyKernelIvEEvv
.visible .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



	ret;
}


