<def f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='249' ll='251' type='void llvm::TargetSubtargetInfo::getPostRAMutations(std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt; &amp; Mutations) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='247'>// Provide an ordered list of schedule DAG mutations for the post-RA
  // scheduler.</doc>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='216' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDListC1ERN4llvm15MachineFunctionERNS1_15MachineLoopInfoEPNS1_9AAResultsERKNS1_17RegisterClassInfoENS1_19TargetSubtar9815517'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='956' c='_ZNK4llvm12GCNSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='446' c='_ZNK4llvm16HexagonSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86Subtarget.cpp' l='345' c='_ZNK4llvm12X86Subtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE'/>
