module register_file #(
	parameter d_width = 32,
	parameter a_width = 5
)
(	
	input [d_width -1 : 0] data_in,
	input [a_width -1 : 0] w_addr,
	input [a_width -1 : 0] r_addr1,
	input [a_width -1 : 0] r_addr2,
	input clk, we, rst_n,
	
	output reg [d_width -1 : 0] data_out1,
	output reg [d_width -1 : 0] data_out2
);

reg [d_width -1 : 0] mem [0:31];

	always @(posedge clk or negedge rst_n) begin
		mem[0] = 32'd0;
		if(~rst_n) 
			data_out1 = 32'd0;
			data_out2 = 32'd0;
		else 
			if(we) 
				mem[w_addr] = data_in;
	end
	
	assign data_out1 = mem[r_addr1];
	assign data_out2 = mem[r_addr2];
	
	endmodule