<div id="pfdf" class="pf w0 h0" data-page-no="df"><div class="pc pcdf w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgdf.png"/><div class="t m0 x4 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">SMC_STOPCTRL field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">clocks are gated allowing peripherals running on bus clock to remain fully functional. In PSTOP1, both</div><div class="t m0 x83 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">system and bus clocks are gated.</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>STOP - Normal Stop mode</div><div class="t m0 x83 h7 y13da ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>PSTOP1 - Partial Stop with both system and bus clocks disabled</div><div class="t m0 x83 h7 y13db ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>PSTOP2 - Partial Stop with system clock disabled and bus clock enabled</div><div class="t m0 x83 h7 y13dc ff2 fs4 fc0 sc0 ls0 ws262">11 Reserved</div><div class="t m0 x97 h7 y13dd ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x60 h7 y13de ff2 fs4 fc0 sc0 ls0">PORPO</div><div class="t m0 x83 h7 y13dd ff2 fs4 fc0 sc0 ls0 ws0">POR Power Option</div><div class="t m0 x83 h7 y13df ff2 fs4 fc0 sc0 ls0 ws0">This bit controls whether the POR detect circuit is enabled in VLLS0 mode.</div><div class="t m0 x83 h7 y13e0 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>POR detect circuit is enabled in VLLS0</div><div class="t m0 x83 h7 y13e1 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>POR detect circuit is disabled in VLLS0</div><div class="t m0 x97 h7 y13e2 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x91 h7 y13e3 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y13e2 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y13e3 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y13e4 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x91 h7 y13e5 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y13e4 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y13e5 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y13e6 ff2 fs4 fc0 sc0 ls0">2â€“0</div><div class="t m0 x117 h7 y13e7 ff2 fs4 fc0 sc0 ls0">VLLSM</div><div class="t m0 x83 h7 y13e6 ff2 fs4 fc0 sc0 ls0 ws0">VLLS Mode Control.</div><div class="t m0 x83 h7 y13e8 ff2 fs4 fc0 sc0 ls0 ws0">This field controls which VLLS sub-mode to enter if STOPM=VLLS.</div><div class="t m0 x83 h7 y13e9 ff2 fs4 fc0 sc0 ls0 ws27a">000 VLLS0</div><div class="t m0 x83 h7 y13ea ff2 fs4 fc0 sc0 ls0 ws27a">001 VLLS1</div><div class="t m0 x83 h7 y13eb ff2 fs4 fc0 sc0 ls0 ws27a">010 <span class="v18">Reserved</span></div><div class="t m0 x83 h7 y13ec ff2 fs4 fc0 sc0 ls0 ws27a">011 VLLS3</div><div class="t m0 x83 h7 y13ed ff2 fs4 fc0 sc0 ls0 ws27a">100 Reserved</div><div class="t m0 x83 h7 y13ee ff2 fs4 fc0 sc0 ls0 ws27a">101 Reserved</div><div class="t m0 x83 h7 y13ef ff2 fs4 fc0 sc0 ls0 ws27a">110 Reserved</div><div class="t m0 x83 h7 y13f0 ff2 fs4 fc0 sc0 ls0 ws27a">111 Reserved</div><div class="t m0 x9 h1b y13f1 ff1 fsc fc0 sc0 ls0 ws0">13.3.4<span class="_ _b"> </span>Power Mode Status register (SMC_PMSTAT)</div><div class="t m0 x9 hf y13f2 ff3 fs5 fc0 sc0 ls0 ws0">PMSTAT is a read-only, one-hot register which indicates the current power mode of the</div><div class="t m0 x9 hf y13f3 ff3 fs5 fc0 sc0 ls0">system.</div><div class="t m0 x10e h8 y13f4 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y13f5 ff3 fs5 fc0 sc0 ls0 ws0">This register is reset on Chip POR not VLLS and by reset types</div><div class="t m0 x3e hf y13f6 ff3 fs5 fc0 sc0 ls0 ws0">that trigger Chip POR not VLLS. It is unaffected by reset types</div><div class="t m0 x3e hf y13f7 ff3 fs5 fc0 sc0 ls0 ws0">that do not trigger Chip POR not VLLS. See the Reset section</div><div class="t m0 x3e hf y13f8 ff3 fs5 fc0 sc0 ls0 ws0">details for more information.</div><div class="t m0 xa4 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 13 System Mode Controller (SMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>223</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
