#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec 24 15:30:06 2023
# Process ID: 1888
# Current directory: D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.runs/synth_1
# Command line: vivado.exe -log bluex_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bluex_wrapper.tcl
# Log file: D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.runs/synth_1/bluex_wrapper.vds
# Journal file: D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.runs/synth_1\vivado.jou
# Running On: DESKTOP-50PL36L, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
source bluex_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyWorks/Programs/Verilog/vivado/ipr/ip_repo/bluex'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyWorks/Programs/Verilog/vivado/bluex/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/XILINX/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/utils_1/imports/synth_1/PC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/utils_1/imports/synth_1/PC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top bluex_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1828
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.078 ; gain = 440.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bluex_wrapper' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/hdl/bluex_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bluex' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/synth/bluex.v:13]
INFO: [Synth 8-6157] synthesizing module 'bluex_PC_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_PC_0_0/synth/bluex_PC_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_PC_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_PC_0_0/synth/bluex_PC_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_alu_ex_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_alu_ex_0_0/synth/bluex_alu_ex_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'alu_ex' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/alu_ex.v:4]
INFO: [Synth 8-226] default block is never used [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/alu_ex.v:104]
INFO: [Synth 8-6155] done synthesizing module 'alu_ex' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/alu_ex.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_alu_ex_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_alu_ex_0_0/synth/bluex_alu_ex_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_aux_id_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_aux_id_0_0/synth/bluex_aux_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'aux_id' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/aux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'aux_id' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/aux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_aux_id_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_aux_id_0_0/synth/bluex_aux_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_controller_id_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_controller_id_0_0/synth/bluex_controller_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'controller_id' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/controller_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'controller_id' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/controller_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_controller_id_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_controller_id_0_0/synth/bluex_controller_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_demux_id_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_demux_id_0_0/synth/bluex_demux_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'demux_id' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/demux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'demux_id' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/demux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_demux_id_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_demux_id_0_0/synth/bluex_demux_id_0_0.v:53]
WARNING: [Synth 8-7071] port 'op' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/synth/bluex.v:199]
WARNING: [Synth 8-7071] port 'shamt' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/synth/bluex.v:199]
WARNING: [Synth 8-7071] port 'rfunct' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/synth/bluex.v:199]
WARNING: [Synth 8-7071] port 'addr' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/synth/bluex.v:199]
WARNING: [Synth 8-7023] instance 'demux_id_0' of module 'bluex_demux_id_0_0' has 17 connections declared, but only 13 given [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/synth/bluex.v:199]
INFO: [Synth 8-6157] synthesizing module 'bluex_redirection_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_redirection_0_0/synth/bluex_redirection_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'redirection' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/redirection.v:4]
INFO: [Synth 8-6155] done synthesizing module 'redirection' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/redirection.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_redirection_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_redirection_0_0/synth/bluex_redirection_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_reg_heap_id_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_reg_heap_id_0_0/synth/bluex_reg_heap_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_heap_id' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/reg_heap_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'reg_heap_id' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/reg_heap_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_reg_heap_id_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_reg_heap_id_0_0/synth/bluex_reg_heap_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_reg_wb_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_reg_wb_0_0/synth/bluex_reg_wb_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_wb' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/reg_wb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'reg_wb' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/reg_wb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_reg_wb_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_reg_wb_0_0/synth/bluex_reg_wb_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_util_vector_logic_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_0_0/synth/bluex_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ipshared/5e7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ipshared/5e7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bluex_util_vector_logic_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_0_0/synth/bluex_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_util_vector_logic_1_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_1_0/synth/bluex_util_vector_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic__parameterized0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ipshared/5e7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic__parameterized0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ipshared/5e7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bluex_util_vector_logic_1_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_1_0/synth/bluex_util_vector_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_util_vector_logic_0_1' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_0_1/synth/bluex_util_vector_logic_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bluex_util_vector_logic_0_1' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_util_vector_logic_0_1/synth/bluex_util_vector_logic_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_wrapper_mem_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_wrapper_mem_0_0/synth/bluex_wrapper_mem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'wrapper_mem' [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/wrapper_mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_mem' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/wrapper_mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_wrapper_mem_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/ip/bluex_wrapper_mem_0_0/synth/bluex_wrapper_mem_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bluex' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/synth/bluex.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bluex_wrapper' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.gen/sources_1/bd/bluex/hdl/bluex_wrapper.v:13]
WARNING: [Synth 8-3848] Net wr_en_o in module/entity reg_heap_id does not have driver. [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/sources_1/new/reg_heap_id.v:19]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_3_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_o in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_t in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[31] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[30] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[29] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[28] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[27] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[26] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[25] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[24] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[23] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[22] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[21] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[20] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[19] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[18] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[17] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[16] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[15] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[14] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[13] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[12] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[11] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[10] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[9] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[8] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[7] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[6] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[5] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[4] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[3] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[2] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[1] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[0] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port flush in module alu_ex is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1459.797 ; gain = 555.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1459.797 ; gain = 555.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1459.797 ; gain = 555.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1459.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/constrs_1/new/timing_constrain.xdc]
Finished Parsing XDC File [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.srcs/constrs_1/new/timing_constrain.xdc]
Parsing XDC File [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1558.852 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1558.852 ; gain = 654.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1558.852 ; gain = 654.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/reg_wb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/redirection_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/demux_id_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/controller_id_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/aux_id_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/alu_ex_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/reg_heap_id_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/PC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/wrapper_mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bluex_i/util_vector_logic_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1558.852 ; gain = 654.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1558.852 ; gain = 654.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 40    
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	  13 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	  25 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wr_en_o in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_t in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[31] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[30] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[29] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[28] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[27] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[26] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[25] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[24] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[23] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[22] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[21] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[20] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[19] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[18] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[17] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[16] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[15] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[14] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[13] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[12] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[11] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[10] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[9] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[8] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[7] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[6] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[5] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[4] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[3] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[2] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[1] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[0] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port flush in module bluex_alu_ex_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1558.852 ; gain = 654.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1558.852 ; gain = 654.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1590.465 ; gain = 686.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1590.465 ; gain = 686.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1591.312 ; gain = 687.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1591.312 ; gain = 687.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.312 ; gain = 687.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.312 ; gain = 687.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.312 ; gain = 687.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.312 ; gain = 687.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |    15|
|4     |LUT2   |    72|
|5     |LUT3   |   118|
|6     |LUT4   |    89|
|7     |LUT5   |   265|
|8     |LUT6   |  1037|
|9     |MUXF7  |   384|
|10    |FDCE   |  1375|
|11    |FDPE   |     1|
|12    |IBUF   |    68|
|13    |OBUF   |   140|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.312 ; gain = 687.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1591.312 ; gain = 587.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1591.312 ; gain = 687.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1603.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1607.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6888c14a
INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1607.094 ; gain = 1121.496
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1607.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MyWorks/Programs/Verilog/vivado/bluex/bluex.runs/synth_1/bluex_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bluex_wrapper_utilization_synth.rpt -pb bluex_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 24 15:30:58 2023...
