Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5f3de8ad2375421cb257d45382debb2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot System_behav xil_defaultlib.System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture logic of entity xil_defaultlib.i2c_master [\i2c_master(input_clk=125000000,...]
Compiling architecture user_logic of entity xil_defaultlib.LCD_Transmitter [lcd_transmitter_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(counter_size=8)\]
Compiling architecture logic of entity xil_defaultlib.ps2_keyboard [ps2_keyboard_default]
Compiling architecture behavior of entity xil_defaultlib.ps2_keyboard_to_ascii [\ps2_keyboard_to_ascii(clk_freq=...]
Compiling architecture logic of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_user [uart_user_default]
Compiling architecture behavioral of entity xil_defaultlib.system
Built simulation snapshot System_behav
