[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/testexample_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_D$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_D$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_M.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_M.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Hello.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Hello.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_D$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_D$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	FIR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/FIR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/ALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_D$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_D$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_M$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_M$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/RegFile$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_W.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_W.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_E$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_E$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	FIR$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/FIR$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_PC$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_PC$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_M$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_M$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/SRAM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_W$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_W$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Decoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_M$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_M$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/SRAM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_W$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_W$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	FIR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/FIR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	OpcodeFunc7Funct3Defition$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/OpcodeFunc7Funct3Defition$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Decoder$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_D.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_D.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Hello$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Hello$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Decoder$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	OpcodeFunc7Funct3Defition.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/OpcodeFunc7Funct3Defition.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_E$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_E$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Decoder$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	FIR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/FIR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Hello$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Hello$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_PC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_PC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Hello$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Hello$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_PC$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_PC$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/RegFile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SRAM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/SRAM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SRAM$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/SRAM$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_E.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_E.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_W$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_W$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Reg_E$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/bobby/Desktop/RV32I_PipelineCPU_Chisel/ChiselTest/TestExample/target/scala-2.12/classes/Reg_E$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
