<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 3.7.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"jonathan1214.github.io","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="刷了一天 hdlbits 了，放几道时序逻辑电路设计的题上来，对于现在的我来说，这些问题都算不得难了，因为电路都很简单，只是要用 Verilog 实现，但真正要设计电路的问题对我而言就相对困难了，比如文中的 Dualedge，难在电路设计，而不是 Verilog 实现，后者纯粹是个体力活，比如 Count clock，需要加油啊。">
<meta name="keywords" content="FPGA,verilog">
<meta property="og:type" content="article">
<meta property="og:title" content="『HDLbits』时序逻辑之 FF 和 Counter">
<meta property="og:url" content="https://jonathan1214.github.io/2021/01/hdlbits-sequantial-logic-ff-and-counter/index.html">
<meta property="og:site_name" content="dsfds&#39; blog">
<meta property="og:description" content="刷了一天 hdlbits 了，放几道时序逻辑电路设计的题上来，对于现在的我来说，这些问题都算不得难了，因为电路都很简单，只是要用 Verilog 实现，但真正要设计电路的问题对我而言就相对困难了，比如文中的 Dualedge，难在电路设计，而不是 Verilog 实现，后者纯粹是个体力活，比如 Count clock，需要加油啊。">
<meta property="og:locale" content="zh-CN">
<meta property="og:image" content="https://jonathan1214.github.io/2021/01/hdlbits-sequantial-logic-ff-and-counter/image-20210130143822445.png">
<meta property="og:image" content="https://jonathan1214.github.io/2021/01/hdlbits-sequantial-logic-ff-and-counter/image-20210130150619632.png">
<meta property="og:image" content="https://jonathan1214.github.io/2021/01/hdlbits-sequantial-logic-ff-and-counter/image-20210130204152683.png">
<meta property="og:updated_time" content="2021-10-17T02:26:55.062Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="『HDLbits』时序逻辑之 FF 和 Counter">
<meta name="twitter:description" content="刷了一天 hdlbits 了，放几道时序逻辑电路设计的题上来，对于现在的我来说，这些问题都算不得难了，因为电路都很简单，只是要用 Verilog 实现，但真正要设计电路的问题对我而言就相对困难了，比如文中的 Dualedge，难在电路设计，而不是 Verilog 实现，后者纯粹是个体力活，比如 Count clock，需要加油啊。">
<meta name="twitter:image" content="https://jonathan1214.github.io/2021/01/hdlbits-sequantial-logic-ff-and-counter/image-20210130143822445.png">

<link rel="canonical" href="https://jonathan1214.github.io/2021/01/hdlbits-sequantial-logic-ff-and-counter/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>『HDLbits』时序逻辑之 FF 和 Counter | dsfds' blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">dsfds' blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">学海无涯，回头是岸</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://jonathan1214.github.io/2021/01/hdlbits-sequantial-logic-ff-and-counter/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="dsfds">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="dsfds' blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          『HDLbits』时序逻辑之 FF 和 Counter
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-01-30 14:06:01" itemprop="dateCreated datePublished" datetime="2021-01-30T14:06:01+08:00">2021-01-30</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-10-17 10:26:55" itemprop="dateModified" datetime="2021-10-17T10:26:55+08:00">2021-10-17</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/学习/" itemprop="url" rel="index"><span itemprop="name">学习</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine：</span>
    
    <a title="valine" href="/2021/01/hdlbits-sequantial-logic-ff-and-counter/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2021/01/hdlbits-sequantial-logic-ff-and-counter/" itemprop="commentCount"></span>
    </a>
  </span>
  
  

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>刷了一天 hdlbits 了，放几道时序逻辑电路设计的题上来，对于现在的我来说，这些问题都算不得难了，因为电路都很简单，只是要用 Verilog 实现，但真正要设计电路的问题对我而言就相对困难了，比如文中的 <a href="#Dualedge">Dualedge</a>，难在电路设计，而不是 Verilog 实现，后者纯粹是个体力活，比如 <a href="#Count-clock">Count clock</a>，需要加油啊。</p>
<a id="more"></a>
<h2 id="Edgecapture"><a href="#Edgecapture" class="headerlink" title="Edgecapture"></a>Edgecapture</h2><p>原文链接：<a href="https://hdlbits.01xz.net/wiki/Edgecapture" target="_blank" rel="noopener">Edgecapture</a>。</p>
<p>For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. “Capture” means that the output will remain 1 until the register is reset (synchronous reset).</p>
<p>Each output bit behaves like a SR flip-flop: The output bit should be set (to 1) the cycle after a 1 to 0 transition occurs. The output bit should be reset (to 0) at the positive clock edge when reset is high. If both of the above events occur at the same time, reset has precedence. In the last 4 cycles of the example waveform below, the ‘reset’ event occurs one cycle earlier than the ‘set’ event, so there is no conflict here.</p>
<p>In the example waveform below, reset, in[1] and out[1] are shown again separately for clarity.</p>
<p>保持先前为 1 的状态，最好的办法莫过于使用<code>与AND</code>了，如 <code>out &lt;= out | (reg_in &amp; (~in))</code> 简单一句就完成抓取下降沿的任务，同理易知抓取上升沿即 <code>out &lt;= out | ((~reg_in) &amp; in)</code>。</p>
 <img src="/2021/01/hdlbits-sequantial-logic-ff-and-counter/image-20210130143822445.png">
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] reg_in;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        reg_in &lt;= in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> ( reset )</span><br><span class="line">            out &lt;= <span class="number">32'd0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            out &lt;= out | (reg_in &amp; (~in));</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Dualedge"><a href="#Dualedge" class="headerlink" title="Dualedge"></a>Dualedge</h2><p>原文链接：<a href="https://hdlbits.01xz.net/wiki/Dualedge" target="_blank" rel="noopener">Dualedge</a>。</p>
<p>果然，碰到真正的时序电路设计问题我就直接懵了。下面的答案是在网上抄的，实在是惭愧。</p>
<p>You’re familiar with flip-flops that are triggered on the positive edge of the clock, or negative edge of the clock. A dual-edge triggered flip-flop is triggered on both edges of the clock. However, FPGAs don’t have dual-edge triggered flip-flops, and <code>always @(posedge clk or negedge clk)</code> is not accepted as a legal sensitivity list.</p>
<p>Build a circuit that functionally behaves like a dual-edge triggered flip-flop:</p>
 <img src="/2021/01/hdlbits-sequantial-logic-ff-and-counter/image-20210130150619632.png">
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> q_d1;</span><br><span class="line">    <span class="keyword">reg</span> q_d2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        q_d1 &lt;= d ^ q_d2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">negedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        q_d2 &lt;= d ^ q_d1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> q = q_d1 ^ q_d2;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="Exams-ece241-2014-q7a"><a href="#Exams-ece241-2014-q7a" class="headerlink" title="Exams/ece241 2014 q7a"></a>Exams/ece241 2014 q7a</h2><p>原文链接：<a href="https://hdlbits.01xz.net/wiki/Exams/ece241_2014_q7a" target="_blank" rel="noopener">Exams/ece241 2014 q7a</a>。</p>
<p>正确理解全部的需求，否则会有意想不到的BUG。</p>
<p>Design a 1-12 counter with the following inputs and outputs:</p>
<ul>
<li><strong>Reset</strong> Synchronous active-high reset that forces the counter to 1</li>
<li><strong>Enable</strong> Set high for the counter to run</li>
<li><strong>Clk</strong> Positive edge-triggered clock input</li>
<li><strong>Q[3:0]</strong> The output of the counter</li>
<li><strong>c_enable, c_load, c_d[3:0]</strong> Control signals going to the provided 4-bit counter, so correct operation can be verified.</li>
</ul>
<p>You have the following components available:</p>
<ul>
<li>the 4-bit binary counter (<strong>count4</strong>) below, which has Enable and synchronous parallel-load inputs (load has higher priority than enable). The <strong>count4</strong> module is provided to you. Instantiate it in your circuit.</li>
<li>logic gates</li>
</ul>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">module count4(</span><br><span class="line">    input clk,</span><br><span class="line">    input enable,</span><br><span class="line">    input load,</span><br><span class="line">    input [3:0] d,</span><br><span class="line">    output reg [3:0] Q</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<p>The <strong>c_enable</strong>, <strong>c_load</strong>, and <strong>c_d</strong> outputs are the signals that go to the internal counter’s <strong>enable</strong>, <strong>load</strong>, and <strong>d</strong> inputs, respectively. Their purpose is to allow these signals to be checked for correctness.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> enable,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] Q,</span><br><span class="line">    <span class="keyword">output</span> c_enable,</span><br><span class="line">    <span class="keyword">output</span> c_load,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] c_d</span><br><span class="line">); <span class="comment">//</span></span><br><span class="line">    </span><br><span class="line">    count4 the_counter (clk, c_enable, c_load, c_d, Q );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> c_d = <span class="number">4'd1</span>;</span><br><span class="line">    <span class="keyword">assign</span> c_enable = enable;</span><br><span class="line">    <span class="keyword">assign</span> c_load = reset | (Q == <span class="number">4'd12</span> &amp;&amp; enable);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>注意最后一条 assign 语句，<code>Q == 4&#39;d12 &amp;&amp; enable</code>，如果不测试，很容易忘记加 <code>enable</code> 条件，产生意想不到的 错误，我自己在测试的时候怎么才能发现这样的问题呢？hdlbits 上的 checker 是怎么做的，我很想知道。</p>
<h2 id="Count-clock"><a href="#Count-clock" class="headerlink" title="Count clock"></a>Count clock</h2><p>原文地址：<a href="https://hdlbits.01xz.net/wiki/Count_clock" target="_blank" rel="noopener">Count clock</a></p>
<p>Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running <code>clk</code>, with a pulse on <code>ena</code> whenever your clock should increment (i.e., once per second).</p>
<p><code>reset</code> resets the clock to 12:00 AM. <code>pm</code> is 0 for AM and 1 for PM. <code>hh</code>, <code>mm</code>, and <code>ss</code> are two <strong>BCD</strong> (Binary-Coded Decimal) digits each for hours (01-12), minutes (00-59), and seconds (00-59). Reset has higher priority than enable, and can occur even when not enabled.</p>
<p>The following timing diagram shows the rollover behaviour from <code>11:59:59 AM</code> to <code>12:00:00 PM</code> and the synchronous reset and enable behaviour.</p>
 <img src="/2021/01/hdlbits-sequantial-logic-ff-and-counter/image-20210130204152683.png">
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> ena,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> pm,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] hh,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mm,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] ss); </span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> ena_mm = (ss == <span class="number">8'h59</span>) &amp; ena;</span><br><span class="line">    <span class="keyword">wire</span> ena_hh = ena &amp; (ss == <span class="number">8'h59</span>) &amp; (mm == <span class="number">8'h59</span>);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// ss</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> ( reset )</span><br><span class="line">            ss &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ( ena ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> ( ss == <span class="number">8'h59</span> )</span><br><span class="line">            	ss &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> ( ss[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4'd9</span> &amp;&amp; ss[<span class="number">7</span>:<span class="number">4</span>] != <span class="number">4'd5</span> )</span><br><span class="line">                ss &lt;= &#123;ss[<span class="number">7</span>:<span class="number">4</span>]+<span class="number">1'b1</span>, <span class="number">4'd0</span>&#125;;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                ss[<span class="number">3</span>:<span class="number">0</span>] &lt;= ss[<span class="number">3</span>:<span class="number">0</span>] + <span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">    <span class="comment">// mm</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> ( reset )</span><br><span class="line">            mm &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ( ena_mm ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> ( mm == <span class="number">8'h59</span> )</span><br><span class="line">                mm &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> ( mm[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4'd9</span> &amp;&amp; mm[<span class="number">7</span>:<span class="number">4</span>] != <span class="number">4'd5</span> )</span><br><span class="line">                mm &lt;= &#123;mm[<span class="number">7</span>:<span class="number">4</span>] + <span class="number">1'b1</span>, <span class="number">4'd0</span>&#125;;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                mm[<span class="number">3</span>:<span class="number">0</span>] &lt;= mm[<span class="number">3</span>:<span class="number">0</span>] + <span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// hh</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> ( reset )</span><br><span class="line">            hh &lt;= <span class="number">8'h12</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ( ena_hh ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> ( hh == <span class="number">8'h12</span> )</span><br><span class="line">                hh &lt;= <span class="number">8'h01</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> ( hh[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4'd9</span> )</span><br><span class="line">                hh &lt;= &#123;hh[<span class="number">7</span>:<span class="number">4</span>]+<span class="number">1'b1</span>, <span class="number">4'd0</span>&#125;;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                hh[<span class="number">3</span>:<span class="number">0</span>] &lt;= hh[<span class="number">3</span>:<span class="number">0</span>] + <span class="number">1'b1</span>;  </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> ( reset )</span><br><span class="line">            pm &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ( ena_hh &amp;&amp; hh == <span class="number">8'h11</span> )</span><br><span class="line">            pm &lt;= ~pm;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            pm &lt;= pm;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
              <a href="/tags/verilog/" rel="tag"># verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2021/01/I-am-20-years-old/" rel="prev" title="20 岁了">
      <i class="fa fa-chevron-left"></i> 20 岁了
    </a></div>
      <div class="post-nav-item">
    <a href="/2021/02/thirty-six-structural-methods/" rel="next" title="结构三十六法">
      结构三十六法 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#Edgecapture"><span class="nav-number">1.</span> <span class="nav-text">Edgecapture</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Dualedge"><span class="nav-number">2.</span> <span class="nav-text">Dualedge</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Exams-ece241-2014-q7a"><span class="nav-number">3.</span> <span class="nav-text">Exams/ece241 2014 q7a</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Count-clock"><span class="nav-number">4.</span> <span class="nav-text">Count clock</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="dsfds"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">dsfds</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">114</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">5</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">58</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">dsfds</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>
<script src="/js/utils.js"></script><script src="/js/motion.js"></script>
<script src="/js/schemes/pisces.js"></script>
<script src="/js/next-boot.js"></script>



  




  <script src="/js/local-search.js"></script>












  

  

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : false,
      notify     : false,
      appId      : 'pKduJiwXGxEBLhnENF3li3Fv-gzGzoHsz',
      appKey     : 'TfcDSWRi0FBxPFOnGhQ1d5be',
      placeholder: "Just go go",
      avatar     : 'mm',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : false,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
