// Seed: 201727407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    output tri id_6,
    input wand id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri1 id_17
    , id_21,
    output wire id_18,
    input wor id_19
);
  always_ff id_0 = 1;
  assign id_5 = 1;
  wire id_22, id_23, id_24;
  nand (
      id_0,
      id_8,
      id_3,
      id_24,
      id_13,
      id_23,
      id_4,
      id_22,
      id_19,
      id_12,
      id_1,
      id_21,
      id_25,
      id_14,
      id_15,
      id_16,
      id_7,
      id_17,
      id_11,
      id_9
  );
  wire id_25;
  module_0(
      id_21, id_21, id_25, id_22, id_23, id_25, id_24
  );
endmodule
