\doxysection{drivers/stm32f4xx\+\_\+adc.h File Reference}
\hypertarget{stm32f4xx__adc_8h}{}\label{stm32f4xx__adc_8h}\index{drivers/stm32f4xx\_adc.h@{drivers/stm32f4xx\_adc.h}}


This file contains all the functions prototypes for the ADC firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common_init_type_def}{ADC\+\_\+\+Common\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Common Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___constants_gaf5d6bd0153464912e0eaccb1af1aefb2}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga2754d3a35559dc10e3d6a7d920e83432}{ADC\+\_\+\+Mode\+\_\+\+Independent}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga38fa8229dfad1f0a5ba5fc970c26eb3e}{ADC\+\_\+\+Dual\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Injec\+Simult}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga72c43d1829ae3185c10371218ca44a10}{ADC\+\_\+\+Dual\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Alter\+Trig}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga5142663866a4056075238d1acb4131f4}{ADC\+\_\+\+Dual\+Mode\+\_\+\+Injec\+Simult}}~((uint32\+\_\+t)0x00000005)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga1d1d124663bea9b961e6aa17ba8289c6}{ADC\+\_\+\+Dual\+Mode\+\_\+\+Reg\+Simult}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_gacd4ec897b0132d4add24e0b1f9936aa7}{ADC\+\_\+\+Dual\+Mode\+\_\+\+Interl}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_gacb0bc560893b92647b797d3e142c94c5}{ADC\+\_\+\+Dual\+Mode\+\_\+\+Alter\+Trig}}~((uint32\+\_\+t)0x00000009)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_gac0d121ce388a1e64471bf09e9732726a}{ADC\+\_\+\+Triple\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Injec\+Simult}}~((uint32\+\_\+t)0x00000011)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_gadb5bb36fac8d08c5fd9274a2492800b5}{ADC\+\_\+\+Triple\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Alter\+Trig}}~((uint32\+\_\+t)0x00000012)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga69124fd48774e61928d519247eaadb45}{ADC\+\_\+\+Triple\+Mode\+\_\+\+Injec\+Simult}}~((uint32\+\_\+t)0x00000015)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga1f12f12eda7ca6a3c246a4cf2ce62cff}{ADC\+\_\+\+Triple\+Mode\+\_\+\+Reg\+Simult}}~((uint32\+\_\+t)0x00000016)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_gabe85b7b50d4ce2e3955efab8df9e2a50}{ADC\+\_\+\+Triple\+Mode\+\_\+\+Interl}}~((uint32\+\_\+t)0x00000017)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_gad455f7fcc1f7a3b50f7ec38b5a101a0c}{ADC\+\_\+\+Triple\+Mode\+\_\+\+Alter\+Trig}}~((uint32\+\_\+t)0x00000019)
\item 
\#define \mbox{\hyperlink{group___a_d_c___common__mode_ga4abf4c7de28a42d7b124c9e403a6e537}{IS\+\_\+\+ADC\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___prescaler_gaedf3593442796684ace09bce1c6a5dde}{ADC\+\_\+\+Prescaler\+\_\+\+Div2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___prescaler_ga8835521adcb2239c0bc0eec8f5eb8711}{ADC\+\_\+\+Prescaler\+\_\+\+Div4}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___prescaler_ga49cb7f0ac571b5a9105ac7c037559d63}{ADC\+\_\+\+Prescaler\+\_\+\+Div6}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___prescaler_gae56f649c15bfb0cbb87f6456a320664f}{ADC\+\_\+\+Prescaler\+\_\+\+Div8}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___prescaler_gae69f71c595aef04fe0c0bbe9100d28ca}{IS\+\_\+\+ADC\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define \mbox{\hyperlink{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga454e557ea6e3c54d913cfa6cfbd10d8d}{ADC\+\_\+\+DMAAccess\+Mode\+\_\+\+Disabled}}~((uint32\+\_\+t)0x00000000)     /\texorpdfstring{$\ast$}{*} DMA mode disabled \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___a_d_c___direct__memory__access__mode__for__multi__mode_gaa926422d2fe55fad4aef43a447a1db4e}{ADC\+\_\+\+DMAAccess\+Mode\+\_\+1}}~((uint32\+\_\+t)0x00004000)     /\texorpdfstring{$\ast$}{*} DMA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3)\texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga8033fd7a73a066bdd42ebd3885d54b71}{ADC\+\_\+\+DMAAccess\+Mode\+\_\+2}}~((uint32\+\_\+t)0x00008000)     /\texorpdfstring{$\ast$}{*} DMA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2)\texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga88e1a38c09ba9e91a70756a46f3a4870}{ADC\+\_\+\+DMAAccess\+Mode\+\_\+3}}~((uint32\+\_\+t)0x0000\+C000)     /\texorpdfstring{$\ast$}{*} DMA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___a_d_c___direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1}{IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+ACCESS\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga31eed3dbc739c0b3e6b390619db0cb67}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+5\+Cycles}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gadf4508a518d847266ba407d2300f4321}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+6\+Cycles}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga4518405cb8e2e1813d8f5cd73d235e97}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+7\+Cycles}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga5fbe237677ba1f7aa7f4bb5de8eab7a1}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+8\+Cycles}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaa7d7a8142e95615fbb04a431486cb3d4}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+9\+Cycles}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gafde532fda160bb5f8e0b3be7e058d996}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+10\+Cycles}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gad6e7191cd26f71f1010e231b81478343}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+11\+Cycles}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gae840bf85677d1464105c2443fd909b23}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+12\+Cycles}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga56b69efc3e322653feb6aab76f0512eb}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+13\+Cycles}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga66400c263c3e1995c90f1a12cf52b696}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+14\+Cycles}}~((uint32\+\_\+t)0x00000900)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga25a4f33384c1232dbad96e5a9a37ff84}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+15\+Cycles}}~((uint32\+\_\+t)0x00000\+A00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gabcd06c7d1bfeb93b3c843ea5c3e39ac6}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+16\+Cycles}}~((uint32\+\_\+t)0x00000\+B00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaea74e18e420d600ea8a4c526f817f94d}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+17\+Cycles}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gafeb801458d51f19e77ca6427126b4f35}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+18\+Cycles}}~((uint32\+\_\+t)0x00000\+D00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga4a061cfb253b78537a899d7c49d5fb16}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+19\+Cycles}}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaf3b87ecc73e218042a64780ca3439d26}{ADC\+\_\+\+Two\+Sampling\+Delay\+\_\+20\+Cycles}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga4dc0ff663bd4283cf1032d7901175c8d}{IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY}}(DELAY)
\item 
\#define \mbox{\hyperlink{group___a_d_c__resolution_gac75d52ba1d748fa0b62da488490d98d0}{ADC\+\_\+\+Resolution\+\_\+12b}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__resolution_ga783949335d175a2c32cdf46e1313ddac}{ADC\+\_\+\+Resolution\+\_\+10b}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__resolution_ga79f3c525ef11971c3b8287f6a4a2307d}{ADC\+\_\+\+Resolution\+\_\+8b}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__resolution_gacda91713c1e31de3142a86e3e1714e97}{ADC\+\_\+\+Resolution\+\_\+6b}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__resolution_ga346d83dd4af81b36a6dbd78c7bf2ff0a}{IS\+\_\+\+ADC\+\_\+\+RESOLUTION}}(RESOLUTION)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__regular__channels__conversion_ga43fb008d4ac755bf5d359e04614d413b}{ADC\+\_\+\+External\+Trig\+Conv\+Edge\+\_\+\+None}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__regular__channels__conversion_gac40e6cec3ca4a07c2e3d652cd1488d99}{ADC\+\_\+\+External\+Trig\+Conv\+Edge\+\_\+\+Rising}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__regular__channels__conversion_gaff5f4b6ab1dd64a9828c7e9137cc4a92}{ADC\+\_\+\+External\+Trig\+Conv\+Edge\+\_\+\+Falling}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__regular__channels__conversion_gad2bbb99714b093437e3d3aafed30518a}{ADC\+\_\+\+External\+Trig\+Conv\+Edge\+\_\+\+Rising\+Falling}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__regular__channels__conversion_gad4e7bd22759d723c50cda223ef2b9b82}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga303f24361ea930f8214e9e68b63b244e}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8bf9fd9ad4e4c12ef41520ded2c3c332}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC2}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga41ad03e2921f6de0fb75ae06d6046e63}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC3}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gadfeb40c1735b0ee50f8a5aafdd840cc6}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC2}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga16ae1b335f2c2b4facf3d4bedc2ce27f}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC3}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga2b4d6fe3412ce425b8b50a1ca59799aa}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC4}}~((uint32\+\_\+t)0x05000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga71119dd3f8970be2adf9b09f19e39b10}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+TRGO}}~((uint32\+\_\+t)0x06000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga3c73d5c8bb0f898dbbc74bcc536f6ec1}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+CC1}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga1cf4549534a00fe2f5527ad783204098}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+TRGO}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8f6a764b7de878c2e09bbb0d1061d69c}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+CC4}}~((uint32\+\_\+t)0x09000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga6bd1ad69cb455afeabf6759b640378d3}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC1}}~((uint32\+\_\+t)0x0\+A000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gaa0b2758322ef54acc2753128f6b024d1}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC2}}~((uint32\+\_\+t)0x0\+B000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga95b58981aff35d6d5fa229925cd6315d}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC3}}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga97af875d12e77a67e84f3aaf1f8033ed}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+CC1}}~((uint32\+\_\+t)0x0\+D000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gab26d94590d47ae6ec46841652741abf3}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+TRGO}}~((uint32\+\_\+t)0x0\+E000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga98836a8cdc61e13a010d31cdee38bee0}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+IT11}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gac74e6054adbedd72822cacde69105318}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}}(REGTRIG)
\item 
\#define \mbox{\hyperlink{group___a_d_c__data__align_ga80b5d2f2b6b058bc498f58e0a92ad035}{ADC\+\_\+\+Data\+Align\+\_\+\+Right}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__data__align_ga87c2b7021bc288174d5d6175dc267251}{ADC\+\_\+\+Data\+Align\+\_\+\+Left}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___a_d_c__data__align_ga2903b620e3c61dc47ed8c0fbf4197801}{IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}}(ALIGN)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga40ec353803e9470a5721ef5bf0b1ab24}{ADC\+\_\+\+Channel\+\_\+0}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga0b04cebf8d62085eca6dc7daa3d5d3f0}{ADC\+\_\+\+Channel\+\_\+1}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gabc66e2529583e11b591efd2df7070571}{ADC\+\_\+\+Channel\+\_\+2}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga9f93cbacd030f1c79f96f8889b0cdee6}{ADC\+\_\+\+Channel\+\_\+3}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gafc7218417f729659dd8f06185cc2eafa}{ADC\+\_\+\+Channel\+\_\+4}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga42822abae41faabde2a2da877e0cc854}{ADC\+\_\+\+Channel\+\_\+5}}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga7e24a73eec4aeb7d8e2f9008825ceacb}{ADC\+\_\+\+Channel\+\_\+6}}~((uint8\+\_\+t)0x06)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga9723aa5fe6b9f4af1ffd3b90e6eef8d1}{ADC\+\_\+\+Channel\+\_\+7}}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga99b2c662d4068152e0e80a048036cc48}{ADC\+\_\+\+Channel\+\_\+8}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga01a61c428be0cb69327e428e32a42aa1}{ADC\+\_\+\+Channel\+\_\+9}}~((uint8\+\_\+t)0x09)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gabfa98b580f49a82a83dcb1df32efceca}{ADC\+\_\+\+Channel\+\_\+10}}~((uint8\+\_\+t)0x0A)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga5bfc40d938f384f22665f6e2dd945cfd}{ADC\+\_\+\+Channel\+\_\+11}}~((uint8\+\_\+t)0x0B)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaa1e35f7870ae8f05013a681293175299}{ADC\+\_\+\+Channel\+\_\+12}}~((uint8\+\_\+t)0x0C)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga517cda911256f722eb067d7140663230}{ADC\+\_\+\+Channel\+\_\+13}}~((uint8\+\_\+t)0x0D)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaf1830a03fe4a3820fde4f41ba907c394}{ADC\+\_\+\+Channel\+\_\+14}}~((uint8\+\_\+t)0x0E)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga01431a7b4e388beb241328874abdf88c}{ADC\+\_\+\+Channel\+\_\+15}}~((uint8\+\_\+t)0x0F)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga52fb09ae9a0333a0e071da106466c659}{ADC\+\_\+\+Channel\+\_\+16}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga58cdfe3a5625f198116d163b09698cea}{ADC\+\_\+\+Channel\+\_\+17}}~((uint8\+\_\+t)0x11)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gacc9277b9f14b55c5dff2f493dc5e7797}{ADC\+\_\+\+Channel\+\_\+18}}~((uint8\+\_\+t)0x12)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga1efc096b8d4a8d15c4a7d91f5c03c6c7}{ADC\+\_\+\+Channel\+\_\+\+Temp\+Sensor}}~((uint8\+\_\+t)\mbox{\hyperlink{group___a_d_c__channels_ga52fb09ae9a0333a0e071da106466c659}{ADC\+\_\+\+Channel\+\_\+16}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_ga5d48ded5138e6f1efe3a7634eff4d125}{ADC\+\_\+\+Channel\+\_\+\+Vrefint}}~((uint8\+\_\+t)\mbox{\hyperlink{group___a_d_c__channels_ga58cdfe3a5625f198116d163b09698cea}{ADC\+\_\+\+Channel\+\_\+17}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gae86cee19a99a31d5ed3f95f64d81301a}{ADC\+\_\+\+Channel\+\_\+\+Vbat}}~((uint8\+\_\+t)\mbox{\hyperlink{group___a_d_c__channels_gacc9277b9f14b55c5dff2f493dc5e7797}{ADC\+\_\+\+Channel\+\_\+18}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaba41910dcb2b449c613a5ef638862e77}{IS\+\_\+\+ADC\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga7b89fd620d7f7d361a9e7af3713cca0e}{ADC\+\_\+\+Sample\+Time\+\_\+3\+Cycles}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_gae8cc5b72a8732467ebbd4a2c208352de}{ADC\+\_\+\+Sample\+Time\+\_\+15\+Cycles}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_gad9b45e11b76b7046eddf67f72e2ad622}{ADC\+\_\+\+Sample\+Time\+\_\+28\+Cycles}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga8bf24e20be542f9d69d7ed86bb138122}{ADC\+\_\+\+Sample\+Time\+\_\+56\+Cycles}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_gae48f94881114c1f042fadb4322a9d1b2}{ADC\+\_\+\+Sample\+Time\+\_\+84\+Cycles}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga1b98913dec7a22c54f0749ce254f9796}{ADC\+\_\+\+Sample\+Time\+\_\+112\+Cycles}}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga7a873e1b0768c76aba7d7051f79371ce}{ADC\+\_\+\+Sample\+Time\+\_\+144\+Cycles}}~((uint8\+\_\+t)0x06)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga35735ec1c17518cdf28c36ac8a012db9}{ADC\+\_\+\+Sample\+Time\+\_\+480\+Cycles}}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga30e0307fa009e1c383d3047b48e94644}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(TIME)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__injected__channels__conversion_gadded0427c7ab2c1b83bff0950e7bc159}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+Edge\+\_\+\+None}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__injected__channels__conversion_gab7238752eca96a099d39a472550675c1}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+Edge\+\_\+\+Rising}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__injected__channels__conversion_ga021b91cd4d06a2c918d364c01296606d}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+Edge\+\_\+\+Falling}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__injected__channels__conversion_ga8276098b68c3e16638cd742d1593e78e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+Edge\+\_\+\+Rising\+Falling}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__edge__for__injected__channels__conversion_ga1071d8b9c241b032c87c0f858d8de517}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+INJEC\+\_\+\+TRIG\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gabd27bcc6ff5af6713a124b3801759bcf}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T1\+\_\+\+CC4}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gabf47f66e60c166f6b63b805f72ad94b0}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T1\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_ga49089501c5bf2a2c22019fbca4b688e9}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T2\+\_\+\+CC1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gaaad112b2b035dfd77c9743197c51b16f}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T2\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_ga6377c6056c192cbd0e04433004897d0e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T3\+\_\+\+CC2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_ga6c9ddf9bba0cefe77dbcd601aed24f7b}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T3\+\_\+\+CC4}}~((uint32\+\_\+t)0x00050000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gaf5c8d0cf4e3b10138166a6520ca19c55}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T4\+\_\+\+CC1}}~((uint32\+\_\+t)0x00060000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gae2b39998e7ac2e40fc39ab469259ade3}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T4\+\_\+\+CC2}}~((uint32\+\_\+t)0x00070000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gae342ca48595f0b2bf866943969026581}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T4\+\_\+\+CC3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gab12e5503085cdb9dde4a59614e421284}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T4\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00090000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gade68a960ba05714e5f0a1f11a086884e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T5\+\_\+\+CC4}}~((uint32\+\_\+t)0x000\+A0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_ga1d92236e9eb9f3adf69371f3f698192e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T5\+\_\+\+TRGO}}~((uint32\+\_\+t)0x000\+B0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gac0320df9aa5e2d378b05f8e4dcc1616a}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T8\+\_\+\+CC2}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_gab137edcd2231b7cc745fb6322c1a44c7}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T8\+\_\+\+CC3}}~((uint32\+\_\+t)0x000\+D0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_ga6724679fe75f87c029f268ef47841a3e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T8\+\_\+\+CC4}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_ga20b4d0692ea6535ec5450290d9d043f6}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+Ext\+\_\+\+IT15}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__extrenal__trigger__sources__for__injected__channels__conversion_ga3cb8cadbff46e432b5e000c3a7489a0b}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+INJEC\+\_\+\+TRIG}}(INJTRIG)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__channel__selection_ga8792d4ae0fa82dd317252c72815684ba}{ADC\+\_\+\+Injected\+Channel\+\_\+1}}~((uint8\+\_\+t)0x14)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__channel__selection_ga2e322fccc7de16a0e79be573f5b1211c}{ADC\+\_\+\+Injected\+Channel\+\_\+2}}~((uint8\+\_\+t)0x18)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__channel__selection_ga6bf03d805645b942bdcc53504e772cf1}{ADC\+\_\+\+Injected\+Channel\+\_\+3}}~((uint8\+\_\+t)0x1C)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__channel__selection_ga31d18bbcfa7b685e90c3a1313d9c6406}{ADC\+\_\+\+Injected\+Channel\+\_\+4}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__channel__selection_gae0bbfb5dbad0fbac8b672db6f63cf8d0}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga2975552a752f44085d9da54b4e76121e}{ADC\+\_\+\+Analog\+Watchdog\+\_\+\+Single\+Reg\+Enable}}~((uint32\+\_\+t)0x00800200)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gaa9904271617ab69593ac68ae540047fb}{ADC\+\_\+\+Analog\+Watchdog\+\_\+\+Single\+Injec\+Enable}}~((uint32\+\_\+t)0x00400200)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gaffd35fc6ceb226ec3fb61fb52227820c}{ADC\+\_\+\+Analog\+Watchdog\+\_\+\+Single\+Reg\+Or\+Injec\+Enable}}~((uint32\+\_\+t)0x00\+C00200)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga37f08e1a4a452a2c148341b3cfcdeb1e}{ADC\+\_\+\+Analog\+Watchdog\+\_\+\+All\+Reg\+Enable}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gae4d6a7ebb136d924f0c8bad2cbac0574}{ADC\+\_\+\+Analog\+Watchdog\+\_\+\+All\+Injec\+Enable}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga25a299f4493aaae316521351198df084}{ADC\+\_\+\+Analog\+Watchdog\+\_\+\+All\+Reg\+All\+Injec\+Enable}}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga91f69979e0e449fef5a8b225a21e3eb9}{ADC\+\_\+\+Analog\+Watchdog\+\_\+\+None}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga53ffa30f756569194342bfba80165544}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG}}(WATCHDOG)
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\+\_\+\+IT\+\_\+\+EOC}}~((uint16\+\_\+t)0x0205)
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\+\_\+\+IT\+\_\+\+AWD}}~((uint16\+\_\+t)0x0106)
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{ADC\+\_\+\+IT\+\_\+\+JEOC}}~((uint16\+\_\+t)0x0407)
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\+\_\+\+IT\+\_\+\+OVR}}~((uint16\+\_\+t)0x201A)
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gaf5f8d35930becff402eeb8220641432f}{IS\+\_\+\+ADC\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{ADC\+\_\+\+FLAG\+\_\+\+AWD}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{ADC\+\_\+\+FLAG\+\_\+\+EOC}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{ADC\+\_\+\+FLAG\+\_\+\+JEOC}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga278f4e866f4322c1120bf0db5301c432}{ADC\+\_\+\+FLAG\+\_\+\+JSTRT}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gad0c59ae7749c69b5b91f2c533db1b619}{ADC\+\_\+\+FLAG\+\_\+\+STRT}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga6e8f399d2af342bd18b9f5803cb986e7}{ADC\+\_\+\+FLAG\+\_\+\+OVR}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_gac5b6fb60ec921255b05261ec04573470}{IS\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+FLAG}}(FLAG)~((((FLAG) \& (uint8\+\_\+t)0x\+C0) == 0x00) \&\& ((FLAG) != 0x00))
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga597eb68dfef9dbe0928ed14a1aedc710}{IS\+\_\+\+ADC\+\_\+\+GET\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___a_d_c__thresholds_gaa71cdff6dafddfccff8a7e88768bfb54}{IS\+\_\+\+ADC\+\_\+\+THRESHOLD}}(THRESHOLD)~((THRESHOLD) $<$= 0x\+FFF)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__offset_ga252eaf5d2552f0d11b1bcca7dc48950a}{IS\+\_\+\+ADC\+\_\+\+OFFSET}}(OFFSET)~((OFFSET) $<$= 0x\+FFF)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__length_gaecdddab7424a697722683296ca70e176}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+LENGTH}}(LENGTH)~(((LENGTH) $>$= 0x1) \&\& ((LENGTH) $<$= 0x4))
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__rank_ga63f95f9a45f4d718aabc9e429d860e9d}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+RANK}}(RANK)~(((RANK) $>$= 0x1) \&\& ((RANK) $<$= 0x4))
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__length_ga1ea82167f6dccdef1d160675f4534584}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH}}(LENGTH)~(((LENGTH) $>$= 0x1) \&\& ((LENGTH) $<$= 0x10))
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__rank_ga5928a1e9315f798e27220b91f1bae7f2}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}}(RANK)~(((RANK) $>$= 0x1) \&\& ((RANK) $<$= 0x10))
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__discontinuous__mode__number_gab8dfaacb2f25e65ca755de71050ff270}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER}}(NUMBER)~(((NUMBER) $>$= 0x1) \&\& ((NUMBER) $<$= 0x8))
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___a_d_c_ga1962afdd9eebe5c896bbba2e4f26fe09}{ADC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes all ADCs peripherals registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gabbab6038cf8691404350625e477254f9}{ADC\+\_\+\+Init}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADC\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the ADCx peripheral according to the specified parameters in the ADC\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga6c6e754d1d0a98d56e465efaf73272ec}{ADC\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADC\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each ADC\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga5803f6581a9cd7e90b6e637067102d94}{ADC\+\_\+\+Common\+Init}} (\mbox{\hyperlink{struct_a_d_c___common_init_type_def}{ADC\+\_\+\+Common\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADC\+\_\+\+Common\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the ADCs peripherals according to the specified parameters in the ADC\+\_\+\+Common\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gad60a6414b4932c704f6f7a7c2963fa2a}{ADC\+\_\+\+Common\+Struct\+Init}} (\mbox{\hyperlink{struct_a_d_c___common_init_type_def}{ADC\+\_\+\+Common\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADC\+\_\+\+Common\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each ADC\+\_\+\+Common\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga40882d399e3371755ed610c1134e634e}{ADC\+\_\+\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified ADC peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gad017d69bec6e497afd35ba25ea22d86e}{ADC\+\_\+\+Analog\+Watchdog\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint32\+\_\+t ADC\+\_\+\+Analog\+Watchdog)
\begin{DoxyCompactList}\small\item\em Enables or disables the analog watchdog on single/all regular or injected channels. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga79588d02aa8e4147f21cb90a4708366d}{ADC\+\_\+\+Analog\+Watchdog\+Thresholds\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t High\+Threshold, uint16\+\_\+t Low\+Threshold)
\begin{DoxyCompactList}\small\item\em Configures the high and low thresholds of the analog watchdog. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga03cef3d12292ffa2b8520524d5b0226c}{ADC\+\_\+\+Analog\+Watchdog\+Single\+Channel\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Channel)
\begin{DoxyCompactList}\small\item\em Configures the analog watchdog guarded single channel. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga848682e2d7d3de9f8cf03ffa4c11f0b5}{ADC\+\_\+\+Temp\+Sensor\+Vrefint\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the temperature sensor and Vrefint channels. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga17fc58510ddc80024e65d9738ad6e98c}{ADC\+\_\+\+VBATCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the VBAT (Voltage Battery) channel. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gac531adb577b648d4bb8881f2ed627d52}{ADC\+\_\+\+Regular\+Channel\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t ADC\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gac1cd466e725595812c1bbfdad2459ff1}{ADC\+\_\+\+Software\+Start\+Conv}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Enables the selected ADC software start conversion of the regular channels. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c_gaf1119583782ecbcec380efcb7eb74883}{ADC\+\_\+\+Get\+Software\+Start\+Conv\+Status}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Gets the selected ADC Software start regular conversion Status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga5316caaa170415ef171c486d8f0bf22d}{ADC\+\_\+\+EOCOn\+Each\+Regular\+Channel\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the EOC on each regular channel conversion. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga879d70e9345d35688590938503f961db}{ADC\+\_\+\+Continuous\+Mode\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the ADC continuous conversion mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga6eb241ba82d67d1371136c9132083937}{ADC\+\_\+\+Disc\+Mode\+Channel\+Count\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t Number)
\begin{DoxyCompactList}\small\item\em Configures the discontinuous mode for the selected ADC regular group channel. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga1909649d10253ce88d986ffbb94a4be6}{ADC\+\_\+\+Disc\+Mode\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode on regular group channel for the specified ADC. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___a_d_c_gaaf74221c285ec5dab5e66baf7bec6bd3}{ADC\+\_\+\+Get\+Conversion\+Value}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Returns the last ADCx conversion result data for regular channel. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c_ga989f4365b56be99999b8ec096aba2081}{ADC\+\_\+\+Get\+Multi\+Mode\+Conversion\+Value}} (void)
\begin{DoxyCompactList}\small\item\em Returns the last ADC1, ADC2 and ADC3 regular conversions results data in the selected multi mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gac5881d5995818001584b27b137a8dbcb}{ADC\+\_\+\+DMACmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified ADC DMA request. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga912fd3e923ae4435621724e1bbc52729}{ADC\+\_\+\+DMARequest\+After\+Last\+Transfer\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the ADC DMA request after last transfer (Single-\/\+ADC mode) ~\newline
 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga40f2be2edf2a33fc15f4a5933b562970}{ADC\+\_\+\+Multi\+Mode\+DMARequest\+After\+Last\+Transfer\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the ADC DMA request after last transfer in multi ADC mode ~\newline
 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gae2b44bff080184e1cf6f2cb6b9bb3e59}{ADC\+\_\+\+Injected\+Channel\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t ADC\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga24eba90bc3ee955e07659a605011710d}{ADC\+\_\+\+Injected\+Sequencer\+Length\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t Length)
\begin{DoxyCompactList}\small\item\em Configures the sequencer length for injected channels. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga07a942613088ab3ecfc3d97a20475920}{ADC\+\_\+\+Set\+Injected\+Offset}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Injected\+Channel, uint16\+\_\+t Offset)
\begin{DoxyCompactList}\small\item\em Set the injected channels conversion value offset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gafc02ce1e84e96b692adf085f61a0bca6}{ADC\+\_\+\+External\+Trig\+Injected\+Conv\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint32\+\_\+t ADC\+\_\+\+External\+Trig\+Injec\+Conv)
\begin{DoxyCompactList}\small\item\em Configures the ADCx external trigger for injected channels conversion. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga62bea56579f04374fbe830d9e55e6fb0}{ADC\+\_\+\+External\+Trig\+Injected\+Conv\+Edge\+Config}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint32\+\_\+t ADC\+\_\+\+External\+Trig\+Injec\+Conv\+Edge)
\begin{DoxyCompactList}\small\item\em Configures the ADCx external trigger edge for injected channels conversion. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga79b2f6c3c77925b35495f2db228895de}{ADC\+\_\+\+Software\+Start\+Injected\+Conv}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Enables the selected ADC software start conversion of the injected channels. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c_ga8765f8835b8cfed13dce3d8d71767dcc}{ADC\+\_\+\+Get\+Software\+Start\+Injected\+Conv\+Cmd\+Status}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Gets the selected ADC Software start injected conversion Status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga1ff9c3b8e4bbdd2addfd227f1a506a66}{ADC\+\_\+\+Auto\+Injected\+Conv\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected ADC automatic injected group conversion after regular one. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga0b583b94183fa4ff287177b9ee808092}{ADC\+\_\+\+Injected\+Disc\+Mode\+Cmd}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode for injected group channel for the specified ADC. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___a_d_c_ga1dea5ed24571a2e0ce4cbd41c9c1ec46}{ADC\+\_\+\+Get\+Injected\+Conversion\+Value}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Injected\+Channel)
\begin{DoxyCompactList}\small\item\em Returns the ADC injected channel conversion result. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gad4c84b54b539944f555488bf979f82b6}{ADC\+\_\+\+ITConfig}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t ADC\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified ADC interrupts. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c_gaa12546e51ec905c90a3aada432bd4633}{ADC\+\_\+\+Get\+Flag\+Status}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified ADC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_gaf34f36798f811b4a41321ea2d12118d4}{ADC\+\_\+\+Clear\+Flag}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the ADCx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
ITStatus \mbox{\hyperlink{group___a_d_c_gaa1d3b910a83dbf14d4f68c8eef058612}{ADC\+\_\+\+Get\+ITStatus}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t ADC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified ADC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c_ga601c6a67bd883eb631ecc7aa5e999b9c}{ADC\+\_\+\+Clear\+ITPending\+Bit}} (ADC\+\_\+\+Type\+Def \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t ADC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the ADCx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the ADC firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }