vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte01/Dec2_4En.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte01/Dec2_4En_1.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte01/Dec2_4En_2.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte01/Dec2_4EnDemo.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte01/db/Dec2_4EnDemo.cbx.xml
design_name = hard_block
design_name = dec2_4endemo
instance = comp, \ledg[0]~output\, ledg[0]~output, dec2_4endemo, 1
instance = comp, \ledg[1]~output\, ledg[1]~output, dec2_4endemo, 1
instance = comp, \ledg[2]~output\, ledg[2]~output, dec2_4endemo, 1
instance = comp, \ledg[3]~output\, ledg[3]~output, dec2_4endemo, 1
instance = comp, \sw[1]~input\, sw[1]~input, dec2_4endemo, 1
instance = comp, \sw[2]~input\, sw[2]~input, dec2_4endemo, 1
instance = comp, \sw[0]~input\, sw[0]~input, dec2_4endemo, 1
instance = comp, \system_core|outputs[0]~0\, system_core|outputs[0]~0, dec2_4endemo, 1
instance = comp, \system_core|outputs[1]~1\, system_core|outputs[1]~1, dec2_4endemo, 1
instance = comp, \system_core|outputs[2]~2\, system_core|outputs[2]~2, dec2_4endemo, 1
instance = comp, \system_core|outputs[3]~3\, system_core|outputs[3]~3, dec2_4endemo, 1
