# compile vhdl design source files
vhdl xil_defaultlib  \
"filter_sim_func_synth.vhd" \
"../../../../../fir_filter.srcs/sim_1/new/sim_fir_filter.vhd" \

# Do not sort compile order
nosort
