#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b05e83d6d90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b05e83d6f20 .scope module, "tb_flow_ctrl_reg" "tb_flow_ctrl_reg" 3 2;
 .timescale -9 -9;
P_0x5b05e8400760 .param/l "N" 1 3 7, +C4<00000000000000000000000000000100>;
P_0x5b05e84007a0 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x5b05e842bf90_0 .var "clk", 0 0;
v0x5b05e842c050_0 .var "d_in", 3 0;
v0x5b05e842c0f0_0 .net "d_out", 3 0, v0x5b05e842b760_0;  1 drivers
v0x5b05e842c1f0_0 .var "ready_in", 0 0;
v0x5b05e842c2c0_0 .net "ready_out", 0 0, L_0x5b05e842c8d0;  1 drivers
v0x5b05e842c360_0 .var "rst", 0 0;
v0x5b05e842c430_0 .var "valid_in", 0 0;
v0x5b05e842c500_0 .net "valid_out", 0 0, L_0x5b05e842c810;  1 drivers
S_0x5b05e8414260 .scope module, "DUT" "flow_ctrl_reg" 3 22, 4 6 0, S_0x5b05e83d6f20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "valid_out";
    .port_info 1 /OUTPUT 1 "ready_out";
    .port_info 2 /OUTPUT 4 "d_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /INPUT 1 "ready_in";
    .port_info 7 /INPUT 4 "d_in";
P_0x5b05e8415020 .param/l "N" 0 4 6, +C4<00000000000000000000000000000100>;
L_0x5b05e8402220 .functor NOT 1, v0x5b05e842c1f0_0, C4<0>, C4<0>, C4<0>;
L_0x5b05e83ffd60 .functor NOT 1, v0x5b05e842bdd0_0, C4<0>, C4<0>, C4<0>;
L_0x5b05e842c810 .functor BUFZ 1, v0x5b05e842bdd0_0, C4<0>, C4<0>, C4<0>;
L_0x5b05e842c8d0 .functor NOT 1, v0x5b05e842bdd0_0, C4<0>, C4<0>, C4<0>;
v0x5b05e8402380_0 .net *"_ivl_0", 0 0, L_0x5b05e8402220;  1 drivers
v0x5b05e83ffe80_0 .net "clk", 0 0, v0x5b05e842bf90_0;  1 drivers
v0x5b05e842b6a0_0 .net "d_in", 3 0, v0x5b05e842c050_0;  1 drivers
v0x5b05e842b760_0 .var "d_out", 3 0;
v0x5b05e842b840_0 .net "en", 0 0, L_0x5b05e83ffd60;  1 drivers
v0x5b05e842b950_0 .net "ready_in", 0 0, v0x5b05e842c1f0_0;  1 drivers
v0x5b05e842ba10_0 .net "ready_out", 0 0, L_0x5b05e842c8d0;  alias, 1 drivers
v0x5b05e842bad0_0 .net "rst", 0 0, v0x5b05e842c360_0;  1 drivers
v0x5b05e842bb90_0 .net "valid_in", 0 0, v0x5b05e842c430_0;  1 drivers
v0x5b05e842bc50_0 .net "valid_nxt", 0 0, L_0x5b05e842c650;  1 drivers
v0x5b05e842bd10_0 .net "valid_out", 0 0, L_0x5b05e842c810;  alias, 1 drivers
v0x5b05e842bdd0_0 .var "valid_reg", 0 0;
E_0x5b05e84168f0 .event posedge, v0x5b05e83ffe80_0;
L_0x5b05e842c650 .functor MUXZ 1, v0x5b05e842c430_0, L_0x5b05e8402220, v0x5b05e842bdd0_0, C4<>;
    .scope S_0x5b05e8414260;
T_0 ;
    %wait E_0x5b05e84168f0;
    %load/vec4 v0x5b05e842bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b05e842b760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b05e842b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5b05e842b6a0_0;
    %assign/vec4 v0x5b05e842b760_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b05e8414260;
T_1 ;
    %wait E_0x5b05e84168f0;
    %load/vec4 v0x5b05e842bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b05e842bdd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5b05e842bc50_0;
    %assign/vec4 v0x5b05e842bdd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b05e83d6f20;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b05e842bf90_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5b05e83d6f20;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x5b05e842bf90_0;
    %inv;
    %store/vec4 v0x5b05e842bf90_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b05e83d6f20;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b05e842c360_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b05e842c360_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5b05e83d6f20;
T_5 ;
    %wait E_0x5b05e84168f0;
    %vpi_func 3 44 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x5b05e842c050_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b05e842c430_0, 0, 1;
    %load/vec4 v0x5b05e842c500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b05e842c1f0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b05e83d6f20;
T_6 ;
    %delay 500, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5b05e83d6f20;
T_7 ;
    %vpi_call/w 3 57 "$dumpfile", "tb_flow_ctrl_reg.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b05e83d6f20 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_flow_ctrl_reg.sv";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/flow_ctrl_reg/flow_ctrl_reg.sv";
