Loading plugins phase: Elapsed time ==> 0s.193ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -d CY8C5888LTI-LP097 -s C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "EMG_1.analog_0" on TopDesign is unconnected.
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2056)
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Shape_280.1)

ADD: sdb.M0065: information: Analog terminal "EMG_2.analog_0" on TopDesign is unconnected.
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2062)
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Shape_281.1)

ADD: sdb.M0065: information: Analog terminal "EMG_3.analog_0" on TopDesign is unconnected.
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2063)
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Shape_282.1)

ADD: sdb.M0065: information: Analog terminal "EMG_4.analog_0" on TopDesign is unconnected.
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2072)
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Shape_283.1)

ADD: sdb.M0065: information: Analog terminal "EMG_5.analog_0" on TopDesign is unconnected.
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2071)
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Shape_284.1)

ADD: sdb.M0065: information: Analog terminal "EMG_6.analog_0" on TopDesign is unconnected.
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2069)
 * C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\TopDesign\TopDesign.cysch (Shape_285.1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.590ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.173ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
======================================================================

======================================================================
Compiling:  firmware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jan 11 17:18:15 2019


======================================================================
Compiling:  firmware.v
Program  :   vpp
Options  :    -yv2 -q10 firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jan 11 17:18:15 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'firmware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
firmware.v (line 2378, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
firmware.v (line 2393, col 79):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jan 11 17:18:17 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  firmware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -dcpsoc3 -verilog firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jan 11 17:18:19 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\codegentemp\firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\codegentemp\firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_268\
	\ADC:Net_270\
	Net_17
	Net_18
	Net_19
	Net_20
	Net_21
	Net_22
	Net_23
	\BasicCounter:MODULE_1:b_31\
	\BasicCounter:MODULE_1:b_30\
	\BasicCounter:MODULE_1:b_29\
	\BasicCounter:MODULE_1:b_28\
	\BasicCounter:MODULE_1:b_27\
	\BasicCounter:MODULE_1:b_26\
	\BasicCounter:MODULE_1:b_25\
	\BasicCounter:MODULE_1:b_24\
	\BasicCounter:MODULE_1:b_23\
	\BasicCounter:MODULE_1:b_22\
	\BasicCounter:MODULE_1:b_21\
	\BasicCounter:MODULE_1:b_20\
	\BasicCounter:MODULE_1:b_19\
	\BasicCounter:MODULE_1:b_18\
	\BasicCounter:MODULE_1:b_17\
	\BasicCounter:MODULE_1:b_16\
	\BasicCounter:MODULE_1:b_15\
	\BasicCounter:MODULE_1:b_14\
	\BasicCounter:MODULE_1:b_13\
	\BasicCounter:MODULE_1:b_12\
	\BasicCounter:MODULE_1:b_11\
	\BasicCounter:MODULE_1:b_10\
	\BasicCounter:MODULE_1:b_9\
	\BasicCounter:MODULE_1:b_8\
	\BasicCounter:MODULE_1:b_7\
	\BasicCounter:MODULE_1:b_6\
	\BasicCounter:MODULE_1:b_5\
	\BasicCounter:MODULE_1:b_4\
	\BasicCounter:MODULE_1:b_3\
	\BasicCounter:MODULE_1:b_2\
	\BasicCounter:MODULE_1:b_1\
	\BasicCounter:MODULE_1:b_0\
	\BasicCounter:MODULE_1:g2:a0:a_31\
	\BasicCounter:MODULE_1:g2:a0:a_30\
	\BasicCounter:MODULE_1:g2:a0:a_29\
	\BasicCounter:MODULE_1:g2:a0:a_28\
	\BasicCounter:MODULE_1:g2:a0:a_27\
	\BasicCounter:MODULE_1:g2:a0:a_26\
	\BasicCounter:MODULE_1:g2:a0:a_25\
	\BasicCounter:MODULE_1:g2:a0:a_24\
	\BasicCounter:MODULE_1:g2:a0:b_31\
	\BasicCounter:MODULE_1:g2:a0:b_30\
	\BasicCounter:MODULE_1:g2:a0:b_29\
	\BasicCounter:MODULE_1:g2:a0:b_28\
	\BasicCounter:MODULE_1:g2:a0:b_27\
	\BasicCounter:MODULE_1:g2:a0:b_26\
	\BasicCounter:MODULE_1:g2:a0:b_25\
	\BasicCounter:MODULE_1:g2:a0:b_24\
	\BasicCounter:MODULE_1:g2:a0:b_23\
	\BasicCounter:MODULE_1:g2:a0:b_22\
	\BasicCounter:MODULE_1:g2:a0:b_21\
	\BasicCounter:MODULE_1:g2:a0:b_20\
	\BasicCounter:MODULE_1:g2:a0:b_19\
	\BasicCounter:MODULE_1:g2:a0:b_18\
	\BasicCounter:MODULE_1:g2:a0:b_17\
	\BasicCounter:MODULE_1:g2:a0:b_16\
	\BasicCounter:MODULE_1:g2:a0:b_15\
	\BasicCounter:MODULE_1:g2:a0:b_14\
	\BasicCounter:MODULE_1:g2:a0:b_13\
	\BasicCounter:MODULE_1:g2:a0:b_12\
	\BasicCounter:MODULE_1:g2:a0:b_11\
	\BasicCounter:MODULE_1:g2:a0:b_10\
	\BasicCounter:MODULE_1:g2:a0:b_9\
	\BasicCounter:MODULE_1:g2:a0:b_8\
	\BasicCounter:MODULE_1:g2:a0:b_7\
	\BasicCounter:MODULE_1:g2:a0:b_6\
	\BasicCounter:MODULE_1:g2:a0:b_5\
	\BasicCounter:MODULE_1:g2:a0:b_4\
	\BasicCounter:MODULE_1:g2:a0:b_3\
	\BasicCounter:MODULE_1:g2:a0:b_2\
	\BasicCounter:MODULE_1:g2:a0:b_1\
	\BasicCounter:MODULE_1:g2:a0:b_0\
	\BasicCounter:MODULE_1:g2:a0:s_31\
	\BasicCounter:MODULE_1:g2:a0:s_30\
	\BasicCounter:MODULE_1:g2:a0:s_29\
	\BasicCounter:MODULE_1:g2:a0:s_28\
	\BasicCounter:MODULE_1:g2:a0:s_27\
	\BasicCounter:MODULE_1:g2:a0:s_26\
	\BasicCounter:MODULE_1:g2:a0:s_25\
	\BasicCounter:MODULE_1:g2:a0:s_24\
	\BasicCounter:MODULE_1:g2:a0:s_23\
	\BasicCounter:MODULE_1:g2:a0:s_22\
	\BasicCounter:MODULE_1:g2:a0:s_21\
	\BasicCounter:MODULE_1:g2:a0:s_20\
	\BasicCounter:MODULE_1:g2:a0:s_19\
	\BasicCounter:MODULE_1:g2:a0:s_18\
	\BasicCounter:MODULE_1:g2:a0:s_17\
	\BasicCounter:MODULE_1:g2:a0:s_16\
	\BasicCounter:MODULE_1:g2:a0:s_15\
	\BasicCounter:MODULE_1:g2:a0:s_14\
	\BasicCounter:MODULE_1:g2:a0:s_13\
	\BasicCounter:MODULE_1:g2:a0:s_12\
	\BasicCounter:MODULE_1:g2:a0:s_11\
	\BasicCounter:MODULE_1:g2:a0:s_10\
	\BasicCounter:MODULE_1:g2:a0:s_9\
	\BasicCounter:MODULE_1:g2:a0:s_8\
	\BasicCounter:MODULE_1:g2:a0:s_7\
	\BasicCounter:MODULE_1:g2:a0:s_6\
	\BasicCounter:MODULE_1:g2:a0:s_5\
	\BasicCounter:MODULE_1:g2:a0:s_4\
	\BasicCounter:MODULE_1:g2:a0:s_3\
	\BasicCounter:MODULE_1:g2:a0:s_2\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1457
	\Chip_Select_A:control_bus_7\
	\Chip_Select_A:control_bus_6\
	\Chip_Select_A:control_bus_5\
	\Chip_Select_A:control_bus_4\
	\Chip_Select_A:control_bus_3\
	\Chip_Select_A:control_bus_2\
	Net_2631
	Net_2632
	Net_2633
	Net_2634
	Net_2635
	Net_2636
	Net_2637
	Net_2621
	Net_2622
	Net_2623
	Net_2624
	Net_2625
	Net_2626
	Net_2628
	Net_269
	Net_270
	Net_271
	Net_272
	Net_273
	Net_274
	Net_275
	Net_287
	Net_288
	Net_289
	Net_290
	Net_291
	Net_292
	Net_293
	\PWM_MOTORS:PWMUDB:km_run\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS:PWMUDB:capt_rising\
	\PWM_MOTORS:PWMUDB:capt_falling\
	\PWM_MOTORS:PWMUDB:trig_rise\
	\PWM_MOTORS:PWMUDB:trig_fall\
	\PWM_MOTORS:PWMUDB:sc_kill\
	\PWM_MOTORS:PWMUDB:min_kill\
	\PWM_MOTORS:PWMUDB:km_tc\
	\PWM_MOTORS:PWMUDB:db_tc\
	\PWM_MOTORS:PWMUDB:dith_sel\
	\PWM_MOTORS:PWMUDB:compare2\
	\PWM_MOTORS:Net_101\
	Net_2742
	Net_2743
	\PWM_MOTORS:PWMUDB:cmp2\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2744
	Net_2741
	\PWM_MOTORS:Net_113\
	\PWM_MOTORS:Net_107\
	\PWM_MOTORS:Net_114\
	Net_297
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	\MY_TIMER:Net_260\
	Net_322
	Net_327
	\MY_TIMER:Net_53\
	\MY_TIMER:TimerUDB:ctrl_ten\
	\MY_TIMER:TimerUDB:ctrl_cmode_0\
	\MY_TIMER:TimerUDB:ctrl_tmode_1\
	\MY_TIMER:TimerUDB:ctrl_tmode_0\
	\MY_TIMER:TimerUDB:ctrl_ic_1\
	\MY_TIMER:TimerUDB:ctrl_ic_0\
	Net_326
	\MY_TIMER:TimerUDB:zeros_3\
	\MY_TIMER:Net_102\
	\MY_TIMER:Net_266\
	\UART_RS485:BUART:reset_sr\
	Net_333
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_331
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_4:lt\
	\UART_RS485:BUART:sRX:MODULE_4:eq\
	\UART_RS485:BUART:sRX:MODULE_4:gt\
	\UART_RS485:BUART:sRX:MODULE_4:gte\
	\UART_RS485:BUART:sRX:MODULE_4:lte\
	\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\CYCLES_TIMER:Net_260\
	Net_2557
	\CYCLES_TIMER:TimerUDB:ctrl_ten\
	\CYCLES_TIMER:TimerUDB:ctrl_cmode_0\
	\CYCLES_TIMER:TimerUDB:ctrl_tmode_1\
	\CYCLES_TIMER:TimerUDB:ctrl_tmode_0\
	\CYCLES_TIMER:TimerUDB:ctrl_ic_1\
	\CYCLES_TIMER:TimerUDB:ctrl_ic_0\
	Net_2561
	\CYCLES_TIMER:TimerUDB:zeros_3\
	\CYCLES_TIMER:TimerUDB:zeros_2\
	\CYCLES_TIMER:Net_102\
	\CYCLES_TIMER:Net_266\
	\emFile:SPI0:BSPIM:mosi_after_ld\
	\emFile:SPI0:BSPIM:so_send\
	\emFile:SPI0:BSPIM:mosi_cpha_1\
	\emFile:SPI0:BSPIM:pre_mosi\
	\emFile:SPI0:BSPIM:dpcounter_zero\
	\emFile:SPI0:BSPIM:control_7\
	\emFile:SPI0:BSPIM:control_6\
	\emFile:SPI0:BSPIM:control_5\
	\emFile:SPI0:BSPIM:control_4\
	\emFile:SPI0:BSPIM:control_3\
	\emFile:SPI0:BSPIM:control_2\
	\emFile:SPI0:BSPIM:control_1\
	\emFile:SPI0:BSPIM:control_0\
	\emFile:SPI0:Net_253\
	\emFile:Net_2\
	\SPI_IMU:BSPIM:mosi_after_ld\
	\SPI_IMU:BSPIM:mosi_cpha_0\
	\SPI_IMU:BSPIM:pre_mosi\
	\SPI_IMU:BSPIM:dpcounter_zero\
	\SPI_IMU:BSPIM:control_7\
	\SPI_IMU:BSPIM:control_6\
	\SPI_IMU:BSPIM:control_5\
	\SPI_IMU:BSPIM:control_4\
	\SPI_IMU:BSPIM:control_3\
	\SPI_IMU:BSPIM:control_2\
	\SPI_IMU:BSPIM:control_1\
	\SPI_IMU:BSPIM:control_0\
	\SPI_IMU:Net_294\
	\BLINK_05HZ:PWMUDB:km_run\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_05HZ:PWMUDB:capt_rising\
	\BLINK_05HZ:PWMUDB:capt_falling\
	\BLINK_05HZ:PWMUDB:trig_rise\
	\BLINK_05HZ:PWMUDB:trig_fall\
	\BLINK_05HZ:PWMUDB:sc_kill\
	\BLINK_05HZ:PWMUDB:min_kill\
	\BLINK_05HZ:PWMUDB:km_tc\
	\BLINK_05HZ:PWMUDB:db_tc\
	\BLINK_05HZ:PWMUDB:dith_sel\
	\BLINK_05HZ:PWMUDB:compare2\
	\BLINK_05HZ:Net_101\
	Net_2036
	Net_2037
	\BLINK_05HZ:PWMUDB:cmp2\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_23\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_22\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_21\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_20\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_19\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_18\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_17\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_16\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_15\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_14\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_13\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_12\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_11\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_10\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_9\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_8\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_7\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_6\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_5\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_4\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_3\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_2\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2038
	Net_2035
	\BLINK_05HZ:Net_113\
	\BLINK_05HZ:Net_107\
	\BLINK_05HZ:Net_114\
	Net_1838
	Net_1839
	Net_1840
	Net_1841
	Net_1842
	Net_1843
	Net_1846
	Net_1847
	Net_1848
	Net_1849
	Net_1850
	Net_1851
	\BLINK_25HZ:PWMUDB:km_run\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_25HZ:PWMUDB:capt_rising\
	\BLINK_25HZ:PWMUDB:capt_falling\
	\BLINK_25HZ:PWMUDB:trig_rise\
	\BLINK_25HZ:PWMUDB:trig_fall\
	\BLINK_25HZ:PWMUDB:sc_kill\
	\BLINK_25HZ:PWMUDB:min_kill\
	\BLINK_25HZ:PWMUDB:km_tc\
	\BLINK_25HZ:PWMUDB:db_tc\
	\BLINK_25HZ:PWMUDB:dith_sel\
	\BLINK_25HZ:PWMUDB:compare2\
	\BLINK_25HZ:Net_101\
	Net_2046
	Net_2047
	\BLINK_25HZ:PWMUDB:cmp2\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_23\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_22\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_21\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_20\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_19\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_18\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_17\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_16\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_15\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_14\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_13\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_12\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_11\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_10\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_9\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_8\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_7\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_6\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_5\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_4\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_3\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_2\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2048
	Net_2045
	\BLINK_25HZ:Net_113\
	\BLINK_25HZ:Net_107\
	\BLINK_25HZ:Net_114\
	Net_2141
	Net_2142
	Net_2143
	Net_2144
	Net_2145
	Net_2146
	Net_2147
	\SHIFTREG_ENC_1:Net_1\
	\SHIFTREG_ENC_1:Net_2\
	\SHIFTREG_ENC_1:bSR:ctrl_f0_full\
	Net_2253
	\COUNTER_ENC:Net_82\
	\COUNTER_ENC:Net_95\
	\COUNTER_ENC:Net_91\
	\COUNTER_ENC:Net_102\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_2\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_1\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_0\
	\SHIFTREG_ENC_2:Net_1\
	\SHIFTREG_ENC_2:Net_2\
	\SHIFTREG_ENC_2:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_3:Net_1\
	\SHIFTREG_ENC_3:Net_2\
	\SHIFTREG_ENC_3:bSR:ctrl_f0_full\
	Net_2498
	\MODULE_8:g1:a0:gx:u0:albi_1\
	\MODULE_8:g1:a0:gx:u0:agbi_1\
	\MODULE_8:g1:a0:gx:u0:lt_0\
	\MODULE_8:g1:a0:gx:u0:gt_0\
	\MODULE_8:g1:a0:gx:u0:lt_1\
	\MODULE_8:g1:a0:gx:u0:gt_1\
	\MODULE_8:g1:a0:gx:u0:lti_0\
	\MODULE_8:g1:a0:gx:u0:gti_0\
	\MODULE_8:g1:a0:gx:u0:albi_0\
	\MODULE_8:g1:a0:gx:u0:agbi_0\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xlte\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:lt\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:lte\
	\MODULE_8:neq\
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:lt_0\
	\MODULE_9:g1:a0:gx:u0:gt_0\
	\MODULE_9:g1:a0:gx:u0:lt_1\
	\MODULE_9:g1:a0:gx:u0:gt_1\
	\MODULE_9:g1:a0:gx:u0:lti_0\
	\MODULE_9:g1:a0:gx:u0:gti_0\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_1_31\
	\BasicCounter:add_vi_vv_MODGEN_1_30\
	\BasicCounter:add_vi_vv_MODGEN_1_29\
	\BasicCounter:add_vi_vv_MODGEN_1_28\
	\BasicCounter:add_vi_vv_MODGEN_1_27\
	\BasicCounter:add_vi_vv_MODGEN_1_26\
	\BasicCounter:add_vi_vv_MODGEN_1_25\
	\BasicCounter:add_vi_vv_MODGEN_1_24\
	\BasicCounter:add_vi_vv_MODGEN_1_23\
	\BasicCounter:add_vi_vv_MODGEN_1_22\
	\BasicCounter:add_vi_vv_MODGEN_1_21\
	\BasicCounter:add_vi_vv_MODGEN_1_20\
	\BasicCounter:add_vi_vv_MODGEN_1_19\
	\BasicCounter:add_vi_vv_MODGEN_1_18\
	\BasicCounter:add_vi_vv_MODGEN_1_17\
	\BasicCounter:add_vi_vv_MODGEN_1_16\
	\BasicCounter:add_vi_vv_MODGEN_1_15\
	\BasicCounter:add_vi_vv_MODGEN_1_14\
	\BasicCounter:add_vi_vv_MODGEN_1_13\
	\BasicCounter:add_vi_vv_MODGEN_1_12\
	\BasicCounter:add_vi_vv_MODGEN_1_11\
	\BasicCounter:add_vi_vv_MODGEN_1_10\
	\BasicCounter:add_vi_vv_MODGEN_1_9\
	\BasicCounter:add_vi_vv_MODGEN_1_8\
	\BasicCounter:add_vi_vv_MODGEN_1_7\
	\BasicCounter:add_vi_vv_MODGEN_1_6\
	\BasicCounter:add_vi_vv_MODGEN_1_5\
	\BasicCounter:add_vi_vv_MODGEN_1_4\
	\BasicCounter:add_vi_vv_MODGEN_1_3\
	\BasicCounter:add_vi_vv_MODGEN_1_2\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_2\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_31\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_30\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_29\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_28\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_27\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_26\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_25\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_24\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_23\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_22\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_21\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_20\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_19\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_18\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_17\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_16\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_15\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_14\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_13\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_12\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_11\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_10\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_9\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_8\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_7\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_6\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_5\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_4\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_3\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_2\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_31\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_30\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_29\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_28\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_27\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_26\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_25\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_24\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_23\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_22\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_21\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_20\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_19\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_18\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_17\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_16\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_15\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_14\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_13\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_12\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_11\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_10\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_9\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_8\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_7\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_6\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_5\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_4\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_3\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 723 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC_STATUS:status_1\ to zero
Aliasing \ADC_STATUS:status_2\ to zero
Aliasing \ADC_STATUS:status_3\ to zero
Aliasing \ADC_STATUS:status_4\ to zero
Aliasing \ADC_STATUS:status_5\ to zero
Aliasing \ADC_STATUS:status_6\ to zero
Aliasing \ADC_STATUS:status_7\ to zero
Aliasing \ADC_SOC:clk\ to zero
Aliasing \ADC_SOC:rst\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_4\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_3\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_2\ to zero
Aliasing Net_4572_1 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_4572_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing AMuxHw_Decoder_enable to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VOLTAGE_SENSE_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing one to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__CURRENT_SENSE_1_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_A_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_B_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__LED_RED_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__MOSI_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__SCLK_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \Chip_Select_A:clk\ to zero
Aliasing \Chip_Select_A:rst\ to zero
Aliasing \MOTOR_ON_OFF:clk\ to zero
Aliasing \MOTOR_ON_OFF:rst\ to zero
Aliasing \MOTOR_DIR:clk\ to zero
Aliasing \MOTOR_DIR:rst\ to zero
Aliasing tmpOE__MOTOR_1B_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__FTDI_ENABLE_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \RS485_CTS:clk\ to zero
Aliasing \RS485_CTS:rst\ to zero
Aliasing tmpOE__USB_VDD_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_433 to zero
Aliasing \FTDI_ENABLE_REG:clk\ to zero
Aliasing \FTDI_ENABLE_REG:rst\ to zero
Aliasing \PWM_MOTORS:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_out\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PWM_MOTORS:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_kill\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:cs_addr_0\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_MOTORS:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__MOTOR_EN_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__MOTOR_1A_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PACER_TIMER:Net_260\ to zero
Aliasing Net_3249 to zero
Aliasing \PACER_TIMER:Net_102\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \RESET_FF:clk\ to zero
Aliasing \RESET_FF:rst\ to zero
Aliasing \FF_STATUS:status_1\ to zero
Aliasing \FF_STATUS:status_2\ to zero
Aliasing \FF_STATUS:status_3\ to zero
Aliasing \FF_STATUS:status_4\ to zero
Aliasing \FF_STATUS:status_5\ to zero
Aliasing \FF_STATUS:status_6\ to zero
Aliasing \FF_STATUS:status_7\ to zero
Aliasing \MY_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \MY_TIMER:TimerUDB:trigger_enable\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \MY_TIMER:TimerUDB:status_6\ to zero
Aliasing \MY_TIMER:TimerUDB:status_5\ to zero
Aliasing \MY_TIMER:TimerUDB:status_4\ to zero
Aliasing \MY_TIMER:TimerUDB:status_0\ to \MY_TIMER:TimerUDB:tc_i\
Aliasing Net_321 to zero
Aliasing Net_332 to zero
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_1\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_0\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RS485:BUART:tx_status_6\ to zero
Aliasing \UART_RS485:BUART:tx_status_5\ to zero
Aliasing \UART_RS485:BUART:tx_status_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODIN4_6\ to \UART_RS485:BUART:sRX:MODIN3_6\
Aliasing \UART_RS485:BUART:sRX:MODIN4_5\ to \UART_RS485:BUART:sRX:MODIN3_5\
Aliasing \UART_RS485:BUART:sRX:MODIN4_4\ to \UART_RS485:BUART:sRX:MODIN3_4\
Aliasing \UART_RS485:BUART:sRX:MODIN4_3\ to \UART_RS485:BUART:sRX:MODIN3_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_2\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__RS485_RX_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__RS485_TX_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__RS_485_EN_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CYCLES_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \CYCLES_TIMER:TimerUDB:trigger_enable\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \CYCLES_TIMER:TimerUDB:status_6\ to zero
Aliasing \CYCLES_TIMER:TimerUDB:status_5\ to zero
Aliasing \CYCLES_TIMER:TimerUDB:status_4\ to zero
Aliasing \CYCLES_TIMER:TimerUDB:status_0\ to \CYCLES_TIMER:TimerUDB:tc_i\
Aliasing Net_339 to zero
Aliasing \emFile:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_3\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \emFile:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile:SPI0:Net_274\ to zero
Aliasing \emFile:tmpOE__mosi0_net_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \emFile:tmpOE__miso0_net_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \emFile:tmpOE__sclk0_net_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \emFile:tmpOE__SPI0_CS_net_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__CS_on_board_IMU_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__MISO_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__RTC_IN_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__RTC_OUT_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__RTC_Clock_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__RTC_CS_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \SPI_IMU:BSPIM:pol_supprt\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \SPI_IMU:BSPIM:tx_status_6\ to zero
Aliasing \SPI_IMU:BSPIM:tx_status_5\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_3\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_2\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_1\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_0\ to zero
Aliasing \SPI_IMU:Net_289\ to zero
Aliasing tmpOE__CS1_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__CS0_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \BLINK_05HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_out\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_1827 to zero
Aliasing \BLINK_05HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_kill\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:cs_addr_0\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \LED_CTRL:clk\ to zero
Aliasing \LED_CTRL:rst\ to zero
Aliasing \BLINK_CTRL_EN:clk\ to zero
Aliasing \BLINK_CTRL_EN:rst\ to zero
Aliasing tmpOE__LED_GREEN_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \BLINK_25HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_out\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_7185 to zero
Aliasing \BLINK_25HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_kill\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:cs_addr_0\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_1_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_2_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_3_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_4_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_5_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__EMG_6_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \RESET_COUNTERS:clk\ to zero
Aliasing \RESET_COUNTERS:rst\ to zero
Aliasing Net_2497 to zero
Aliasing tmpOE__CS_ENCODER0_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__MISO_ENCODER_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__CLK_ENCODER_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_1317 to Net_3419
Aliasing Net_2132 to zero
Aliasing \SHIFTREG_ENC_1:bSR:final_load\ to zero
Aliasing \COUNTER_ENC:Net_89\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \COUNTER_ENC:CounterUDB:capt_rising\ to zero
Aliasing \COUNTER_ENC:CounterUDB:tc_i\ to \COUNTER_ENC:CounterUDB:reload_tc\
Aliasing Net_2474 to zero
Aliasing \SHIFTREG_ENC_2:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_2:bSR:status_1\ to \SHIFTREG_ENC_1:bSR:status_1\
Aliasing \SHIFTREG_ENC_3:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:status_1\ to \SHIFTREG_ENC_1:bSR:status_1\
Aliasing tmpOE__CS2_net_0 to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing MODIN7_1 to \BasicCounter:MODIN1_1\
Aliasing MODIN7_0 to \BasicCounter:MODIN1_0\
Aliasing \MODULE_8:g1:a0:gx:u0:aeqb_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing MODIN9_1 to \BasicCounter:MODIN1_1\
Aliasing MODIN9_0 to \BasicCounter:MODIN1_0\
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing AMuxHw_Decoder_old_id_1D to \BasicCounter:MODIN1_1\
Aliasing AMuxHw_Decoder_old_id_0D to \BasicCounter:MODIN1_0\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PWM_MOTORS:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \MY_TIMER:TimerUDB:capture_last\\D\ to zero
Aliasing \MY_TIMER:TimerUDB:hwEnable_reg\\D\ to \MY_TIMER:TimerUDB:run_mode\
Aliasing \MY_TIMER:TimerUDB:capture_out_reg_i\\D\ to \MY_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \CYCLES_TIMER:TimerUDB:capture_last\\D\ to zero
Aliasing \CYCLES_TIMER:TimerUDB:hwEnable_reg\\D\ to \CYCLES_TIMER:TimerUDB:run_mode\
Aliasing \CYCLES_TIMER:TimerUDB:capture_out_reg_i\\D\ to \CYCLES_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \emFile:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \SPI_IMU:BSPIM:dpcounter_one_reg\\D\ to \SPI_IMU:BSPIM:tx_status_3\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\D\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \BLINK_05HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\D\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \BLINK_25HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\ to \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \SHIFTREG_ENC_1:bSR:load_reg\\D\ to zero
Aliasing \COUNTER_ENC:CounterUDB:prevCapture\\D\ to zero
Aliasing \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ to \COUNTER_ENC:CounterUDB:prevCompare\\D\
Aliasing \SHIFTREG_ENC_2:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_3:bSR:load_reg\\D\ to zero
Removing Rhs of wire \ADC:Net_488\[13] = \ADC:Net_250\[49]
Removing Lhs of wire \ADC:Net_481\[16] = zero[10]
Removing Lhs of wire \ADC:Net_482\[17] = zero[10]
Removing Lhs of wire \ADC:Net_252\[51] = zero[10]
Removing Rhs of wire Net_5507[53] = cy_srff_2[319]
Removing Lhs of wire \ADC_STATUS:status_0\[56] = Net_4716[57]
Removing Lhs of wire \ADC_STATUS:status_1\[58] = zero[10]
Removing Lhs of wire \ADC_STATUS:status_2\[59] = zero[10]
Removing Lhs of wire \ADC_STATUS:status_3\[60] = zero[10]
Removing Lhs of wire \ADC_STATUS:status_4\[61] = zero[10]
Removing Lhs of wire \ADC_STATUS:status_5\[62] = zero[10]
Removing Lhs of wire \ADC_STATUS:status_6\[63] = zero[10]
Removing Lhs of wire \ADC_STATUS:status_7\[64] = zero[10]
Removing Lhs of wire \ADC_SOC:clk\[69] = zero[10]
Removing Lhs of wire \ADC_SOC:rst\[70] = zero[10]
Removing Rhs of wire Net_4627[71] = \ADC_SOC:control_out_0\[72]
Removing Rhs of wire Net_4627[71] = \ADC_SOC:control_0\[95]
Removing Rhs of wire Net_5460[98] = cmp_vv_vv_MODGEN_2[303]
Removing Rhs of wire Net_5460[98] = \MODULE_8:g1:a0:xeq\[3289]
Removing Rhs of wire Net_5460[98] = \MODULE_8:g1:a0:gx:u0:aeqb_1\[3278]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_1_1\[99] = \BasicCounter:MODULE_1:g2:a0:s_1\[260]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_1_0\[101] = \BasicCounter:MODULE_1:g2:a0:s_0\[261]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_23\[142] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_22\[143] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_21\[144] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_20\[145] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_19\[146] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_18\[147] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_17\[148] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_16\[149] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_15\[150] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_14\[151] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_13\[152] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_12\[153] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_11\[154] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_10\[155] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_9\[156] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_8\[157] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_7\[158] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_6\[159] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_5\[160] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_4\[161] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_3\[162] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_2\[163] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_1\[164] = \BasicCounter:MODIN1_1\[165]
Removing Lhs of wire \BasicCounter:MODIN1_1\[165] = Net_5190_1[97]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_0\[166] = \BasicCounter:MODIN1_0\[167]
Removing Lhs of wire \BasicCounter:MODIN1_0\[167] = Net_5190_0[100]
Removing Rhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[299] = \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[300]
Removing Rhs of wire Net_4572_1[301] = \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[299]
Removing Lhs of wire Net_4572_0[302] = Net_4572_1[301]
Removing Lhs of wire AMuxHw_Decoder_enable[304] = Net_4572_1[301]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[306] = \MODULE_9:g1:a0:xeq\[3333]
Removing Lhs of wire Net_5205[322] = cy_srff_3[321]
Removing Lhs of wire tmpOE__VOLTAGE_SENSE_net_0[325] = Net_4572_1[301]
Removing Lhs of wire one[329] = Net_4572_1[301]
Removing Lhs of wire tmpOE__CURRENT_SENSE_1_net_0[332] = Net_4572_1[301]
Removing Lhs of wire tmpOE__EMG_A_net_0[338] = Net_4572_1[301]
Removing Lhs of wire tmpOE__EMG_B_net_0[344] = Net_4572_1[301]
Removing Lhs of wire tmpOE__LED_RED_net_0[350] = Net_4572_1[301]
Removing Lhs of wire tmpOE__MOSI_net_0[358] = Net_4572_1[301]
Removing Rhs of wire Net_1458[359] = \SPI_IMU:BSPIM:mosi_fin\[1720]
Removing Rhs of wire Net_1458[359] = \SPI_IMU:BSPIM:mosi_cpha_1\[1721]
Removing Lhs of wire tmpOE__SCLK_net_0[365] = Net_4572_1[301]
Removing Lhs of wire \Chip_Select_A:clk\[371] = zero[10]
Removing Lhs of wire \Chip_Select_A:rst\[372] = zero[10]
Removing Rhs of wire Net_1622_1[385] = \Chip_Select_A:control_out_1\[386]
Removing Rhs of wire Net_1622_1[385] = \Chip_Select_A:control_1\[396]
Removing Rhs of wire Net_1622_0[387] = \Chip_Select_A:control_out_0\[388]
Removing Rhs of wire Net_1622_0[387] = \Chip_Select_A:control_0\[397]
Removing Rhs of wire Net_3034[399] = \MOTOR_ON_OFF:control_out_0\[407]
Removing Rhs of wire Net_3034[399] = \MOTOR_ON_OFF:control_0\[430]
Removing Rhs of wire Net_2982[401] = \MOTOR_DIR:control_out_0\[433]
Removing Rhs of wire Net_2982[401] = \MOTOR_DIR:control_0\[456]
Removing Rhs of wire Net_2993[403] = \PWM_MOTORS:Net_96\[632]
Removing Rhs of wire Net_2993[403] = \PWM_MOTORS:PWMUDB:pwm_i_reg\[624]
Removing Lhs of wire \MOTOR_ON_OFF:clk\[405] = zero[10]
Removing Lhs of wire \MOTOR_ON_OFF:rst\[406] = zero[10]
Removing Lhs of wire \MOTOR_DIR:clk\[431] = zero[10]
Removing Lhs of wire \MOTOR_DIR:rst\[432] = zero[10]
Removing Lhs of wire tmpOE__MOTOR_1B_net_0[458] = Net_4572_1[301]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[464] = Net_4572_1[301]
Removing Rhs of wire Net_3196[465] = \FTDI_ENABLE_REG:control_out_0\[506]
Removing Rhs of wire Net_3196[465] = \FTDI_ENABLE_REG:control_0\[529]
Removing Lhs of wire \RS485_CTS:clk\[470] = zero[10]
Removing Lhs of wire \RS485_CTS:rst\[471] = zero[10]
Removing Rhs of wire Net_3200[472] = \RS485_CTS:control_out_0\[473]
Removing Rhs of wire Net_3200[472] = \RS485_CTS:control_0\[496]
Removing Lhs of wire tmpOE__USB_VDD_net_0[498] = Net_4572_1[301]
Removing Lhs of wire Net_433[503] = zero[10]
Removing Lhs of wire \FTDI_ENABLE_REG:clk\[504] = zero[10]
Removing Lhs of wire \FTDI_ENABLE_REG:rst\[505] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ctrl_enable\[545] = \PWM_MOTORS:PWMUDB:control_7\[537]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwCapture\[555] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwEnable\[556] = \PWM_MOTORS:PWMUDB:control_7\[537]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_out\[560] = Net_4572_1[301]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\R\[562] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\S\[563] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_enable\[564] = \PWM_MOTORS:PWMUDB:runmode_enable\[561]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\[568] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\[569] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\R\[570] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\S\[571] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_kill\[574] = Net_4572_1[301]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_1\[578] = \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_1\[796]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_0\[580] = \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_0\[797]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\R\[581] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\S\[582] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\R\[583] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\S\[584] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_2\[586] = \PWM_MOTORS:PWMUDB:tc_i\[566]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_1\[587] = \PWM_MOTORS:PWMUDB:runmode_enable\[561]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_0\[588] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm1_i\[627] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm2_i\[629] = zero[10]
Removing Rhs of wire \PWM_MOTORS:PWMUDB:pwm_temp\[635] = \PWM_MOTORS:PWMUDB:cmp1\[636]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_23\[678] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_22\[679] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_21\[680] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_20\[681] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_19\[682] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_18\[683] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_17\[684] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_16\[685] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_15\[686] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_14\[687] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_13\[688] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_12\[689] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_11\[690] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_10\[691] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_9\[692] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_8\[693] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_7\[694] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_6\[695] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_5\[696] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_4\[697] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_3\[698] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_2\[699] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_1\[700] = \PWM_MOTORS:PWMUDB:MODIN2_1\[701]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN2_1\[701] = \PWM_MOTORS:PWMUDB:dith_count_1\[577]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_0\[702] = \PWM_MOTORS:PWMUDB:MODIN2_0\[703]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN2_0\[703] = \PWM_MOTORS:PWMUDB:dith_count_0\[579]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[835] = Net_4572_1[301]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[836] = Net_4572_1[301]
Removing Lhs of wire tmpOE__MOTOR_EN_net_0[844] = Net_4572_1[301]
Removing Lhs of wire tmpOE__MOTOR_1A_net_0[850] = Net_4572_1[301]
Removing Lhs of wire \PACER_TIMER:Net_260\[857] = zero[10]
Removing Lhs of wire \PACER_TIMER:Net_266\[858] = Net_4572_1[301]
Removing Lhs of wire Net_3249[859] = zero[10]
Removing Rhs of wire Net_3264[864] = \PACER_TIMER:Net_51\[860]
Removing Lhs of wire \PACER_TIMER:Net_102\[865] = Net_4572_1[301]
Removing Lhs of wire Net_3018[869] = cy_srff_1[867]
Removing Rhs of wire Net_3334[870] = \RESET_FF:control_out_0\[873]
Removing Rhs of wire Net_3334[870] = \RESET_FF:control_0\[896]
Removing Lhs of wire \RESET_FF:clk\[871] = zero[10]
Removing Lhs of wire \RESET_FF:rst\[872] = zero[10]
Removing Lhs of wire \FF_STATUS:status_0\[897] = cy_srff_1[867]
Removing Lhs of wire \FF_STATUS:status_1\[898] = zero[10]
Removing Lhs of wire \FF_STATUS:status_2\[899] = zero[10]
Removing Lhs of wire \FF_STATUS:status_3\[900] = zero[10]
Removing Lhs of wire \FF_STATUS:status_4\[901] = zero[10]
Removing Lhs of wire \FF_STATUS:status_5\[902] = zero[10]
Removing Lhs of wire \FF_STATUS:status_6\[903] = zero[10]
Removing Lhs of wire \FF_STATUS:status_7\[904] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_enable\[925] = \MY_TIMER:TimerUDB:control_7\[917]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_cmode_1\[927] = zero[10]
Removing Rhs of wire \MY_TIMER:TimerUDB:timer_enable\[936] = \MY_TIMER:TimerUDB:runmode_enable\[948]
Removing Rhs of wire \MY_TIMER:TimerUDB:run_mode\[937] = \MY_TIMER:TimerUDB:hwEnable\[938]
Removing Lhs of wire \MY_TIMER:TimerUDB:run_mode\[937] = \MY_TIMER:TimerUDB:control_7\[917]
Removing Lhs of wire \MY_TIMER:TimerUDB:trigger_enable\[940] = Net_4572_1[301]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_i\[942] = \MY_TIMER:TimerUDB:status_tc\[939]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load_int\[947] = \MY_TIMER:TimerUDB:capt_fifo_load\[935]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_6\[950] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_5\[951] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_4\[952] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_0\[953] = \MY_TIMER:TimerUDB:status_tc\[939]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_1\[954] = \MY_TIMER:TimerUDB:capt_fifo_load\[935]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_2\[955] = \MY_TIMER:TimerUDB:fifo_full\[956]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_3\[957] = \MY_TIMER:TimerUDB:fifo_nempty\[958]
Removing Lhs of wire Net_321[960] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_2\[961] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_1\[962] = \MY_TIMER:TimerUDB:trig_reg\[949]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_0\[963] = \MY_TIMER:TimerUDB:per_zero\[941]
Removing Rhs of wire Net_6117[1096] = \UART_RS485:BUART:rx_interrupt_out\[1117]
Removing Lhs of wire \UART_RS485:Net_61\[1097] = Net_124[1098]
Removing Lhs of wire Net_332[1102] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[1103] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[1104] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[1105] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[1106] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[1107] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[1108] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[1109] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[1110] = zero[10]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[1121] = \UART_RS485:BUART:tx_bitclk_dp\[1157]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[1167] = \UART_RS485:BUART:tx_counter_dp\[1158]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[1168] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[1169] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[1170] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[1172] = \UART_RS485:BUART:tx_fifo_empty\[1135]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[1174] = \UART_RS485:BUART:tx_fifo_notfull\[1134]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[1188] = Net_6196[1237]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[1240] = \UART_RS485:BUART:rx_break_status\[1241]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[1242] = \UART_RS485:BUART:rx_parity_error_status\[1243]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[1244] = \UART_RS485:BUART:rx_stop_bit_error\[1245]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_7\[1254] = \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_0\[1381]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_5\[1256] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[1305]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_6\[1260] = \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xneq\[1327]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[1261] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[1262] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[1263] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[1264] = \UART_RS485:BUART:sRX:MODIN3_6\[1265]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_6\[1265] = \UART_RS485:BUART:rx_count_6\[1229]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[1266] = \UART_RS485:BUART:sRX:MODIN3_5\[1267]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_5\[1267] = \UART_RS485:BUART:rx_count_5\[1230]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[1268] = \UART_RS485:BUART:sRX:MODIN3_4\[1269]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_4\[1269] = \UART_RS485:BUART:rx_count_4\[1231]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[1270] = \UART_RS485:BUART:sRX:MODIN3_3\[1271]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_3\[1271] = \UART_RS485:BUART:rx_count_3\[1232]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[1272] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[1273] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[1274] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[1275] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[1276] = Net_4572_1[301]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[1277] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[1278] = Net_4572_1[301]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[1279] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[1280] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[1281] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[1282] = \UART_RS485:BUART:rx_count_6\[1229]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[1283] = \UART_RS485:BUART:rx_count_5\[1230]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[1284] = \UART_RS485:BUART:rx_count_4\[1231]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[1285] = \UART_RS485:BUART:rx_count_3\[1232]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[1286] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[1287] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[1288] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[1289] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[1290] = Net_4572_1[301]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[1291] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[1292] = Net_4572_1[301]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:newa_0\[1307] = Net_6196[1237]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:newb_0\[1308] = \UART_RS485:BUART:rx_parity_bit\[1259]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:dataa_0\[1309] = Net_6196[1237]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:datab_0\[1310] = \UART_RS485:BUART:rx_parity_bit\[1259]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[1311] = Net_6196[1237]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[1312] = \UART_RS485:BUART:rx_parity_bit\[1259]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[1314] = Net_4572_1[301]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[1315] = \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1313]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[1316] = \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1313]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_6\[1337] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_5\[1338] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_4\[1339] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_3\[1340] = \UART_RS485:BUART:rx_count_6\[1229]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_6\[1341] = \UART_RS485:BUART:rx_count_6\[1229]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_2\[1342] = \UART_RS485:BUART:rx_count_5\[1230]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_5\[1343] = \UART_RS485:BUART:rx_count_5\[1230]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_1\[1344] = \UART_RS485:BUART:rx_count_4\[1231]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_4\[1345] = \UART_RS485:BUART:rx_count_4\[1231]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_0\[1346] = \UART_RS485:BUART:rx_count_3\[1232]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_3\[1347] = \UART_RS485:BUART:rx_count_3\[1232]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_6\[1348] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_5\[1349] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_4\[1350] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_3\[1351] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_2\[1352] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_1\[1353] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_0\[1354] = Net_4572_1[301]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1355] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1356] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1357] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1358] = \UART_RS485:BUART:rx_count_6\[1229]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1359] = \UART_RS485:BUART:rx_count_5\[1230]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1360] = \UART_RS485:BUART:rx_count_4\[1231]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1361] = \UART_RS485:BUART:rx_count_3\[1232]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_6\[1362] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_5\[1363] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_4\[1364] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_3\[1365] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_2\[1366] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_1\[1367] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_0\[1368] = Net_4572_1[301]
Removing Lhs of wire tmpOE__RS485_RX_net_0[1384] = Net_4572_1[301]
Removing Lhs of wire tmpOE__RS485_TX_net_0[1389] = Net_4572_1[301]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[1395] = Net_4572_1[301]
Removing Rhs of wire Net_345[1405] = \CYCLES_TIMER:Net_53\[1406]
Removing Rhs of wire Net_345[1405] = \CYCLES_TIMER:TimerUDB:tc_reg_i\[1439]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:ctrl_enable\[1421] = \CYCLES_TIMER:TimerUDB:control_7\[1413]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:ctrl_cmode_1\[1423] = zero[10]
Removing Rhs of wire \CYCLES_TIMER:TimerUDB:timer_enable\[1432] = \CYCLES_TIMER:TimerUDB:runmode_enable\[1444]
Removing Rhs of wire \CYCLES_TIMER:TimerUDB:run_mode\[1433] = \CYCLES_TIMER:TimerUDB:hwEnable\[1434]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:run_mode\[1433] = \CYCLES_TIMER:TimerUDB:control_7\[1413]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:trigger_enable\[1436] = Net_4572_1[301]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:tc_i\[1438] = \CYCLES_TIMER:TimerUDB:status_tc\[1435]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:capt_fifo_load_int\[1443] = \CYCLES_TIMER:TimerUDB:capt_fifo_load\[1431]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:status_6\[1446] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:status_5\[1447] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:status_4\[1448] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:status_0\[1449] = \CYCLES_TIMER:TimerUDB:status_tc\[1435]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:status_1\[1450] = \CYCLES_TIMER:TimerUDB:capt_fifo_load\[1431]
Removing Rhs of wire \CYCLES_TIMER:TimerUDB:status_2\[1451] = \CYCLES_TIMER:TimerUDB:fifo_full\[1452]
Removing Rhs of wire \CYCLES_TIMER:TimerUDB:status_3\[1453] = \CYCLES_TIMER:TimerUDB:fifo_nempty\[1454]
Removing Lhs of wire Net_339[1456] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:cs_addr_2\[1457] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:cs_addr_1\[1458] = \CYCLES_TIMER:TimerUDB:trig_reg\[1445]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:cs_addr_0\[1459] = \CYCLES_TIMER:TimerUDB:per_zero\[1437]
Removing Lhs of wire \emFile:SPI0:Net_276\[1544] = \emFile:Net_19\[1545]
Removing Rhs of wire \emFile:SPI0:BSPIM:load_rx_data\[1548] = \emFile:SPI0:BSPIM:dpcounter_one\[1549]
Removing Lhs of wire \emFile:SPI0:BSPIM:pol_supprt\[1550] = zero[10]
Removing Lhs of wire \emFile:SPI0:BSPIM:miso_to_dp\[1551] = \emFile:SPI0:Net_244\[1552]
Removing Lhs of wire \emFile:SPI0:Net_244\[1552] = \emFile:Net_16\[1645]
Removing Rhs of wire \emFile:Net_10\[1556] = \emFile:SPI0:BSPIM:mosi_fin\[1557]
Removing Rhs of wire \emFile:Net_10\[1556] = \emFile:SPI0:BSPIM:mosi_cpha_0\[1558]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_1\[1579] = \emFile:SPI0:BSPIM:dpMOSI_fifo_empty\[1580]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_2\[1581] = \emFile:SPI0:BSPIM:dpMOSI_fifo_not_full\[1582]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_3\[1583] = \emFile:SPI0:BSPIM:load_rx_data\[1548]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_4\[1585] = \emFile:SPI0:BSPIM:dpMISO_fifo_full\[1586]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_5\[1587] = \emFile:SPI0:BSPIM:dpMISO_fifo_not_empty\[1588]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_6\[1590] = zero[10]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_5\[1591] = zero[10]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_3\[1592] = zero[10]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_2\[1593] = zero[10]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_1\[1594] = zero[10]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_0\[1595] = zero[10]
Removing Lhs of wire \emFile:SPI0:Net_273\[1605] = zero[10]
Removing Lhs of wire \emFile:SPI0:Net_274\[1646] = zero[10]
Removing Lhs of wire \emFile:tmpOE__mosi0_net_0\[1648] = Net_4572_1[301]
Removing Lhs of wire \emFile:tmpOE__miso0_net_0\[1655] = Net_4572_1[301]
Removing Lhs of wire \emFile:tmpOE__sclk0_net_0\[1661] = Net_4572_1[301]
Removing Lhs of wire \emFile:tmpOE__SPI0_CS_net_0\[1667] = Net_4572_1[301]
Removing Lhs of wire tmpOE__CS_on_board_IMU_net_0[1673] = Net_4572_1[301]
Removing Lhs of wire tmpOE__MISO_net_0[1680] = Net_4572_1[301]
Removing Lhs of wire tmpOE__RTC_IN_net_0[1686] = Net_4572_1[301]
Removing Lhs of wire tmpOE__RTC_OUT_net_0[1692] = Net_4572_1[301]
Removing Lhs of wire tmpOE__RTC_Clock_net_0[1698] = Net_4572_1[301]
Removing Lhs of wire tmpOE__RTC_CS_net_0[1704] = Net_4572_1[301]
Removing Lhs of wire \SPI_IMU:Net_276\[1709] = Net_2334[531]
Removing Rhs of wire \SPI_IMU:BSPIM:load_rx_data\[1712] = \SPI_IMU:BSPIM:dpcounter_one_reg\[1713]
Removing Lhs of wire \SPI_IMU:BSPIM:pol_supprt\[1714] = Net_4572_1[301]
Removing Lhs of wire \SPI_IMU:BSPIM:miso_to_dp\[1715] = \SPI_IMU:Net_244\[1716]
Removing Lhs of wire \SPI_IMU:Net_244\[1716] = Net_1469[1681]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_1\[1742] = \SPI_IMU:BSPIM:dpMOSI_fifo_empty\[1743]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_2\[1744] = \SPI_IMU:BSPIM:dpMOSI_fifo_not_full\[1745]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_3\[1746] = \SPI_IMU:BSPIM:dpcounter_one\[1738]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_4\[1748] = \SPI_IMU:BSPIM:dpMISO_fifo_full\[1749]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_5\[1750] = \SPI_IMU:BSPIM:dpMISO_fifo_not_empty\[1751]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_6\[1753] = zero[10]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_5\[1754] = zero[10]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_3\[1755] = zero[10]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_2\[1756] = zero[10]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_1\[1757] = zero[10]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_0\[1758] = zero[10]
Removing Lhs of wire \SPI_IMU:Net_273\[1768] = zero[10]
Removing Lhs of wire \SPI_IMU:Net_289\[1808] = zero[10]
Removing Rhs of wire Net_1628[1810] = \demux_2:tmp__demux_2_2_reg\[1821]
Removing Lhs of wire tmpOE__CS1_net_0[1812] = Net_4572_1[301]
Removing Rhs of wire Net_1630[1817] = \demux_2:tmp__demux_2_0_reg\[1818]
Removing Rhs of wire Net_1629[1823] = \demux_2:tmp__demux_2_1_reg\[1820]
Removing Rhs of wire Net_2501[1824] = \demux_2:tmp__demux_2_3_reg\[1822]
Removing Lhs of wire tmpOE__CS0_net_0[1826] = Net_4572_1[301]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ctrl_enable\[1846] = \BLINK_05HZ:PWMUDB:control_7\[1838]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:hwCapture\[1856] = zero[10]
Removing Rhs of wire Net_3925[1858] = \BLINK_CTRL_EN:control_out_0\[2224]
Removing Rhs of wire Net_3925[1858] = \BLINK_CTRL_EN:control_0\[2247]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_out\[1862] = Net_4572_1[301]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\R\[1864] = zero[10]
Removing Lhs of wire Net_1827[1865] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\S\[1866] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_enable\[1867] = \BLINK_05HZ:PWMUDB:runmode_enable\[1863]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\[1871] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\[1872] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\R\[1873] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\S\[1874] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_kill\[1877] = Net_4572_1[301]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_1\[1881] = \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_1\[2147]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_0\[1883] = \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_0\[2148]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\R\[1884] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\S\[1885] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\R\[1886] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\S\[1887] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_2\[1889] = \BLINK_05HZ:PWMUDB:tc_i\[1869]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_1\[1890] = \BLINK_05HZ:PWMUDB:runmode_enable\[1863]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_0\[1891] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i\[1978] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i\[1980] = zero[10]
Removing Rhs of wire \BLINK_05HZ:Net_96\[1983] = \BLINK_05HZ:PWMUDB:pwm_i_reg\[1975]
Removing Rhs of wire \BLINK_05HZ:PWMUDB:pwm_temp\[1986] = \BLINK_05HZ:PWMUDB:cmp1\[1987]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_23\[2029] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_22\[2030] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_21\[2031] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_20\[2032] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_19\[2033] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_18\[2034] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_17\[2035] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_16\[2036] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_15\[2037] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_14\[2038] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_13\[2039] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_12\[2040] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_11\[2041] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_10\[2042] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_9\[2043] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_8\[2044] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_7\[2045] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_6\[2046] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_5\[2047] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_4\[2048] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_3\[2049] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_2\[2050] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_1\[2051] = \BLINK_05HZ:PWMUDB:MODIN5_1\[2052]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN5_1\[2052] = \BLINK_05HZ:PWMUDB:dith_count_1\[1880]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_0\[2053] = \BLINK_05HZ:PWMUDB:MODIN5_0\[2054]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN5_0\[2054] = \BLINK_05HZ:PWMUDB:dith_count_0\[1882]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2186] = Net_4572_1[301]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2187] = Net_4572_1[301]
Removing Rhs of wire Net_5579[2188] = \BLINK_05HZ:Net_96\[1983]
Removing Lhs of wire \LED_CTRL:clk\[2195] = zero[10]
Removing Lhs of wire \LED_CTRL:rst\[2196] = zero[10]
Removing Rhs of wire Net_7450[2197] = \LED_CTRL:control_out_0\[2198]
Removing Rhs of wire Net_7450[2197] = \LED_CTRL:control_0\[2221]
Removing Rhs of wire Net_7694[2199] = \LED_CTRL:control_out_1\[2200]
Removing Rhs of wire Net_7694[2199] = \LED_CTRL:control_1\[2220]
Removing Lhs of wire \BLINK_CTRL_EN:clk\[2222] = zero[10]
Removing Lhs of wire \BLINK_CTRL_EN:rst\[2223] = zero[10]
Removing Rhs of wire Net_5930[2225] = \BLINK_CTRL_EN:control_out_1\[2226]
Removing Rhs of wire Net_5930[2225] = \BLINK_CTRL_EN:control_1\[2246]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[2249] = Net_4572_1[301]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ctrl_enable\[2268] = \BLINK_25HZ:PWMUDB:control_7\[2260]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:hwCapture\[2278] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_out\[2283] = Net_4572_1[301]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\R\[2285] = zero[10]
Removing Lhs of wire Net_7185[2286] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\S\[2287] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_enable\[2288] = \BLINK_25HZ:PWMUDB:runmode_enable\[2284]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\[2292] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\[2293] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\R\[2294] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\S\[2295] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_kill\[2298] = Net_4572_1[301]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_1\[2302] = \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_1\[2520]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_0\[2304] = \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_0\[2521]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\R\[2305] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\S\[2306] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\R\[2307] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\S\[2308] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_2\[2310] = \BLINK_25HZ:PWMUDB:tc_i\[2290]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_1\[2311] = \BLINK_25HZ:PWMUDB:runmode_enable\[2284]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_0\[2312] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i\[2351] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i\[2353] = zero[10]
Removing Rhs of wire \BLINK_25HZ:Net_96\[2356] = \BLINK_25HZ:PWMUDB:pwm_i_reg\[2348]
Removing Rhs of wire \BLINK_25HZ:PWMUDB:pwm_temp\[2359] = \BLINK_25HZ:PWMUDB:cmp1\[2360]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_23\[2402] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_22\[2403] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_21\[2404] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_20\[2405] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_19\[2406] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_18\[2407] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_17\[2408] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_16\[2409] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_15\[2410] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_14\[2411] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_13\[2412] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_12\[2413] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_11\[2414] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_10\[2415] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_9\[2416] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_8\[2417] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_7\[2418] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_6\[2419] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_5\[2420] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_4\[2421] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_3\[2422] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_2\[2423] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_1\[2424] = \BLINK_25HZ:PWMUDB:MODIN6_1\[2425]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN6_1\[2425] = \BLINK_25HZ:PWMUDB:dith_count_1\[2301]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_0\[2426] = \BLINK_25HZ:PWMUDB:MODIN6_0\[2427]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN6_0\[2427] = \BLINK_25HZ:PWMUDB:dith_count_0\[2303]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2559] = Net_4572_1[301]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2560] = Net_4572_1[301]
Removing Rhs of wire Net_7667[2561] = \BLINK_25HZ:Net_96\[2356]
Removing Lhs of wire tmpOE__EMG_1_net_0[2570] = Net_4572_1[301]
Removing Lhs of wire tmpOE__EMG_2_net_0[2577] = Net_4572_1[301]
Removing Lhs of wire tmpOE__EMG_3_net_0[2584] = Net_4572_1[301]
Removing Lhs of wire tmpOE__EMG_4_net_0[2591] = Net_4572_1[301]
Removing Lhs of wire tmpOE__EMG_5_net_0[2598] = Net_4572_1[301]
Removing Lhs of wire tmpOE__EMG_6_net_0[2605] = Net_4572_1[301]
Removing Rhs of wire Net_3511[2612] = \COUNTER_ENC:Net_49\[2833]
Removing Rhs of wire Net_3511[2612] = \COUNTER_ENC:CounterUDB:tc_reg_i\[2888]
Removing Rhs of wire Net_1287[2613] = \COUNTER_ENC:CounterUDB:cmp_out_reg_i\[2892]
Removing Lhs of wire \RESET_COUNTERS:clk\[2614] = zero[10]
Removing Lhs of wire \RESET_COUNTERS:rst\[2615] = zero[10]
Removing Rhs of wire Net_3492[2616] = \RESET_COUNTERS:control_out_0\[2617]
Removing Rhs of wire Net_3492[2616] = \RESET_COUNTERS:control_0\[2640]
Removing Lhs of wire Net_2497[2641] = zero[10]
Removing Lhs of wire tmpOE__CS_ENCODER0_net_0[2645] = Net_4572_1[301]
Removing Rhs of wire Net_2343[2646] = cydff_2[2665]
Removing Lhs of wire tmpOE__MISO_ENCODER_net_0[2652] = Net_4572_1[301]
Removing Lhs of wire tmpOE__CLK_ENCODER_net_0[2658] = Net_4572_1[301]
Removing Rhs of wire Net_2441[2659] = cydff_1[2667]
Removing Lhs of wire Net_1317[2666] = Net_3419[2664]
Removing Lhs of wire Net_2132[2668] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_1:Net_350\[2669] = Net_2409[2653]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\[2672] = \SHIFTREG_ENC_1:bSR:control_0\[2673]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_2\[2685] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_0\[2686] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:final_load\[2687] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_1\[2688] = Net_2343[2646]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[2689] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\[2690]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[2689] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_24_2\[2700]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[2691] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\[2692]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[2691] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_24_2\[2701]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[2693] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\[2694]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[2693] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_24_2\[2702]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[2695] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\[2696]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[2695] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_24_2\[2703]
Removing Rhs of wire Net_2467[2829] = \SHIFTREG_ENC_1:bSR:so_24_2\[2812]
Removing Lhs of wire \COUNTER_ENC:Net_89\[2835] = Net_4572_1[301]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_1\[2844] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_0\[2845] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_enable\[2857] = \COUNTER_ENC:CounterUDB:control_7\[2849]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_rising\[2859] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_falling\[2860] = \COUNTER_ENC:CounterUDB:prevCapture\[2858]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:final_enable\[2865] = \COUNTER_ENC:CounterUDB:control_7\[2849]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:counter_enable\[2866] = \COUNTER_ENC:CounterUDB:control_7\[2849]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_0\[2867] = \COUNTER_ENC:CounterUDB:cmp_out_status\[2868]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_1\[2869] = \COUNTER_ENC:CounterUDB:per_zero\[2870]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_2\[2871] = \COUNTER_ENC:CounterUDB:overflow_status\[2872]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_3\[2873] = \COUNTER_ENC:CounterUDB:underflow_status\[2874]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_4\[2875] = \COUNTER_ENC:CounterUDB:hwCapture\[2862]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_5\[2876] = \COUNTER_ENC:CounterUDB:fifo_full\[2877]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_6\[2878] = \COUNTER_ENC:CounterUDB:fifo_nempty\[2879]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:dp_dir\[2882] = Net_4572_1[301]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_i\[2887] = \COUNTER_ENC:CounterUDB:reload_tc\[2864]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:cmp_out_i\[2889] = \COUNTER_ENC:CounterUDB:cmp_equal\[2890]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_2\[2895] = Net_4572_1[301]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_1\[2896] = \COUNTER_ENC:CounterUDB:count_enable\[2894]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_0\[2897] = \COUNTER_ENC:CounterUDB:reload\[2863]
Removing Lhs of wire \SHIFTREG_ENC_2:Net_350\[2926] = Net_2467[2829]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\[2929] = \SHIFTREG_ENC_2:bSR:control_0\[2930]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_2\[2942] = zero[10]
Removing Lhs of wire Net_2474[2943] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_0\[2944] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:final_load\[2945] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_1\[2946] = Net_2343[2646]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[2947] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\[2948]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[2947] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_24_2\[2958]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[2949] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\[2950]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[2949] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_24_2\[2959]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[2951] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\[2952]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[2951] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_24_2\[2960]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[2953] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\[2954]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[2953] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_24_2\[2961]
Removing Rhs of wire Net_2491[3087] = \SHIFTREG_ENC_2:bSR:so_24_2\[3070]
Removing Lhs of wire \SHIFTREG_ENC_3:Net_350\[3088] = Net_2491[3087]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\[3091] = \SHIFTREG_ENC_3:bSR:control_0\[3092]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_2\[3104] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_0\[3105] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:final_load\[3106] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_1\[3107] = Net_2343[2646]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[3108] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\[3109]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[3108] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_24_2\[3119]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[3110] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\[3111]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[3110] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_24_2\[3120]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[3112] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\[3113]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[3112] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_24_2\[3121]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[3114] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\[3115]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[3114] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_24_2\[3122]
Removing Lhs of wire tmpOE__CS2_net_0[3250] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[3256] = Net_5190_1[97]
Removing Lhs of wire MODIN7_1[3257] = Net_5190_1[97]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[3258] = Net_5190_0[100]
Removing Lhs of wire MODIN7_0[3259] = Net_5190_0[100]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[3260] = MODIN8_1[3261]
Removing Lhs of wire MODIN8_1[3261] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[3262] = MODIN8_0[3263]
Removing Lhs of wire MODIN8_0[3263] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[3264] = Net_5190_1[97]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[3265] = Net_5190_0[100]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[3266] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[3267] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[3268] = Net_5190_1[97]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[3269] = Net_5190_0[100]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[3270] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[3271] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:aeqb_0\[3274] = Net_4572_1[301]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eq_0\[3275] = \MODULE_8:g1:a0:gx:u0:xnor_array_0\[3273]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eqi_0\[3277] = \MODULE_8:g1:a0:gx:u0:eq_1\[3276]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[3300] = Net_5190_1[97]
Removing Lhs of wire MODIN9_1[3301] = Net_5190_1[97]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[3302] = Net_5190_0[100]
Removing Lhs of wire MODIN9_0[3303] = Net_5190_0[100]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[3304] = MODIN10_1[3305]
Removing Lhs of wire MODIN10_1[3305] = AMuxHw_Decoder_old_id_1[307]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[3306] = MODIN10_0[3307]
Removing Lhs of wire MODIN10_0[3307] = AMuxHw_Decoder_old_id_0[308]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[3308] = Net_5190_1[97]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[3309] = Net_5190_0[100]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[3310] = AMuxHw_Decoder_old_id_1[307]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[3311] = AMuxHw_Decoder_old_id_0[308]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[3312] = Net_5190_1[97]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[3313] = Net_5190_0[100]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[3314] = AMuxHw_Decoder_old_id_1[307]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[3315] = AMuxHw_Decoder_old_id_0[308]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[3318] = Net_4572_1[301]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[3319] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[3317]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[3321] = \MODULE_9:g1:a0:gx:u0:eq_1\[3320]
Removing Rhs of wire \MODULE_9:g1:a0:xeq\[3333] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[3322]
Removing Lhs of wire AMuxHw_Decoder_old_id_1D[3346] = Net_5190_1[97]
Removing Lhs of wire AMuxHw_Decoder_old_id_0D[3347] = Net_5190_0[100]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\D\[3355] = Net_4572_1[301]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:prevCapture\\D\[3356] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_last\\D\[3357] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\[3360] = Net_4572_1[301]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\[3363] = \PWM_MOTORS:PWMUDB:pwm_i\[625]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\[3364] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\[3365] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_last\\D\[3368] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_reg_i\\D\[3369] = \MY_TIMER:TimerUDB:status_tc\[939]
Removing Lhs of wire \MY_TIMER:TimerUDB:hwEnable_reg\\D\[3370] = \MY_TIMER:TimerUDB:control_7\[917]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_out_reg_i\\D\[3371] = \MY_TIMER:TimerUDB:capt_fifo_load\[935]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[3372] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[3387] = \UART_RS485:BUART:rx_bitclk_pre\[1223]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[3395] = \UART_RS485:BUART:rx_parity_error_pre\[1253]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:capture_last\\D\[3400] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:tc_reg_i\\D\[3401] = \CYCLES_TIMER:TimerUDB:status_tc\[1435]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:hwEnable_reg\\D\[3402] = \CYCLES_TIMER:TimerUDB:control_7\[1413]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:capture_out_reg_i\\D\[3403] = \CYCLES_TIMER:TimerUDB:capt_fifo_load\[1431]
Removing Lhs of wire \emFile:SPI0:BSPIM:so_send_reg\\D\[3404] = zero[10]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_reg\\D\[3411] = \emFile:SPI0:BSPIM:mosi_pre_reg\[1572]
Removing Lhs of wire \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\[3413] = \emFile:SPI0:BSPIM:load_rx_data\[1548]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_from_dp_reg\\D\[3414] = \emFile:SPI0:BSPIM:mosi_from_dp\[1562]
Removing Lhs of wire \SPI_IMU:BSPIM:dpcounter_one_reg\\D\[3418] = \SPI_IMU:BSPIM:dpcounter_one\[1738]
Removing Lhs of wire \SPI_IMU:BSPIM:so_send_reg\\D\[3419] = \SPI_IMU:BSPIM:so_send\[1718]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_reg\\D\[3426] = \SPI_IMU:BSPIM:mosi_pre_reg\[1735]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_from_dp_reg\\D\[3428] = \SPI_IMU:BSPIM:mosi_from_dp\[1725]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\D\[3432] = Net_4572_1[301]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:prevCapture\\D\[3433] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_last\\D\[3434] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\[3437] = Net_4572_1[301]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm_i_reg\\D\[3440] = \BLINK_05HZ:PWMUDB:pwm_i\[1976]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i_reg\\D\[3441] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i_reg\\D\[3442] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\D\[3444] = Net_4572_1[301]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:prevCapture\\D\[3445] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_last\\D\[3446] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\[3449] = Net_4572_1[301]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm_i_reg\\D\[3452] = \BLINK_25HZ:PWMUDB:pwm_i\[2349]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i_reg\\D\[3453] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i_reg\\D\[3454] = zero[10]
Removing Lhs of wire cydff_2D[3456] = Net_3510[2611]
Removing Lhs of wire cydff_1D[3457] = Net_3419[2664]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:load_reg\\D\[3458] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCapture\\D\[3459] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\[3460] = \COUNTER_ENC:CounterUDB:overflow\[2881]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\[3461] = \COUNTER_ENC:CounterUDB:underflow\[2884]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_reg_i\\D\[3462] = \COUNTER_ENC:CounterUDB:reload_tc\[2864]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCompare\\D\[3463] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2889]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\[3464] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2889]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:count_stored_i\\D\[3465] = Net_2441[2659]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:load_reg\\D\[3466] = zero[10]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:load_reg\\D\[3467] = zero[10]

------------------------------------------------------
Aliased 0 equations, 661 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_4572_1' (cost = 0):
Net_4572_1 <=  ('1') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:s_0\ <= (not Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for 'Net_31' (cost = 1):
Net_31 <= ((Net_5503 and cy_srff_3));

Note:  Expanding virtual equation for 'Net_2640' (cost = 0):
Net_2640 <= (not Net_2982);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:pwm_temp\' (cost = 2):
\PWM_MOTORS:PWMUDB:pwm_temp\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\MY_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:timer_enable\' (cost = 0):
\MY_TIMER:TimerUDB:timer_enable\ <= (\MY_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\CYCLES_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\CYCLES_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\CYCLES_TIMER:TimerUDB:timer_enable\' (cost = 0):
\CYCLES_TIMER:TimerUDB:timer_enable\ <= (\CYCLES_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\emFile:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile:SPI0:BSPIM:load_rx_data\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\SPI_IMU:BSPIM:dpcounter_one\' (cost = 1):
\SPI_IMU:BSPIM:dpcounter_one\ <= ((not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_1616' (cost = 0):
Net_1616 <= (not Net_1619);

Note:  Expanding virtual equation for 'Net_1629' (cost = 3):
Net_1629 <= ((not Net_1622_1 and not Net_1619 and Net_1622_0));

Note:  Expanding virtual equation for 'Net_2501' (cost = 3):
Net_2501 <= ((not Net_1619 and Net_1622_1 and Net_1622_0));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_05HZ:PWMUDB:hwEnable\ <= ((\BLINK_05HZ:PWMUDB:control_7\ and Net_3925));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_05HZ:PWMUDB:compare1\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_05HZ:PWMUDB:pwm_temp\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_25HZ:PWMUDB:hwEnable\ <= ((Net_5930 and \BLINK_25HZ:PWMUDB:control_7\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_25HZ:PWMUDB:compare1\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_25HZ:PWMUDB:pwm_temp\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:capt_either_edge\' (cost = 0):
\COUNTER_ENC:CounterUDB:capt_either_edge\ <= (\COUNTER_ENC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:overflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:overflow\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:underflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= (Net_5190_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5190_1 and not AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5190_0 and not AMuxHw_Decoder_old_id_0)
	OR (Net_5190_0 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_1\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_1:g2:a0:s_1\ <= ((not Net_5190_0 and Net_5190_1)
	OR (not Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:xeq\' (cost = 4):
\MODULE_9:g1:a0:xeq\ <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for 'Net_30' (cost = 2):
Net_30 <= ((Net_5503 and cy_srff_3)
	OR Net_4627);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1630' (cost = 3):
Net_1630 <= ((not Net_1622_1 and not Net_1622_0 and not Net_1619));

Note:  Expanding virtual equation for 'Net_1628' (cost = 3):
Net_1628 <= ((not Net_1622_0 and not Net_1619 and Net_1622_1));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:reload_tc\' (cost = 0):
\COUNTER_ENC:CounterUDB:reload_tc\ <= (\COUNTER_ENC:CounterUDB:per_equal\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_5460' (cost = 42):
Net_5460 <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'AMuxHw_Decoder_is_active' (cost = 64):
AMuxHw_Decoder_is_active <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 159 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MY_TIMER:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \CYCLES_TIMER:TimerUDB:capt_fifo_load\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \COUNTER_ENC:CounterUDB:hwCapture\ to zero
Aliasing \COUNTER_ENC:CounterUDB:status_3\ to zero
Aliasing \COUNTER_ENC:CounterUDB:underflow\ to zero
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[270] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[280] = zero[10]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[290] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_capture\[590] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[806] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[816] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[826] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load\[935] = zero[10]
Removing Lhs of wire \MY_TIMER:TimerUDB:trig_reg\[949] = \MY_TIMER:TimerUDB:control_7\[917]
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[1187] = \UART_RS485:BUART:rx_bitclk\[1235]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[1238] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[1248] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:capt_fifo_load\[1431] = zero[10]
Removing Lhs of wire \CYCLES_TIMER:TimerUDB:trig_reg\[1445] = \CYCLES_TIMER:TimerUDB:control_7\[1413]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_capture\[1893] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2157] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2167] = zero[10]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2177] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_capture\[2314] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2530] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2540] = zero[10]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2550] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:hwCapture\[2862] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_3\[2873] = zero[10]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow\[2884] = zero[10]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\D\[3358] = \PWM_MOTORS:PWMUDB:control_7\[537]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[3379] = \UART_RS485:BUART:tx_ctrl_mark_last\[1178]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[3389] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[3391] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[3393] = zero[10]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[3394] = \UART_RS485:BUART:rx_markspace_pre\[1252]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -dcpsoc3 firmware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.144ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 11 January 2019 17:18:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\SoftHand-PRO-PSoC5\firmware.cydsn\firmware.cyprj -d CY8C5888LTI-LP097 firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \CYCLES_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \CYCLES_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \emFile:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_3:bSR:load_reg\ from registered to combinatorial
Assigning clock ADC_CLK to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'emFile_Clock_1'. Fanout=1, Signal=\emFile:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_PWM'. Fanout=2, Signal=Net_2334
    Digital Clock 4: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_2564
    Digital Clock 5: Automatic-assigning  clock 'CLOCK_ENCODERS'. Fanout=5, Signal=Net_1308
    Digital Clock 6: Automatic-assigning  clock 'CLOCK_PWM_BLINK'. Fanout=2, Signal=Net_6987
    Digital Clock 7: Automatic-assigning  clock 'counter_cyc_clk'. Fanout=2, Signal=Net_2711
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_MOTORS:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \MY_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \CYCLES_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: counter_cyc_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: counter_cyc_clk, EnableOut: Constant 1
    UDB Clk/Enable \CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: counter_cyc_clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: counter_cyc_clk, EnableOut: Constant 1
    UDB Clk/Enable \emFile:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPI_IMU:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_05HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_25HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2441:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_2441:macrocell.q
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2441:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_2441:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2441:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_2441:macrocell.q
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_ADC:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_ADC:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1287, Duplicate of \COUNTER_ENC:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_1287, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1287 (fanout=1)

    Removing Net_3511, Duplicate of \COUNTER_ENC:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_3511, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = Net_3511 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = VOLTAGE_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VOLTAGE_SENSE(0)__PA ,
            analog_term => Net_26 ,
            pad => VOLTAGE_SENSE(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = CURRENT_SENSE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_1(0)__PA ,
            analog_term => Net_27 ,
            pad => CURRENT_SENSE_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = EMG_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_A(0)__PA ,
            analog_term => Net_28 ,
            pad => EMG_A(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = EMG_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_B(0)__PA ,
            analog_term => Net_29 ,
            pad => EMG_B(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_1865 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_1458 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_1459 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1B(0)__PA ,
            pin_input => Net_3024 ,
            pad => MOTOR_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pin_input => Net_3196 ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USB_VDD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USB_VDD(0)__PA ,
            pin_input => Net_3200 ,
            pad => USB_VDD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN(0)__PA ,
            pin_input => Net_3863 ,
            pad => MOTOR_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1A(0)__PA ,
            pin_input => Net_3022 ,
            pad => MOTOR_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \emFile:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:mosi0(0)\__PA ,
            pin_input => \emFile:Net_10\ ,
            pad => \emFile:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:miso0(0)\__PA ,
            fb => \emFile:Net_16\ ,
            pad => \emFile:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:sclk0(0)\__PA ,
            pin_input => \emFile:Net_22\ ,
            pad => \emFile:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:SPI0_CS(0)\__PA ,
            pad => \emFile:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CS_on_board_IMU(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_on_board_IMU(0)__PA ,
            pin_input => Net_1623 ,
            pad => CS_on_board_IMU(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_1469 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_IN(0)__PA ,
            pad => RTC_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_OUT(0)__PA ,
            pad => RTC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_Clock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_Clock(0)__PA ,
            pad => RTC_Clock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_CS(0)__PA ,
            pad => RTC_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS1(0)__PA ,
            pin_input => Net_1627 ,
            pad => CS1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS0(0)__PA ,
            pin_input => Net_1618 ,
            pad => CS0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_1854 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_1(0)__PA ,
            pad => EMG_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_2(0)__PA ,
            pad => EMG_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_3(0)__PA ,
            pad => EMG_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_4(0)__PA ,
            pad => EMG_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_5(0)__PA ,
            pad => EMG_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_6(0)__PA ,
            pad => EMG_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_ENCODER0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_ENCODER0(0)__PA ,
            pin_input => Net_2343 ,
            pad => CS_ENCODER0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_ENCODER(0)__PA ,
            fb => Net_2409 ,
            pad => MISO_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_ENCODER(0)__PA ,
            pin_input => Net_2441 ,
            pad => CLK_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            pin_input => Net_2500 ,
            pad => CS2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_3863, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3034
        );
        Output = Net_3863 (fanout=1)

    MacroCell: Name=Net_3024, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2982 * Net_2993
        );
        Output = Net_3024 (fanout=1)

    MacroCell: Name=Net_3022, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2982 * Net_2993
        );
        Output = Net_3022 (fanout=1)

    MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\CYCLES_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CYCLES_TIMER:TimerUDB:control_7\ * 
              \CYCLES_TIMER:TimerUDB:per_zero\
        );
        Output = \CYCLES_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1458, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1619 * \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = Net_1458 (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1627, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1622_1 * !Net_1622_0 * !Net_1619
        );
        Output = Net_1627 (fanout=1)

    MacroCell: Name=Net_1623, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1622_1 * !Net_1622_0 * !Net_1619
        );
        Output = Net_1623 (fanout=1)

    MacroCell: Name=Net_1618, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1622_1 * Net_1622_0 * !Net_1619
        );
        Output = Net_1618 (fanout=1)

    MacroCell: Name=Net_1854, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_1854 (fanout=1)

    MacroCell: Name=Net_1865, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_1865 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3492 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2441 * \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_2500, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1622_1 * Net_1622_0 * !Net_1619
        );
        Output = Net_2500 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=Net_5190_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5190_1 * !Net_5190_0
        );
        Output = Net_5190_1 (fanout=8)

    MacroCell: Name=Net_5190_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              !Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5503 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=8)

    MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * !Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * !Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=Net_5507, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5507 * !Net_5503
            + Net_4627 * !Net_5503
        );
        Output = Net_5507 (fanout=2)

    MacroCell: Name=cy_srff_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4627 * !cy_srff_3
            + Net_5190_1 * Net_5190_0
        );
        Output = cy_srff_3 (fanout=1)

    MacroCell: Name=Net_1459, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1459 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_1459 (fanout=2)

    MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_2993, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_2993 (fanout=2)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_345, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2711) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CYCLES_TIMER:TimerUDB:control_7\ * 
              \CYCLES_TIMER:TimerUDB:per_zero\
        );
        Output = Net_345 (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:is_spi_done\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=14)

    MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=14)

    MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=14)

    MacroCell: Name=Net_1619, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !Net_1619
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * Net_1619
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !Net_1619
        );
        Output = Net_1619 (fanout=6)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_pre_reg\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:ld_ident\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:mosi_pre_reg\ * \SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_from_dp\ * \SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + !\SPI_IMU:BSPIM:mosi_from_dp\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_pre_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:is_spi_done\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * \SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\ * !\SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU:BSPIM:is_spi_done\ (fanout=4)

    MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:ld_ident\
        );
        Output = \SPI_IMU:BSPIM:ld_ident\ (fanout=2)

    MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_5579, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)

    MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_7667, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)

    MacroCell: Name=Net_2343, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = Net_2343 (fanout=13)

    MacroCell: Name=Net_2441, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_2441 (fanout=18)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2441
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_2564 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_2564 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_2564 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_2711 ,
            cs_addr_1 => \CYCLES_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \CYCLES_TIMER:TimerUDB:per_zero\ ,
            chain_out => \CYCLES_TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_2711 ,
            cs_addr_1 => \CYCLES_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \CYCLES_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \CYCLES_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \CYCLES_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \CYCLES_TIMER:TimerUDB:status_2\ ,
            chain_in => \CYCLES_TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
            route_si => \emFile:Net_16\ ,
            f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
            route_si => Net_1469 ,
            f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
            so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
            chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_2409_SYNCOUT ,
            f1_load => Net_2343 ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_2409_SYNCOUT ,
            f1_load => Net_2343 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_2409_SYNCOUT ,
            f1_load => Net_2343 ,
            so_comb => Net_2467 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_2467 ,
            f1_load => Net_2343 ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_2467 ,
            f1_load => Net_2343 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_2467 ,
            f1_load => Net_2343 ,
            so_comb => Net_2491 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_2491 ,
            f1_load => Net_2343 ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_2491 ,
            f1_load => Net_2343 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_2491 ,
            f1_load => Net_2343 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_2441 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC_STATUS:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_4716 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_2564 ,
            status_3 => \MY_TIMER:TimerUDB:status_3\ ,
            status_2 => \MY_TIMER:TimerUDB:status_2\ ,
            status_0 => \MY_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CYCLES_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_2711 ,
            status_3 => \CYCLES_TIMER:TimerUDB:status_3\ ,
            status_2 => \CYCLES_TIMER:TimerUDB:status_2\ ,
            status_0 => \CYCLES_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_2334 ,
            status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
            status_3 => \SPI_IMU:BSPIM:dpcounter_one\ ,
            status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
            status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
            status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_2334 ,
            status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
            status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
            status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
            status_1 => Net_2343 ,
            clk_en => Net_2441 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)

    statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_3492 ,
            clock => Net_1308 ,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
            status_1 => Net_2343 ,
            clk_en => Net_2441 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)

    statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
            status_1 => Net_2343 ,
            clk_en => Net_2441 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =MISO_ENCODER(0)_SYNC
        PORT MAP (
            in => Net_2409 ,
            out => Net_2409_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_ADC:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_5118 ,
            out => Net_5503 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_SOC:control_7\ ,
            control_6 => \ADC_SOC:control_6\ ,
            control_5 => \ADC_SOC:control_5\ ,
            control_4 => \ADC_SOC:control_4\ ,
            control_3 => \ADC_SOC:control_3\ ,
            control_2 => \ADC_SOC:control_2\ ,
            control_1 => \ADC_SOC:control_1\ ,
            control_0 => Net_4627 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Chip_Select_A:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_A:control_7\ ,
            control_6 => \Chip_Select_A:control_6\ ,
            control_5 => \Chip_Select_A:control_5\ ,
            control_4 => \Chip_Select_A:control_4\ ,
            control_3 => \Chip_Select_A:control_3\ ,
            control_2 => \Chip_Select_A:control_2\ ,
            control_1 => Net_1622_1 ,
            control_0 => Net_1622_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF:control_7\ ,
            control_6 => \MOTOR_ON_OFF:control_6\ ,
            control_5 => \MOTOR_ON_OFF:control_5\ ,
            control_4 => \MOTOR_ON_OFF:control_4\ ,
            control_3 => \MOTOR_ON_OFF:control_3\ ,
            control_2 => \MOTOR_ON_OFF:control_2\ ,
            control_1 => \MOTOR_ON_OFF:control_1\ ,
            control_0 => Net_3034 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR:control_7\ ,
            control_6 => \MOTOR_DIR:control_6\ ,
            control_5 => \MOTOR_DIR:control_5\ ,
            control_4 => \MOTOR_DIR:control_4\ ,
            control_3 => \MOTOR_DIR:control_3\ ,
            control_2 => \MOTOR_DIR:control_2\ ,
            control_1 => \MOTOR_DIR:control_1\ ,
            control_0 => Net_2982 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RS485_CTS:control_7\ ,
            control_6 => \RS485_CTS:control_6\ ,
            control_5 => \RS485_CTS:control_5\ ,
            control_4 => \RS485_CTS:control_4\ ,
            control_3 => \RS485_CTS:control_3\ ,
            control_2 => \RS485_CTS:control_2\ ,
            control_1 => \RS485_CTS:control_1\ ,
            control_0 => Net_3200 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FTDI_ENABLE_REG:control_7\ ,
            control_6 => \FTDI_ENABLE_REG:control_6\ ,
            control_5 => \FTDI_ENABLE_REG:control_5\ ,
            control_4 => \FTDI_ENABLE_REG:control_4\ ,
            control_3 => \FTDI_ENABLE_REG:control_3\ ,
            control_2 => \FTDI_ENABLE_REG:control_2\ ,
            control_1 => \FTDI_ENABLE_REG:control_1\ ,
            control_0 => Net_3196 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2334 ,
            control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2564 ,
            control_7 => \MY_TIMER:TimerUDB:control_7\ ,
            control_6 => \MY_TIMER:TimerUDB:control_6\ ,
            control_5 => \MY_TIMER:TimerUDB:control_5\ ,
            control_4 => \MY_TIMER:TimerUDB:control_4\ ,
            control_3 => \MY_TIMER:TimerUDB:control_3\ ,
            control_2 => \MY_TIMER:TimerUDB:control_2\ ,
            control_1 => \MY_TIMER:TimerUDB:control_1\ ,
            control_0 => \MY_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2711 ,
            control_7 => \CYCLES_TIMER:TimerUDB:control_7\ ,
            control_6 => \CYCLES_TIMER:TimerUDB:control_6\ ,
            control_5 => \CYCLES_TIMER:TimerUDB:control_5\ ,
            control_4 => \CYCLES_TIMER:TimerUDB:control_4\ ,
            control_3 => \CYCLES_TIMER:TimerUDB:control_3\ ,
            control_2 => \CYCLES_TIMER:TimerUDB:control_2\ ,
            control_1 => \CYCLES_TIMER:TimerUDB:control_1\ ,
            control_0 => \CYCLES_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CTRL:control_7\ ,
            control_6 => \LED_CTRL:control_6\ ,
            control_5 => \LED_CTRL:control_5\ ,
            control_4 => \LED_CTRL:control_4\ ,
            control_3 => \LED_CTRL:control_3\ ,
            control_2 => \LED_CTRL:control_2\ ,
            control_1 => Net_7694 ,
            control_0 => Net_7450 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BLINK_CTRL_EN:control_7\ ,
            control_6 => \BLINK_CTRL_EN:control_6\ ,
            control_5 => \BLINK_CTRL_EN:control_5\ ,
            control_4 => \BLINK_CTRL_EN:control_4\ ,
            control_3 => \BLINK_CTRL_EN:control_3\ ,
            control_2 => \BLINK_CTRL_EN:control_2\ ,
            control_1 => Net_5930 ,
            control_0 => Net_3925 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_COUNTERS:control_7\ ,
            control_6 => \RESET_COUNTERS:control_6\ ,
            control_5 => \RESET_COUNTERS:control_5\ ,
            control_4 => \RESET_COUNTERS:control_4\ ,
            control_3 => \RESET_COUNTERS:control_3\ ,
            control_2 => \RESET_COUNTERS:control_2\ ,
            control_1 => \RESET_COUNTERS:control_1\ ,
            control_0 => Net_3492 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2441 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)

    controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2441 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)

    controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2441 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_2441)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile:SPI0:BSPIM:count_0\ ,
            tc => \emFile:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_2334 ,
            enable => \SPI_IMU:BSPIM:cnt_enable\ ,
            count_6 => \SPI_IMU:BSPIM:count_6\ ,
            count_5 => \SPI_IMU:BSPIM:count_5\ ,
            count_4 => \SPI_IMU:BSPIM:count_4\ ,
            count_3 => \SPI_IMU:BSPIM:count_3\ ,
            count_2 => \SPI_IMU:BSPIM:count_2\ ,
            count_1 => \SPI_IMU:BSPIM:count_1\ ,
            count_0 => \SPI_IMU:BSPIM:count_0\ ,
            tc => \SPI_IMU:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_4716 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   38 :   10 :   48 : 79.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  100 :   92 :  192 : 52.08 %
  Unique P-terms              :  182 :  202 :  384 : 47.40 %
  Total P-terms               :  208 :      :      :        
  Datapath Cells              :   24 :    0 :   24 : 100.00 %
  Status Cells                :   18 :    6 :   24 : 75.00 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :   12 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   22 :    2 :   24 : 91.67 %
    Control Registers         :   19 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.350ms
Tech Mapping phase: Elapsed time ==> 0s.439ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : CLK_ENCODER(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CS0(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CS1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : CS2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CS_ENCODER0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : CS_on_board_IMU(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : CURRENT_SENSE_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : EMG_3(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : EMG_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : EMG_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : EMG_6(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_A(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : EMG_B(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MISO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_ENCODER(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MOSI(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MOTOR_1A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : MOTOR_1B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : RTC_CS(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : RTC_Clock(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RTC_IN(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RTC_OUT(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCLK(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : USB_VDD(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VOLTAGE_SENSE(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \emFile:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \emFile:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \emFile:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \emFile:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : CLK_ENCODER(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CS0(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CS1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : CS2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CS_ENCODER0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : CS_on_board_IMU(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : CURRENT_SENSE_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : EMG_3(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : EMG_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : EMG_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : EMG_6(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_A(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : EMG_B(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MISO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_ENCODER(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MOSI(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MOTOR_1A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : MOTOR_1B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : RTC_CS(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : RTC_Clock(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RTC_IN(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RTC_OUT(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCLK(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : USB_VDD(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VOLTAGE_SENSE(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \emFile:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \emFile:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \emFile:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \emFile:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1 {
    dsm_0_vplus
  }
  Net: Net_26 {
    p0_1
  }
  Net: Net_27 {
    p0_0
  }
  Net: Net_28 {
    p0_4
  }
  Net: Net_29 {
    p0_5
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMuxHw {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_5
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    agl4_x_p0_4
    agl5_x_p0_1
    p0_5
    p0_0
    p0_4
    p0_1
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_1
  p0_1                                             -> Net_26
  p0_0                                             -> Net_27
  p0_4                                             -> Net_28
  p0_5                                             -> Net_29
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl5                                             -> AmuxNet::AMuxHw
  agl5_x_p0_5                                      -> AmuxNet::AMuxHw
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl4                                             -> AmuxNet::AMuxHw
  agl4_x_p0_0                                      -> AmuxNet::AMuxHw
  agl4_x_p0_4                                      -> AmuxNet::AMuxHw
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMuxHw {
     Mouth: Net_1
     Guts:  AmuxNet::AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_26
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_27
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_28
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_29
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.21
                   Pterms :            4.53
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.465ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.50 :       4.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3492 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
        cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
        ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
        z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
        ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_3492 ,
        clock => Net_1308 ,
        status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
        status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
        status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
        status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
        status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FTDI_ENABLE_REG:control_7\ ,
        control_6 => \FTDI_ENABLE_REG:control_6\ ,
        control_5 => \FTDI_ENABLE_REG:control_5\ ,
        control_4 => \FTDI_ENABLE_REG:control_4\ ,
        control_3 => \FTDI_ENABLE_REG:control_3\ ,
        control_2 => \FTDI_ENABLE_REG:control_2\ ,
        control_1 => \FTDI_ENABLE_REG:control_1\ ,
        control_0 => Net_3196 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_5579, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2343, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = Net_2343 (fanout=13)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
        chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RS485_CTS:control_7\ ,
        control_6 => \RS485_CTS:control_6\ ,
        control_5 => \RS485_CTS:control_5\ ,
        control_4 => \RS485_CTS:control_4\ ,
        control_3 => \RS485_CTS:control_3\ ,
        control_2 => \RS485_CTS:control_2\ ,
        control_1 => \RS485_CTS:control_1\ ,
        control_0 => Net_3200 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_2564 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =MISO_ENCODER(0)_SYNC
    PORT MAP (
        in => Net_2409 ,
        out => Net_2409_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1627, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1622_1 * !Net_1622_0 * !Net_1619
        );
        Output = Net_1627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2500, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1622_1 * Net_1622_0 * !Net_1619
        );
        Output = Net_2500 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1623, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1622_1 * !Net_1622_0 * !Net_1619
        );
        Output = Net_1623 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1618, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1622_1 * Net_1622_0 * !Net_1619
        );
        Output = Net_1618 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3022, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2982 * Net_2993
        );
        Output = Net_3022 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3024, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2982 * Net_2993
        );
        Output = Net_3024 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2993, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_2993 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_2409_SYNCOUT ,
        f1_load => Net_2343 ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_2564 ,
        status_3 => \MY_TIMER:TimerUDB:status_3\ ,
        status_2 => \MY_TIMER:TimerUDB:status_2\ ,
        status_0 => \MY_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2564 ,
        control_7 => \MY_TIMER:TimerUDB:control_7\ ,
        control_6 => \MY_TIMER:TimerUDB:control_6\ ,
        control_5 => \MY_TIMER:TimerUDB:control_5\ ,
        control_4 => \MY_TIMER:TimerUDB:control_4\ ,
        control_3 => \MY_TIMER:TimerUDB:control_3\ ,
        control_2 => \MY_TIMER:TimerUDB:control_2\ ,
        control_1 => \MY_TIMER:TimerUDB:control_1\ ,
        control_0 => \MY_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_5507, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5507 * !Net_5503
            + Net_4627 * !Net_5503
        );
        Output = Net_5507 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_2409_SYNCOUT ,
        f1_load => Net_2343 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2334 ,
        control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_COUNTERS:control_7\ ,
        control_6 => \RESET_COUNTERS:control_6\ ,
        control_5 => \RESET_COUNTERS:control_5\ ,
        control_4 => \RESET_COUNTERS:control_4\ ,
        control_3 => \RESET_COUNTERS:control_3\ ,
        control_2 => \RESET_COUNTERS:control_2\ ,
        control_1 => \RESET_COUNTERS:control_1\ ,
        control_0 => Net_3492 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
        route_si => \emFile:Net_16\ ,
        f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile:SPI0:BSPIM:count_0\ ,
        tc => \emFile:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_2564 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_DIR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR:control_7\ ,
        control_6 => \MOTOR_DIR:control_6\ ,
        control_5 => \MOTOR_DIR:control_5\ ,
        control_4 => \MOTOR_DIR:control_4\ ,
        control_3 => \MOTOR_DIR:control_3\ ,
        control_2 => \MOTOR_DIR:control_2\ ,
        control_1 => \MOTOR_DIR:control_1\ ,
        control_0 => Net_2982 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile:Net_22\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:Net_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_2564 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Chip_Select_A:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_A:control_7\ ,
        control_6 => \Chip_Select_A:control_6\ ,
        control_5 => \Chip_Select_A:control_5\ ,
        control_4 => \Chip_Select_A:control_4\ ,
        control_3 => \Chip_Select_A:control_3\ ,
        control_2 => \Chip_Select_A:control_2\ ,
        control_1 => Net_1622_1 ,
        control_0 => Net_1622_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_ADC:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_5118 ,
        out => Net_5503 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1619, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !Net_1619
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * Net_1619
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !Net_1619
        );
        Output = Net_1619 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1459, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1459 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_1459 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_2409_SYNCOUT ,
        f1_load => Net_2343 ,
        so_comb => Net_2467 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
        status_1 => Net_2343 ,
        clk_en => Net_2441 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)

controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2441 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BLINK_CTRL_EN:control_7\ ,
        control_6 => \BLINK_CTRL_EN:control_6\ ,
        control_5 => \BLINK_CTRL_EN:control_5\ ,
        control_4 => \BLINK_CTRL_EN:control_4\ ,
        control_3 => \BLINK_CTRL_EN:control_3\ ,
        control_2 => \BLINK_CTRL_EN:control_2\ ,
        control_1 => Net_5930 ,
        control_0 => Net_3925 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
        route_si => Net_1469 ,
        f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
        so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_2467 ,
        f1_load => Net_2343 ,
        so_comb => Net_2491 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_2334 ,
        enable => \SPI_IMU:BSPIM:cnt_enable\ ,
        count_6 => \SPI_IMU:BSPIM:count_6\ ,
        count_5 => \SPI_IMU:BSPIM:count_5\ ,
        count_4 => \SPI_IMU:BSPIM:count_4\ ,
        count_3 => \SPI_IMU:BSPIM:count_3\ ,
        count_2 => \SPI_IMU:BSPIM:count_2\ ,
        count_1 => \SPI_IMU:BSPIM:count_1\ ,
        count_0 => \SPI_IMU:BSPIM:count_0\ ,
        tc => \SPI_IMU:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_pre_reg\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:ld_ident\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:mosi_pre_reg\ * \SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_from_dp\ * \SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + !\SPI_IMU:BSPIM:mosi_from_dp\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_pre_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:is_spi_done\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=14)
        Properties               : 
        {
        }
}

datapathcell: Name =\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_2711 ,
        cs_addr_1 => \CYCLES_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \CYCLES_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \CYCLES_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \CYCLES_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \CYCLES_TIMER:TimerUDB:status_2\ ,
        chain_in => \CYCLES_TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1458, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1619 * \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = Net_1458 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CYCLES_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CYCLES_TIMER:TimerUDB:control_7\ * 
              \CYCLES_TIMER:TimerUDB:per_zero\
        );
        Output = \CYCLES_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_345, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2711) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CYCLES_TIMER:TimerUDB:control_7\ * 
              \CYCLES_TIMER:TimerUDB:per_zero\
        );
        Output = Net_345 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_2711 ,
        cs_addr_1 => \CYCLES_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \CYCLES_TIMER:TimerUDB:per_zero\ ,
        chain_out => \CYCLES_TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
        status_1 => Net_2343 ,
        clk_en => Net_2441 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)

controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2441 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:ld_ident\
        );
        Output = \SPI_IMU:BSPIM:ld_ident\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:is_spi_done\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * \SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\ * !\SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU:BSPIM:is_spi_done\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=14)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_2491 ,
        f1_load => Net_2343 ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_2334 ,
        status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
        status_3 => \SPI_IMU:BSPIM:dpcounter_one\ ,
        status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
        status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
        status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_SOC:control_7\ ,
        control_6 => \ADC_SOC:control_6\ ,
        control_5 => \ADC_SOC:control_5\ ,
        control_4 => \ADC_SOC:control_4\ ,
        control_3 => \ADC_SOC:control_3\ ,
        control_2 => \ADC_SOC:control_2\ ,
        control_1 => \ADC_SOC:control_1\ ,
        control_0 => Net_4627 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1854, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_1854 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2441
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2441 * \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1865, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_1865 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_CTRL:control_7\ ,
        control_6 => \LED_CTRL:control_6\ ,
        control_5 => \LED_CTRL:control_5\ ,
        control_4 => \LED_CTRL:control_4\ ,
        control_3 => \LED_CTRL:control_3\ ,
        control_2 => \LED_CTRL:control_2\ ,
        control_1 => Net_7694 ,
        control_0 => Net_7450 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_7667, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
        control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
        control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
        control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
        control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
        control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
        control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
        control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2441, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_2441 (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_2467 ,
        f1_load => Net_2343 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_2334 ,
        status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
        status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
        status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3863, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3034
        );
        Output = Net_3863 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_2467 ,
        f1_load => Net_2343 ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

statuscell: Name =\ADC_STATUS:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_4716 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_ON_OFF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF:control_7\ ,
        control_6 => \MOTOR_ON_OFF:control_6\ ,
        control_5 => \MOTOR_ON_OFF:control_5\ ,
        control_4 => \MOTOR_ON_OFF:control_4\ ,
        control_3 => \MOTOR_ON_OFF:control_3\ ,
        control_2 => \MOTOR_ON_OFF:control_2\ ,
        control_1 => \MOTOR_ON_OFF:control_1\ ,
        control_0 => Net_3034 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_5190_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              !Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5503 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5190_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5190_1 * !Net_5190_0
        );
        Output = Net_5190_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * !Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * !Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_2491 ,
        f1_load => Net_2343 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\CYCLES_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_2711 ,
        status_3 => \CYCLES_TIMER:TimerUDB:status_3\ ,
        status_2 => \CYCLES_TIMER:TimerUDB:status_2\ ,
        status_0 => \CYCLES_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2711 ,
        control_7 => \CYCLES_TIMER:TimerUDB:control_7\ ,
        control_6 => \CYCLES_TIMER:TimerUDB:control_6\ ,
        control_5 => \CYCLES_TIMER:TimerUDB:control_5\ ,
        control_4 => \CYCLES_TIMER:TimerUDB:control_4\ ,
        control_3 => \CYCLES_TIMER:TimerUDB:control_3\ ,
        control_2 => \CYCLES_TIMER:TimerUDB:control_2\ ,
        control_1 => \CYCLES_TIMER:TimerUDB:control_1\ ,
        control_0 => \CYCLES_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cy_srff_3, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4627 * !cy_srff_3
            + Net_5190_1 * Net_5190_0
        );
        Output = cy_srff_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_2491 ,
        f1_load => Net_2343 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_2441 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
        status_1 => Net_2343 ,
        clk_en => Net_2441 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)

controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2441 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_2441)

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_4716 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CURRENT_SENSE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_1(0)__PA ,
        analog_term => Net_27 ,
        pad => CURRENT_SENSE_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VOLTAGE_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VOLTAGE_SENSE(0)__PA ,
        analog_term => Net_26 ,
        pad => VOLTAGE_SENSE(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EMG_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_A(0)__PA ,
        analog_term => Net_28 ,
        pad => EMG_A(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EMG_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_B(0)__PA ,
        analog_term => Net_29 ,
        pad => EMG_B(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \emFile:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:mosi0(0)\__PA ,
        pin_input => \emFile:Net_10\ ,
        pad => \emFile:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_1458 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = EMG_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_3(0)__PA ,
        pad => EMG_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        pin_input => Net_3196 ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EMG_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_4(0)__PA ,
        pad => EMG_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = USB_VDD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USB_VDD(0)__PA ,
        pin_input => Net_3200 ,
        pad => USB_VDD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS_ENCODER0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_ENCODER0(0)__PA ,
        pin_input => Net_2343 ,
        pad => CS_ENCODER0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MISO_ENCODER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_ENCODER(0)__PA ,
        fb => Net_2409 ,
        pad => MISO_ENCODER(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CLK_ENCODER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_ENCODER(0)__PA ,
        pin_input => Net_2441 ,
        pad => CLK_ENCODER(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        pin_input => Net_2500 ,
        pad => CS2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS1(0)__PA ,
        pin_input => Net_1627 ,
        pad => CS1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS0(0)__PA ,
        pin_input => Net_1618 ,
        pad => CS0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_1459 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EMG_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_1(0)__PA ,
        pad => EMG_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EMG_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_2(0)__PA ,
        pad => EMG_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_EN(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN(0)__PA ,
        pin_input => Net_3863 ,
        pad => MOTOR_EN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1A(0)__PA ,
        pin_input => Net_3022 ,
        pad => MOTOR_1A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MOTOR_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1B(0)__PA ,
        pin_input => Net_3024 ,
        pad => MOTOR_1B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \emFile:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:miso0(0)\__PA ,
        fb => \emFile:Net_16\ ,
        pad => \emFile:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_1469 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_1865 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_1854 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RTC_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_IN(0)__PA ,
        pad => RTC_IN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RTC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_OUT(0)__PA ,
        pad => RTC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        pin_input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS_on_board_IMU(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_on_board_IMU(0)__PA ,
        pin_input => Net_1623 ,
        pad => CS_on_board_IMU(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        pin_input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = EMG_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_5(0)__PA ,
        pad => EMG_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = EMG_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_6(0)__PA ,
        pad => EMG_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \emFile:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:sclk0(0)\__PA ,
        pin_input => \emFile:Net_22\ ,
        pad => \emFile:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \emFile:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:SPI0_CS(0)\__PA ,
        pad => \emFile:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RTC_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_CS(0)__PA ,
        pad => RTC_CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RTC_Clock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_Clock(0)__PA ,
        pad => RTC_Clock(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \emFile:Net_19\ ,
            dclk_1 => \emFile:Net_19_local\ ,
            dclk_glb_2 => \ADC:Net_93\ ,
            dclk_2 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_3 => Net_2334 ,
            dclk_3 => Net_2334_local ,
            dclk_glb_4 => Net_2564 ,
            dclk_4 => Net_2564_local ,
            dclk_glb_5 => Net_1308 ,
            dclk_5 => Net_1308_local ,
            dclk_glb_6 => Net_6987 ,
            dclk_6 => Net_6987_local ,
            dclk_glb_7 => Net_2711 ,
            dclk_7 => Net_2711_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_1 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => Net_5507 ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_5118 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw
        PORT MAP (
            muxin_3 => Net_29 ,
            muxin_2 => Net_28 ,
            muxin_1 => Net_27 ,
            muxin_0 => Net_26 ,
            vout => Net_1 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |  CURRENT_SENSE_1(0) | In(AMuxHw_Decoder_one_hot_1), Analog(Net_27)
     |   1 |     * |      NONE |      HI_Z_ANALOG |    VOLTAGE_SENSE(0) | In(AMuxHw_Decoder_one_hot_0), Analog(Net_26)
     |   4 |     * |      NONE |      HI_Z_ANALOG |            EMG_A(0) | In(AMuxHw_Decoder_one_hot_2), Analog(Net_28)
     |   5 |     * |      NONE |      HI_Z_ANALOG |            EMG_B(0) | In(AMuxHw_Decoder_one_hot_3), Analog(Net_29)
     |   6 |     * |      NONE |         CMOS_OUT |   \emFile:mosi0(0)\ | In(\emFile:Net_10\)
     |   7 |     * |      NONE |         CMOS_OUT |             MOSI(0) | In(Net_1458)
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |            EMG_3(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      FTDI_ENABLE(0) | In(Net_3196)
     |   3 |     * |      NONE |      HI_Z_ANALOG |            EMG_4(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |          USB_VDD(0) | In(Net_3200)
     |   5 |     * |      NONE |         CMOS_OUT |      CS_ENCODER0(0) | In(Net_2343)
     |   6 |     * |      NONE |      RES_PULL_UP |     MISO_ENCODER(0) | FB(Net_2409)
     |   7 |     * |      NONE |         CMOS_OUT |      CLK_ENCODER(0) | In(Net_2441)
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |              CS2(0) | In(Net_2500)
     |   2 |     * |      NONE |         CMOS_OUT |              CS1(0) | In(Net_1627)
     |   3 |     * |      NONE |         CMOS_OUT |              CS0(0) | In(Net_1618)
     |   4 |     * |      NONE |         CMOS_OUT |             SCLK(0) | In(Net_1459)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            EMG_1(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |            EMG_2(0) | 
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |         MOTOR_EN(0) | In(Net_3863)
     |   1 |     * |      NONE |         CMOS_OUT |         MOTOR_1A(0) | In(Net_3022)
     |   2 |     * |      NONE |         CMOS_OUT |         MOTOR_1B(0) | In(Net_3024)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   \emFile:miso0(0)\ | FB(\emFile:Net_16\)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             MISO(0) | FB(Net_1469)
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          LED_RED(0) | In(Net_1865)
     |   1 |     * |      NONE |         CMOS_OUT |        LED_GREEN(0) | In(Net_1854)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |           RTC_IN(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          RTC_OUT(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        RS_485_EN(0) | In(Net_6020)
     |   5 |     * |      NONE |         CMOS_OUT |  CS_on_board_IMU(0) | In(Net_1623)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         RS485_RX(0) | FB(Net_6196)
     |   7 |     * |      NONE |         CMOS_OUT |         RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+---------------------+---------------------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |            EMG_5(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |            EMG_6(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   \emFile:sclk0(0)\ | In(\emFile:Net_22\)
     |   3 |     * |      NONE |         CMOS_OUT | \emFile:SPI0_CS(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |           RTC_CS(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        RTC_Clock(0) | 
----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.160ms
Digital Placement phase: Elapsed time ==> 5s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "firmware_r.vh2" --pcf-path "firmware.pco" --des-name "firmware" --dsf-path "firmware.dsf" --sdc-path "firmware.sdc" --lib-path "firmware_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.696ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.863ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.380ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.403ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.403ms
API generation phase: Elapsed time ==> 5s.422ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.000ms
