MACHXL 2.1 R11 MACHFITR (3-31-95)
 (C) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1993, 1994, 1995
Start: Tue Apr 15 16:29:22 2003
End  : Tue Apr 15 16:29:22 2003    $$$ Elapsed time: 00:00:00
===========================================================================
C:\MACHXL\DAT\MACH435 Design [Test.pds]

* Place/Route options (keycode = 526336)
	= Spread Placement:	      ON

* Placement Completion

 +- Block                       +------- IO Pins Available
 |    +- Macrocells Available   |    +-- IO Pins Used
 |    |    +- Signals to Place  |    |             +----- Logic Array Inputs
 |    |    |    +- Placed       |    |             |   +- Array Inputs Used
_|____|____|____|_______________|____|_____________|___|________________
 A | 16 |  1 |  1 => 100% |     8 |  2 =>  25% |  33 |  1 =>   3%
 B | 16 |  0 |  0 =>  n/a |     8 |  0 =>   0% |  33 |  0 =>   0%
 C | 16 |  0 |  0 =>  n/a |     8 |  0 =>   0% |  33 |  0 =>   0%
 D | 16 |  0 |  0 =>  n/a |     8 |  0 =>   0% |  33 |  0 =>   0%
 E | 16 |  0 |  0 =>  n/a |     8 |  0 =>   0% |  33 |  0 =>   0%
 F | 16 |  0 |  0 =>  n/a |     8 |  0 =>   0% |  33 |  0 =>   0%
 G | 16 |  0 |  0 =>  n/a |     8 |  0 =>   0% |  33 |  0 =>   0%
 H | 16 |  0 |  0 =>  n/a |     8 |  0 =>   0% |  33 |  0 =>   0%
---|----|----|------------|-------|------------|-----|------------------

* Input/Clock Signal count:   1 -> placed:   1 = 100%

                              Available   Used
-----------------------------------------------------------------
	Input Pins            :   2        0    =>   0%
	Clock, Clk/Input Pins :   4        0    =>   0%

* Routing Completion: 100%
* Attempts: Place [       2] Route [       0]
===========================================================================
	Signal Fanout Table
===========================================================================
  +- Signal Number
  |                +- Block Location ('+' for dedicated inputs)
  |                |  +- Sig Type
  |                |  |    +- Signal-to-Pin Assignment
  |  Signal Name   |  |    |           Fanout to Logic Blocks
__|________________|__|____|_______________________________________________
  1|Q0            |A|INP|   3|=> A . . . . . . .
  2|Q1            |A|OUT|   8|=> . . . . . . . .
---------------------------------------------------------------------------
===========================================================================
	< C:\MACHXL\DAT\MACH435 Device Pin Assignments >
===========================================================================
    +- Device Pin No
    |     +- Pin Type
    |     |          Signal Fixed (*)-+
    |     |           Signal Name     |
____|_____|___________________________|____________________________________
    1 |  GND |   |       (pwr/test)  | |
    2 |  Vcc |   |       (pwr/test)  | |
    3 |  I_O |A00|                Q0 | |
    4 |  I_O |A01|                -  | |
    5 |  I_O |A02|                -  | |
    6 |  I_O |A03|                -  | |
    7 |  I_O |A04|                -  | |
    8 |  I_O |A05|                Q1 | |
    9 |  I_O |A06|                -  | |
   10 |  I_O |A07|                -  | |
   11 |  GND |   |       (pwr/test)  | |
   12 |  I_O |B07|                -  | |
   13 |  I_O |B06|                -  | |
   14 |  I_O |B05|                -  | |
   15 |  I_O |B04|                -  | |
   16 |  I_O |B03|                -  | |
   17 |  I_O |B02|                -  | |
   18 |  I_O |B01|                -  | |
   19 |  I_O |B00|                -  | |
   20 | CkIn |   |                -  | |
   21 |  Vcc |   |       (pwr/test)  | |
   22 |  GND |   |       (pwr/test)  | |
   23 | CkIn |   |                -  | |
   24 |  I_O |C00|                -  | |
   25 |  I_O |C01|                -  | |
   26 |  I_O |C02|                -  | |
   27 |  I_O |C03|                -  | |
   28 |  I_O |C04|                -  | |
   29 |  I_O |C05|                -  | |
   30 |  I_O |C06|                -  | |
   31 |  I_O |C07|                -  | |
   32 |  GND |   |       (pwr/test)  | |
   33 |  I_O |D07|                -  | |
   34 |  I_O |D06|                -  | |
   35 |  I_O |D05|                -  | |
   36 |  I_O |D04|                -  | |
   37 |  I_O |D03|                -  | |
   38 |  I_O |D02|                -  | |
   39 |  I_O |D01|                -  | |
   40 |  I_O |D00|                -  | |
   41 |  Inp |   |                -  | |
   42 |  Vcc |   |       (pwr/test)  | |
   43 |  GND |   |       (pwr/test)  | |
   44 |  Vcc |   |       (pwr/test)  | |
   45 |  I_O |E00|                -  | |
   46 |  I_O |E01|                -  | |
   47 |  I_O |E02|                -  | |
   48 |  I_O |E03|                -  | |
   49 |  I_O |E04|                -  | |
   50 |  I_O |E05|                -  | |
   51 |  I_O |E06|                -  | |
   52 |  I_O |E07|                -  | |
   53 |  GND |   |       (pwr/test)  | |
   54 |  I_O |F07|                -  | |
   55 |  I_O |F06|                -  | |
   56 |  I_O |F05|                -  | |
   57 |  I_O |F04|                -  | |
   58 |  I_O |F03|                -  | |
   59 |  I_O |F02|                -  | |
   60 |  I_O |F01|                -  | |
   61 |  I_O |F00|                -  | |
   62 | CkIn |   |                -  | |
   63 |  Vcc |   |       (pwr/test)  | |
   64 |  GND |   |       (pwr/test)  | |
   65 | CkIn |   |                -  | |
   66 |  I_O |G00|                -  | |
   67 |  I_O |G01|                -  | |
   68 |  I_O |G02|                -  | |
   69 |  I_O |G03|                -  | |
   70 |  I_O |G04|                -  | |
   71 |  I_O |G05|                -  | |
   72 |  I_O |G06|                -  | |
   73 |  I_O |G07|                -  | |
   74 |  GND |   |       (pwr/test)  | |
   75 |  I_O |H07|                -  | |
   76 |  I_O |H06|                -  | |
   77 |  I_O |H05|                -  | |
   78 |  I_O |H04|                -  | |
   79 |  I_O |H03|                -  | |
   80 |  I_O |H02|                -  | |
   81 |  I_O |H01|                -  | |
   82 |  I_O |H00|                -  | |
   83 |  Inp |   |                -  | |
   84 |  Vcc |   |       (pwr/test)  | |
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|            Q1|OUT| | S | 1      | 4 free   | 1 XOR to [ 0] for 1 PT sig
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|              | ? | | S |        | 4 free   | 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|            Q1|OUT| | S | 1      |=> can support up to [ 15] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 4|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to |  Block [A] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|            Q1|OUT| | => |(  5)   6    7    0 |(  8)   9   10    3 
 1|              | ? | | => |   5    6    7    0 |   8    9   10    3 
 2|              | ? | | => |   6    7    0    1 |   9   10    3    4 
 3|              | ? | | => |   6    7    0    1 |   9   10    3    4 
 4|              | ? | | => |   7    0    1    2 |  10    3    4    5 
 5|              | ? | | => |   7    0    1    2 |  10    3    4    5 
 6|              | ? | | => |   0    1    2    3 |   3    4    5    6 
 7|              | ? | | => |   0    1    2    3 |   3    4    5    6 
 8|              | ? | | => |   1    2    3    4 |   4    5    6    7 
 9|              | ? | | => |   1    2    3    4 |   4    5    6    7 
10|              | ? | | => |   2    3    4    5 |   5    6    7    8 
11|              | ? | | => |   2    3    4    5 |   5    6    7    8 
12|              | ? | | => |   3    4    5    6 |   6    7    8    9 
13|              | ? | | => |   3    4    5    6 |   6    7    8    9 
14|              | ? | | => |   4    5    6    7 |   7    8    9   10 
15|              | ? | | => |   4    5    6    7 |   7    8    9   10 
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|            Q0|INP| |  3| => |   0    1    2    3    4    5    6    7 
 1|              | ? | |  4| => |   2    3    4    5    6    7    8    9 
 2|              | ? | |  5| => |   4    5    6    7    8    9   10   11 
 3|              | ? | |  6| => |   6    7    8    9   10   11   12   13 
 4|              | ? | |  7| => |   8    9   10   11   12   13   14   15 
 5|            Q1|OUT| |  8| => |  10   11   12   13   14   15  ( 0)   1 
 6|              | ? | |  9| => |  12   13   14   15    0    1    2    3 
 7|              | ? | | 10| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|            Q0|INP| |  3| => | Input macrocell   [             -]
 1|              | ? | |  4| => | Input macrocell   [             -]
 2|              | ? | |  5| => | Input macrocell   [             -]
 3|              | ? | |  6| => | Input macrocell   [             -]
 4|              | ? | |  7| => | Input macrocell   [             -]
 5|            Q1|OUT| |  8| => | Input macrocell   [             -]
 6|              | ? | |  9| => | Input macrocell   [             -]
 7|              | ? | | 10| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  MACHXL Node/    +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required
---|-------|----|---|---|----------|------|-|------------------------------
IMX  0	[IOpin  0 |  3|INP             Q0| |*]
	[RegIn  0 |130|                 -| | ]
	[MCell  0 |  2|OUT             Q1| | ]
	[MCell  1 |  3|                 -| | ]

IMX  1	[IOpin  1 |  4|                 -| | ]
	[RegIn  1 |131|                 -| | ]
	[MCell  2 |  4|                 -| | ]
	[MCell  3 |  5|                 -| | ]

IMX  2	[IOpin  2 |  5|                 -| | ]
	[RegIn  2 |132|                 -| | ]
	[MCell  4 |  6|                 -| | ]
	[MCell  5 |  7|                 -| | ]

IMX  3	[IOpin  3 |  6|                 -| | ]
	[RegIn  3 |133|                 -| | ]
	[MCell  6 |  8|                 -| | ]
	[MCell  7 |  9|                 -| | ]

IMX  4	[IOpin  4 |  7|                 -| | ]
	[RegIn  4 |134|                 -| | ]
	[MCell  8 | 10|                 -| | ]
	[MCell  9 | 11|                 -| | ]

IMX  5	[IOpin  5 |  8|OUT             Q1| | ]
	[RegIn  5 |135|                 -| | ]
	[MCell 10 | 12|                 -| | ]
	[MCell 11 | 13|                 -| | ]

IMX  6	[IOpin  6 |  9|                 -| | ]
	[RegIn  6 |136|                 -| | ]
	[MCell 12 | 14|                 -| | ]
	[MCell 13 | 15|                 -| | ]

IMX  7	[IOpin  7 | 10|                 -| | ]
	[RegIn  7 |137|                 -| | ]
	[MCell 14 | 16|                 -| | ]
	[MCell 15 | 17|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [A] >	Logic Array Fan-in
===========================================================================

  +- Central Switch Matrix No.
  |          Signal       Source     MACHXL Node/Pin Numbers
--|--|-----------------------------|---------------------------------------
Mux00|            ...         ...  |
Mux01|            ...         ...  |
Mux02|            ...         ...  |
Mux03|            ...         ...  |
Mux04|            ...         ...  |
Mux05|            ...         ...  |
Mux06|            ...         ...  |
Mux07|            ...         ...  |
Mux08|             Q0  IO Pin A  0 |    3
Mux09|            ...         ...  |
Mux10|            ...         ...  |
Mux11|            ...         ...  |
Mux12|            ...         ...  |
Mux13|            ...         ...  |
Mux14|            ...         ...  |
Mux15|            ...         ...  |
Mux16|            ...         ...  |
Mux17|            ...         ...  |
Mux18|            ...         ...  |
Mux19|            ...         ...  |
Mux20|            ...         ...  |
Mux21|            ...         ...  |
Mux22|            ...         ...  |
Mux23|            ...         ...  |
Mux24|            ...         ...  |
Mux25|            ...         ...  |
Mux26|            ...         ...  |
Mux27|            ...         ...  |
Mux28|            ...         ...  |
Mux29|            ...         ...  |
Mux30|            ...         ...  |
Mux31|            ...         ...  |
Mux32|            ...         ...  |
---------------------------------------------------------------------------