{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:10:57 2022 " "Info: Processing started: Mon May 16 16:10:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRDA -c IRDA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IRDA -c IRDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/desktop/projkecy/uart-master/baud_rate_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/admin/desktop/projkecy/uart-master/baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Info: Found entity 1: baud_rate_gen" {  } { { "../Projkecy/uart-master/baud_rate_gen.v" "" { Text "C:/Users/Admin/Desktop/Projkecy/uart-master/baud_rate_gen.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/desktop/projkecy/uart-master/receiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/admin/desktop/projkecy/uart-master/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "../Projkecy/uart-master/receiver.v" "" { Text "C:/Users/Admin/Desktop/Projkecy/uart-master/receiver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/desktop/projkecy/uart-master/transmitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/admin/desktop/projkecy/uart-master/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Info: Found entity 1: transmitter" {  } { { "../Projkecy/uart-master/transmitter.v" "" { Text "C:/Users/Admin/Desktop/Projkecy/uart-master/transmitter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IRDA.v(53) " "Warning (10268): Verilog HDL information at IRDA.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irda.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA " "Info: Found entity 1: IRDA" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRDA " "Info: Elaborating entity \"IRDA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_tx IRDA.v(17) " "Warning (10036): Verilog HDL or VHDL warning at IRDA.v(17): object \"bit_tx\" assigned a value but never read" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_data IRDA.v(24) " "Warning (10036): Verilog HDL or VHDL warning at IRDA.v(24): object \"full_data\" assigned a value but never read" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IRDA.v(94) " "Warning (10230): Verilog HDL assignment warning at IRDA.v(94): truncated value with size 32 to match size of target (7)" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IRDA.v(102) " "Warning (10230): Verilog HDL assignment warning at IRDA.v(102): truncated value with size 32 to match size of target (7)" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "curState " "Info (10018): Can't recognize finite state machine \"curState\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen baud_rate_gen:uart_baud " "Info: Elaborating entity \"baud_rate_gen\" for hierarchy \"baud_rate_gen:uart_baud\"" {  } { { "IRDA.v" "uart_baud" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_tx " "Info: Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_tx\"" {  } { { "IRDA.v" "uart_tx" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 3 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "curState.read_data curState.read_data~_emulated curState.read_data~latch " "Warning (13310): Register \"curState.read_data\" is converted into an equivalent circuit using register \"curState.read_data~_emulated\" and latch \"curState.read_data~latch\"" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "curState.reset curState.reset~_emulated curState.reset~latch " "Warning (13310): Register \"curState.reset\" is converted into an equivalent circuit using register \"curState.reset~_emulated\" and latch \"curState.reset~latch\"" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "curState.trans curState.trans~_emulated curState.trans~latch " "Warning (13310): Register \"curState.trans\" is converted into an equivalent circuit using register \"curState.trans~_emulated\" and latch \"curState.trans~latch\"" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "curState.wait_start curState.wait_start~_emulated curState.wait_start~latch " "Warning (13310): Register \"curState.wait_start\" is converted into an equivalent circuit using register \"curState.wait_start~_emulated\" and latch \"curState.wait_start~latch\"" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "curState.start_bit curState.start_bit~_emulated curState.start_bit~latch " "Warning (13310): Register \"curState.start_bit\" is converted into an equivalent circuit using register \"curState.start_bit~_emulated\" and latch \"curState.start_bit~latch\"" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "transmitter:uart_tx\|state~5 " "Info: Register \"transmitter:uart_tx\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "transmitter:uart_tx\|state~6 " "Info: Register \"transmitter:uart_tx\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.map.smsg " "Info: Generated suppressed messages file C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "Warning (15610): No output dependent on input pin \"rx\"" {  } { { "IRDA.v" "" { Text "C:/Users/Admin/Desktop/ProjectsFPGA/IRDA.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Info: Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Info: Implemented 182 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:10:59 2022 " "Info: Processing ended: Mon May 16 16:10:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
