vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa14_2/ComponenteLogico.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa14_2/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa14_2/db/ComponenteLogico.cbx.xml
design_name = hard_block
design_name = ComponenteLogico
instance = comp, \Xi~output\, Xi~output, ComponenteLogico, 1
instance = comp, \Yi~output\, Yi~output, ComponenteLogico, 1
instance = comp, \Mi~input\, Mi~input, ComponenteLogico, 1
instance = comp, \Ai~input\, Ai~input, ComponenteLogico, 1
instance = comp, \S0i~input\, S0i~input, ComponenteLogico, 1
instance = comp, \S1i~input\, S1i~input, ComponenteLogico, 1
instance = comp, \Bi~input\, Bi~input, ComponenteLogico, 1
instance = comp, \Xi~0\, Xi~0, ComponenteLogico, 1
instance = comp, \Xi~1\, Xi~1, ComponenteLogico, 1
instance = comp, \Yi~0\, Yi~0, ComponenteLogico, 1
