-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition"

-- DATE "05/17/2016 04:52:35"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2_115 IS
    PORT (
	CLOCK_50 : IN std_logic;
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	ENETCLK_25 : IN std_logic;
	SMA_CLKIN : IN std_logic;
	SMA_CLKOUT : BUFFER std_logic;
	LEDG : BUFFER std_logic_vector(8 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	LCD_BLON : BUFFER std_logic;
	LCD_DATA : BUFFER std_logic_vector(7 DOWNTO 0);
	LCD_EN : BUFFER std_logic;
	LCD_ON : BUFFER std_logic;
	LCD_RS : BUFFER std_logic;
	LCD_RW : BUFFER std_logic;
	UART_CTS : BUFFER std_logic;
	UART_RTS : IN std_logic;
	UART_RXD : IN std_logic;
	UART_TXD : BUFFER std_logic;
	PS2_CLK : BUFFER std_logic;
	PS2_DAT : BUFFER std_logic;
	PS2_CLK2 : BUFFER std_logic;
	PS2_DAT2 : BUFFER std_logic;
	SD_CLK : BUFFER std_logic;
	SD_CMD : BUFFER std_logic;
	SD_DAT : BUFFER std_logic_vector(3 DOWNTO 0);
	SD_WP_N : IN std_logic;
	VGA_B : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_BLANK_N : BUFFER std_logic;
	VGA_CLK : BUFFER std_logic;
	VGA_G : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_HS : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_SYNC_N : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_ADCLRCK : BUFFER std_logic;
	AUD_BCLK : BUFFER std_logic;
	AUD_DACDAT : BUFFER std_logic;
	AUD_DACLRCK : BUFFER std_logic;
	AUD_XCK : BUFFER std_logic;
	EEP_I2C_SCLK : BUFFER std_logic;
	EEP_I2C_SDAT : BUFFER std_logic;
	I2C_SCLK : BUFFER std_logic;
	I2C_SDAT : BUFFER std_logic;
	ENET0_GTX_CLK : BUFFER std_logic;
	ENET0_INT_N : IN std_logic;
	ENET0_MDC : BUFFER std_logic;
	ENET0_MDIO : IN std_logic;
	ENET0_RST_N : BUFFER std_logic;
	ENET0_RX_CLK : IN std_logic;
	ENET0_RX_COL : IN std_logic;
	ENET0_RX_CRS : IN std_logic;
	ENET0_RX_DATA : IN std_logic_vector(3 DOWNTO 0);
	ENET0_RX_DV : IN std_logic;
	ENET0_RX_ER : IN std_logic;
	ENET0_TX_CLK : IN std_logic;
	ENET0_TX_DATA : BUFFER std_logic_vector(3 DOWNTO 0);
	ENET0_TX_EN : BUFFER std_logic;
	ENET0_TX_ER : BUFFER std_logic;
	ENET0_LINK100 : IN std_logic;
	ENET1_GTX_CLK : BUFFER std_logic;
	ENET1_INT_N : IN std_logic;
	ENET1_MDC : BUFFER std_logic;
	ENET1_MDIO : IN std_logic;
	ENET1_RST_N : BUFFER std_logic;
	ENET1_RX_CLK : IN std_logic;
	ENET1_RX_COL : IN std_logic;
	ENET1_RX_CRS : IN std_logic;
	ENET1_RX_DATA : IN std_logic_vector(3 DOWNTO 0);
	ENET1_RX_DV : IN std_logic;
	ENET1_RX_ER : IN std_logic;
	ENET1_TX_CLK : IN std_logic;
	ENET1_TX_DATA : BUFFER std_logic_vector(3 DOWNTO 0);
	ENET1_TX_EN : BUFFER std_logic;
	ENET1_TX_ER : BUFFER std_logic;
	ENET1_LINK100 : IN std_logic;
	TD_CLK27 : IN std_logic;
	TD_DATA : IN std_logic_vector(7 DOWNTO 0);
	TD_HS : IN std_logic;
	TD_RESET_N : BUFFER std_logic;
	TD_VS : IN std_logic;
	OTG_DATA : BUFFER std_logic_vector(15 DOWNTO 0);
	OTG_ADDR : BUFFER std_logic_vector(1 DOWNTO 0);
	OTG_CS_N : BUFFER std_logic;
	OTG_WR_N : BUFFER std_logic;
	OTG_RD_N : BUFFER std_logic;
	OTG_INT : IN std_logic;
	OTG_RST_N : BUFFER std_logic;
	IRDA_RXD : IN std_logic;
	DRAM_ADDR : BUFFER std_logic_vector(12 DOWNTO 0);
	DRAM_BA : BUFFER std_logic_vector(1 DOWNTO 0);
	DRAM_CAS_N : BUFFER std_logic;
	DRAM_CKE : BUFFER std_logic;
	DRAM_CLK : BUFFER std_logic;
	DRAM_CS_N : BUFFER std_logic;
	DRAM_DQ : BUFFER std_logic_vector(31 DOWNTO 0);
	DRAM_DQM : BUFFER std_logic_vector(3 DOWNTO 0);
	DRAM_RAS_N : BUFFER std_logic;
	DRAM_WE_N : BUFFER std_logic;
	SRAM_ADDR : BUFFER std_logic_vector(19 DOWNTO 0);
	SRAM_CE_N : BUFFER std_logic;
	SRAM_DQ : BUFFER std_logic_vector(15 DOWNTO 0);
	SRAM_LB_N : BUFFER std_logic;
	SRAM_OE_N : BUFFER std_logic;
	SRAM_UB_N : BUFFER std_logic;
	SRAM_WE_N : BUFFER std_logic;
	FL_ADDR : BUFFER std_logic_vector(22 DOWNTO 0);
	FL_CE_N : BUFFER std_logic;
	FL_DQ : BUFFER std_logic_vector(7 DOWNTO 0);
	FL_OE_N : BUFFER std_logic;
	FL_RST_N : BUFFER std_logic;
	FL_RY : IN std_logic;
	FL_WE_N : BUFFER std_logic;
	FL_WP_N : BUFFER std_logic;
	GPIO : BUFFER std_logic_vector(35 DOWNTO 0);
	HSMC_CLKIN_P1 : IN std_logic;
	HSMC_CLKIN_P2 : IN std_logic;
	HSMC_CLKIN0 : IN std_logic;
	HSMC_CLKOUT_P1 : BUFFER std_logic;
	HSMC_CLKOUT_P2 : BUFFER std_logic;
	HSMC_CLKOUT0 : BUFFER std_logic;
	HSMC_D : BUFFER std_logic_vector(3 DOWNTO 0);
	HSMC_RX_D_P : IN std_logic_vector(16 DOWNTO 0);
	HSMC_TX_D_P : BUFFER std_logic_vector(16 DOWNTO 0);
	EX_IO : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END DE2_115;

-- Design Ports Information
-- CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENETCLK_25	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SMA_CLKOUT	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EEP_I2C_SCLK	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_GTX_CLK	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_INT_N	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_MDC	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_MDIO	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RST_N	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_CLK	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_COL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_CRS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DV	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_ER	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_CLK	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_DATA[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_DATA[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_DATA[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_DATA[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_EN	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_ER	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_LINK100	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_GTX_CLK	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_INT_N	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_MDC	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_MDIO	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RST_N	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_CLK	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_COL	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_CRS	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DV	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_ER	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_CLK	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_DATA[0]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_DATA[1]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_DATA[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_DATA[3]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_EN	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_ER	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_LINK100	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_WR_N	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_INT	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_RY	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_WP_N	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_CLKIN_P1	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_CLKIN_P2	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_CLKIN0	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_CLKOUT_P1	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_CLKOUT_P2	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_CLKOUT0	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[0]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[1]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[2]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[3]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[4]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[5]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[6]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[7]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[8]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[9]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[11]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[12]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[13]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[15]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_RX_D_P[16]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[0]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[1]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[3]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[4]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[5]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[7]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[8]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[9]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[10]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[12]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[13]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[14]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[15]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_TX_D_P[16]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SD_DAT[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SD_DAT[1]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SD_DAT[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SD_DAT[3]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EEP_I2C_SDAT	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_D[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_D[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_D[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSMC_D[3]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_IO[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_IO[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_IO[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_IO[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_IO[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_IO[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_IO[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DE2_115 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_ENETCLK_25 : std_logic;
SIGNAL ww_SMA_CLKIN : std_logic;
SIGNAL ww_SMA_CLKOUT : std_logic;
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_UART_CTS : std_logic;
SIGNAL ww_UART_RTS : std_logic;
SIGNAL ww_UART_RXD : std_logic;
SIGNAL ww_UART_TXD : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_PS2_DAT : std_logic;
SIGNAL ww_PS2_CLK2 : std_logic;
SIGNAL ww_PS2_DAT2 : std_logic;
SIGNAL ww_SD_CLK : std_logic;
SIGNAL ww_SD_CMD : std_logic;
SIGNAL ww_SD_DAT : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SD_WP_N : std_logic;
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_EEP_I2C_SCLK : std_logic;
SIGNAL ww_EEP_I2C_SDAT : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_I2C_SDAT : std_logic;
SIGNAL ww_ENET0_GTX_CLK : std_logic;
SIGNAL ww_ENET0_INT_N : std_logic;
SIGNAL ww_ENET0_MDC : std_logic;
SIGNAL ww_ENET0_MDIO : std_logic;
SIGNAL ww_ENET0_RST_N : std_logic;
SIGNAL ww_ENET0_RX_CLK : std_logic;
SIGNAL ww_ENET0_RX_COL : std_logic;
SIGNAL ww_ENET0_RX_CRS : std_logic;
SIGNAL ww_ENET0_RX_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ENET0_RX_DV : std_logic;
SIGNAL ww_ENET0_RX_ER : std_logic;
SIGNAL ww_ENET0_TX_CLK : std_logic;
SIGNAL ww_ENET0_TX_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ENET0_TX_EN : std_logic;
SIGNAL ww_ENET0_TX_ER : std_logic;
SIGNAL ww_ENET0_LINK100 : std_logic;
SIGNAL ww_ENET1_GTX_CLK : std_logic;
SIGNAL ww_ENET1_INT_N : std_logic;
SIGNAL ww_ENET1_MDC : std_logic;
SIGNAL ww_ENET1_MDIO : std_logic;
SIGNAL ww_ENET1_RST_N : std_logic;
SIGNAL ww_ENET1_RX_CLK : std_logic;
SIGNAL ww_ENET1_RX_COL : std_logic;
SIGNAL ww_ENET1_RX_CRS : std_logic;
SIGNAL ww_ENET1_RX_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ENET1_RX_DV : std_logic;
SIGNAL ww_ENET1_RX_ER : std_logic;
SIGNAL ww_ENET1_TX_CLK : std_logic;
SIGNAL ww_ENET1_TX_DATA : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ENET1_TX_EN : std_logic;
SIGNAL ww_ENET1_TX_ER : std_logic;
SIGNAL ww_ENET1_LINK100 : std_logic;
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL ww_TD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_TD_HS : std_logic;
SIGNAL ww_TD_RESET_N : std_logic;
SIGNAL ww_TD_VS : std_logic;
SIGNAL ww_OTG_DATA : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_OTG_ADDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_CS_N : std_logic;
SIGNAL ww_OTG_WR_N : std_logic;
SIGNAL ww_OTG_RD_N : std_logic;
SIGNAL ww_OTG_INT : std_logic;
SIGNAL ww_OTG_RST_N : std_logic;
SIGNAL ww_IRDA_RXD : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_DQ : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DRAM_DQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_DQ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_FL_ADDR : std_logic_vector(22 DOWNTO 0);
SIGNAL ww_FL_CE_N : std_logic;
SIGNAL ww_FL_DQ : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_FL_OE_N : std_logic;
SIGNAL ww_FL_RST_N : std_logic;
SIGNAL ww_FL_RY : std_logic;
SIGNAL ww_FL_WE_N : std_logic;
SIGNAL ww_FL_WP_N : std_logic;
SIGNAL ww_GPIO : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_HSMC_CLKIN_P1 : std_logic;
SIGNAL ww_HSMC_CLKIN_P2 : std_logic;
SIGNAL ww_HSMC_CLKIN0 : std_logic;
SIGNAL ww_HSMC_CLKOUT_P1 : std_logic;
SIGNAL ww_HSMC_CLKOUT_P2 : std_logic;
SIGNAL ww_HSMC_CLKOUT0 : std_logic;
SIGNAL ww_HSMC_D : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HSMC_RX_D_P : std_logic_vector(16 DOWNTO 0);
SIGNAL ww_HSMC_TX_D_P : std_logic_vector(16 DOWNTO 0);
SIGNAL ww_EX_IO : std_logic_vector(6 DOWNTO 0);
SIGNAL \player|altpll_0|sd1|pll7_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \player|altpll_0|sd1|pll7_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \player|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \ENETCLK_25~input_o\ : std_logic;
SIGNAL \SMA_CLKIN~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \UART_RTS~input_o\ : std_logic;
SIGNAL \UART_RXD~input_o\ : std_logic;
SIGNAL \SD_WP_N~input_o\ : std_logic;
SIGNAL \ENET0_INT_N~input_o\ : std_logic;
SIGNAL \ENET0_MDIO~input_o\ : std_logic;
SIGNAL \ENET0_RX_CLK~input_o\ : std_logic;
SIGNAL \ENET0_RX_COL~input_o\ : std_logic;
SIGNAL \ENET0_RX_CRS~input_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[0]~input_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[1]~input_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[2]~input_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[3]~input_o\ : std_logic;
SIGNAL \ENET0_RX_DV~input_o\ : std_logic;
SIGNAL \ENET0_RX_ER~input_o\ : std_logic;
SIGNAL \ENET0_TX_CLK~input_o\ : std_logic;
SIGNAL \ENET0_LINK100~input_o\ : std_logic;
SIGNAL \ENET1_INT_N~input_o\ : std_logic;
SIGNAL \ENET1_MDIO~input_o\ : std_logic;
SIGNAL \ENET1_RX_CLK~input_o\ : std_logic;
SIGNAL \ENET1_RX_COL~input_o\ : std_logic;
SIGNAL \ENET1_RX_CRS~input_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[0]~input_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[1]~input_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[2]~input_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[3]~input_o\ : std_logic;
SIGNAL \ENET1_RX_DV~input_o\ : std_logic;
SIGNAL \ENET1_RX_ER~input_o\ : std_logic;
SIGNAL \ENET1_TX_CLK~input_o\ : std_logic;
SIGNAL \ENET1_LINK100~input_o\ : std_logic;
SIGNAL \TD_CLK27~input_o\ : std_logic;
SIGNAL \TD_DATA[0]~input_o\ : std_logic;
SIGNAL \TD_DATA[1]~input_o\ : std_logic;
SIGNAL \TD_DATA[2]~input_o\ : std_logic;
SIGNAL \TD_DATA[3]~input_o\ : std_logic;
SIGNAL \TD_DATA[4]~input_o\ : std_logic;
SIGNAL \TD_DATA[5]~input_o\ : std_logic;
SIGNAL \TD_DATA[6]~input_o\ : std_logic;
SIGNAL \TD_DATA[7]~input_o\ : std_logic;
SIGNAL \TD_HS~input_o\ : std_logic;
SIGNAL \TD_VS~input_o\ : std_logic;
SIGNAL \OTG_INT~input_o\ : std_logic;
SIGNAL \IRDA_RXD~input_o\ : std_logic;
SIGNAL \FL_RY~input_o\ : std_logic;
SIGNAL \HSMC_CLKIN_P1~input_o\ : std_logic;
SIGNAL \HSMC_CLKIN_P2~input_o\ : std_logic;
SIGNAL \HSMC_CLKIN0~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[0]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[1]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[2]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[3]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[4]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[5]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[6]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[7]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[8]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[9]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[10]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[11]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[12]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[13]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[14]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[15]~input_o\ : std_logic;
SIGNAL \HSMC_RX_D_P[16]~input_o\ : std_logic;
SIGNAL \LCD_DATA[0]~input_o\ : std_logic;
SIGNAL \LCD_DATA[1]~input_o\ : std_logic;
SIGNAL \LCD_DATA[2]~input_o\ : std_logic;
SIGNAL \LCD_DATA[3]~input_o\ : std_logic;
SIGNAL \LCD_DATA[4]~input_o\ : std_logic;
SIGNAL \LCD_DATA[5]~input_o\ : std_logic;
SIGNAL \LCD_DATA[6]~input_o\ : std_logic;
SIGNAL \LCD_DATA[7]~input_o\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \PS2_CLK2~input_o\ : std_logic;
SIGNAL \PS2_DAT2~input_o\ : std_logic;
SIGNAL \SD_CMD~input_o\ : std_logic;
SIGNAL \SD_DAT[0]~input_o\ : std_logic;
SIGNAL \SD_DAT[1]~input_o\ : std_logic;
SIGNAL \SD_DAT[2]~input_o\ : std_logic;
SIGNAL \SD_DAT[3]~input_o\ : std_logic;
SIGNAL \EEP_I2C_SDAT~input_o\ : std_logic;
SIGNAL \OTG_DATA[0]~input_o\ : std_logic;
SIGNAL \OTG_DATA[1]~input_o\ : std_logic;
SIGNAL \OTG_DATA[2]~input_o\ : std_logic;
SIGNAL \OTG_DATA[3]~input_o\ : std_logic;
SIGNAL \OTG_DATA[4]~input_o\ : std_logic;
SIGNAL \OTG_DATA[5]~input_o\ : std_logic;
SIGNAL \OTG_DATA[6]~input_o\ : std_logic;
SIGNAL \OTG_DATA[7]~input_o\ : std_logic;
SIGNAL \OTG_DATA[8]~input_o\ : std_logic;
SIGNAL \OTG_DATA[9]~input_o\ : std_logic;
SIGNAL \OTG_DATA[10]~input_o\ : std_logic;
SIGNAL \OTG_DATA[11]~input_o\ : std_logic;
SIGNAL \OTG_DATA[12]~input_o\ : std_logic;
SIGNAL \OTG_DATA[13]~input_o\ : std_logic;
SIGNAL \OTG_DATA[14]~input_o\ : std_logic;
SIGNAL \OTG_DATA[15]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[16]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[17]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[18]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[19]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[20]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[21]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[22]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[23]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[24]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[25]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[26]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[27]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[28]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[29]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[30]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[31]~input_o\ : std_logic;
SIGNAL \FL_DQ[0]~input_o\ : std_logic;
SIGNAL \FL_DQ[1]~input_o\ : std_logic;
SIGNAL \FL_DQ[2]~input_o\ : std_logic;
SIGNAL \FL_DQ[3]~input_o\ : std_logic;
SIGNAL \FL_DQ[4]~input_o\ : std_logic;
SIGNAL \FL_DQ[5]~input_o\ : std_logic;
SIGNAL \FL_DQ[6]~input_o\ : std_logic;
SIGNAL \FL_DQ[7]~input_o\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \GPIO[25]~input_o\ : std_logic;
SIGNAL \GPIO[26]~input_o\ : std_logic;
SIGNAL \GPIO[27]~input_o\ : std_logic;
SIGNAL \GPIO[28]~input_o\ : std_logic;
SIGNAL \GPIO[29]~input_o\ : std_logic;
SIGNAL \GPIO[30]~input_o\ : std_logic;
SIGNAL \GPIO[31]~input_o\ : std_logic;
SIGNAL \GPIO[32]~input_o\ : std_logic;
SIGNAL \GPIO[33]~input_o\ : std_logic;
SIGNAL \GPIO[34]~input_o\ : std_logic;
SIGNAL \GPIO[35]~input_o\ : std_logic;
SIGNAL \HSMC_D[0]~input_o\ : std_logic;
SIGNAL \HSMC_D[1]~input_o\ : std_logic;
SIGNAL \HSMC_D[2]~input_o\ : std_logic;
SIGNAL \HSMC_D[3]~input_o\ : std_logic;
SIGNAL \EX_IO[0]~input_o\ : std_logic;
SIGNAL \EX_IO[1]~input_o\ : std_logic;
SIGNAL \EX_IO[2]~input_o\ : std_logic;
SIGNAL \EX_IO[3]~input_o\ : std_logic;
SIGNAL \EX_IO[4]~input_o\ : std_logic;
SIGNAL \EX_IO[5]~input_o\ : std_logic;
SIGNAL \EX_IO[6]~input_o\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \player|altpll_0|sd1|wire_pll7_fbout\ : std_logic;
SIGNAL \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \deb0|counter_w[0]~2_combout\ : std_logic;
SIGNAL \deb0|counter_w[1]~1_combout\ : std_logic;
SIGNAL \deb0|always0~0_combout\ : std_logic;
SIGNAL \deb0|counter_w[2]~0_combout\ : std_logic;
SIGNAL \deb0|o_debounced_w~0_combout\ : std_logic;
SIGNAL \deb0|o_debounced_r~q\ : std_logic;
SIGNAL \deb0|neg_w~combout\ : std_logic;
SIGNAL \deb0|neg_r~q\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \deb3|always0~0_combout\ : std_logic;
SIGNAL \deb3|counter_w[2]~0_combout\ : std_logic;
SIGNAL \deb3|o_debounced_w~0_combout\ : std_logic;
SIGNAL \deb3|o_debounced_r~q\ : std_logic;
SIGNAL \deb3|counter_w[0]~2_combout\ : std_logic;
SIGNAL \deb3|counter_w[1]~1_combout\ : std_logic;
SIGNAL \deb3|neg_w~combout\ : std_logic;
SIGNAL \deb3|neg_r~q\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \top_module|rst_counter_r~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \top_module|state_r~23_combout\ : std_logic;
SIGNAL \top_module|state_r~32_combout\ : std_logic;
SIGNAL \top_module|state_r.P_REC~q\ : std_logic;
SIGNAL \top_module|Add0~0_combout\ : std_logic;
SIGNAL \top_module|rst_counter_r~3_combout\ : std_logic;
SIGNAL \top_module|state_r~28_combout\ : std_logic;
SIGNAL \top_module|state_r~29_combout\ : std_logic;
SIGNAL \top_module|state_r~18_combout\ : std_logic;
SIGNAL \top_module|init_rst_r~0_combout\ : std_logic;
SIGNAL \top_module|init_rst_r~feeder_combout\ : std_logic;
SIGNAL \top_module|init_rst_r~q\ : std_logic;
SIGNAL \top_module|i2cinit|counter_r[3]~3_combout\ : std_logic;
SIGNAL \top_module|i2cinit|counter_r[1]~7_combout\ : std_logic;
SIGNAL \top_module|i2cinit|Add0~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|counter_r[2]~6_combout\ : std_logic;
SIGNAL \top_module|i2cinit|Add0~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|counter_r[3]~5_combout\ : std_logic;
SIGNAL \top_module|i2cinit|Equal0~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|o_finished_r~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|o_finished_r~q\ : std_logic;
SIGNAL \top_module|i2cinit|send_data_w~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|counter_r[3]~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|counter_r[0]~4_combout\ : std_logic;
SIGNAL \top_module|i2cinit|counter_r[0]~8_combout\ : std_logic;
SIGNAL \top_module|i2cinit|Decoder0~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|state_w~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|state_r~q\ : std_logic;
SIGNAL \top_module|i2cinit|finished_w~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|finished_r~q\ : std_logic;
SIGNAL \top_module|inited_r~0_combout\ : std_logic;
SIGNAL \top_module|inited_r~feeder_combout\ : std_logic;
SIGNAL \top_module|inited_r~q\ : std_logic;
SIGNAL \top_module|state_r~17_combout\ : std_logic;
SIGNAL \top_module|state_r~14_combout\ : std_logic;
SIGNAL \top_module|state_r~15_combout\ : std_logic;
SIGNAL \top_module|state_r~16_combout\ : std_logic;
SIGNAL \top_module|state_r~19_combout\ : std_logic;
SIGNAL \top_module|state_r~30_combout\ : std_logic;
SIGNAL \top_module|state_r.REC~q\ : std_logic;
SIGNAL \top_module|state_r~26_combout\ : std_logic;
SIGNAL \top_module|state_r~27_combout\ : std_logic;
SIGNAL \top_module|state_r.IDLE~q\ : std_logic;
SIGNAL \top_module|rst_counter_r[2]~1_combout\ : std_logic;
SIGNAL \top_module|LessThan0~0_combout\ : std_logic;
SIGNAL \top_module|audi_time_w~0_combout\ : std_logic;
SIGNAL \top_module|rst_counter_r~2_combout\ : std_logic;
SIGNAL \top_module|state_r~12_combout\ : std_logic;
SIGNAL \top_module|state_r~33_combout\ : std_logic;
SIGNAL \top_module|state_r.P_PLAY~q\ : std_logic;
SIGNAL \top_module|state_r~11_combout\ : std_logic;
SIGNAL \top_module|state_r~13_combout\ : std_logic;
SIGNAL \top_module|state_r~20_combout\ : std_logic;
SIGNAL \top_module|state_r.PLAY~q\ : std_logic;
SIGNAL \top_module|state_r~24_combout\ : std_logic;
SIGNAL \top_module|state_r~21_combout\ : std_logic;
SIGNAL \top_module|state_r~22_combout\ : std_logic;
SIGNAL \top_module|state_r~25_combout\ : std_logic;
SIGNAL \top_module|state_r~31_combout\ : std_logic;
SIGNAL \top_module|state_r.INIT~0_combout\ : std_logic;
SIGNAL \top_module|state_r.INIT~q\ : std_logic;
SIGNAL \top_module|init_start_w~0_combout\ : std_logic;
SIGNAL \top_module|init_start_r~q\ : std_logic;
SIGNAL \top_module|i2cinit|sender_start_w~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|sender_start_r~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|clk_cnt_r[0]~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector33~4_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|oe_w~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector35~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector35~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|state_r.ACK~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector33~5_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|state_r.START~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector36~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|byte_cnt_r[0]~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Equal1~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector34~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector36~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|state_r.FIN~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|clk_cnt_r[1]~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|bit_cnt_r[0]~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|bit_cnt_r[1]~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Add1~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~3_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector34~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector34~3_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|state_r.TX~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector0~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|send_data_r~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|send_data_r[11]~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|WideOr1~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|WideOr7~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector32~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector32~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector32~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|WideOr6~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector31~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector33~3_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|i_data_r[14]~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|WideOr5~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector30~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|WideOr4~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector29~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|WideOr3~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector28~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|Decoder0~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector27~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|WideOr2~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector26~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|send_data_r[7]~feeder_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector25~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector24~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector23~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|Decoder1~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector22~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector21~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|Decoder0~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector20~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector19~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector18~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector17~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector16~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector15~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|LessThan0~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector14~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector13~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector12~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector11~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector10~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector9~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector0~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector0~3_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector0~4_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector0~2_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector0~5_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|o_bit_r~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|oe_r~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|oe_r~q\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \top_module|Selector12~0_combout\ : std_logic;
SIGNAL \top_module|Selector12~1_combout\ : std_logic;
SIGNAL \top_module|rec_rst_r~feeder_combout\ : std_logic;
SIGNAL \top_module|rec_rst_r~q\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal0~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_counter_r~4_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~1\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~2_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_counter_r~3_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~3\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~4_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_counter_r~2_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~5\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~6_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_counter_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~7\ : std_logic;
SIGNAL \top_module|audi_recorder|Add0~8_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_counter_w[4]~0_combout\ : std_logic;
SIGNAL \top_module|Selector13~0_combout\ : std_logic;
SIGNAL \top_module|Selector13~1_combout\ : std_logic;
SIGNAL \top_module|rec_end_r~q\ : std_logic;
SIGNAL \top_module|Selector17~0_combout\ : std_logic;
SIGNAL \top_module|rec_pause_r~q\ : std_logic;
SIGNAL \top_module|audi_recorder|got_pause_sig_w~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|got_pause_sig_r~q\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~11_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r.SEND_DATA~q\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[0]~20_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[11]~22_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[0]~21\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[1]~23_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[1]~24\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[2]~25_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[2]~26\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[3]~27_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[3]~28\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[4]~29_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[4]~30\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[5]~31_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[5]~32\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[6]~33_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[6]~34\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[7]~35_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[7]~36\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[8]~37_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[8]~38\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[9]~39_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[9]~40\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[10]~41_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[10]~42\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[11]~43_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal1~4_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[11]~44\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[12]~45_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[12]~46\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[13]~47_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[13]~48\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[14]~49_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[14]~50\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[15]~51_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[15]~52\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[16]~53_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[16]~54\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[17]~55_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[17]~56\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[18]~57_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[18]~58\ : std_logic;
SIGNAL \top_module|audi_recorder|addr_r[19]~59_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal1~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal1~1_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal1~2_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal1~3_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal1~5_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Equal1~6_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|got_end_sig_w~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|got_end_sig_r~q\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r[16]~2_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~14_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~29_combout\ : std_logic;
SIGNAL \top_module|Selector16~0_combout\ : std_logic;
SIGNAL \top_module|Selector16~1_combout\ : std_logic;
SIGNAL \top_module|rec_start_r~q\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~17_combout\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \top_module|audi_recorder|Selector26~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Selector26~1_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|sent_r~q\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~16_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~18_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r.IDLE~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r.IDLE~q\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~27_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~20_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~21_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~22_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~28_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~30_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r.CON~q\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~24_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~25_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~23_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~26_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r.PAUSE~q\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~12_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~13_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~15_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r~19_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|state_r.GET_DATA~q\ : std_logic;
SIGNAL \top_module|audi_recorder|data_counter_r[3]~1_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~1_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~1_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~2_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~2_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~3_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~3_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~4_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~4_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~5_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~5_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~6_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~6_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~7_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~7_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~8_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~8_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~9_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~9_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~10_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~10_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~11_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~11_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~12_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~12_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~13_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~13_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~14_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~14_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r~15_combout\ : std_logic;
SIGNAL \top_module|rec_sram_dq_r~15_combout\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \top_module|audi_state_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_state_r~1_combout\ : std_logic;
SIGNAL \seven_alpha|o_seven_1[0]~0_combout\ : std_logic;
SIGNAL \seven_alpha|Decoder0~0_combout\ : std_logic;
SIGNAL \seven_alpha|Decoder0~1_combout\ : std_logic;
SIGNAL \seven_alpha|Decoder0~2_combout\ : std_logic;
SIGNAL \seven_alpha|Decoder0~3_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~19_combout\ : std_logic;
SIGNAL \top_module|audi_time_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_time_r~4_combout\ : std_logic;
SIGNAL \top_module|Selector14~0_combout\ : std_logic;
SIGNAL \top_module|Selector14~1_combout\ : std_logic;
SIGNAL \top_module|play_rst_r~feeder_combout\ : std_logic;
SIGNAL \top_module|play_rst_r~q\ : std_logic;
SIGNAL \top_module|Add2~2_cout\ : std_logic;
SIGNAL \top_module|Add2~4\ : std_logic;
SIGNAL \top_module|Add2~6_combout\ : std_logic;
SIGNAL \top_module|Add2~8_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \deb2|counter_w[1]~1_combout\ : std_logic;
SIGNAL \deb2|always0~0_combout\ : std_logic;
SIGNAL \deb2|counter_w[2]~0_combout\ : std_logic;
SIGNAL \deb2|o_debounced_w~0_combout\ : std_logic;
SIGNAL \deb2|o_debounced_r~q\ : std_logic;
SIGNAL \deb2|counter_w[0]~2_combout\ : std_logic;
SIGNAL \deb2|neg_w~combout\ : std_logic;
SIGNAL \deb2|neg_r~q\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \deb1|always0~0_combout\ : std_logic;
SIGNAL \deb1|counter_w[2]~0_combout\ : std_logic;
SIGNAL \deb1|o_debounced_w~0_combout\ : std_logic;
SIGNAL \deb1|o_debounced_r~q\ : std_logic;
SIGNAL \deb1|counter_w[0]~2_combout\ : std_logic;
SIGNAL \deb1|counter_w[1]~1_combout\ : std_logic;
SIGNAL \deb1|neg_w~combout\ : std_logic;
SIGNAL \deb1|neg_r~q\ : std_logic;
SIGNAL \top_module|audi_speed_r[0]~3_combout\ : std_logic;
SIGNAL \top_module|Add2~7\ : std_logic;
SIGNAL \top_module|Add2~9_combout\ : std_logic;
SIGNAL \top_module|audi_speed_r~7_combout\ : std_logic;
SIGNAL \top_module|audi_speed_r[0]~4_combout\ : std_logic;
SIGNAL \top_module|audi_speed_r[0]~5_combout\ : std_logic;
SIGNAL \top_module|audi_speed_r[0]~6_combout\ : std_logic;
SIGNAL \top_module|audi_speed_r[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_speed_r[0]~1_combout\ : std_logic;
SIGNAL \top_module|audi_speed_r~2_combout\ : std_logic;
SIGNAL \top_module|Add2~0_combout\ : std_logic;
SIGNAL \top_module|Add2~3_combout\ : std_logic;
SIGNAL \top_module|Add2~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r~7_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[19]~61\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[20]~62_combout\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[1]~21_combout\ : std_logic;
SIGNAL \top_module|Selector18~0_combout\ : std_logic;
SIGNAL \top_module|Selector18~1_combout\ : std_logic;
SIGNAL \top_module|play_start_r~q\ : std_logic;
SIGNAL \top_module|audi_player|Add5~7\ : std_logic;
SIGNAL \top_module|audi_player|Add5~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|WideOr5~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector70~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add5~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_counter_r~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_counter_r[0]~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add5~1\ : std_logic;
SIGNAL \top_module|audi_player|Add5~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_counter_r~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add5~3\ : std_logic;
SIGNAL \top_module|audi_player|Add5~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_counter_r~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add5~5\ : std_logic;
SIGNAL \top_module|audi_player|Add5~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_counter_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal2~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|slow_counter_w~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector14~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal2~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector12~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector13~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add7~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector12~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add7~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector11~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal1~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|scale[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|scale[2]~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal1~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal1~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal1~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector2~4_combout\ : std_logic;
SIGNAL \top_module|Selector15~0_combout\ : std_logic;
SIGNAL \top_module|Selector15~1_combout\ : std_logic;
SIGNAL \top_module|play_end_r~q\ : std_logic;
SIGNAL \top_module|audi_player|Selector2~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector2~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r.CON~q\ : std_logic;
SIGNAL \top_module|audi_player|state_r~23_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~32_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r.IDLE~q\ : std_logic;
SIGNAL \top_module|audi_player|state_r~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~25_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~27_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~29_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r.SEND_SLOW~q\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r[1]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector53~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector53~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector53~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector53~7_combout\ : std_logic;
SIGNAL \top_module|audi_player|sent_r~feeder_combout\ : std_logic;
SIGNAL \top_module|audi_player|sent_r~q\ : std_logic;
SIGNAL \top_module|audi_player|state_r~17_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~19_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~15_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector75~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|got_end_sig_r~q\ : std_logic;
SIGNAL \top_module|audi_player|always0~0_combout\ : std_logic;
SIGNAL \top_module|Selector23~0_combout\ : std_logic;
SIGNAL \top_module|play_pause_r~q\ : std_logic;
SIGNAL \top_module|audi_player|Selector52~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector52~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r[1]~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector52~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|got_pause_sig_r~q\ : std_logic;
SIGNAL \top_module|audi_player|state_r~12_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r[16]~1_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r[16]~3_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r[16]~4_combout\ : std_logic;
SIGNAL \top_module|last_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~5_combout\ : std_logic;
SIGNAL \top_module|last_r~1_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~6_combout\ : std_logic;
SIGNAL \top_module|last_r~2_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~7_combout\ : std_logic;
SIGNAL \top_module|last_r~3_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~8_combout\ : std_logic;
SIGNAL \top_module|last_r~4_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~9_combout\ : std_logic;
SIGNAL \top_module|last_r~5_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~10_combout\ : std_logic;
SIGNAL \top_module|last_r~6_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~11_combout\ : std_logic;
SIGNAL \top_module|last_r~7_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~12_combout\ : std_logic;
SIGNAL \top_module|last_r~8_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~13_combout\ : std_logic;
SIGNAL \top_module|last_r~9_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~14_combout\ : std_logic;
SIGNAL \top_module|last_r~10_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~15_combout\ : std_logic;
SIGNAL \top_module|last_r~11_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~16_combout\ : std_logic;
SIGNAL \top_module|last_r~12_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~17_combout\ : std_logic;
SIGNAL \top_module|last_r~13_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~18_combout\ : std_logic;
SIGNAL \top_module|last_r~14_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~19_combout\ : std_logic;
SIGNAL \top_module|last_r~15_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~20_combout\ : std_logic;
SIGNAL \top_module|last_r~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add1~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add1~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add1~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[0]~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[1]~65_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[0]~23\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[1]~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[1]~25\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[2]~26_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~21_combout\ : std_logic;
SIGNAL \top_module|last_r~17_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~22_combout\ : std_logic;
SIGNAL \top_module|last_r~18_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|last_r~23_combout\ : std_logic;
SIGNAL \top_module|last_r~19_combout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~1_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~3_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~5_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~7_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~11_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~13_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~15_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~17_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~19_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~21_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~23_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~25_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~27_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~29_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~31_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~33_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~35_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~37_cout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan3~38_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~13_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~21_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r.GET_DATA~q\ : std_logic;
SIGNAL \top_module|audi_player|Equal0~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal0~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal0~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal0~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal0~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal0~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector30~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~33_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~34_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~35_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r.PAUSE~q\ : std_logic;
SIGNAL \top_module|audi_player|Selector10~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector6~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector10~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector10~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector10~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector10~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector10~9_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r[0]~feeder_combout\ : std_logic;
SIGNAL \top_module|audi_player|LessThan0~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r~31_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r.SEND_FAST~q\ : std_logic;
SIGNAL \top_module|audi_player|Selector10~7_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector6~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector6~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector6~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|state_r.END~q\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[1]~64_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r[1]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r[1]~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r[1]~9_combout\ : std_logic;
SIGNAL \top_module|audi_player|cur_speed_r[1]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add1~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[2]~27\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[3]~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[3]~29\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[4]~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[4]~31\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[5]~32_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[5]~33\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[6]~34_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[6]~35\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[7]~36_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[7]~37\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[8]~38_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[8]~39\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[9]~40_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[9]~41\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[10]~42_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[10]~43\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[11]~44_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[11]~45\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[12]~46_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[12]~47\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[13]~48_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[13]~49\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[14]~50_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[14]~51\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[15]~52_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[15]~53\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[16]~54_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[16]~55\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[17]~56_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[17]~57\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[18]~58_combout\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[18]~59\ : std_logic;
SIGNAL \top_module|audi_player|addr_r[19]~60_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~19_combout\ : std_logic;
SIGNAL \top_module|audi_time_r[4]~2_combout\ : std_logic;
SIGNAL \top_module|Selector6~0_combout\ : std_logic;
SIGNAL \top_module|Selector6~1_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~18_combout\ : std_logic;
SIGNAL \top_module|audi_time_r~5_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~18_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~17_combout\ : std_logic;
SIGNAL \top_module|audi_time_r~6_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~17_combout\ : std_logic;
SIGNAL \seven_dec_time|Equal0~0_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~15_combout\ : std_logic;
SIGNAL \top_module|audi_time_r~1_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~15_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~16_combout\ : std_logic;
SIGNAL \top_module|audi_time_r~3_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~16_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr13~2_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr13~3_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr12~2_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr12~3_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr11~2_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr11~3_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr10~2_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr10~3_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr9~2_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr8~2_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr8~3_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr7~2_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr7~3_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~26_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \seven_dec_time|Equal0~1_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr6~0_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr5~0_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr4~0_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr3~0_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr2~0_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr1~0_combout\ : std_logic;
SIGNAL \seven_dec_time|WideOr0~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr7~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr6~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr5~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr4~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr3~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr2~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr1~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|WideOr0~0_combout\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r[0]~1_combout\ : std_logic;
SIGNAL \SRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~5_combout\ : std_logic;
SIGNAL \SRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~6_combout\ : std_logic;
SIGNAL \SRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~7_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~8_combout\ : std_logic;
SIGNAL \SRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~11_combout\ : std_logic;
SIGNAL \SRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~13_combout\ : std_logic;
SIGNAL \top_module|play_sram_dq_r[2]~feeder_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~14_combout\ : std_logic;
SIGNAL \SRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~15_combout\ : std_logic;
SIGNAL \SRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~2_combout\ : std_logic;
SIGNAL \SRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r[2]~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r[2]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~3_combout\ : std_logic;
SIGNAL \SRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector30~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector30~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector30~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Equal0~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector30~3_combout\ : std_logic;
SIGNAL \SRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~15_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector30~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~15_combout\ : std_logic;
SIGNAL \SRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~13_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r[3]~feeder_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~14_combout\ : std_logic;
SIGNAL \SRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~11_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~13_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~12_combout\ : std_logic;
SIGNAL \SRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~9_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r[6]~feeder_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~11_combout\ : std_logic;
SIGNAL \SRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~9_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~9_combout\ : std_logic;
SIGNAL \SRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \top_module|play_sram_dq_r~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|data_r~7_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~7_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|old_data_r~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~1\ : std_logic;
SIGNAL \top_module|audi_player|Add3~3\ : std_logic;
SIGNAL \top_module|audi_player|Add3~5\ : std_logic;
SIGNAL \top_module|audi_player|Add3~7\ : std_logic;
SIGNAL \top_module|audi_player|Add3~9\ : std_logic;
SIGNAL \top_module|audi_player|Add3~11\ : std_logic;
SIGNAL \top_module|audi_player|Add3~13\ : std_logic;
SIGNAL \top_module|audi_player|Add3~15\ : std_logic;
SIGNAL \top_module|audi_player|Add3~17\ : std_logic;
SIGNAL \top_module|audi_player|Add3~19\ : std_logic;
SIGNAL \top_module|audi_player|Add3~21\ : std_logic;
SIGNAL \top_module|audi_player|Add3~23\ : std_logic;
SIGNAL \top_module|audi_player|Add3~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~25\ : std_logic;
SIGNAL \top_module|audi_player|Add3~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~27\ : std_logic;
SIGNAL \top_module|audi_player|Add3~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~29\ : std_logic;
SIGNAL \top_module|audi_player|Add3~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add3~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~27\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~29\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~29_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~77_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~33_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~37_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~45_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~81_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~49_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~82_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~53_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~83_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~57_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~84_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~61_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~65_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~85_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~69_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~87_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~73_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[71]~75_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[70]~76_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~19\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~1\ : std_logic;
SIGNAL \top_module|audi_player|Add4~3\ : std_logic;
SIGNAL \top_module|audi_player|Add4~5\ : std_logic;
SIGNAL \top_module|audi_player|Add4~7\ : std_logic;
SIGNAL \top_module|audi_player|Add4~9\ : std_logic;
SIGNAL \top_module|audi_player|Add4~11\ : std_logic;
SIGNAL \top_module|audi_player|Add4~13\ : std_logic;
SIGNAL \top_module|audi_player|Add4~15\ : std_logic;
SIGNAL \top_module|audi_player|Add4~17\ : std_logic;
SIGNAL \top_module|audi_player|Add4~19\ : std_logic;
SIGNAL \top_module|audi_player|Add4~20_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~8_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|inter_data_r[7]~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector69~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Selector69~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~46_combout\ : std_logic;
SIGNAL \top_module|audi_player|inter_data_r[7]~1_combout\ : std_logic;
SIGNAL \top_module|audi_player|inter_data_r[7]~2_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~4_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~45_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~6_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~44_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~43_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~10_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~42_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~12_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~41_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~14_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~40_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~39_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~38_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~37_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~21\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~21\ : std_logic;
SIGNAL \top_module|audi_player|Add4~22_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~36_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~23\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~23\ : std_logic;
SIGNAL \top_module|audi_player|Add4~24_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~35_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~25\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~25\ : std_logic;
SIGNAL \top_module|audi_player|Add4~26_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~34_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~27\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~27\ : std_logic;
SIGNAL \top_module|audi_player|Add4~28_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~33_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~29\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|op_1~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|quotient[15]~16_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~29\ : std_logic;
SIGNAL \top_module|audi_player|Add4~30_combout\ : std_logic;
SIGNAL \top_module|audi_player|Add4~32_combout\ : std_logic;
SIGNAL \top_module|audi_player|aud_dacdat~0_combout\ : std_logic;
SIGNAL \player|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector3~0_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|Selector3~1_combout\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|sclk_r~q\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~0_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~0_combout\ : std_logic;
SIGNAL \top_module|sram_addr[0]~1_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~1_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~1_combout\ : std_logic;
SIGNAL \top_module|sram_addr[1]~2_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~2_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~2_combout\ : std_logic;
SIGNAL \top_module|sram_addr[2]~3_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~3_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~3_combout\ : std_logic;
SIGNAL \top_module|sram_addr[3]~4_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~4_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~4_combout\ : std_logic;
SIGNAL \top_module|sram_addr[4]~5_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~5_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~5_combout\ : std_logic;
SIGNAL \top_module|sram_addr[5]~6_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~6_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~6_combout\ : std_logic;
SIGNAL \top_module|sram_addr[6]~7_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~7_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~7_combout\ : std_logic;
SIGNAL \top_module|sram_addr[7]~8_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~8_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~8_combout\ : std_logic;
SIGNAL \top_module|sram_addr[8]~9_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~9_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~9_combout\ : std_logic;
SIGNAL \top_module|sram_addr[9]~10_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~10_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~10_combout\ : std_logic;
SIGNAL \top_module|sram_addr[10]~11_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~11_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~11_combout\ : std_logic;
SIGNAL \top_module|sram_addr[11]~12_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~12_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~12_combout\ : std_logic;
SIGNAL \top_module|sram_addr[12]~13_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~13_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~13_combout\ : std_logic;
SIGNAL \top_module|sram_addr[13]~14_combout\ : std_logic;
SIGNAL \top_module|rec_sram_addr_r~14_combout\ : std_logic;
SIGNAL \top_module|play_sram_addr_r~14_combout\ : std_logic;
SIGNAL \top_module|sram_addr[14]~15_combout\ : std_logic;
SIGNAL \top_module|sram_addr[15]~16_combout\ : std_logic;
SIGNAL \top_module|sram_addr[16]~17_combout\ : std_logic;
SIGNAL \top_module|sram_addr[17]~18_combout\ : std_logic;
SIGNAL \top_module|sram_addr[18]~19_combout\ : std_logic;
SIGNAL \top_module|sram_addr[19]~20_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Selector27~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|Selector27~1_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|we_r~q\ : std_logic;
SIGNAL \top_module|rec_sram_we_n_r~0_combout\ : std_logic;
SIGNAL \top_module|rec_sram_we_n_r~q\ : std_logic;
SIGNAL \top_module|sram_we_n~0_combout\ : std_logic;
SIGNAL \top_module|audi_recorder|data_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \top_module|i2cinit|i2c_sender|i_data_r\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \top_module|i2cinit|i2c_sender|bit_cnt_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \top_module|rec_sram_dq_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \deb3|counter_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \top_module|i2cinit|i2c_sender|byte_cnt_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \top_module|audi_recorder|last_r\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \top_module|play_sram_dq_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \deb2|counter_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \top_module|audi_recorder|data_counter_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \top_module|rec_sram_addr_r\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \top_module|audi_player|addr_r\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \top_module|audi_recorder|addr_r\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \player|altpll_0|sd1|wire_pll7_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \top_module|audi_player|Mult0|auto_generated|le2a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \top_module|audi_player|data_counter_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \top_module|audi_speed_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \deb1|counter_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \top_module|audi_player|cur_speed_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \top_module|audi_player|old_data_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \top_module|audi_player|Mult0|auto_generated|le5a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \top_module|audi_player|inter_data_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \top_module|audi_time_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \top_module|i2cinit|send_data_r\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \top_module|i2cinit|counter_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \top_module|rst_counter_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \top_module|i2cinit|i2c_sender|clk_cnt_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \top_module|audi_player|slow_counter_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \top_module|play_sram_addr_r\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \top_module|audi_player|Mult0|auto_generated|le4a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \top_module|audi_state_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \top_module|audi_player|data_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \top_module|last_r\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \top_module|audi_player|Div0|auto_generated|divider|divider|sel\ : std_logic_vector(67 DOWNTO 0);
SIGNAL \deb0|counter_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \ALT_INV_AUD_BCLK~input_o\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|ALT_INV_oe_r~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|ALT_INV_o_bit_r~q\ : std_logic;
SIGNAL \top_module|ALT_INV_init_rst_r~q\ : std_logic;
SIGNAL \top_module|ALT_INV_state_r.PLAY~q\ : std_logic;
SIGNAL \top_module|i2cinit|i2c_sender|ALT_INV_sclk_r~q\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr5~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \seven_dec_speed|ALT_INV_WideOr7~0_combout\ : std_logic;
SIGNAL \seven_alpha|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \seven_alpha|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \seven_alpha|ALT_INV_o_seven_1[0]~0_combout\ : std_logic;
SIGNAL \top_module|ALT_INV_audi_state_r\ : std_logic_vector(1 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
ww_ENETCLK_25 <= ENETCLK_25;
ww_SMA_CLKIN <= SMA_CLKIN;
SMA_CLKOUT <= ww_SMA_CLKOUT;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LCD_BLON <= ww_LCD_BLON;
LCD_DATA <= ww_LCD_DATA;
LCD_EN <= ww_LCD_EN;
LCD_ON <= ww_LCD_ON;
LCD_RS <= ww_LCD_RS;
LCD_RW <= ww_LCD_RW;
UART_CTS <= ww_UART_CTS;
ww_UART_RTS <= UART_RTS;
ww_UART_RXD <= UART_RXD;
UART_TXD <= ww_UART_TXD;
PS2_CLK <= ww_PS2_CLK;
PS2_DAT <= ww_PS2_DAT;
PS2_CLK2 <= ww_PS2_CLK2;
PS2_DAT2 <= ww_PS2_DAT2;
SD_CLK <= ww_SD_CLK;
SD_CMD <= ww_SD_CMD;
SD_DAT <= ww_SD_DAT;
ww_SD_WP_N <= SD_WP_N;
VGA_B <= ww_VGA_B;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_CLK <= ww_VGA_CLK;
VGA_G <= ww_VGA_G;
VGA_HS <= ww_VGA_HS;
VGA_R <= ww_VGA_R;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_VS <= ww_VGA_VS;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
AUD_BCLK <= ww_AUD_BCLK;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_XCK <= ww_AUD_XCK;
EEP_I2C_SCLK <= ww_EEP_I2C_SCLK;
EEP_I2C_SDAT <= ww_EEP_I2C_SDAT;
I2C_SCLK <= ww_I2C_SCLK;
I2C_SDAT <= ww_I2C_SDAT;
ENET0_GTX_CLK <= ww_ENET0_GTX_CLK;
ww_ENET0_INT_N <= ENET0_INT_N;
ENET0_MDC <= ww_ENET0_MDC;
ww_ENET0_MDIO <= ENET0_MDIO;
ENET0_RST_N <= ww_ENET0_RST_N;
ww_ENET0_RX_CLK <= ENET0_RX_CLK;
ww_ENET0_RX_COL <= ENET0_RX_COL;
ww_ENET0_RX_CRS <= ENET0_RX_CRS;
ww_ENET0_RX_DATA <= ENET0_RX_DATA;
ww_ENET0_RX_DV <= ENET0_RX_DV;
ww_ENET0_RX_ER <= ENET0_RX_ER;
ww_ENET0_TX_CLK <= ENET0_TX_CLK;
ENET0_TX_DATA <= ww_ENET0_TX_DATA;
ENET0_TX_EN <= ww_ENET0_TX_EN;
ENET0_TX_ER <= ww_ENET0_TX_ER;
ww_ENET0_LINK100 <= ENET0_LINK100;
ENET1_GTX_CLK <= ww_ENET1_GTX_CLK;
ww_ENET1_INT_N <= ENET1_INT_N;
ENET1_MDC <= ww_ENET1_MDC;
ww_ENET1_MDIO <= ENET1_MDIO;
ENET1_RST_N <= ww_ENET1_RST_N;
ww_ENET1_RX_CLK <= ENET1_RX_CLK;
ww_ENET1_RX_COL <= ENET1_RX_COL;
ww_ENET1_RX_CRS <= ENET1_RX_CRS;
ww_ENET1_RX_DATA <= ENET1_RX_DATA;
ww_ENET1_RX_DV <= ENET1_RX_DV;
ww_ENET1_RX_ER <= ENET1_RX_ER;
ww_ENET1_TX_CLK <= ENET1_TX_CLK;
ENET1_TX_DATA <= ww_ENET1_TX_DATA;
ENET1_TX_EN <= ww_ENET1_TX_EN;
ENET1_TX_ER <= ww_ENET1_TX_ER;
ww_ENET1_LINK100 <= ENET1_LINK100;
ww_TD_CLK27 <= TD_CLK27;
ww_TD_DATA <= TD_DATA;
ww_TD_HS <= TD_HS;
TD_RESET_N <= ww_TD_RESET_N;
ww_TD_VS <= TD_VS;
OTG_DATA <= ww_OTG_DATA;
OTG_ADDR <= ww_OTG_ADDR;
OTG_CS_N <= ww_OTG_CS_N;
OTG_WR_N <= ww_OTG_WR_N;
OTG_RD_N <= ww_OTG_RD_N;
ww_OTG_INT <= OTG_INT;
OTG_RST_N <= ww_OTG_RST_N;
ww_IRDA_RXD <= IRDA_RXD;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA <= ww_DRAM_BA;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_DQ <= ww_DRAM_DQ;
DRAM_DQM <= ww_DRAM_DQM;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_WE_N <= ww_DRAM_WE_N;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_DQ <= ww_SRAM_DQ;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_WE_N <= ww_SRAM_WE_N;
FL_ADDR <= ww_FL_ADDR;
FL_CE_N <= ww_FL_CE_N;
FL_DQ <= ww_FL_DQ;
FL_OE_N <= ww_FL_OE_N;
FL_RST_N <= ww_FL_RST_N;
ww_FL_RY <= FL_RY;
FL_WE_N <= ww_FL_WE_N;
FL_WP_N <= ww_FL_WP_N;
GPIO <= ww_GPIO;
ww_HSMC_CLKIN_P1 <= HSMC_CLKIN_P1;
ww_HSMC_CLKIN_P2 <= HSMC_CLKIN_P2;
ww_HSMC_CLKIN0 <= HSMC_CLKIN0;
HSMC_CLKOUT_P1 <= ww_HSMC_CLKOUT_P1;
HSMC_CLKOUT_P2 <= ww_HSMC_CLKOUT_P2;
HSMC_CLKOUT0 <= ww_HSMC_CLKOUT0;
HSMC_D <= ww_HSMC_D;
ww_HSMC_RX_D_P <= HSMC_RX_D_P;
HSMC_TX_D_P <= ww_HSMC_TX_D_P;
EX_IO <= ww_EX_IO;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\player|altpll_0|sd1|pll7_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\player|altpll_0|sd1|wire_pll7_clk\(0) <= \player|altpll_0|sd1|pll7_CLK_bus\(0);
\player|altpll_0|sd1|wire_pll7_clk\(1) <= \player|altpll_0|sd1|pll7_CLK_bus\(1);
\player|altpll_0|sd1|wire_pll7_clk\(2) <= \player|altpll_0|sd1|pll7_CLK_bus\(2);
\player|altpll_0|sd1|wire_pll7_clk\(3) <= \player|altpll_0|sd1|pll7_CLK_bus\(3);
\player|altpll_0|sd1|wire_pll7_clk\(4) <= \player|altpll_0|sd1|pll7_CLK_bus\(4);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\player|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \player|altpll_0|sd1|wire_pll7_clk\(0));

\player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \player|altpll_0|sd1|wire_pll7_clk\(1));
\ALT_INV_AUD_DACLRCK~input_o\ <= NOT \AUD_DACLRCK~input_o\;
\ALT_INV_AUD_BCLK~input_o\ <= NOT \AUD_BCLK~input_o\;
\top_module|i2cinit|i2c_sender|ALT_INV_oe_r~q\ <= NOT \top_module|i2cinit|i2c_sender|oe_r~q\;
\top_module|i2cinit|i2c_sender|ALT_INV_o_bit_r~q\ <= NOT \top_module|i2cinit|i2c_sender|o_bit_r~q\;
\top_module|ALT_INV_init_rst_r~q\ <= NOT \top_module|init_rst_r~q\;
\top_module|ALT_INV_state_r.PLAY~q\ <= NOT \top_module|state_r.PLAY~q\;
\top_module|i2cinit|i2c_sender|ALT_INV_sclk_r~q\ <= NOT \top_module|i2cinit|i2c_sender|sclk_r~q\;
\seven_dec_speed|ALT_INV_WideOr0~0_combout\ <= NOT \seven_dec_speed|WideOr0~0_combout\;
\seven_dec_speed|ALT_INV_WideOr1~0_combout\ <= NOT \seven_dec_speed|WideOr1~0_combout\;
\seven_dec_speed|ALT_INV_WideOr2~0_combout\ <= NOT \seven_dec_speed|WideOr2~0_combout\;
\seven_dec_speed|ALT_INV_WideOr3~0_combout\ <= NOT \seven_dec_speed|WideOr3~0_combout\;
\seven_dec_speed|ALT_INV_WideOr4~0_combout\ <= NOT \seven_dec_speed|WideOr4~0_combout\;
\seven_dec_speed|ALT_INV_WideOr5~0_combout\ <= NOT \seven_dec_speed|WideOr5~0_combout\;
\seven_dec_speed|ALT_INV_WideOr6~0_combout\ <= NOT \seven_dec_speed|WideOr6~0_combout\;
\seven_dec_speed|ALT_INV_WideOr7~0_combout\ <= NOT \seven_dec_speed|WideOr7~0_combout\;
\seven_alpha|ALT_INV_Decoder0~2_combout\ <= NOT \seven_alpha|Decoder0~2_combout\;
\seven_alpha|ALT_INV_Decoder0~0_combout\ <= NOT \seven_alpha|Decoder0~0_combout\;
\seven_alpha|ALT_INV_o_seven_1[0]~0_combout\ <= NOT \seven_alpha|o_seven_1[0]~0_combout\;
\top_module|ALT_INV_audi_state_r\(0) <= NOT \top_module|audi_state_r\(0);
\top_module|ALT_INV_audi_state_r\(1) <= NOT \top_module|audi_state_r\(1);

-- Location: IOOBUF_X105_Y0_N16
\SMA_CLKOUT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SMA_CLKOUT);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AUD_DACLRCK~input_o\,
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_AUD_DACLRCK~input_o\,
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(10));

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(11));

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(12));

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(13));

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(14));

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(15));

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(16));

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(17));

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|o_seven_1[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|ALT_INV_Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|ALT_INV_audi_state_r\(1),
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|ALT_INV_o_seven_1[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|ALT_INV_audi_state_r\(1),
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|ALT_INV_audi_state_r\(1),
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|ALT_INV_Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|ALT_INV_audi_state_r\(0),
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|o_seven_1[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|o_seven_1[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|ALT_INV_Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|ALT_INV_Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|ALT_INV_Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_alpha|ALT_INV_Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|ALT_INV_audi_state_r\(1),
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr13~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr12~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr11~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr10~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr9~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr8~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr7~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_time|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr7~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(0));

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(1));

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(2));

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(3));

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(4));

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(5));

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(6));

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX7(0));

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX7(1));

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX7(2));

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX7(3));

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX7(4));

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX7(5));

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_dec_speed|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(6));

-- Location: IOOBUF_X0_Y47_N23
\LCD_BLON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_BLON);

-- Location: IOOBUF_X0_Y52_N2
\LCD_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_EN);

-- Location: IOOBUF_X0_Y58_N16
\LCD_ON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_ON);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_RS);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_RW);

-- Location: IOOBUF_X47_Y73_N16
\UART_CTS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_UART_CTS);

-- Location: IOOBUF_X13_Y73_N23
\UART_TXD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_UART_TXD);

-- Location: IOOBUF_X42_Y0_N23
\SD_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SD_CLK);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X35_Y73_N16
\VGA_SYNC_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X0_Y68_N9
\AUD_DACDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|audi_player|aud_dacdat~0_combout\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X0_Y61_N23
\AUD_XCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \player|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X52_Y73_N9
\EEP_I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_EEP_I2C_SCLK);

-- Location: IOOBUF_X29_Y73_N9
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|i2cinit|i2c_sender|ALT_INV_sclk_r~q\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X60_Y73_N2
\ENET0_GTX_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_GTX_CLK);

-- Location: IOOBUF_X85_Y73_N9
\ENET0_MDC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_MDC);

-- Location: IOOBUF_X83_Y73_N9
\ENET0_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_RST_N);

-- Location: IOOBUF_X87_Y73_N23
\ENET0_TX_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_TX_DATA(0));

-- Location: IOOBUF_X83_Y73_N16
\ENET0_TX_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_TX_DATA(1));

-- Location: IOOBUF_X81_Y73_N16
\ENET0_TX_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_TX_DATA(2));

-- Location: IOOBUF_X81_Y73_N23
\ENET0_TX_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_TX_DATA(3));

-- Location: IOOBUF_X79_Y73_N2
\ENET0_TX_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_TX_EN);

-- Location: IOOBUF_X79_Y73_N9
\ENET0_TX_ER~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET0_TX_ER);

-- Location: IOOBUF_X100_Y73_N23
\ENET1_GTX_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_GTX_CLK);

-- Location: IOOBUF_X100_Y73_N16
\ENET1_MDC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_MDC);

-- Location: IOOBUF_X111_Y73_N2
\ENET1_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_RST_N);

-- Location: IOOBUF_X105_Y73_N9
\ENET1_TX_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_TX_DATA(0));

-- Location: IOOBUF_X109_Y73_N2
\ENET1_TX_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_TX_DATA(1));

-- Location: IOOBUF_X113_Y73_N9
\ENET1_TX_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_TX_DATA(2));

-- Location: IOOBUF_X113_Y73_N2
\ENET1_TX_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_TX_DATA(3));

-- Location: IOOBUF_X107_Y73_N2
\ENET1_TX_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_TX_EN);

-- Location: IOOBUF_X109_Y73_N9
\ENET1_TX_ER~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ENET1_TX_ER);

-- Location: IOOBUF_X9_Y73_N2
\TD_RESET_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_TD_RESET_N);

-- Location: IOOBUF_X0_Y68_N16
\OTG_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_OTG_ADDR(0));

-- Location: IOOBUF_X1_Y73_N23
\OTG_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_OTG_ADDR(1));

-- Location: IOOBUF_X5_Y73_N9
\OTG_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_OTG_CS_N);

-- Location: IOOBUF_X7_Y73_N16
\OTG_WR_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_OTG_WR_N);

-- Location: IOOBUF_X5_Y73_N2
\OTG_RD_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_OTG_RD_N);

-- Location: IOOBUF_X3_Y73_N9
\OTG_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_OTG_RST_N);

-- Location: IOOBUF_X0_Y34_N2
\DRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(0));

-- Location: IOOBUF_X0_Y15_N23
\DRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(1));

-- Location: IOOBUF_X0_Y18_N23
\DRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(2));

-- Location: IOOBUF_X0_Y42_N2
\DRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(3));

-- Location: IOOBUF_X0_Y15_N16
\DRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(4));

-- Location: IOOBUF_X0_Y11_N16
\DRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(5));

-- Location: IOOBUF_X0_Y12_N23
\DRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(6));

-- Location: IOOBUF_X0_Y9_N16
\DRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(7));

-- Location: IOOBUF_X0_Y12_N16
\DRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(8));

-- Location: IOOBUF_X0_Y13_N9
\DRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(9));

-- Location: IOOBUF_X0_Y32_N23
\DRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(10));

-- Location: IOOBUF_X0_Y10_N23
\DRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(11));

-- Location: IOOBUF_X0_Y11_N23
\DRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(12));

-- Location: IOOBUF_X0_Y18_N16
\DRAM_BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(0));

-- Location: IOOBUF_X0_Y33_N16
\DRAM_BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(1));

-- Location: IOOBUF_X0_Y14_N2
\DRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N);

-- Location: IOOBUF_X0_Y10_N16
\DRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CKE);

-- Location: IOOBUF_X5_Y0_N23
\DRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CLK);

-- Location: IOOBUF_X0_Y33_N23
\DRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CS_N);

-- Location: IOOBUF_X0_Y30_N2
\DRAM_DQM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQM(0));

-- Location: IOOBUF_X0_Y14_N9
\DRAM_DQM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQM(1));

-- Location: IOOBUF_X0_Y48_N2
\DRAM_DQM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQM(2));

-- Location: IOOBUF_X0_Y42_N9
\DRAM_DQM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQM(3));

-- Location: IOOBUF_X0_Y25_N23
\DRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N);

-- Location: IOOBUF_X0_Y16_N23
\DRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_WE_N);

-- Location: IOOBUF_X16_Y0_N2
\SRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(0));

-- Location: IOOBUF_X3_Y0_N2
\SRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[1]~2_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(1));

-- Location: IOOBUF_X20_Y0_N16
\SRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[2]~3_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(2));

-- Location: IOOBUF_X9_Y0_N2
\SRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[3]~4_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(3));

-- Location: IOOBUF_X0_Y4_N9
\SRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[4]~5_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(4));

-- Location: IOOBUF_X1_Y0_N16
\SRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[5]~6_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(5));

-- Location: IOOBUF_X0_Y4_N23
\SRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[6]~7_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(6));

-- Location: IOOBUF_X0_Y5_N16
\SRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[7]~8_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(7));

-- Location: IOOBUF_X5_Y0_N16
\SRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[8]~9_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(8));

-- Location: IOOBUF_X0_Y31_N16
\SRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[9]~10_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(9));

-- Location: IOOBUF_X0_Y6_N2
\SRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[10]~11_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(10));

-- Location: IOOBUF_X0_Y22_N16
\SRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[11]~12_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(11));

-- Location: IOOBUF_X0_Y8_N23
\SRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[12]~13_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(12));

-- Location: IOOBUF_X0_Y23_N23
\SRAM_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[13]~14_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(13));

-- Location: IOOBUF_X0_Y19_N2
\SRAM_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[14]~15_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(14));

-- Location: IOOBUF_X27_Y0_N9
\SRAM_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[15]~16_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(15));

-- Location: IOOBUF_X49_Y0_N9
\SRAM_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[16]~17_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(16));

-- Location: IOOBUF_X11_Y0_N9
\SRAM_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[17]~18_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(17));

-- Location: IOOBUF_X11_Y0_N2
\SRAM_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[18]~19_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(18));

-- Location: IOOBUF_X0_Y20_N16
\SRAM_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_addr[19]~20_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(19));

-- Location: IOOBUF_X23_Y0_N16
\SRAM_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_CE_N);

-- Location: IOOBUF_X1_Y0_N9
\SRAM_LB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_LB_N);

-- Location: IOOBUF_X1_Y0_N23
\SRAM_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_OE_N);

-- Location: IOOBUF_X0_Y4_N2
\SRAM_UB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_UB_N);

-- Location: IOOBUF_X23_Y0_N23
\SRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|sram_we_n~0_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_WE_N);

-- Location: IOOBUF_X54_Y0_N9
\FL_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(0));

-- Location: IOOBUF_X16_Y0_N9
\FL_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(1));

-- Location: IOOBUF_X52_Y0_N9
\FL_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(2));

-- Location: IOOBUF_X56_Y0_N9
\FL_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(3));

-- Location: IOOBUF_X52_Y0_N23
\FL_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(4));

-- Location: IOOBUF_X52_Y0_N2
\FL_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(5));

-- Location: IOOBUF_X52_Y0_N16
\FL_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(6));

-- Location: IOOBUF_X47_Y0_N9
\FL_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(7));

-- Location: IOOBUF_X45_Y0_N16
\FL_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(8));

-- Location: IOOBUF_X38_Y0_N9
\FL_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(9));

-- Location: IOOBUF_X27_Y0_N23
\FL_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(10));

-- Location: IOOBUF_X20_Y0_N2
\FL_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(11));

-- Location: IOOBUF_X18_Y0_N9
\FL_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(12));

-- Location: IOOBUF_X9_Y0_N9
\FL_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(13));

-- Location: IOOBUF_X18_Y0_N23
\FL_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(14));

-- Location: IOOBUF_X7_Y0_N9
\FL_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(15));

-- Location: IOOBUF_X18_Y0_N16
\FL_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(16));

-- Location: IOOBUF_X54_Y0_N2
\FL_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(17));

-- Location: IOOBUF_X45_Y0_N23
\FL_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(18));

-- Location: IOOBUF_X47_Y0_N2
\FL_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(19));

-- Location: IOOBUF_X29_Y0_N23
\FL_ADDR[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(20));

-- Location: IOOBUF_X13_Y0_N23
\FL_ADDR[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(21));

-- Location: IOOBUF_X49_Y0_N2
\FL_ADDR[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_ADDR(22));

-- Location: IOOBUF_X16_Y0_N23
\FL_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_CE_N);

-- Location: IOOBUF_X18_Y0_N2
\FL_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_OE_N);

-- Location: IOOBUF_X35_Y0_N23
\FL_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_RST_N);

-- Location: IOOBUF_X38_Y0_N2
\FL_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_WE_N);

-- Location: IOOBUF_X33_Y0_N9
\FL_WP_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_FL_WP_N);

-- Location: IOOBUF_X115_Y69_N16
\HSMC_CLKOUT_P1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_CLKOUT_P1);

-- Location: IOOBUF_X115_Y24_N2
\HSMC_CLKOUT_P2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_CLKOUT_P2);

-- Location: IOOBUF_X115_Y12_N2
\HSMC_CLKOUT0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_CLKOUT0);

-- Location: IOOBUF_X115_Y61_N23
\HSMC_TX_D_P[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(0));

-- Location: IOOBUF_X115_Y57_N16
\HSMC_TX_D_P[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(1));

-- Location: IOOBUF_X115_Y56_N16
\HSMC_TX_D_P[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(2));

-- Location: IOOBUF_X115_Y52_N2
\HSMC_TX_D_P[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(3));

-- Location: IOOBUF_X115_Y50_N9
\HSMC_TX_D_P[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(4));

-- Location: IOOBUF_X115_Y46_N9
\HSMC_TX_D_P[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(5));

-- Location: IOOBUF_X115_Y64_N2
\HSMC_TX_D_P[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(6));

-- Location: IOOBUF_X115_Y65_N16
\HSMC_TX_D_P[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(7));

-- Location: IOOBUF_X115_Y63_N2
\HSMC_TX_D_P[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(8));

-- Location: IOOBUF_X115_Y44_N9
\HSMC_TX_D_P[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(9));

-- Location: IOOBUF_X115_Y51_N2
\HSMC_TX_D_P[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(10));

-- Location: IOOBUF_X115_Y48_N9
\HSMC_TX_D_P[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(11));

-- Location: IOOBUF_X115_Y23_N2
\HSMC_TX_D_P[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(12));

-- Location: IOOBUF_X115_Y34_N16
\HSMC_TX_D_P[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(13));

-- Location: IOOBUF_X115_Y29_N9
\HSMC_TX_D_P[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(14));

-- Location: IOOBUF_X115_Y22_N16
\HSMC_TX_D_P[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(15));

-- Location: IOOBUF_X115_Y26_N16
\HSMC_TX_D_P[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HSMC_TX_D_P(16));

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(0));

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(1));

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(2));

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(3));

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(4));

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(5));

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(6));

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_DATA(7));

-- Location: IOOBUF_X0_Y67_N16
\PS2_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_PS2_CLK);

-- Location: IOOBUF_X0_Y59_N23
\PS2_DAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_PS2_DAT);

-- Location: IOOBUF_X0_Y67_N23
\PS2_CLK2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_PS2_CLK2);

-- Location: IOOBUF_X0_Y65_N16
\PS2_DAT2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_PS2_DAT2);

-- Location: IOOBUF_X56_Y0_N16
\SD_CMD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SD_CMD);

-- Location: IOOBUF_X49_Y0_N23
\SD_DAT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SD_DAT(0));

-- Location: IOOBUF_X42_Y0_N16
\SD_DAT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SD_DAT(1));

-- Location: IOOBUF_X54_Y0_N16
\SD_DAT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SD_DAT(2));

-- Location: IOOBUF_X56_Y0_N23
\SD_DAT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SD_DAT(3));

-- Location: IOOBUF_X45_Y73_N9
\EEP_I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EEP_I2C_SDAT);

-- Location: IOOBUF_X0_Y50_N16
\OTG_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(0));

-- Location: IOOBUF_X0_Y53_N2
\OTG_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(1));

-- Location: IOOBUF_X0_Y50_N23
\OTG_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(2));

-- Location: IOOBUF_X0_Y53_N9
\OTG_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(3));

-- Location: IOOBUF_X0_Y57_N16
\OTG_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(4));

-- Location: IOOBUF_X0_Y57_N23
\OTG_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(5));

-- Location: IOOBUF_X0_Y49_N2
\OTG_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(6));

-- Location: IOOBUF_X0_Y64_N2
\OTG_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(7));

-- Location: IOOBUF_X0_Y62_N23
\OTG_DATA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(8));

-- Location: IOOBUF_X0_Y62_N16
\OTG_DATA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(9));

-- Location: IOOBUF_X0_Y55_N16
\OTG_DATA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(10));

-- Location: IOOBUF_X0_Y55_N9
\OTG_DATA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(11));

-- Location: IOOBUF_X0_Y63_N23
\OTG_DATA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(12));

-- Location: IOOBUF_X0_Y59_N16
\OTG_DATA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(13));

-- Location: IOOBUF_X0_Y66_N23
\OTG_DATA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(14));

-- Location: IOOBUF_X0_Y63_N16
\OTG_DATA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_OTG_DATA(15));

-- Location: IOOBUF_X0_Y13_N2
\DRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(0));

-- Location: IOOBUF_X0_Y26_N16
\DRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(1));

-- Location: IOOBUF_X0_Y29_N16
\DRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(2));

-- Location: IOOBUF_X0_Y25_N16
\DRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(3));

-- Location: IOOBUF_X0_Y29_N23
\DRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(4));

-- Location: IOOBUF_X0_Y28_N16
\DRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(5));

-- Location: IOOBUF_X0_Y28_N23
\DRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(6));

-- Location: IOOBUF_X0_Y34_N9
\DRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(7));

-- Location: IOOBUF_X0_Y24_N16
\DRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(8));

-- Location: IOOBUF_X0_Y24_N9
\DRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(9));

-- Location: IOOBUF_X0_Y27_N23
\DRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(10));

-- Location: IOOBUF_X0_Y19_N9
\DRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(11));

-- Location: IOOBUF_X0_Y27_N16
\DRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(12));

-- Location: IOOBUF_X0_Y23_N16
\DRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(13));

-- Location: IOOBUF_X0_Y21_N23
\DRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(14));

-- Location: IOOBUF_X0_Y24_N23
\DRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(15));

-- Location: IOOBUF_X0_Y45_N16
\DRAM_DQ[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(16));

-- Location: IOOBUF_X0_Y48_N9
\DRAM_DQ[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(17));

-- Location: IOOBUF_X0_Y43_N16
\DRAM_DQ[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(18));

-- Location: IOOBUF_X0_Y46_N23
\DRAM_DQ[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(19));

-- Location: IOOBUF_X0_Y46_N16
\DRAM_DQ[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(20));

-- Location: IOOBUF_X0_Y52_N23
\DRAM_DQ[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(21));

-- Location: IOOBUF_X0_Y45_N23
\DRAM_DQ[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(22));

-- Location: IOOBUF_X0_Y47_N16
\DRAM_DQ[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(23));

-- Location: IOOBUF_X0_Y24_N2
\DRAM_DQ[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(24));

-- Location: IOOBUF_X0_Y35_N16
\DRAM_DQ[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(25));

-- Location: IOOBUF_X0_Y35_N9
\DRAM_DQ[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(26));

-- Location: IOOBUF_X0_Y35_N2
\DRAM_DQ[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(27));

-- Location: IOOBUF_X0_Y34_N23
\DRAM_DQ[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(28));

-- Location: IOOBUF_X0_Y32_N16
\DRAM_DQ[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(29));

-- Location: IOOBUF_X0_Y34_N16
\DRAM_DQ[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(30));

-- Location: IOOBUF_X0_Y30_N9
\DRAM_DQ[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(31));

-- Location: IOOBUF_X20_Y0_N23
\FL_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(0));

-- Location: IOOBUF_X29_Y0_N16
\FL_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(1));

-- Location: IOOBUF_X31_Y0_N9
\FL_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(2));

-- Location: IOOBUF_X31_Y0_N2
\FL_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(3));

-- Location: IOOBUF_X35_Y0_N16
\FL_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(4));

-- Location: IOOBUF_X40_Y0_N23
\FL_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(5));

-- Location: IOOBUF_X40_Y0_N16
\FL_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(6));

-- Location: IOOBUF_X33_Y0_N2
\FL_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_FL_DQ(7));

-- Location: IOOBUF_X107_Y0_N2
\GPIO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(0));

-- Location: IOOBUF_X60_Y0_N23
\GPIO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(1));

-- Location: IOOBUF_X109_Y0_N9
\GPIO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(2));

-- Location: IOOBUF_X96_Y0_N23
\GPIO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(3));

-- Location: IOOBUF_X102_Y0_N23
\GPIO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(4));

-- Location: IOOBUF_X96_Y0_N16
\GPIO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(5));

-- Location: IOOBUF_X102_Y0_N16
\GPIO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(6));

-- Location: IOOBUF_X65_Y0_N23
\GPIO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(7));

-- Location: IOOBUF_X60_Y0_N16
\GPIO[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(8));

-- Location: IOOBUF_X60_Y0_N9
\GPIO[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(9));

-- Location: IOOBUF_X94_Y0_N9
\GPIO[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(10));

-- Location: IOOBUF_X65_Y0_N16
\GPIO[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(11));

-- Location: IOOBUF_X94_Y0_N2
\GPIO[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(12));

-- Location: IOOBUF_X60_Y0_N2
\GPIO[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(13));

-- Location: IOOBUF_X83_Y0_N9
\GPIO[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(14));

-- Location: IOOBUF_X85_Y0_N2
\GPIO[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(15));

-- Location: IOOBUF_X83_Y0_N2
\GPIO[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(16));

-- Location: IOOBUF_X109_Y0_N2
\GPIO[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(17));

-- Location: IOOBUF_X96_Y0_N9
\GPIO[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(18));

-- Location: IOOBUF_X87_Y0_N23
\GPIO[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(19));

-- Location: IOOBUF_X96_Y0_N2
\GPIO[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(20));

-- Location: IOOBUF_X111_Y0_N9
\GPIO[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(21));

-- Location: IOOBUF_X91_Y0_N23
\GPIO[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(22));

-- Location: IOOBUF_X100_Y0_N23
\GPIO[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(23));

-- Location: IOOBUF_X91_Y0_N16
\GPIO[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(24));

-- Location: IOOBUF_X89_Y0_N9
\GPIO[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(25));

-- Location: IOOBUF_X79_Y0_N9
\GPIO[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(26));

-- Location: IOOBUF_X100_Y0_N16
\GPIO[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(27));

-- Location: IOOBUF_X79_Y0_N2
\GPIO[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(28));

-- Location: IOOBUF_X89_Y0_N2
\GPIO[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(29));

-- Location: IOOBUF_X85_Y0_N23
\GPIO[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(30));

-- Location: IOOBUF_X81_Y0_N23
\GPIO[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(31));

-- Location: IOOBUF_X85_Y0_N16
\GPIO[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(32));

-- Location: IOOBUF_X113_Y0_N2
\GPIO[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(33));

-- Location: IOOBUF_X81_Y0_N16
\GPIO[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(34));

-- Location: IOOBUF_X113_Y0_N9
\GPIO[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GPIO(35));

-- Location: IOOBUF_X115_Y8_N16
\HSMC_D[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HSMC_D(0));

-- Location: IOOBUF_X115_Y11_N2
\HSMC_D[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HSMC_D(1));

-- Location: IOOBUF_X115_Y12_N9
\HSMC_D[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HSMC_D(2));

-- Location: IOOBUF_X115_Y8_N23
\HSMC_D[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HSMC_D(3));

-- Location: IOOBUF_X20_Y73_N23
\EX_IO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EX_IO(0));

-- Location: IOOBUF_X49_Y73_N23
\EX_IO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EX_IO(1));

-- Location: IOOBUF_X38_Y73_N23
\EX_IO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EX_IO(2));

-- Location: IOOBUF_X49_Y73_N16
\EX_IO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EX_IO(3));

-- Location: IOOBUF_X45_Y73_N2
\EX_IO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EX_IO(4));

-- Location: IOOBUF_X18_Y73_N16
\EX_IO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EX_IO(5));

-- Location: IOOBUF_X23_Y73_N23
\EX_IO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_EX_IO(6));

-- Location: IOOBUF_X0_Y69_N9
\AUD_ADCLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X0_Y60_N16
\AUD_BCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X0_Y66_N16
\AUD_DACLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X18_Y73_N23
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|i2cinit|i2c_sender|ALT_INV_o_bit_r~q\,
	oe => \top_module|i2cinit|i2c_sender|ALT_INV_oe_r~q\,
	devoe => ww_devoe,
	o => ww_I2C_SDAT);

-- Location: IOOBUF_X5_Y0_N9
\SRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(0),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(0));

-- Location: IOOBUF_X1_Y0_N2
\SRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(1),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(1));

-- Location: IOOBUF_X9_Y0_N23
\SRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(2),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(2));

-- Location: IOOBUF_X9_Y0_N16
\SRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(3),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(3));

-- Location: IOOBUF_X7_Y0_N16
\SRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(4),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(4));

-- Location: IOOBUF_X11_Y0_N23
\SRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(5),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(5));

-- Location: IOOBUF_X11_Y0_N16
\SRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(6),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(6));

-- Location: IOOBUF_X20_Y0_N9
\SRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(7),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(7));

-- Location: IOOBUF_X0_Y21_N16
\SRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(8),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(8));

-- Location: IOOBUF_X0_Y22_N23
\SRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(9),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(9));

-- Location: IOOBUF_X0_Y17_N16
\SRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(10),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(10));

-- Location: IOOBUF_X0_Y16_N16
\SRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(11),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(11));

-- Location: IOOBUF_X0_Y7_N9
\SRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(12),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(12));

-- Location: IOOBUF_X3_Y0_N23
\SRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(13),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(13));

-- Location: IOOBUF_X7_Y0_N23
\SRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(14),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(14));

-- Location: IOOBUF_X3_Y0_N16
\SRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \top_module|rec_sram_dq_r\(15),
	oe => \top_module|ALT_INV_state_r.PLAY~q\,
	devoe => ww_devoe,
	o => ww_SRAM_DQ(15));

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_1
\player|altpll_0|sd1|pll7\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 25,
	c0_initial => 1,
	c0_low => 25,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 6,
	c1_initial => 1,
	c1_low => 6,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 250,
	c2_initial => 1,
	c2_low => 250,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "on",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 6,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 500,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \player|altpll_0|sd1|wire_pll7_fbout\,
	inclk => \player|altpll_0|sd1|pll7_INCLK_bus\,
	fbout => \player|altpll_0|sd1|wire_pll7_fbout\,
	clk => \player|altpll_0|sd1|pll7_CLK_bus\);

-- Location: CLKCTRL_G2
\player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X12_Y49_N22
\deb0|counter_w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb0|counter_w[0]~2_combout\ = (\KEY[0]~input_o\ $ (!\deb0|o_debounced_r~q\)) # (!\deb0|counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \deb0|counter_r\(0),
	datad => \deb0|o_debounced_r~q\,
	combout => \deb0|counter_w[0]~2_combout\);

-- Location: FF_X12_Y49_N23
\deb0|counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb0|counter_w[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb0|counter_r\(0));

-- Location: LCCOMB_X12_Y49_N28
\deb0|counter_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb0|counter_w[1]~1_combout\ = (\deb0|counter_r\(0) & ((\deb0|counter_r\(1)) # (\KEY[0]~input_o\ $ (!\deb0|o_debounced_r~q\)))) # (!\deb0|counter_r\(0) & ((\KEY[0]~input_o\ $ (!\deb0|o_debounced_r~q\)) # (!\deb0|counter_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|counter_r\(0),
	datab => \KEY[0]~input_o\,
	datac => \deb0|counter_r\(1),
	datad => \deb0|o_debounced_r~q\,
	combout => \deb0|counter_w[1]~1_combout\);

-- Location: FF_X12_Y49_N29
\deb0|counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb0|counter_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb0|counter_r\(1));

-- Location: LCCOMB_X12_Y49_N24
\deb0|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb0|always0~0_combout\ = \KEY[0]~input_o\ $ (\deb0|o_debounced_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datad => \deb0|o_debounced_r~q\,
	combout => \deb0|always0~0_combout\);

-- Location: LCCOMB_X12_Y49_N18
\deb0|counter_w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb0|counter_w[2]~0_combout\ = (\deb0|counter_r\(2) $ (((!\deb0|counter_r\(0) & !\deb0|counter_r\(1))))) # (!\deb0|always0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|counter_r\(0),
	datab => \deb0|always0~0_combout\,
	datac => \deb0|counter_r\(2),
	datad => \deb0|counter_r\(1),
	combout => \deb0|counter_w[2]~0_combout\);

-- Location: FF_X12_Y49_N19
\deb0|counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb0|counter_w[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb0|counter_r\(2));

-- Location: LCCOMB_X12_Y49_N16
\deb0|o_debounced_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb0|o_debounced_w~0_combout\ = \deb0|o_debounced_r~q\ $ (((!\deb0|counter_r\(0) & (!\deb0|counter_r\(1) & !\deb0|counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|counter_r\(0),
	datab => \deb0|counter_r\(1),
	datac => \deb0|o_debounced_r~q\,
	datad => \deb0|counter_r\(2),
	combout => \deb0|o_debounced_w~0_combout\);

-- Location: FF_X12_Y49_N17
\deb0|o_debounced_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb0|o_debounced_w~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb0|o_debounced_r~q\);

-- Location: LCCOMB_X12_Y49_N14
\deb0|neg_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb0|neg_w~combout\ = (\deb0|o_debounced_r~q\ & (!\deb0|counter_r\(1) & (!\deb0|counter_r\(0) & !\deb0|counter_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|o_debounced_r~q\,
	datab => \deb0|counter_r\(1),
	datac => \deb0|counter_r\(0),
	datad => \deb0|counter_r\(2),
	combout => \deb0|neg_w~combout\);

-- Location: FF_X12_Y49_N15
\deb0|neg_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb0|neg_w~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb0|neg_r~q\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X11_Y48_N22
\deb3|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|always0~0_combout\ = \KEY[3]~input_o\ $ (\deb3|o_debounced_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[3]~input_o\,
	datad => \deb3|o_debounced_r~q\,
	combout => \deb3|always0~0_combout\);

-- Location: LCCOMB_X11_Y48_N12
\deb3|counter_w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|counter_w[2]~0_combout\ = (\deb3|counter_r\(2) $ (((!\deb3|counter_r\(0) & !\deb3|counter_r\(1))))) # (!\deb3|always0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|always0~0_combout\,
	datab => \deb3|counter_r\(0),
	datac => \deb3|counter_r\(2),
	datad => \deb3|counter_r\(1),
	combout => \deb3|counter_w[2]~0_combout\);

-- Location: FF_X11_Y48_N13
\deb3|counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|counter_w[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|counter_r\(2));

-- Location: LCCOMB_X11_Y48_N18
\deb3|o_debounced_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|o_debounced_w~0_combout\ = \deb3|o_debounced_r~q\ $ (((!\deb3|counter_r\(1) & (!\deb3|counter_r\(0) & !\deb3|counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|counter_r\(1),
	datab => \deb3|counter_r\(0),
	datac => \deb3|o_debounced_r~q\,
	datad => \deb3|counter_r\(2),
	combout => \deb3|o_debounced_w~0_combout\);

-- Location: FF_X11_Y48_N19
\deb3|o_debounced_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|o_debounced_w~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|o_debounced_r~q\);

-- Location: LCCOMB_X11_Y48_N4
\deb3|counter_w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|counter_w[0]~2_combout\ = (\KEY[3]~input_o\ $ (!\deb3|o_debounced_r~q\)) # (!\deb3|counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datac => \deb3|counter_r\(0),
	datad => \deb3|o_debounced_r~q\,
	combout => \deb3|counter_w[0]~2_combout\);

-- Location: FF_X11_Y48_N5
\deb3|counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|counter_w[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|counter_r\(0));

-- Location: LCCOMB_X11_Y48_N10
\deb3|counter_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|counter_w[1]~1_combout\ = (\KEY[3]~input_o\ & ((\deb3|o_debounced_r~q\) # (\deb3|counter_r\(0) $ (!\deb3|counter_r\(1))))) # (!\KEY[3]~input_o\ & ((\deb3|counter_r\(0) $ (!\deb3|counter_r\(1))) # (!\deb3|o_debounced_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[3]~input_o\,
	datab => \deb3|counter_r\(0),
	datac => \deb3|counter_r\(1),
	datad => \deb3|o_debounced_r~q\,
	combout => \deb3|counter_w[1]~1_combout\);

-- Location: FF_X11_Y48_N11
\deb3|counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|counter_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|counter_r\(1));

-- Location: LCCOMB_X11_Y48_N0
\deb3|neg_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|neg_w~combout\ = (!\deb3|counter_r\(1) & (\deb3|o_debounced_r~q\ & (!\deb3|counter_r\(0) & !\deb3|counter_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|counter_r\(1),
	datab => \deb3|o_debounced_r~q\,
	datac => \deb3|counter_r\(0),
	datad => \deb3|counter_r\(2),
	combout => \deb3|neg_w~combout\);

-- Location: FF_X11_Y48_N1
\deb3|neg_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|neg_w~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|neg_r~q\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X9_Y49_N10
\top_module|rst_counter_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rst_counter_r~0_combout\ = (!\deb0|neg_r~q\ & (\top_module|audi_time_w~0_combout\ & (\top_module|rst_counter_r\(0) $ (\top_module|rst_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datab => \top_module|rst_counter_r\(0),
	datac => \top_module|rst_counter_r\(1),
	datad => \top_module|audi_time_w~0_combout\,
	combout => \top_module|rst_counter_r~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X8_Y49_N16
\top_module|state_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~23_combout\ = (\deb3|neg_r~q\ & \top_module|state_r.REC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|neg_r~q\,
	datad => \top_module|state_r.REC~q\,
	combout => \top_module|state_r~23_combout\);

-- Location: LCCOMB_X8_Y49_N22
\top_module|state_r~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~32_combout\ = (\top_module|state_r~31_combout\ & (!\deb0|neg_r~q\ & ((\top_module|state_r~23_combout\)))) # (!\top_module|state_r~31_combout\ & ((\top_module|state_r.P_REC~q\) # ((!\deb0|neg_r~q\ & \top_module|state_r~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~31_combout\,
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.P_REC~q\,
	datad => \top_module|state_r~23_combout\,
	combout => \top_module|state_r~32_combout\);

-- Location: FF_X8_Y49_N23
\top_module|state_r.P_REC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|state_r~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|state_r.P_REC~q\);

-- Location: LCCOMB_X9_Y49_N30
\top_module|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add0~0_combout\ = \top_module|rst_counter_r\(2) $ (((\top_module|rst_counter_r\(1) & \top_module|rst_counter_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rst_counter_r\(1),
	datab => \top_module|rst_counter_r\(0),
	datad => \top_module|rst_counter_r\(2),
	combout => \top_module|Add0~0_combout\);

-- Location: LCCOMB_X9_Y49_N6
\top_module|rst_counter_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rst_counter_r~3_combout\ = (!\deb0|neg_r~q\ & (\top_module|Add0~0_combout\ & \top_module|audi_time_w~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datac => \top_module|Add0~0_combout\,
	datad => \top_module|audi_time_w~0_combout\,
	combout => \top_module|rst_counter_r~3_combout\);

-- Location: FF_X9_Y49_N7
\top_module|rst_counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rst_counter_r~3_combout\,
	ena => \top_module|rst_counter_r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rst_counter_r\(2));

-- Location: LCCOMB_X9_Y49_N2
\top_module|state_r~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~28_combout\ = (\SW[0]~input_o\ & (\top_module|rst_counter_r\(2) & ((\top_module|rst_counter_r\(1)) # (\top_module|rst_counter_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rst_counter_r\(1),
	datab => \top_module|rst_counter_r\(0),
	datac => \SW[0]~input_o\,
	datad => \top_module|rst_counter_r\(2),
	combout => \top_module|state_r~28_combout\);

-- Location: LCCOMB_X11_Y49_N6
\top_module|state_r~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~29_combout\ = (\top_module|state_r.P_REC~q\ & (!\deb3|neg_r~q\ & ((!\top_module|state_r~28_combout\) # (!\top_module|state_r.IDLE~q\)))) # (!\top_module|state_r.P_REC~q\ & (((!\top_module|state_r~28_combout\)) # 
-- (!\top_module|state_r.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.P_REC~q\,
	datab => \top_module|state_r.IDLE~q\,
	datac => \top_module|state_r~28_combout\,
	datad => \deb3|neg_r~q\,
	combout => \top_module|state_r~29_combout\);

-- Location: LCCOMB_X11_Y49_N0
\top_module|state_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~18_combout\ = (!\deb0|neg_r~q\ & ((\top_module|LessThan0~0_combout\) # ((!\SW[0]~input_o\) # (!\top_module|state_r.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|LessThan0~0_combout\,
	datab => \top_module|state_r.IDLE~q\,
	datac => \SW[0]~input_o\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|state_r~18_combout\);

-- Location: LCCOMB_X12_Y49_N20
\top_module|init_rst_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|init_rst_r~0_combout\ = (\deb0|neg_r~q\) # ((\top_module|init_rst_r~q\ & \top_module|state_r.INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|init_rst_r~q\,
	datac => \deb0|neg_r~q\,
	datad => \top_module|state_r.INIT~q\,
	combout => \top_module|init_rst_r~0_combout\);

-- Location: LCCOMB_X12_Y49_N0
\top_module|init_rst_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|init_rst_r~feeder_combout\ = \top_module|init_rst_r~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|init_rst_r~0_combout\,
	combout => \top_module|init_rst_r~feeder_combout\);

-- Location: FF_X12_Y49_N1
\top_module|init_rst_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|init_rst_r~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|init_rst_r~q\);

-- Location: LCCOMB_X12_Y52_N28
\top_module|i2cinit|counter_r[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|counter_r[3]~3_combout\ = (!\top_module|init_rst_r~q\ & \top_module|i2cinit|counter_r[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|init_rst_r~q\,
	datad => \top_module|i2cinit|counter_r[3]~2_combout\,
	combout => \top_module|i2cinit|counter_r[3]~3_combout\);

-- Location: LCCOMB_X12_Y52_N16
\top_module|i2cinit|counter_r[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|counter_r[1]~7_combout\ = (\top_module|i2cinit|counter_r\(1) & ((\top_module|i2cinit|counter_r[3]~3_combout\) # ((!\top_module|i2cinit|counter_r\(0) & \top_module|i2cinit|counter_r[0]~4_combout\)))) # 
-- (!\top_module|i2cinit|counter_r\(1) & (\top_module|i2cinit|counter_r\(0) & (\top_module|i2cinit|counter_r[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(0),
	datab => \top_module|i2cinit|counter_r[0]~4_combout\,
	datac => \top_module|i2cinit|counter_r\(1),
	datad => \top_module|i2cinit|counter_r[3]~3_combout\,
	combout => \top_module|i2cinit|counter_r[1]~7_combout\);

-- Location: FF_X12_Y52_N17
\top_module|i2cinit|counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|counter_r[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|counter_r\(1));

-- Location: LCCOMB_X12_Y52_N10
\top_module|i2cinit|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|Add0~1_combout\ = \top_module|i2cinit|counter_r\(2) $ (((\top_module|i2cinit|counter_r\(0) & \top_module|i2cinit|counter_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(0),
	datab => \top_module|i2cinit|counter_r\(1),
	datac => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|Add0~1_combout\);

-- Location: LCCOMB_X12_Y52_N14
\top_module|i2cinit|counter_r[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|counter_r[2]~6_combout\ = (\top_module|i2cinit|Add0~1_combout\ & ((\top_module|i2cinit|counter_r[0]~4_combout\) # ((\top_module|i2cinit|counter_r\(2) & \top_module|i2cinit|counter_r[3]~3_combout\)))) # 
-- (!\top_module|i2cinit|Add0~1_combout\ & (((\top_module|i2cinit|counter_r\(2) & \top_module|i2cinit|counter_r[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|Add0~1_combout\,
	datab => \top_module|i2cinit|counter_r[0]~4_combout\,
	datac => \top_module|i2cinit|counter_r\(2),
	datad => \top_module|i2cinit|counter_r[3]~3_combout\,
	combout => \top_module|i2cinit|counter_r[2]~6_combout\);

-- Location: FF_X12_Y52_N15
\top_module|i2cinit|counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|counter_r[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|counter_r\(2));

-- Location: LCCOMB_X12_Y52_N0
\top_module|i2cinit|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|Add0~0_combout\ = \top_module|i2cinit|counter_r\(3) $ (((\top_module|i2cinit|counter_r\(0) & (\top_module|i2cinit|counter_r\(1) & \top_module|i2cinit|counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(0),
	datab => \top_module|i2cinit|counter_r\(1),
	datac => \top_module|i2cinit|counter_r\(2),
	datad => \top_module|i2cinit|counter_r\(3),
	combout => \top_module|i2cinit|Add0~0_combout\);

-- Location: LCCOMB_X12_Y52_N24
\top_module|i2cinit|counter_r[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|counter_r[3]~5_combout\ = (\top_module|i2cinit|Add0~0_combout\ & ((\top_module|i2cinit|counter_r[0]~4_combout\) # ((\top_module|i2cinit|counter_r\(3) & \top_module|i2cinit|counter_r[3]~3_combout\)))) # 
-- (!\top_module|i2cinit|Add0~0_combout\ & (((\top_module|i2cinit|counter_r\(3) & \top_module|i2cinit|counter_r[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|Add0~0_combout\,
	datab => \top_module|i2cinit|counter_r[0]~4_combout\,
	datac => \top_module|i2cinit|counter_r\(3),
	datad => \top_module|i2cinit|counter_r[3]~3_combout\,
	combout => \top_module|i2cinit|counter_r[3]~5_combout\);

-- Location: FF_X12_Y52_N25
\top_module|i2cinit|counter_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|counter_r[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|counter_r\(3));

-- Location: LCCOMB_X12_Y52_N22
\top_module|i2cinit|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|Equal0~0_combout\ = ((\top_module|i2cinit|counter_r\(1)) # ((\top_module|i2cinit|counter_r\(2)) # (!\top_module|i2cinit|counter_r\(3)))) # (!\top_module|i2cinit|counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(0),
	datab => \top_module|i2cinit|counter_r\(1),
	datac => \top_module|i2cinit|counter_r\(2),
	datad => \top_module|i2cinit|counter_r\(3),
	combout => \top_module|i2cinit|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y52_N4
\top_module|i2cinit|i2c_sender|o_finished_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|o_finished_r~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (((\top_module|i2cinit|i2c_sender|o_finished_r~q\)))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & 
-- ((\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) & (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) & \top_module|i2cinit|i2c_sender|o_finished_r~q\)) # (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) & (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|o_finished_r~q\,
	datad => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	combout => \top_module|i2cinit|i2c_sender|o_finished_r~0_combout\);

-- Location: FF_X13_Y52_N5
\top_module|i2cinit|i2c_sender|o_finished_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|o_finished_r~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|o_finished_r~q\);

-- Location: LCCOMB_X12_Y52_N20
\top_module|i2cinit|send_data_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|send_data_w~0_combout\ = (\top_module|i2cinit|i2c_sender|o_finished_r~q\ & (((!\top_module|i2cinit|counter_r\(2) & !\top_module|i2cinit|counter_r\(1))) # (!\top_module|i2cinit|counter_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|o_finished_r~q\,
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(2),
	datad => \top_module|i2cinit|counter_r\(1),
	combout => \top_module|i2cinit|send_data_w~0_combout\);

-- Location: LCCOMB_X12_Y52_N18
\top_module|i2cinit|counter_r[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|counter_r[3]~2_combout\ = (\top_module|i2cinit|state_r~q\ & (((\top_module|i2cinit|Equal0~0_combout\ & !\top_module|i2cinit|send_data_w~0_combout\)))) # (!\top_module|i2cinit|state_r~q\ & (!\top_module|init_start_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|state_r~q\,
	datab => \top_module|init_start_r~q\,
	datac => \top_module|i2cinit|Equal0~0_combout\,
	datad => \top_module|i2cinit|send_data_w~0_combout\,
	combout => \top_module|i2cinit|counter_r[3]~2_combout\);

-- Location: LCCOMB_X12_Y52_N2
\top_module|i2cinit|counter_r[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|counter_r[0]~4_combout\ = (!\top_module|init_rst_r~q\ & (!\top_module|i2cinit|counter_r[3]~2_combout\ & ((\top_module|i2cinit|Equal0~0_combout\) # (!\top_module|i2cinit|state_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|init_rst_r~q\,
	datab => \top_module|i2cinit|counter_r[3]~2_combout\,
	datac => \top_module|i2cinit|Equal0~0_combout\,
	datad => \top_module|i2cinit|state_r~q\,
	combout => \top_module|i2cinit|counter_r[0]~4_combout\);

-- Location: LCCOMB_X12_Y52_N26
\top_module|i2cinit|counter_r[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|counter_r[0]~8_combout\ = (\top_module|i2cinit|counter_r\(0) & (!\top_module|init_rst_r~q\ & ((\top_module|i2cinit|counter_r[3]~2_combout\)))) # (!\top_module|i2cinit|counter_r\(0) & (((\top_module|i2cinit|counter_r[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|init_rst_r~q\,
	datab => \top_module|i2cinit|counter_r[0]~4_combout\,
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r[3]~2_combout\,
	combout => \top_module|i2cinit|counter_r[0]~8_combout\);

-- Location: FF_X12_Y52_N27
\top_module|i2cinit|counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|counter_r[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|counter_r\(0));

-- Location: LCCOMB_X13_Y52_N6
\top_module|i2cinit|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|Decoder0~0_combout\ = (\top_module|i2cinit|counter_r\(3) & (!\top_module|i2cinit|counter_r\(1) & !\top_module|i2cinit|counter_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(1),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|Decoder0~0_combout\);

-- Location: LCCOMB_X12_Y52_N12
\top_module|i2cinit|state_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|state_w~0_combout\ = (\top_module|i2cinit|state_r~q\ & (((!\top_module|i2cinit|Decoder0~0_combout\)) # (!\top_module|i2cinit|counter_r\(0)))) # (!\top_module|i2cinit|state_r~q\ & (((\top_module|init_start_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(0),
	datab => \top_module|init_start_r~q\,
	datac => \top_module|i2cinit|state_r~q\,
	datad => \top_module|i2cinit|Decoder0~0_combout\,
	combout => \top_module|i2cinit|state_w~0_combout\);

-- Location: FF_X12_Y52_N13
\top_module|i2cinit|state_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|state_w~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|state_r~q\);

-- Location: LCCOMB_X12_Y52_N30
\top_module|i2cinit|finished_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|finished_w~0_combout\ = (\top_module|i2cinit|finished_r~q\) # ((\top_module|i2cinit|state_r~q\ & (\top_module|i2cinit|counter_r\(0) & \top_module|i2cinit|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|state_r~q\,
	datab => \top_module|i2cinit|counter_r\(0),
	datac => \top_module|i2cinit|finished_r~q\,
	datad => \top_module|i2cinit|Decoder0~0_combout\,
	combout => \top_module|i2cinit|finished_w~0_combout\);

-- Location: FF_X12_Y52_N31
\top_module|i2cinit|finished_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|finished_w~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|finished_r~q\);

-- Location: LCCOMB_X12_Y49_N26
\top_module|inited_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|inited_r~0_combout\ = (\top_module|i2cinit|finished_r~q\ & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|finished_r~q\,
	datac => \deb0|neg_r~q\,
	combout => \top_module|inited_r~0_combout\);

-- Location: LCCOMB_X12_Y49_N6
\top_module|inited_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|inited_r~feeder_combout\ = \top_module|inited_r~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|inited_r~0_combout\,
	combout => \top_module|inited_r~feeder_combout\);

-- Location: FF_X12_Y49_N7
\top_module|inited_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|inited_r~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|inited_r~q\);

-- Location: LCCOMB_X11_Y49_N2
\top_module|state_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~17_combout\ = (\top_module|inited_r~q\ & (((\deb3|neg_r~q\ & \top_module|state_r.P_REC~q\)) # (!\top_module|state_r.INIT~q\))) # (!\top_module|inited_r~q\ & (\deb3|neg_r~q\ & (\top_module|state_r.P_REC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|inited_r~q\,
	datab => \deb3|neg_r~q\,
	datac => \top_module|state_r.P_REC~q\,
	datad => \top_module|state_r.INIT~q\,
	combout => \top_module|state_r~17_combout\);

-- Location: LCCOMB_X11_Y49_N28
\top_module|state_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~14_combout\ = (\top_module|state_r.INIT~q\ & ((\top_module|state_r.PLAY~q\ & (!\SW[1]~input_o\)) # (!\top_module|state_r.PLAY~q\ & ((!\SW[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.PLAY~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \top_module|state_r.INIT~q\,
	combout => \top_module|state_r~14_combout\);

-- Location: LCCOMB_X11_Y49_N14
\top_module|state_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~15_combout\ = (\top_module|state_r~14_combout\) # ((\top_module|inited_r~q\ & !\top_module|state_r.INIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|inited_r~q\,
	datab => \top_module|state_r~14_combout\,
	datad => \top_module|state_r.INIT~q\,
	combout => \top_module|state_r~15_combout\);

-- Location: LCCOMB_X11_Y49_N24
\top_module|state_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~16_combout\ = (\top_module|state_r.REC~q\ & ((\deb3|neg_r~q\) # ((\top_module|state_r~15_combout\)))) # (!\top_module|state_r.REC~q\ & (\top_module|state_r.PLAY~q\ & ((\deb3|neg_r~q\) # (\top_module|state_r~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.REC~q\,
	datab => \deb3|neg_r~q\,
	datac => \top_module|state_r.PLAY~q\,
	datad => \top_module|state_r~15_combout\,
	combout => \top_module|state_r~16_combout\);

-- Location: LCCOMB_X11_Y49_N18
\top_module|state_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~19_combout\ = ((\top_module|state_r~17_combout\) # ((\top_module|state_r~13_combout\) # (\top_module|state_r~16_combout\))) # (!\top_module|state_r~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~18_combout\,
	datab => \top_module|state_r~17_combout\,
	datac => \top_module|state_r~13_combout\,
	datad => \top_module|state_r~16_combout\,
	combout => \top_module|state_r~19_combout\);

-- Location: LCCOMB_X11_Y49_N26
\top_module|state_r~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~30_combout\ = (\top_module|state_r~19_combout\ & (!\top_module|state_r~29_combout\ & (!\deb0|neg_r~q\))) # (!\top_module|state_r~19_combout\ & (((\top_module|state_r.REC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~29_combout\,
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.REC~q\,
	datad => \top_module|state_r~19_combout\,
	combout => \top_module|state_r~30_combout\);

-- Location: FF_X11_Y49_N27
\top_module|state_r.REC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|state_r~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|state_r.REC~q\);

-- Location: LCCOMB_X8_Y49_N30
\top_module|state_r~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~26_combout\ = ((!\deb3|neg_r~q\ & ((\top_module|state_r.REC~q\) # (\top_module|state_r.PLAY~q\)))) # (!\top_module|state_r.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.INIT~q\,
	datab => \top_module|state_r.REC~q\,
	datac => \deb3|neg_r~q\,
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|state_r~26_combout\);

-- Location: LCCOMB_X8_Y49_N4
\top_module|state_r~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~27_combout\ = (\top_module|state_r~25_combout\ & ((\top_module|state_r.IDLE~q\) # ((\top_module|state_r~26_combout\ & \top_module|state_r~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~26_combout\,
	datab => \top_module|state_r~25_combout\,
	datac => \top_module|state_r.IDLE~q\,
	datad => \top_module|state_r~15_combout\,
	combout => \top_module|state_r~27_combout\);

-- Location: FF_X8_Y49_N5
\top_module|state_r.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|state_r~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|state_r.IDLE~q\);

-- Location: LCCOMB_X9_Y49_N0
\top_module|rst_counter_r[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rst_counter_r[2]~1_combout\ = (\deb0|neg_r~q\) # ((\top_module|state_r.IDLE~q\ & ((\SW[0]~input_o\) # (\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datab => \SW[0]~input_o\,
	datac => \top_module|state_r.IDLE~q\,
	datad => \SW[1]~input_o\,
	combout => \top_module|rst_counter_r[2]~1_combout\);

-- Location: FF_X9_Y49_N11
\top_module|rst_counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rst_counter_r~0_combout\,
	ena => \top_module|rst_counter_r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rst_counter_r\(1));

-- Location: LCCOMB_X9_Y49_N8
\top_module|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|LessThan0~0_combout\ = ((!\top_module|rst_counter_r\(1) & !\top_module|rst_counter_r\(0))) # (!\top_module|rst_counter_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rst_counter_r\(1),
	datab => \top_module|rst_counter_r\(0),
	datad => \top_module|rst_counter_r\(2),
	combout => \top_module|LessThan0~0_combout\);

-- Location: LCCOMB_X9_Y49_N20
\top_module|audi_time_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_w~0_combout\ = (\top_module|LessThan0~0_combout\) # ((!\SW[0]~input_o\ & !\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|LessThan0~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \top_module|audi_time_w~0_combout\);

-- Location: LCCOMB_X9_Y49_N24
\top_module|rst_counter_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rst_counter_r~2_combout\ = (!\deb0|neg_r~q\ & (!\top_module|rst_counter_r\(0) & \top_module|audi_time_w~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datac => \top_module|rst_counter_r\(0),
	datad => \top_module|audi_time_w~0_combout\,
	combout => \top_module|rst_counter_r~2_combout\);

-- Location: FF_X9_Y49_N25
\top_module|rst_counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rst_counter_r~2_combout\,
	ena => \top_module|rst_counter_r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rst_counter_r\(0));

-- Location: LCCOMB_X9_Y49_N12
\top_module|state_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~12_combout\ = (\SW[1]~input_o\ & (\top_module|rst_counter_r\(2) & ((\top_module|rst_counter_r\(0)) # (\top_module|rst_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \top_module|rst_counter_r\(0),
	datac => \top_module|rst_counter_r\(1),
	datad => \top_module|rst_counter_r\(2),
	combout => \top_module|state_r~12_combout\);

-- Location: LCCOMB_X8_Y49_N24
\top_module|state_r~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~33_combout\ = (\top_module|state_r~31_combout\ & (!\deb0|neg_r~q\ & ((\top_module|state_r~24_combout\)))) # (!\top_module|state_r~31_combout\ & ((\top_module|state_r.P_PLAY~q\) # ((!\deb0|neg_r~q\ & \top_module|state_r~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~31_combout\,
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.P_PLAY~q\,
	datad => \top_module|state_r~24_combout\,
	combout => \top_module|state_r~33_combout\);

-- Location: FF_X8_Y49_N25
\top_module|state_r.P_PLAY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|state_r~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|state_r.P_PLAY~q\);

-- Location: LCCOMB_X9_Y49_N18
\top_module|state_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~11_combout\ = (\top_module|state_r.IDLE~q\ & ((\top_module|LessThan0~0_combout\) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \top_module|state_r.IDLE~q\,
	datad => \top_module|LessThan0~0_combout\,
	combout => \top_module|state_r~11_combout\);

-- Location: LCCOMB_X8_Y49_N20
\top_module|state_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~13_combout\ = (\top_module|state_r.P_PLAY~q\ & (((\deb3|neg_r~q\)))) # (!\top_module|state_r.P_PLAY~q\ & (\top_module|state_r~12_combout\ & ((\top_module|state_r~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~12_combout\,
	datab => \top_module|state_r.P_PLAY~q\,
	datac => \deb3|neg_r~q\,
	datad => \top_module|state_r~11_combout\,
	combout => \top_module|state_r~13_combout\);

-- Location: LCCOMB_X11_Y49_N8
\top_module|state_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~20_combout\ = (\top_module|state_r~13_combout\ & (((\top_module|state_r.PLAY~q\ & !\top_module|state_r~19_combout\)) # (!\deb0|neg_r~q\))) # (!\top_module|state_r~13_combout\ & (((\top_module|state_r.PLAY~q\ & 
-- !\top_module|state_r~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~13_combout\,
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.PLAY~q\,
	datad => \top_module|state_r~19_combout\,
	combout => \top_module|state_r~20_combout\);

-- Location: FF_X11_Y49_N9
\top_module|state_r.PLAY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|state_r~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|state_r.PLAY~q\);

-- Location: LCCOMB_X8_Y49_N10
\top_module|state_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~24_combout\ = (\deb3|neg_r~q\ & \top_module|state_r.PLAY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|neg_r~q\,
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|state_r~24_combout\);

-- Location: LCCOMB_X11_Y49_N12
\top_module|state_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~21_combout\ = (\top_module|state_r.IDLE~q\ & (!\top_module|LessThan0~0_combout\ & (\SW[1]~input_o\))) # (!\top_module|state_r.IDLE~q\ & (((\deb3|neg_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|LessThan0~0_combout\,
	datab => \top_module|state_r.IDLE~q\,
	datac => \SW[1]~input_o\,
	datad => \deb3|neg_r~q\,
	combout => \top_module|state_r~21_combout\);

-- Location: LCCOMB_X8_Y49_N18
\top_module|state_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~22_combout\ = (\top_module|state_r~21_combout\ & ((\top_module|state_r.P_PLAY~q\) # ((\top_module|state_r.P_REC~q\) # (\top_module|state_r~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~21_combout\,
	datab => \top_module|state_r.P_PLAY~q\,
	datac => \top_module|state_r.P_REC~q\,
	datad => \top_module|state_r~11_combout\,
	combout => \top_module|state_r~22_combout\);

-- Location: LCCOMB_X8_Y49_N28
\top_module|state_r~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~25_combout\ = (!\top_module|state_r~24_combout\ & (!\top_module|state_r~23_combout\ & (\top_module|state_r~18_combout\ & !\top_module|state_r~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r~24_combout\,
	datab => \top_module|state_r~23_combout\,
	datac => \top_module|state_r~18_combout\,
	datad => \top_module|state_r~22_combout\,
	combout => \top_module|state_r~25_combout\);

-- Location: LCCOMB_X8_Y49_N12
\top_module|state_r~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r~31_combout\ = ((\top_module|state_r~26_combout\ & \top_module|state_r~15_combout\)) # (!\top_module|state_r~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r~25_combout\,
	datac => \top_module|state_r~26_combout\,
	datad => \top_module|state_r~15_combout\,
	combout => \top_module|state_r~31_combout\);

-- Location: LCCOMB_X8_Y49_N26
\top_module|state_r.INIT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|state_r.INIT~0_combout\ = (\top_module|state_r~31_combout\ & (!\deb0|neg_r~q\)) # (!\top_module|state_r~31_combout\ & ((\top_module|state_r.INIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.INIT~q\,
	datad => \top_module|state_r~31_combout\,
	combout => \top_module|state_r.INIT~0_combout\);

-- Location: FF_X8_Y49_N27
\top_module|state_r.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|state_r.INIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|state_r.INIT~q\);

-- Location: LCCOMB_X12_Y49_N12
\top_module|init_start_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|init_start_w~0_combout\ = (\top_module|state_r.INIT~q\ & (\top_module|init_start_r~q\)) # (!\top_module|state_r.INIT~q\ & ((!\top_module|inited_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.INIT~q\,
	datac => \top_module|init_start_r~q\,
	datad => \top_module|inited_r~q\,
	combout => \top_module|init_start_w~0_combout\);

-- Location: FF_X12_Y49_N13
\top_module|init_start_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|init_start_w~0_combout\,
	sclr => \deb0|neg_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|init_start_r~q\);

-- Location: LCCOMB_X12_Y52_N8
\top_module|i2cinit|sender_start_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|sender_start_w~0_combout\ = (\top_module|i2cinit|sender_start_r~q\) # ((\top_module|init_start_r~q\ & !\top_module|i2cinit|state_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|init_start_r~q\,
	datac => \top_module|i2cinit|sender_start_r~q\,
	datad => \top_module|i2cinit|state_r~q\,
	combout => \top_module|i2cinit|sender_start_w~0_combout\);

-- Location: FF_X12_Y52_N9
\top_module|i2cinit|sender_start_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|sender_start_w~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|sender_start_r~q\);

-- Location: LCCOMB_X16_Y54_N24
\top_module|i2cinit|i2c_sender|clk_cnt_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|clk_cnt_r[0]~1_combout\ = (\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) & (((!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & !\top_module|i2cinit|sender_start_r~q\)) # (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datab => \top_module|i2cinit|sender_start_r~q\,
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datad => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	combout => \top_module|i2cinit|i2c_sender|clk_cnt_r[0]~1_combout\);

-- Location: FF_X16_Y54_N25
\top_module|i2cinit|i2c_sender|clk_cnt_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|clk_cnt_r[0]~1_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0));

-- Location: LCCOMB_X16_Y54_N26
\top_module|i2cinit|i2c_sender|Selector33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector33~4_combout\ = (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|sender_start_r~q\ & (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) $ (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|sender_start_r~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector33~4_combout\);

-- Location: LCCOMB_X13_Y54_N24
\top_module|i2cinit|i2c_sender|oe_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|oe_w~0_combout\ = \top_module|i2cinit|i2c_sender|clk_cnt_r\(1) $ (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	combout => \top_module|i2cinit|i2c_sender|oe_w~0_combout\);

-- Location: LCCOMB_X14_Y54_N28
\top_module|i2cinit|i2c_sender|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector35~0_combout\ = (!\top_module|i2cinit|i2c_sender|bit_cnt_r\(2) & (\top_module|i2cinit|i2c_sender|Add1~0_combout\ & (\top_module|i2cinit|i2c_sender|state_r.TX~q\ & \top_module|i2cinit|i2c_sender|oe_w~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|bit_cnt_r\(2),
	datab => \top_module|i2cinit|i2c_sender|Add1~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datad => \top_module|i2cinit|i2c_sender|oe_w~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector35~0_combout\);

-- Location: LCCOMB_X14_Y54_N24
\top_module|i2cinit|i2c_sender|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector35~1_combout\ = (!\top_module|i2cinit|i2c_sender|Selector33~4_combout\ & ((\top_module|i2cinit|i2c_sender|Selector35~0_combout\) # ((\top_module|i2cinit|i2c_sender|state_r.ACK~q\ & 
-- \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|Selector33~4_combout\,
	datab => \top_module|i2cinit|i2c_sender|Selector35~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datad => \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector35~1_combout\);

-- Location: FF_X14_Y54_N25
\top_module|i2cinit|i2c_sender|state_r.ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector35~1_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|state_r.ACK~q\);

-- Location: LCCOMB_X16_Y54_N12
\top_module|i2cinit|i2c_sender|byte_cnt_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~1_combout\ = (\top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\ & (((\top_module|i2cinit|i2c_sender|byte_cnt_r\(1))))) # (!\top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\ & 
-- ((\top_module|i2cinit|i2c_sender|byte_cnt_r\(1) $ (!\top_module|i2cinit|i2c_sender|byte_cnt_r\(0))) # (!\top_module|i2cinit|i2c_sender|state_r.ACK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datab => \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|byte_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|byte_cnt_r\(0),
	combout => \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~1_combout\);

-- Location: FF_X16_Y54_N13
\top_module|i2cinit|i2c_sender|byte_cnt_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~1_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|byte_cnt_r\(1));

-- Location: LCCOMB_X16_Y54_N0
\top_module|i2cinit|i2c_sender|bit_cnt_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\ = (\top_module|i2cinit|i2c_sender|byte_cnt_r\(0) & (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) $ ((\top_module|i2cinit|i2c_sender|clk_cnt_r\(1))))) # (!\top_module|i2cinit|i2c_sender|byte_cnt_r\(0) & 
-- ((\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) $ (\top_module|i2cinit|i2c_sender|clk_cnt_r\(1))) # (!\top_module|i2cinit|i2c_sender|byte_cnt_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|byte_cnt_r\(0),
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|byte_cnt_r\(1),
	combout => \top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\);

-- Location: LCCOMB_X16_Y54_N2
\top_module|i2cinit|i2c_sender|Selector33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector33~5_combout\ = (\top_module|i2cinit|i2c_sender|Selector33~4_combout\) # ((\top_module|i2cinit|i2c_sender|state_r.START~q\ & (\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) $ 
-- (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	datad => \top_module|i2cinit|i2c_sender|Selector33~4_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector33~5_combout\);

-- Location: FF_X16_Y54_N3
\top_module|i2cinit|i2c_sender|state_r.START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector33~5_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|state_r.START~q\);

-- Location: LCCOMB_X16_Y54_N16
\top_module|i2cinit|i2c_sender|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector36~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.START~q\ & (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) $ (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector36~0_combout\);

-- Location: LCCOMB_X16_Y54_N10
\top_module|i2cinit|i2c_sender|byte_cnt_r[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|byte_cnt_r[0]~2_combout\ = (\top_module|i2cinit|i2c_sender|state_r.ACK~q\ & (\top_module|i2cinit|i2c_sender|byte_cnt_r\(0) $ (((\top_module|i2cinit|i2c_sender|Selector36~0_combout\) # 
-- (!\top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\))))) # (!\top_module|i2cinit|i2c_sender|state_r.ACK~q\ & (((\top_module|i2cinit|i2c_sender|byte_cnt_r\(0) & !\top_module|i2cinit|i2c_sender|Selector36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datab => \top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|byte_cnt_r\(0),
	datad => \top_module|i2cinit|i2c_sender|Selector36~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|byte_cnt_r[0]~2_combout\);

-- Location: FF_X16_Y54_N11
\top_module|i2cinit|i2c_sender|byte_cnt_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|byte_cnt_r[0]~2_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|byte_cnt_r\(0));

-- Location: LCCOMB_X16_Y54_N8
\top_module|i2cinit|i2c_sender|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Equal1~0_combout\ = (!\top_module|i2cinit|i2c_sender|byte_cnt_r\(0) & !\top_module|i2cinit|i2c_sender|byte_cnt_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|byte_cnt_r\(0),
	datad => \top_module|i2cinit|i2c_sender|byte_cnt_r\(1),
	combout => \top_module|i2cinit|i2c_sender|Equal1~0_combout\);

-- Location: LCCOMB_X16_Y54_N18
\top_module|i2cinit|i2c_sender|i_data_r[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\ = (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) $ (\top_module|i2cinit|i2c_sender|clk_cnt_r\(1))) # (!\top_module|i2cinit|sender_start_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|sender_start_r~q\,
	combout => \top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\);

-- Location: LCCOMB_X14_Y54_N2
\top_module|i2cinit|i2c_sender|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector34~1_combout\ = (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) $ (\top_module|i2cinit|i2c_sender|clk_cnt_r\(1))) # (!\top_module|i2cinit|i2c_sender|state_r.ACK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datad => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	combout => \top_module|i2cinit|i2c_sender|Selector34~1_combout\);

-- Location: LCCOMB_X16_Y54_N30
\top_module|i2cinit|i2c_sender|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector36~1_combout\ = (\top_module|i2cinit|i2c_sender|Selector34~1_combout\ & (((\top_module|i2cinit|i2c_sender|Selector36~0_combout\) # (!\top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\)))) # 
-- (!\top_module|i2cinit|i2c_sender|Selector34~1_combout\ & (!\top_module|i2cinit|i2c_sender|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|Equal1~0_combout\,
	datab => \top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|Selector34~1_combout\,
	datad => \top_module|i2cinit|i2c_sender|Selector36~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector36~1_combout\);

-- Location: FF_X16_Y54_N31
\top_module|i2cinit|i2c_sender|state_r.FIN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector36~1_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|state_r.FIN~q\);

-- Location: LCCOMB_X16_Y54_N22
\top_module|i2cinit|i2c_sender|clk_cnt_r[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|clk_cnt_r[1]~0_combout\ = (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) & (((\top_module|i2cinit|i2c_sender|clk_cnt_r\(1))))) # (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) & (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) 
-- & ((\top_module|i2cinit|i2c_sender|state_r.FIN~q\) # (\top_module|i2cinit|sender_start_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|sender_start_r~q\,
	combout => \top_module|i2cinit|i2c_sender|clk_cnt_r[1]~0_combout\);

-- Location: FF_X16_Y54_N23
\top_module|i2cinit|i2c_sender|clk_cnt_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|clk_cnt_r[1]~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1));

-- Location: LCCOMB_X13_Y54_N14
\top_module|i2cinit|i2c_sender|clk_cnt_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\ = \top_module|i2cinit|i2c_sender|clk_cnt_r\(1) $ (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	combout => \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\);

-- Location: LCCOMB_X14_Y54_N26
\top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\ = (\top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\ & ((\top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\) # ((!\top_module|i2cinit|i2c_sender|state_r.ACK~q\)))) # 
-- (!\top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\ & (!\top_module|i2cinit|i2c_sender|state_r.START~q\ & ((\top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\) # (!\top_module|i2cinit|i2c_sender|state_r.ACK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\,
	datab => \top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datad => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	combout => \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\);

-- Location: LCCOMB_X14_Y54_N6
\top_module|i2cinit|i2c_sender|bit_cnt_r[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|bit_cnt_r[0]~2_combout\ = (\top_module|i2cinit|i2c_sender|state_r.TX~q\ & (\top_module|i2cinit|i2c_sender|bit_cnt_r\(0) $ (((!\top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\) # 
-- (!\top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\))))) # (!\top_module|i2cinit|i2c_sender|state_r.TX~q\ & (((\top_module|i2cinit|i2c_sender|bit_cnt_r\(0)) # (!\top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datab => \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\,
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_r\(0),
	datad => \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|bit_cnt_r[0]~2_combout\);

-- Location: FF_X14_Y54_N7
\top_module|i2cinit|i2c_sender|bit_cnt_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|bit_cnt_r[0]~2_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|bit_cnt_r\(0));

-- Location: LCCOMB_X14_Y54_N30
\top_module|i2cinit|i2c_sender|bit_cnt_w~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\ = ((!\top_module|i2cinit|i2c_sender|bit_cnt_r\(0) & (!\top_module|i2cinit|i2c_sender|bit_cnt_r\(1) & !\top_module|i2cinit|i2c_sender|bit_cnt_r\(2)))) # (!\top_module|i2cinit|i2c_sender|oe_w~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|bit_cnt_r\(0),
	datab => \top_module|i2cinit|i2c_sender|oe_w~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|bit_cnt_r\(2),
	combout => \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\);

-- Location: LCCOMB_X14_Y54_N18
\top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\ = (\top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\ & ((\top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\) # (!\top_module|i2cinit|i2c_sender|state_r.TX~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datad => \top_module|i2cinit|i2c_sender|byte_cnt_r[1]~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\);

-- Location: LCCOMB_X14_Y54_N8
\top_module|i2cinit|i2c_sender|bit_cnt_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|bit_cnt_r[1]~1_combout\ = (\top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\ & (((\top_module|i2cinit|i2c_sender|bit_cnt_r\(1))))) # (!\top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\ & 
-- ((\top_module|i2cinit|i2c_sender|bit_cnt_r\(1) $ (!\top_module|i2cinit|i2c_sender|bit_cnt_r\(0))) # (!\top_module|i2cinit|i2c_sender|state_r.TX~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datab => \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|bit_cnt_r\(0),
	combout => \top_module|i2cinit|i2c_sender|bit_cnt_r[1]~1_combout\);

-- Location: FF_X14_Y54_N9
\top_module|i2cinit|i2c_sender|bit_cnt_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|bit_cnt_r[1]~1_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|bit_cnt_r\(1));

-- Location: LCCOMB_X14_Y54_N4
\top_module|i2cinit|i2c_sender|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Add1~0_combout\ = (!\top_module|i2cinit|i2c_sender|bit_cnt_r\(1) & !\top_module|i2cinit|i2c_sender|bit_cnt_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|bit_cnt_r\(0),
	combout => \top_module|i2cinit|i2c_sender|Add1~0_combout\);

-- Location: LCCOMB_X14_Y54_N10
\top_module|i2cinit|i2c_sender|bit_cnt_r[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~3_combout\ = (\top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\ & (((\top_module|i2cinit|i2c_sender|bit_cnt_r\(2))))) # (!\top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\ & 
-- ((\top_module|i2cinit|i2c_sender|Add1~0_combout\ $ (\top_module|i2cinit|i2c_sender|bit_cnt_r\(2))) # (!\top_module|i2cinit|i2c_sender|state_r.TX~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datab => \top_module|i2cinit|i2c_sender|Add1~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_r\(2),
	datad => \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~3_combout\);

-- Location: FF_X14_Y54_N11
\top_module|i2cinit|i2c_sender|bit_cnt_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|bit_cnt_r[2]~3_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|bit_cnt_r\(2));

-- Location: LCCOMB_X14_Y54_N12
\top_module|i2cinit|i2c_sender|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector34~2_combout\ = (\top_module|i2cinit|i2c_sender|state_r.TX~q\ & ((\top_module|i2cinit|i2c_sender|bit_cnt_r\(2)) # ((!\top_module|i2cinit|i2c_sender|oe_w~0_combout\) # 
-- (!\top_module|i2cinit|i2c_sender|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|bit_cnt_r\(2),
	datab => \top_module|i2cinit|i2c_sender|Add1~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datad => \top_module|i2cinit|i2c_sender|oe_w~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector34~2_combout\);

-- Location: LCCOMB_X14_Y54_N22
\top_module|i2cinit|i2c_sender|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector34~3_combout\ = (\top_module|i2cinit|i2c_sender|Selector34~1_combout\ & ((\top_module|i2cinit|i2c_sender|Selector34~2_combout\) # ((\top_module|i2cinit|i2c_sender|Selector36~0_combout\)))) # 
-- (!\top_module|i2cinit|i2c_sender|Selector34~1_combout\ & (((!\top_module|i2cinit|i2c_sender|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|Selector34~2_combout\,
	datab => \top_module|i2cinit|i2c_sender|Selector34~1_combout\,
	datac => \top_module|i2cinit|i2c_sender|Equal1~0_combout\,
	datad => \top_module|i2cinit|i2c_sender|Selector36~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector34~3_combout\);

-- Location: FF_X14_Y54_N23
\top_module|i2cinit|i2c_sender|state_r.TX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector34~3_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|state_r.TX~q\);

-- Location: LCCOMB_X14_Y54_N0
\top_module|i2cinit|i2c_sender|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector0~0_combout\ = (!\top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\ & ((\top_module|i2cinit|i2c_sender|state_r.START~q\) # ((!\top_module|i2cinit|i2c_sender|Equal1~0_combout\ & 
-- \top_module|i2cinit|i2c_sender|state_r.ACK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\,
	datab => \top_module|i2cinit|i2c_sender|Equal1~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datad => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector0~0_combout\);

-- Location: LCCOMB_X13_Y52_N0
\top_module|i2cinit|send_data_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|send_data_r~1_combout\ = (!\top_module|i2cinit|counter_r\(3) & (\top_module|i2cinit|counter_r\(1) $ (\top_module|i2cinit|counter_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(1),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|send_data_r~1_combout\);

-- Location: LCCOMB_X12_Y52_N4
\top_module|i2cinit|send_data_r[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|send_data_r[11]~0_combout\ = (\top_module|init_rst_r~q\) # ((\top_module|i2cinit|state_r~q\ & (\top_module|i2cinit|send_data_w~0_combout\)) # (!\top_module|i2cinit|state_r~q\ & ((\top_module|init_start_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|init_rst_r~q\,
	datab => \top_module|i2cinit|send_data_w~0_combout\,
	datac => \top_module|init_start_r~q\,
	datad => \top_module|i2cinit|state_r~q\,
	combout => \top_module|i2cinit|send_data_r[11]~0_combout\);

-- Location: FF_X13_Y52_N1
\top_module|i2cinit|send_data_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|send_data_r~1_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(11));

-- Location: LCCOMB_X13_Y52_N16
\top_module|i2cinit|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|WideOr1~0_combout\ = (!\top_module|i2cinit|counter_r\(0) & (((!\top_module|i2cinit|counter_r\(1) & !\top_module|i2cinit|counter_r\(2))) # (!\top_module|i2cinit|counter_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(1),
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|WideOr1~0_combout\);

-- Location: FF_X13_Y52_N17
\top_module|i2cinit|send_data_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|WideOr1~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(9));

-- Location: LCCOMB_X13_Y52_N12
\top_module|i2cinit|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|WideOr7~0_combout\ = (\top_module|i2cinit|counter_r\(2) & (!\top_module|i2cinit|counter_r\(3) & ((\top_module|i2cinit|counter_r\(1)) # (\top_module|i2cinit|counter_r\(0))))) # (!\top_module|i2cinit|counter_r\(2) & 
-- (!\top_module|i2cinit|counter_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(1),
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|WideOr7~0_combout\);

-- Location: FF_X13_Y52_N13
\top_module|i2cinit|send_data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|WideOr7~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(0));

-- Location: LCCOMB_X14_Y54_N20
\top_module|i2cinit|i2c_sender|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector32~0_combout\ = (\top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\ & ((\top_module|i2cinit|i2c_sender|state_r.START~q\) # ((\top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\ & 
-- \top_module|i2cinit|i2c_sender|state_r.ACK~q\)))) # (!\top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\ & (\top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\ & (\top_module|i2cinit|i2c_sender|state_r.ACK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|clk_cnt_w~0_combout\,
	datab => \top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datad => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector32~0_combout\);

-- Location: LCCOMB_X14_Y54_N14
\top_module|i2cinit|i2c_sender|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector32~1_combout\ = (\top_module|i2cinit|i2c_sender|Selector32~0_combout\) # ((\top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\) # ((\top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\ & 
-- \top_module|i2cinit|i2c_sender|state_r.TX~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\,
	datab => \top_module|i2cinit|i2c_sender|Selector32~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datad => \top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector32~1_combout\);

-- Location: LCCOMB_X13_Y52_N26
\top_module|i2cinit|i2c_sender|Selector32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector32~2_combout\ = (\top_module|i2cinit|send_data_r\(0) & ((\top_module|i2cinit|i2c_sender|Selector33~4_combout\) # ((\top_module|i2cinit|i2c_sender|Selector32~1_combout\ & 
-- \top_module|i2cinit|i2c_sender|i_data_r\(0))))) # (!\top_module|i2cinit|send_data_r\(0) & (\top_module|i2cinit|i2c_sender|Selector32~1_combout\ & (\top_module|i2cinit|i2c_sender|i_data_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|send_data_r\(0),
	datab => \top_module|i2cinit|i2c_sender|Selector32~1_combout\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(0),
	datad => \top_module|i2cinit|i2c_sender|Selector33~4_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector32~2_combout\);

-- Location: FF_X13_Y52_N27
\top_module|i2cinit|i2c_sender|i_data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector32~2_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(0));

-- Location: LCCOMB_X13_Y52_N2
\top_module|i2cinit|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|WideOr6~0_combout\ = (!\top_module|i2cinit|counter_r\(2) & ((\top_module|i2cinit|counter_r\(1) & (!\top_module|i2cinit|counter_r\(3) & !\top_module|i2cinit|counter_r\(0))) # (!\top_module|i2cinit|counter_r\(1) & 
-- (\top_module|i2cinit|counter_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(1),
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|WideOr6~0_combout\);

-- Location: FF_X13_Y52_N3
\top_module|i2cinit|send_data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|WideOr6~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(1));

-- Location: LCCOMB_X14_Y52_N14
\top_module|i2cinit|i2c_sender|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector31~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(0))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|i_data_r\(0),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|send_data_r\(1),
	combout => \top_module|i2cinit|i2c_sender|Selector31~0_combout\);

-- Location: LCCOMB_X14_Y55_N12
\top_module|i2cinit|i2c_sender|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector33~3_combout\ = (\top_module|i2cinit|i2c_sender|state_r.START~q\ & (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) $ (\top_module|i2cinit|i2c_sender|clk_cnt_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	combout => \top_module|i2cinit|i2c_sender|Selector33~3_combout\);

-- Location: LCCOMB_X14_Y55_N28
\top_module|i2cinit|i2c_sender|i_data_r[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|i_data_r[14]~1_combout\ = (!\top_module|i2cinit|i2c_sender|state_r.START~q\ & ((\top_module|i2cinit|i2c_sender|state_r.ACK~q\ & ((\top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\))) # 
-- (!\top_module|i2cinit|i2c_sender|state_r.ACK~q\ & (\top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	datab => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\,
	datad => \top_module|i2cinit|i2c_sender|bit_cnt_w~0_combout\,
	combout => \top_module|i2cinit|i2c_sender|i_data_r[14]~1_combout\);

-- Location: LCCOMB_X14_Y55_N14
\top_module|i2cinit|i2c_sender|i_data_r[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\ = (!\top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\ & (((!\top_module|i2cinit|i2c_sender|Selector33~3_combout\ & !\top_module|i2cinit|i2c_sender|i_data_r[14]~1_combout\)) # 
-- (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|Selector33~3_combout\,
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r[14]~0_combout\,
	datad => \top_module|i2cinit|i2c_sender|i_data_r[14]~1_combout\,
	combout => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\);

-- Location: FF_X14_Y52_N15
\top_module|i2cinit|i2c_sender|i_data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector31~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(1));

-- Location: LCCOMB_X13_Y52_N8
\top_module|i2cinit|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|WideOr5~0_combout\ = (!\top_module|i2cinit|counter_r\(1) & ((\top_module|i2cinit|counter_r\(3) & ((!\top_module|i2cinit|counter_r\(2)))) # (!\top_module|i2cinit|counter_r\(3) & (\top_module|i2cinit|counter_r\(0) & 
-- \top_module|i2cinit|counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(1),
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|WideOr5~0_combout\);

-- Location: FF_X13_Y52_N9
\top_module|i2cinit|send_data_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|WideOr5~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(2));

-- Location: LCCOMB_X14_Y52_N8
\top_module|i2cinit|i2c_sender|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector30~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(1))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(1),
	datad => \top_module|i2cinit|send_data_r\(2),
	combout => \top_module|i2cinit|i2c_sender|Selector30~0_combout\);

-- Location: FF_X14_Y52_N9
\top_module|i2cinit|i2c_sender|i_data_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector30~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(2));

-- Location: LCCOMB_X13_Y52_N10
\top_module|i2cinit|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|WideOr4~0_combout\ = (!\top_module|i2cinit|counter_r\(3) & ((\top_module|i2cinit|counter_r\(1) & ((\top_module|i2cinit|counter_r\(2)))) # (!\top_module|i2cinit|counter_r\(1) & (\top_module|i2cinit|counter_r\(0) & 
-- !\top_module|i2cinit|counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(1),
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|WideOr4~0_combout\);

-- Location: FF_X13_Y52_N11
\top_module|i2cinit|send_data_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|WideOr4~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(3));

-- Location: LCCOMB_X14_Y52_N6
\top_module|i2cinit|i2c_sender|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector29~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(2))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(2),
	datad => \top_module|i2cinit|send_data_r\(3),
	combout => \top_module|i2cinit|i2c_sender|Selector29~0_combout\);

-- Location: FF_X14_Y52_N7
\top_module|i2cinit|i2c_sender|i_data_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector29~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(3));

-- Location: LCCOMB_X13_Y52_N28
\top_module|i2cinit|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|WideOr3~0_combout\ = (\top_module|i2cinit|counter_r\(1) & (!\top_module|i2cinit|counter_r\(3) & ((\top_module|i2cinit|counter_r\(2))))) # (!\top_module|i2cinit|counter_r\(1) & ((\top_module|i2cinit|counter_r\(3) & 
-- ((!\top_module|i2cinit|counter_r\(2)))) # (!\top_module|i2cinit|counter_r\(3) & (\top_module|i2cinit|counter_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(1),
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|WideOr3~0_combout\);

-- Location: FF_X13_Y52_N29
\top_module|i2cinit|send_data_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|WideOr3~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(4));

-- Location: LCCOMB_X14_Y52_N0
\top_module|i2cinit|i2c_sender|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector28~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(3))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|i_data_r\(3),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|send_data_r\(4),
	combout => \top_module|i2cinit|i2c_sender|Selector28~0_combout\);

-- Location: FF_X14_Y52_N1
\top_module|i2cinit|i2c_sender|i_data_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector28~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(4));

-- Location: LCCOMB_X13_Y52_N22
\top_module|i2cinit|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|Decoder0~2_combout\ = (!\top_module|i2cinit|counter_r\(3) & (\top_module|i2cinit|counter_r\(1) & \top_module|i2cinit|counter_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(1),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|Decoder0~2_combout\);

-- Location: FF_X13_Y52_N23
\top_module|i2cinit|send_data_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|Decoder0~2_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(5));

-- Location: LCCOMB_X14_Y52_N10
\top_module|i2cinit|i2c_sender|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector27~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(4))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|i_data_r\(4),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|send_data_r\(5),
	combout => \top_module|i2cinit|i2c_sender|Selector27~0_combout\);

-- Location: FF_X14_Y52_N11
\top_module|i2cinit|i2c_sender|i_data_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector27~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(5));

-- Location: LCCOMB_X13_Y52_N20
\top_module|i2cinit|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|WideOr2~0_combout\ = (\top_module|i2cinit|counter_r\(1) & (!\top_module|i2cinit|counter_r\(3) & ((\top_module|i2cinit|counter_r\(2)) # (!\top_module|i2cinit|counter_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|counter_r\(1),
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(0),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|WideOr2~0_combout\);

-- Location: FF_X13_Y52_N21
\top_module|i2cinit|send_data_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|WideOr2~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(6));

-- Location: LCCOMB_X14_Y52_N16
\top_module|i2cinit|i2c_sender|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector26~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(5))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|i_data_r\(5),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|send_data_r\(6),
	combout => \top_module|i2cinit|i2c_sender|Selector26~0_combout\);

-- Location: FF_X14_Y52_N17
\top_module|i2cinit|i2c_sender|i_data_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector26~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(6));

-- Location: LCCOMB_X13_Y52_N30
\top_module|i2cinit|send_data_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|send_data_r[7]~feeder_combout\ = \top_module|i2cinit|Decoder0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|i2cinit|Decoder0~0_combout\,
	combout => \top_module|i2cinit|send_data_r[7]~feeder_combout\);

-- Location: FF_X13_Y52_N31
\top_module|i2cinit|send_data_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|send_data_r[7]~feeder_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(7));

-- Location: LCCOMB_X14_Y52_N30
\top_module|i2cinit|i2c_sender|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector25~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(6))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|i_data_r\(6),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|send_data_r\(7),
	combout => \top_module|i2cinit|i2c_sender|Selector25~0_combout\);

-- Location: FF_X14_Y52_N31
\top_module|i2cinit|i2c_sender|i_data_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector25~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(7));

-- Location: LCCOMB_X14_Y52_N20
\top_module|i2cinit|i2c_sender|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector24~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(7),
	combout => \top_module|i2cinit|i2c_sender|Selector24~0_combout\);

-- Location: FF_X14_Y52_N21
\top_module|i2cinit|i2c_sender|i_data_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector24~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(8));

-- Location: LCCOMB_X14_Y52_N2
\top_module|i2cinit|i2c_sender|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector23~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|i2c_sender|i_data_r\(8)))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|send_data_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|send_data_r\(9),
	datab => \top_module|i2cinit|i2c_sender|i_data_r\(8),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector23~0_combout\);

-- Location: FF_X14_Y52_N3
\top_module|i2cinit|i2c_sender|i_data_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector23~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(9));

-- Location: LCCOMB_X13_Y52_N18
\top_module|i2cinit|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|Decoder1~0_combout\ = (\top_module|i2cinit|counter_r\(1) & !\top_module|i2cinit|counter_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|i2cinit|counter_r\(1),
	datad => \top_module|i2cinit|counter_r\(3),
	combout => \top_module|i2cinit|Decoder1~0_combout\);

-- Location: FF_X13_Y52_N19
\top_module|i2cinit|send_data_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|Decoder1~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(10));

-- Location: LCCOMB_X14_Y52_N28
\top_module|i2cinit|i2c_sender|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector22~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(9))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|i_data_r\(9),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|send_data_r\(10),
	combout => \top_module|i2cinit|i2c_sender|Selector22~0_combout\);

-- Location: FF_X14_Y52_N29
\top_module|i2cinit|i2c_sender|i_data_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector22~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(10));

-- Location: LCCOMB_X14_Y52_N18
\top_module|i2cinit|i2c_sender|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector21~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|i2c_sender|i_data_r\(10)))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|send_data_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|send_data_r\(11),
	datab => \top_module|i2cinit|i2c_sender|i_data_r\(10),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector21~0_combout\);

-- Location: FF_X14_Y52_N19
\top_module|i2cinit|i2c_sender|i_data_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector21~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(11));

-- Location: LCCOMB_X13_Y52_N14
\top_module|i2cinit|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|Decoder0~1_combout\ = (!\top_module|i2cinit|counter_r\(3) & (!\top_module|i2cinit|counter_r\(1) & !\top_module|i2cinit|counter_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(1),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|Decoder0~1_combout\);

-- Location: FF_X13_Y52_N15
\top_module|i2cinit|send_data_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|Decoder0~1_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(12));

-- Location: LCCOMB_X14_Y52_N4
\top_module|i2cinit|i2c_sender|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector20~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(11))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|i_data_r\(11),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|send_data_r\(12),
	combout => \top_module|i2cinit|i2c_sender|Selector20~0_combout\);

-- Location: FF_X14_Y52_N5
\top_module|i2cinit|i2c_sender|i_data_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector20~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(12));

-- Location: LCCOMB_X14_Y52_N22
\top_module|i2cinit|i2c_sender|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector19~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(12),
	combout => \top_module|i2cinit|i2c_sender|Selector19~0_combout\);

-- Location: FF_X14_Y52_N23
\top_module|i2cinit|i2c_sender|i_data_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector19~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(13));

-- Location: LCCOMB_X14_Y52_N24
\top_module|i2cinit|i2c_sender|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector18~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(13),
	combout => \top_module|i2cinit|i2c_sender|Selector18~0_combout\);

-- Location: FF_X14_Y52_N25
\top_module|i2cinit|i2c_sender|i_data_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector18~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(14));

-- Location: LCCOMB_X14_Y52_N26
\top_module|i2cinit|i2c_sender|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector17~0_combout\ = (\top_module|i2cinit|i2c_sender|i_data_r\(14) & \top_module|i2cinit|i2c_sender|state_r.FIN~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|i_data_r\(14),
	datac => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector17~0_combout\);

-- Location: FF_X14_Y52_N27
\top_module|i2cinit|i2c_sender|i_data_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector17~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(15));

-- Location: LCCOMB_X14_Y52_N12
\top_module|i2cinit|i2c_sender|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector16~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(15),
	combout => \top_module|i2cinit|i2c_sender|Selector16~0_combout\);

-- Location: FF_X14_Y52_N13
\top_module|i2cinit|i2c_sender|i_data_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector16~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(16));

-- Location: LCCOMB_X14_Y55_N4
\top_module|i2cinit|i2c_sender|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector15~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|i2c_sender|i_data_r\(16),
	combout => \top_module|i2cinit|i2c_sender|Selector15~0_combout\);

-- Location: FF_X14_Y55_N5
\top_module|i2cinit|i2c_sender|i_data_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector15~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(17));

-- Location: LCCOMB_X13_Y52_N24
\top_module|i2cinit|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|LessThan0~0_combout\ = ((!\top_module|i2cinit|counter_r\(1) & !\top_module|i2cinit|counter_r\(2))) # (!\top_module|i2cinit|counter_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|counter_r\(3),
	datac => \top_module|i2cinit|counter_r\(1),
	datad => \top_module|i2cinit|counter_r\(2),
	combout => \top_module|i2cinit|LessThan0~0_combout\);

-- Location: FF_X13_Y52_N25
\top_module|i2cinit|send_data_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|LessThan0~0_combout\,
	sclr => \top_module|init_rst_r~q\,
	ena => \top_module|i2cinit|send_data_r[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|send_data_r\(18));

-- Location: LCCOMB_X14_Y55_N22
\top_module|i2cinit|i2c_sender|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector14~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(17))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(17),
	datad => \top_module|i2cinit|send_data_r\(18),
	combout => \top_module|i2cinit|i2c_sender|Selector14~0_combout\);

-- Location: FF_X14_Y55_N23
\top_module|i2cinit|i2c_sender|i_data_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector14~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(18));

-- Location: LCCOMB_X14_Y55_N8
\top_module|i2cinit|i2c_sender|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector13~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(18),
	combout => \top_module|i2cinit|i2c_sender|Selector13~0_combout\);

-- Location: FF_X14_Y55_N9
\top_module|i2cinit|i2c_sender|i_data_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector13~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(19));

-- Location: LCCOMB_X14_Y55_N30
\top_module|i2cinit|i2c_sender|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector12~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(19))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(19),
	datad => \top_module|i2cinit|send_data_r\(18),
	combout => \top_module|i2cinit|i2c_sender|Selector12~0_combout\);

-- Location: FF_X14_Y55_N31
\top_module|i2cinit|i2c_sender|i_data_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector12~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(20));

-- Location: LCCOMB_X14_Y55_N0
\top_module|i2cinit|i2c_sender|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector11~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & (\top_module|i2cinit|i2c_sender|i_data_r\(20))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & ((\top_module|i2cinit|send_data_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(20),
	datad => \top_module|i2cinit|send_data_r\(18),
	combout => \top_module|i2cinit|i2c_sender|Selector11~0_combout\);

-- Location: FF_X14_Y55_N1
\top_module|i2cinit|i2c_sender|i_data_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector11~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(21));

-- Location: LCCOMB_X14_Y55_N26
\top_module|i2cinit|i2c_sender|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector10~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datad => \top_module|i2cinit|i2c_sender|i_data_r\(21),
	combout => \top_module|i2cinit|i2c_sender|Selector10~0_combout\);

-- Location: FF_X14_Y55_N27
\top_module|i2cinit|i2c_sender|i_data_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector10~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(22));

-- Location: LCCOMB_X14_Y55_N16
\top_module|i2cinit|i2c_sender|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector9~0_combout\ = (\top_module|i2cinit|i2c_sender|state_r.FIN~q\ & \top_module|i2cinit|i2c_sender|i_data_r\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|i_data_r\(22),
	combout => \top_module|i2cinit|i2c_sender|Selector9~0_combout\);

-- Location: FF_X14_Y55_N17
\top_module|i2cinit|i2c_sender|i_data_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector9~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	ena => \top_module|i2cinit|i2c_sender|i_data_r[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|i_data_r\(23));

-- Location: LCCOMB_X14_Y55_N10
\top_module|i2cinit|i2c_sender|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector0~1_combout\ = (\top_module|i2cinit|i2c_sender|i_data_r\(23) & ((\top_module|i2cinit|i2c_sender|Selector0~0_combout\) # ((\top_module|i2cinit|i2c_sender|state_r.TX~q\ & 
-- !\top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datab => \top_module|i2cinit|i2c_sender|Selector0~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\,
	datad => \top_module|i2cinit|i2c_sender|i_data_r\(23),
	combout => \top_module|i2cinit|i2c_sender|Selector0~1_combout\);

-- Location: LCCOMB_X14_Y55_N6
\top_module|i2cinit|i2c_sender|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector0~3_combout\ = (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) & (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) & ((\top_module|i2cinit|i2c_sender|state_r.START~q\) # (\top_module|i2cinit|i2c_sender|state_r.ACK~q\)))) 
-- # (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) & (((\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) & \top_module|i2cinit|i2c_sender|state_r.ACK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector0~3_combout\);

-- Location: LCCOMB_X14_Y55_N24
\top_module|i2cinit|i2c_sender|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector0~4_combout\ = ((\top_module|i2cinit|i2c_sender|Selector0~3_combout\) # ((\top_module|i2cinit|i2c_sender|state_r.TX~q\ & \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\))) # 
-- (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.TX~q\,
	datab => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datac => \top_module|i2cinit|i2c_sender|bit_cnt_w~1_combout\,
	datad => \top_module|i2cinit|i2c_sender|Selector0~3_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector0~4_combout\);

-- Location: LCCOMB_X14_Y55_N20
\top_module|i2cinit|i2c_sender|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector0~2_combout\ = (\top_module|i2cinit|i2c_sender|clk_cnt_r\(0) & (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(1) & !\top_module|i2cinit|i2c_sender|state_r.FIN~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector0~2_combout\);

-- Location: LCCOMB_X14_Y55_N2
\top_module|i2cinit|i2c_sender|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector0~5_combout\ = (!\top_module|i2cinit|i2c_sender|Selector0~1_combout\ & (!\top_module|i2cinit|i2c_sender|Selector0~2_combout\ & ((\top_module|i2cinit|i2c_sender|o_bit_r~q\) # 
-- (!\top_module|i2cinit|i2c_sender|Selector0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|Selector0~1_combout\,
	datab => \top_module|i2cinit|i2c_sender|Selector0~4_combout\,
	datac => \top_module|i2cinit|i2c_sender|o_bit_r~q\,
	datad => \top_module|i2cinit|i2c_sender|Selector0~2_combout\,
	combout => \top_module|i2cinit|i2c_sender|Selector0~5_combout\);

-- Location: FF_X14_Y55_N3
\top_module|i2cinit|i2c_sender|o_bit_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector0~5_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|o_bit_r~q\);

-- Location: LCCOMB_X14_Y54_N16
\top_module|i2cinit|i2c_sender|oe_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|oe_r~0_combout\ = (\top_module|i2cinit|i2c_sender|Selector34~1_combout\ & ((\top_module|i2cinit|i2c_sender|oe_r~q\) # ((!\top_module|i2cinit|i2c_sender|state_r.ACK~q\ & 
-- \top_module|i2cinit|i2c_sender|Selector35~0_combout\)))) # (!\top_module|i2cinit|i2c_sender|Selector34~1_combout\ & (!\top_module|i2cinit|i2c_sender|state_r.ACK~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.ACK~q\,
	datab => \top_module|i2cinit|i2c_sender|Selector35~0_combout\,
	datac => \top_module|i2cinit|i2c_sender|oe_r~q\,
	datad => \top_module|i2cinit|i2c_sender|Selector34~1_combout\,
	combout => \top_module|i2cinit|i2c_sender|oe_r~0_combout\);

-- Location: FF_X14_Y54_N17
\top_module|i2cinit|i2c_sender|oe_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|oe_r~0_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|oe_r~q\);

-- Location: IOIBUF_X0_Y60_N15
\AUD_BCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: IOIBUF_X0_Y68_N1
\AUD_ADCDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: LCCOMB_X9_Y49_N16
\top_module|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector12~0_combout\ = (\SW[0]~input_o\ & (\top_module|state_r.IDLE~q\ & \top_module|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \top_module|state_r.IDLE~q\,
	datad => \top_module|LessThan0~0_combout\,
	combout => \top_module|Selector12~0_combout\);

-- Location: LCCOMB_X6_Y49_N4
\top_module|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector12~1_combout\ = (\top_module|Selector12~0_combout\) # ((\top_module|rec_rst_r~q\ & ((\top_module|state_r.IDLE~q\) # (!\top_module|state_r.REC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_rst_r~q\,
	datab => \top_module|state_r.IDLE~q\,
	datac => \top_module|state_r.REC~q\,
	datad => \top_module|Selector12~0_combout\,
	combout => \top_module|Selector12~1_combout\);

-- Location: LCCOMB_X5_Y52_N16
\top_module|rec_rst_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_rst_r~feeder_combout\ = \top_module|Selector12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|Selector12~1_combout\,
	combout => \top_module|rec_rst_r~feeder_combout\);

-- Location: FF_X5_Y52_N17
\top_module|rec_rst_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_rst_r~feeder_combout\,
	sclr => \deb0|neg_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_rst_r~q\);

-- Location: LCCOMB_X10_Y49_N28
\top_module|audi_recorder|data_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~0_combout\ = (\AUD_ADCDAT~input_o\ & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \AUD_ADCDAT~input_o\,
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~0_combout\);

-- Location: LCCOMB_X4_Y49_N4
\top_module|audi_recorder|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Add0~0_combout\ = \top_module|audi_recorder|data_counter_r\(0) $ (VCC)
-- \top_module|audi_recorder|Add0~1\ = CARRY(\top_module|audi_recorder|data_counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_counter_r\(0),
	datad => VCC,
	combout => \top_module|audi_recorder|Add0~0_combout\,
	cout => \top_module|audi_recorder|Add0~1\);

-- Location: LCCOMB_X4_Y49_N24
\top_module|audi_recorder|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal0~0_combout\ = (((!\top_module|audi_recorder|data_counter_r\(1)) # (!\top_module|audi_recorder|data_counter_r\(2))) # (!\top_module|audi_recorder|data_counter_r\(3))) # (!\top_module|audi_recorder|data_counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_counter_r\(0),
	datab => \top_module|audi_recorder|data_counter_r\(3),
	datac => \top_module|audi_recorder|data_counter_r\(2),
	datad => \top_module|audi_recorder|data_counter_r\(1),
	combout => \top_module|audi_recorder|Equal0~0_combout\);

-- Location: LCCOMB_X4_Y49_N22
\top_module|audi_recorder|data_counter_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_counter_r~4_combout\ = (!\top_module|rec_rst_r~q\ & (\top_module|audi_recorder|Add0~0_combout\ & ((\top_module|audi_recorder|data_counter_r\(4)) # (\top_module|audi_recorder|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_counter_r\(4),
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|Add0~0_combout\,
	datad => \top_module|audi_recorder|Equal0~0_combout\,
	combout => \top_module|audi_recorder|data_counter_r~4_combout\);

-- Location: FF_X4_Y49_N23
\top_module|audi_recorder|data_counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_counter_r~4_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_counter_r\(0));

-- Location: LCCOMB_X4_Y49_N6
\top_module|audi_recorder|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Add0~2_combout\ = (\top_module|audi_recorder|data_counter_r\(1) & (!\top_module|audi_recorder|Add0~1\)) # (!\top_module|audi_recorder|data_counter_r\(1) & ((\top_module|audi_recorder|Add0~1\) # (GND)))
-- \top_module|audi_recorder|Add0~3\ = CARRY((!\top_module|audi_recorder|Add0~1\) # (!\top_module|audi_recorder|data_counter_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|data_counter_r\(1),
	datad => VCC,
	cin => \top_module|audi_recorder|Add0~1\,
	combout => \top_module|audi_recorder|Add0~2_combout\,
	cout => \top_module|audi_recorder|Add0~3\);

-- Location: LCCOMB_X4_Y49_N28
\top_module|audi_recorder|data_counter_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_counter_r~3_combout\ = (\top_module|audi_recorder|Add0~2_combout\ & (!\top_module|rec_rst_r~q\ & ((\top_module|audi_recorder|data_counter_r\(4)) # (\top_module|audi_recorder|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Add0~2_combout\,
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|data_counter_r\(4),
	datad => \top_module|audi_recorder|Equal0~0_combout\,
	combout => \top_module|audi_recorder|data_counter_r~3_combout\);

-- Location: FF_X4_Y49_N29
\top_module|audi_recorder|data_counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_counter_r~3_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_counter_r\(1));

-- Location: LCCOMB_X4_Y49_N8
\top_module|audi_recorder|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Add0~4_combout\ = (\top_module|audi_recorder|data_counter_r\(2) & (\top_module|audi_recorder|Add0~3\ $ (GND))) # (!\top_module|audi_recorder|data_counter_r\(2) & (!\top_module|audi_recorder|Add0~3\ & VCC))
-- \top_module|audi_recorder|Add0~5\ = CARRY((\top_module|audi_recorder|data_counter_r\(2) & !\top_module|audi_recorder|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|data_counter_r\(2),
	datad => VCC,
	cin => \top_module|audi_recorder|Add0~3\,
	combout => \top_module|audi_recorder|Add0~4_combout\,
	cout => \top_module|audi_recorder|Add0~5\);

-- Location: LCCOMB_X4_Y49_N14
\top_module|audi_recorder|data_counter_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_counter_r~2_combout\ = (!\top_module|rec_rst_r~q\ & (\top_module|audi_recorder|Add0~4_combout\ & ((\top_module|audi_recorder|data_counter_r\(4)) # (\top_module|audi_recorder|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_counter_r\(4),
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|Add0~4_combout\,
	datad => \top_module|audi_recorder|Equal0~0_combout\,
	combout => \top_module|audi_recorder|data_counter_r~2_combout\);

-- Location: FF_X4_Y49_N15
\top_module|audi_recorder|data_counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_counter_r~2_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_counter_r\(2));

-- Location: LCCOMB_X4_Y49_N10
\top_module|audi_recorder|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Add0~6_combout\ = (\top_module|audi_recorder|data_counter_r\(3) & (!\top_module|audi_recorder|Add0~5\)) # (!\top_module|audi_recorder|data_counter_r\(3) & ((\top_module|audi_recorder|Add0~5\) # (GND)))
-- \top_module|audi_recorder|Add0~7\ = CARRY((!\top_module|audi_recorder|Add0~5\) # (!\top_module|audi_recorder|data_counter_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|data_counter_r\(3),
	datad => VCC,
	cin => \top_module|audi_recorder|Add0~5\,
	combout => \top_module|audi_recorder|Add0~6_combout\,
	cout => \top_module|audi_recorder|Add0~7\);

-- Location: LCCOMB_X4_Y49_N20
\top_module|audi_recorder|data_counter_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_counter_r~0_combout\ = (\top_module|audi_recorder|Add0~6_combout\ & (!\top_module|rec_rst_r~q\ & ((\top_module|audi_recorder|data_counter_r\(4)) # (\top_module|audi_recorder|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Add0~6_combout\,
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|data_counter_r\(4),
	datad => \top_module|audi_recorder|Equal0~0_combout\,
	combout => \top_module|audi_recorder|data_counter_r~0_combout\);

-- Location: FF_X4_Y49_N21
\top_module|audi_recorder|data_counter_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_counter_r~0_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_counter_r\(3));

-- Location: LCCOMB_X4_Y49_N12
\top_module|audi_recorder|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Add0~8_combout\ = \top_module|audi_recorder|Add0~7\ $ (!\top_module|audi_recorder|data_counter_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \top_module|audi_recorder|data_counter_r\(4),
	cin => \top_module|audi_recorder|Add0~7\,
	combout => \top_module|audi_recorder|Add0~8_combout\);

-- Location: LCCOMB_X4_Y49_N0
\top_module|audi_recorder|data_counter_w[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_counter_w[4]~0_combout\ = (\top_module|audi_recorder|data_counter_r\(4)) # ((\top_module|audi_recorder|Add0~8_combout\ & (\top_module|audi_recorder|Equal0~0_combout\ & \top_module|audi_recorder|state_r.GET_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Add0~8_combout\,
	datab => \top_module|audi_recorder|Equal0~0_combout\,
	datac => \top_module|audi_recorder|data_counter_r\(4),
	datad => \top_module|audi_recorder|state_r.GET_DATA~q\,
	combout => \top_module|audi_recorder|data_counter_w[4]~0_combout\);

-- Location: FF_X4_Y49_N1
\top_module|audi_recorder|data_counter_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_counter_w[4]~0_combout\,
	sclr => \top_module|rec_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_counter_r\(4));

-- Location: LCCOMB_X11_Y49_N20
\top_module|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector13~0_combout\ = (\top_module|state_r.REC~q\ & (!\deb3|neg_r~q\ & !\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.REC~q\,
	datab => \deb3|neg_r~q\,
	datac => \SW[0]~input_o\,
	combout => \top_module|Selector13~0_combout\);

-- Location: LCCOMB_X6_Y49_N10
\top_module|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector13~1_combout\ = (\top_module|Selector13~0_combout\) # ((\top_module|rec_end_r~q\ & ((\top_module|state_r.REC~q\) # (!\top_module|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|Selector12~0_combout\,
	datab => \top_module|rec_end_r~q\,
	datac => \top_module|state_r.REC~q\,
	datad => \top_module|Selector13~0_combout\,
	combout => \top_module|Selector13~1_combout\);

-- Location: FF_X6_Y52_N9
\top_module|rec_end_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \top_module|Selector13~1_combout\,
	sclr => \deb0|neg_r~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_end_r~q\);

-- Location: LCCOMB_X7_Y49_N24
\top_module|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector17~0_combout\ = (\deb3|neg_r~q\ & (!\top_module|state_r.P_REC~q\ & ((\top_module|rec_pause_r~q\) # (\top_module|state_r.REC~q\)))) # (!\deb3|neg_r~q\ & (\top_module|rec_pause_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_pause_r~q\,
	datab => \deb3|neg_r~q\,
	datac => \top_module|state_r.REC~q\,
	datad => \top_module|state_r.P_REC~q\,
	combout => \top_module|Selector17~0_combout\);

-- Location: FF_X6_Y52_N21
\top_module|rec_pause_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \top_module|Selector17~0_combout\,
	sclr => \deb0|neg_r~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_pause_r~q\);

-- Location: LCCOMB_X4_Y49_N18
\top_module|audi_recorder|got_pause_sig_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|got_pause_sig_w~0_combout\ = (\top_module|audi_recorder|got_pause_sig_r~q\) # ((!\top_module|rec_end_r~q\ & (\top_module|audi_recorder|state_r.GET_DATA~q\ & \top_module|rec_pause_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_end_r~q\,
	datab => \top_module|audi_recorder|state_r.GET_DATA~q\,
	datac => \top_module|audi_recorder|got_pause_sig_r~q\,
	datad => \top_module|rec_pause_r~q\,
	combout => \top_module|audi_recorder|got_pause_sig_w~0_combout\);

-- Location: FF_X4_Y49_N19
\top_module|audi_recorder|got_pause_sig_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|got_pause_sig_w~0_combout\,
	sclr => \top_module|rec_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|got_pause_sig_r~q\);

-- Location: LCCOMB_X4_Y49_N16
\top_module|audi_recorder|state_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~11_combout\ = (!\top_module|audi_recorder|Equal0~0_combout\ & (!\top_module|rec_rst_r~q\ & (!\top_module|audi_recorder|data_counter_r\(4) & \top_module|audi_recorder|state_r.GET_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Equal0~0_combout\,
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|data_counter_r\(4),
	datad => \top_module|audi_recorder|state_r.GET_DATA~q\,
	combout => \top_module|audi_recorder|state_r~11_combout\);

-- Location: FF_X4_Y49_N17
\top_module|audi_recorder|state_r.SEND_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|state_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|state_r.SEND_DATA~q\);

-- Location: LCCOMB_X3_Y50_N12
\top_module|audi_recorder|addr_r[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[0]~20_combout\ = \top_module|audi_recorder|addr_r\(0) $ (VCC)
-- \top_module|audi_recorder|addr_r[0]~21\ = CARRY(\top_module|audi_recorder|addr_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(0),
	datad => VCC,
	combout => \top_module|audi_recorder|addr_r[0]~20_combout\,
	cout => \top_module|audi_recorder|addr_r[0]~21\);

-- Location: LCCOMB_X4_Y49_N26
\top_module|audi_recorder|addr_r[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[11]~22_combout\ = (\top_module|rec_rst_r~q\) # ((\top_module|audi_recorder|state_r.SEND_DATA~q\ & !\top_module|audi_recorder|Equal1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datac => \top_module|audi_recorder|Equal1~6_combout\,
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|addr_r[11]~22_combout\);

-- Location: FF_X3_Y50_N13
\top_module|audi_recorder|addr_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[0]~20_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(0));

-- Location: LCCOMB_X3_Y50_N14
\top_module|audi_recorder|addr_r[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[1]~23_combout\ = (\top_module|audi_recorder|addr_r\(1) & (!\top_module|audi_recorder|addr_r[0]~21\)) # (!\top_module|audi_recorder|addr_r\(1) & ((\top_module|audi_recorder|addr_r[0]~21\) # (GND)))
-- \top_module|audi_recorder|addr_r[1]~24\ = CARRY((!\top_module|audi_recorder|addr_r[0]~21\) # (!\top_module|audi_recorder|addr_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(1),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[0]~21\,
	combout => \top_module|audi_recorder|addr_r[1]~23_combout\,
	cout => \top_module|audi_recorder|addr_r[1]~24\);

-- Location: FF_X4_Y50_N29
\top_module|audi_recorder|addr_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_recorder|addr_r[1]~23_combout\,
	sclr => \top_module|rec_rst_r~q\,
	sload => VCC,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(1));

-- Location: LCCOMB_X3_Y50_N16
\top_module|audi_recorder|addr_r[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[2]~25_combout\ = (\top_module|audi_recorder|addr_r\(2) & (\top_module|audi_recorder|addr_r[1]~24\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(2) & (!\top_module|audi_recorder|addr_r[1]~24\ & VCC))
-- \top_module|audi_recorder|addr_r[2]~26\ = CARRY((\top_module|audi_recorder|addr_r\(2) & !\top_module|audi_recorder|addr_r[1]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(2),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[1]~24\,
	combout => \top_module|audi_recorder|addr_r[2]~25_combout\,
	cout => \top_module|audi_recorder|addr_r[2]~26\);

-- Location: FF_X4_Y50_N11
\top_module|audi_recorder|addr_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_recorder|addr_r[2]~25_combout\,
	sclr => \top_module|rec_rst_r~q\,
	sload => VCC,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(2));

-- Location: LCCOMB_X3_Y50_N18
\top_module|audi_recorder|addr_r[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[3]~27_combout\ = (\top_module|audi_recorder|addr_r\(3) & (!\top_module|audi_recorder|addr_r[2]~26\)) # (!\top_module|audi_recorder|addr_r\(3) & ((\top_module|audi_recorder|addr_r[2]~26\) # (GND)))
-- \top_module|audi_recorder|addr_r[3]~28\ = CARRY((!\top_module|audi_recorder|addr_r[2]~26\) # (!\top_module|audi_recorder|addr_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(3),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[2]~26\,
	combout => \top_module|audi_recorder|addr_r[3]~27_combout\,
	cout => \top_module|audi_recorder|addr_r[3]~28\);

-- Location: FF_X4_Y50_N25
\top_module|audi_recorder|addr_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_recorder|addr_r[3]~27_combout\,
	sclr => \top_module|rec_rst_r~q\,
	sload => VCC,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(3));

-- Location: LCCOMB_X3_Y50_N20
\top_module|audi_recorder|addr_r[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[4]~29_combout\ = (\top_module|audi_recorder|addr_r\(4) & (\top_module|audi_recorder|addr_r[3]~28\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(4) & (!\top_module|audi_recorder|addr_r[3]~28\ & VCC))
-- \top_module|audi_recorder|addr_r[4]~30\ = CARRY((\top_module|audi_recorder|addr_r\(4) & !\top_module|audi_recorder|addr_r[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(4),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[3]~28\,
	combout => \top_module|audi_recorder|addr_r[4]~29_combout\,
	cout => \top_module|audi_recorder|addr_r[4]~30\);

-- Location: FF_X4_Y50_N19
\top_module|audi_recorder|addr_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_recorder|addr_r[4]~29_combout\,
	sclr => \top_module|rec_rst_r~q\,
	sload => VCC,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(4));

-- Location: LCCOMB_X3_Y50_N22
\top_module|audi_recorder|addr_r[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[5]~31_combout\ = (\top_module|audi_recorder|addr_r\(5) & (!\top_module|audi_recorder|addr_r[4]~30\)) # (!\top_module|audi_recorder|addr_r\(5) & ((\top_module|audi_recorder|addr_r[4]~30\) # (GND)))
-- \top_module|audi_recorder|addr_r[5]~32\ = CARRY((!\top_module|audi_recorder|addr_r[4]~30\) # (!\top_module|audi_recorder|addr_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(5),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[4]~30\,
	combout => \top_module|audi_recorder|addr_r[5]~31_combout\,
	cout => \top_module|audi_recorder|addr_r[5]~32\);

-- Location: FF_X3_Y50_N23
\top_module|audi_recorder|addr_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[5]~31_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(5));

-- Location: LCCOMB_X3_Y50_N24
\top_module|audi_recorder|addr_r[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[6]~33_combout\ = (\top_module|audi_recorder|addr_r\(6) & (\top_module|audi_recorder|addr_r[5]~32\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(6) & (!\top_module|audi_recorder|addr_r[5]~32\ & VCC))
-- \top_module|audi_recorder|addr_r[6]~34\ = CARRY((\top_module|audi_recorder|addr_r\(6) & !\top_module|audi_recorder|addr_r[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(6),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[5]~32\,
	combout => \top_module|audi_recorder|addr_r[6]~33_combout\,
	cout => \top_module|audi_recorder|addr_r[6]~34\);

-- Location: FF_X3_Y50_N25
\top_module|audi_recorder|addr_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[6]~33_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(6));

-- Location: LCCOMB_X3_Y50_N26
\top_module|audi_recorder|addr_r[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[7]~35_combout\ = (\top_module|audi_recorder|addr_r\(7) & (!\top_module|audi_recorder|addr_r[6]~34\)) # (!\top_module|audi_recorder|addr_r\(7) & ((\top_module|audi_recorder|addr_r[6]~34\) # (GND)))
-- \top_module|audi_recorder|addr_r[7]~36\ = CARRY((!\top_module|audi_recorder|addr_r[6]~34\) # (!\top_module|audi_recorder|addr_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(7),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[6]~34\,
	combout => \top_module|audi_recorder|addr_r[7]~35_combout\,
	cout => \top_module|audi_recorder|addr_r[7]~36\);

-- Location: FF_X3_Y50_N27
\top_module|audi_recorder|addr_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[7]~35_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(7));

-- Location: LCCOMB_X3_Y50_N28
\top_module|audi_recorder|addr_r[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[8]~37_combout\ = (\top_module|audi_recorder|addr_r\(8) & (\top_module|audi_recorder|addr_r[7]~36\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(8) & (!\top_module|audi_recorder|addr_r[7]~36\ & VCC))
-- \top_module|audi_recorder|addr_r[8]~38\ = CARRY((\top_module|audi_recorder|addr_r\(8) & !\top_module|audi_recorder|addr_r[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(8),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[7]~36\,
	combout => \top_module|audi_recorder|addr_r[8]~37_combout\,
	cout => \top_module|audi_recorder|addr_r[8]~38\);

-- Location: FF_X3_Y50_N29
\top_module|audi_recorder|addr_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[8]~37_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(8));

-- Location: LCCOMB_X3_Y50_N30
\top_module|audi_recorder|addr_r[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[9]~39_combout\ = (\top_module|audi_recorder|addr_r\(9) & (!\top_module|audi_recorder|addr_r[8]~38\)) # (!\top_module|audi_recorder|addr_r\(9) & ((\top_module|audi_recorder|addr_r[8]~38\) # (GND)))
-- \top_module|audi_recorder|addr_r[9]~40\ = CARRY((!\top_module|audi_recorder|addr_r[8]~38\) # (!\top_module|audi_recorder|addr_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(9),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[8]~38\,
	combout => \top_module|audi_recorder|addr_r[9]~39_combout\,
	cout => \top_module|audi_recorder|addr_r[9]~40\);

-- Location: FF_X3_Y50_N31
\top_module|audi_recorder|addr_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[9]~39_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(9));

-- Location: LCCOMB_X3_Y49_N0
\top_module|audi_recorder|addr_r[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[10]~41_combout\ = (\top_module|audi_recorder|addr_r\(10) & (\top_module|audi_recorder|addr_r[9]~40\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(10) & (!\top_module|audi_recorder|addr_r[9]~40\ & VCC))
-- \top_module|audi_recorder|addr_r[10]~42\ = CARRY((\top_module|audi_recorder|addr_r\(10) & !\top_module|audi_recorder|addr_r[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(10),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[9]~40\,
	combout => \top_module|audi_recorder|addr_r[10]~41_combout\,
	cout => \top_module|audi_recorder|addr_r[10]~42\);

-- Location: FF_X3_Y49_N1
\top_module|audi_recorder|addr_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[10]~41_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(10));

-- Location: LCCOMB_X3_Y49_N2
\top_module|audi_recorder|addr_r[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[11]~43_combout\ = (\top_module|audi_recorder|addr_r\(11) & (!\top_module|audi_recorder|addr_r[10]~42\)) # (!\top_module|audi_recorder|addr_r\(11) & ((\top_module|audi_recorder|addr_r[10]~42\) # (GND)))
-- \top_module|audi_recorder|addr_r[11]~44\ = CARRY((!\top_module|audi_recorder|addr_r[10]~42\) # (!\top_module|audi_recorder|addr_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(11),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[10]~42\,
	combout => \top_module|audi_recorder|addr_r[11]~43_combout\,
	cout => \top_module|audi_recorder|addr_r[11]~44\);

-- Location: FF_X3_Y49_N3
\top_module|audi_recorder|addr_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[11]~43_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(11));

-- Location: LCCOMB_X2_Y52_N4
\top_module|audi_recorder|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal1~4_combout\ = (\top_module|audi_recorder|addr_r\(10) & (\top_module|audi_recorder|addr_r\(9) & (\top_module|audi_recorder|addr_r\(8) & \top_module|audi_recorder|addr_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(10),
	datab => \top_module|audi_recorder|addr_r\(9),
	datac => \top_module|audi_recorder|addr_r\(8),
	datad => \top_module|audi_recorder|addr_r\(11),
	combout => \top_module|audi_recorder|Equal1~4_combout\);

-- Location: LCCOMB_X3_Y49_N4
\top_module|audi_recorder|addr_r[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[12]~45_combout\ = (\top_module|audi_recorder|addr_r\(12) & (\top_module|audi_recorder|addr_r[11]~44\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(12) & (!\top_module|audi_recorder|addr_r[11]~44\ & VCC))
-- \top_module|audi_recorder|addr_r[12]~46\ = CARRY((\top_module|audi_recorder|addr_r\(12) & !\top_module|audi_recorder|addr_r[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(12),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[11]~44\,
	combout => \top_module|audi_recorder|addr_r[12]~45_combout\,
	cout => \top_module|audi_recorder|addr_r[12]~46\);

-- Location: FF_X5_Y49_N17
\top_module|audi_recorder|addr_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_recorder|addr_r[12]~45_combout\,
	sclr => \top_module|rec_rst_r~q\,
	sload => VCC,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(12));

-- Location: LCCOMB_X3_Y49_N6
\top_module|audi_recorder|addr_r[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[13]~47_combout\ = (\top_module|audi_recorder|addr_r\(13) & (!\top_module|audi_recorder|addr_r[12]~46\)) # (!\top_module|audi_recorder|addr_r\(13) & ((\top_module|audi_recorder|addr_r[12]~46\) # (GND)))
-- \top_module|audi_recorder|addr_r[13]~48\ = CARRY((!\top_module|audi_recorder|addr_r[12]~46\) # (!\top_module|audi_recorder|addr_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(13),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[12]~46\,
	combout => \top_module|audi_recorder|addr_r[13]~47_combout\,
	cout => \top_module|audi_recorder|addr_r[13]~48\);

-- Location: FF_X3_Y49_N7
\top_module|audi_recorder|addr_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[13]~47_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(13));

-- Location: LCCOMB_X3_Y49_N8
\top_module|audi_recorder|addr_r[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[14]~49_combout\ = (\top_module|audi_recorder|addr_r\(14) & (\top_module|audi_recorder|addr_r[13]~48\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(14) & (!\top_module|audi_recorder|addr_r[13]~48\ & VCC))
-- \top_module|audi_recorder|addr_r[14]~50\ = CARRY((\top_module|audi_recorder|addr_r\(14) & !\top_module|audi_recorder|addr_r[13]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(14),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[13]~48\,
	combout => \top_module|audi_recorder|addr_r[14]~49_combout\,
	cout => \top_module|audi_recorder|addr_r[14]~50\);

-- Location: FF_X3_Y49_N9
\top_module|audi_recorder|addr_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[14]~49_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(14));

-- Location: LCCOMB_X3_Y49_N10
\top_module|audi_recorder|addr_r[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[15]~51_combout\ = (\top_module|audi_recorder|addr_r\(15) & (!\top_module|audi_recorder|addr_r[14]~50\)) # (!\top_module|audi_recorder|addr_r\(15) & ((\top_module|audi_recorder|addr_r[14]~50\) # (GND)))
-- \top_module|audi_recorder|addr_r[15]~52\ = CARRY((!\top_module|audi_recorder|addr_r[14]~50\) # (!\top_module|audi_recorder|addr_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(15),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[14]~50\,
	combout => \top_module|audi_recorder|addr_r[15]~51_combout\,
	cout => \top_module|audi_recorder|addr_r[15]~52\);

-- Location: FF_X3_Y49_N11
\top_module|audi_recorder|addr_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[15]~51_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(15));

-- Location: LCCOMB_X3_Y49_N12
\top_module|audi_recorder|addr_r[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[16]~53_combout\ = (\top_module|audi_recorder|addr_r\(16) & (\top_module|audi_recorder|addr_r[15]~52\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(16) & (!\top_module|audi_recorder|addr_r[15]~52\ & VCC))
-- \top_module|audi_recorder|addr_r[16]~54\ = CARRY((\top_module|audi_recorder|addr_r\(16) & !\top_module|audi_recorder|addr_r[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(16),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[15]~52\,
	combout => \top_module|audi_recorder|addr_r[16]~53_combout\,
	cout => \top_module|audi_recorder|addr_r[16]~54\);

-- Location: FF_X3_Y49_N13
\top_module|audi_recorder|addr_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[16]~53_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(16));

-- Location: LCCOMB_X3_Y49_N14
\top_module|audi_recorder|addr_r[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[17]~55_combout\ = (\top_module|audi_recorder|addr_r\(17) & (!\top_module|audi_recorder|addr_r[16]~54\)) # (!\top_module|audi_recorder|addr_r\(17) & ((\top_module|audi_recorder|addr_r[16]~54\) # (GND)))
-- \top_module|audi_recorder|addr_r[17]~56\ = CARRY((!\top_module|audi_recorder|addr_r[16]~54\) # (!\top_module|audi_recorder|addr_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(17),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[16]~54\,
	combout => \top_module|audi_recorder|addr_r[17]~55_combout\,
	cout => \top_module|audi_recorder|addr_r[17]~56\);

-- Location: FF_X2_Y50_N17
\top_module|audi_recorder|addr_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_recorder|addr_r[17]~55_combout\,
	sclr => \top_module|rec_rst_r~q\,
	sload => VCC,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(17));

-- Location: LCCOMB_X3_Y49_N16
\top_module|audi_recorder|addr_r[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[18]~57_combout\ = (\top_module|audi_recorder|addr_r\(18) & (\top_module|audi_recorder|addr_r[17]~56\ $ (GND))) # (!\top_module|audi_recorder|addr_r\(18) & (!\top_module|audi_recorder|addr_r[17]~56\ & VCC))
-- \top_module|audi_recorder|addr_r[18]~58\ = CARRY((\top_module|audi_recorder|addr_r\(18) & !\top_module|audi_recorder|addr_r[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(18),
	datad => VCC,
	cin => \top_module|audi_recorder|addr_r[17]~56\,
	combout => \top_module|audi_recorder|addr_r[18]~57_combout\,
	cout => \top_module|audi_recorder|addr_r[18]~58\);

-- Location: FF_X3_Y49_N17
\top_module|audi_recorder|addr_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[18]~57_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(18));

-- Location: LCCOMB_X3_Y49_N18
\top_module|audi_recorder|addr_r[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|addr_r[19]~59_combout\ = \top_module|audi_recorder|addr_r\(19) $ (\top_module|audi_recorder|addr_r[18]~58\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(19),
	cin => \top_module|audi_recorder|addr_r[18]~58\,
	combout => \top_module|audi_recorder|addr_r[19]~59_combout\);

-- Location: FF_X3_Y49_N19
\top_module|audi_recorder|addr_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|addr_r[19]~59_combout\,
	sclr => \top_module|rec_rst_r~q\,
	ena => \top_module|audi_recorder|addr_r[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|addr_r\(19));

-- Location: LCCOMB_X2_Y53_N4
\top_module|audi_recorder|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal1~0_combout\ = (\top_module|audi_recorder|addr_r\(17) & (\top_module|audi_recorder|addr_r\(18) & (\top_module|audi_recorder|addr_r\(19) & \top_module|audi_recorder|addr_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(17),
	datab => \top_module|audi_recorder|addr_r\(18),
	datac => \top_module|audi_recorder|addr_r\(19),
	datad => \top_module|audi_recorder|addr_r\(16),
	combout => \top_module|audi_recorder|Equal1~0_combout\);

-- Location: LCCOMB_X4_Y50_N12
\top_module|audi_recorder|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal1~1_combout\ = (\top_module|audi_recorder|addr_r\(0) & (\top_module|audi_recorder|addr_r\(1) & (\top_module|audi_recorder|addr_r\(3) & \top_module|audi_recorder|addr_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(0),
	datab => \top_module|audi_recorder|addr_r\(1),
	datac => \top_module|audi_recorder|addr_r\(3),
	datad => \top_module|audi_recorder|addr_r\(2),
	combout => \top_module|audi_recorder|Equal1~1_combout\);

-- Location: LCCOMB_X4_Y53_N26
\top_module|audi_recorder|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal1~2_combout\ = (\top_module|audi_recorder|addr_r\(4) & \top_module|audi_recorder|addr_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(4),
	datac => \top_module|audi_recorder|addr_r\(5),
	combout => \top_module|audi_recorder|Equal1~2_combout\);

-- Location: LCCOMB_X2_Y53_N22
\top_module|audi_recorder|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal1~3_combout\ = (\top_module|audi_recorder|Equal1~1_combout\ & (\top_module|audi_recorder|addr_r\(6) & (\top_module|audi_recorder|addr_r\(7) & \top_module|audi_recorder|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Equal1~1_combout\,
	datab => \top_module|audi_recorder|addr_r\(6),
	datac => \top_module|audi_recorder|addr_r\(7),
	datad => \top_module|audi_recorder|Equal1~2_combout\,
	combout => \top_module|audi_recorder|Equal1~3_combout\);

-- Location: LCCOMB_X2_Y52_N26
\top_module|audi_recorder|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal1~5_combout\ = (\top_module|audi_recorder|addr_r\(13) & (\top_module|audi_recorder|addr_r\(14) & (\top_module|audi_recorder|addr_r\(12) & \top_module|audi_recorder|addr_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(13),
	datab => \top_module|audi_recorder|addr_r\(14),
	datac => \top_module|audi_recorder|addr_r\(12),
	datad => \top_module|audi_recorder|addr_r\(15),
	combout => \top_module|audi_recorder|Equal1~5_combout\);

-- Location: LCCOMB_X2_Y53_N0
\top_module|audi_recorder|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Equal1~6_combout\ = (\top_module|audi_recorder|Equal1~4_combout\ & (\top_module|audi_recorder|Equal1~0_combout\ & (\top_module|audi_recorder|Equal1~3_combout\ & \top_module|audi_recorder|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Equal1~4_combout\,
	datab => \top_module|audi_recorder|Equal1~0_combout\,
	datac => \top_module|audi_recorder|Equal1~3_combout\,
	datad => \top_module|audi_recorder|Equal1~5_combout\,
	combout => \top_module|audi_recorder|Equal1~6_combout\);

-- Location: LCCOMB_X4_Y49_N2
\top_module|audi_recorder|got_end_sig_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|got_end_sig_w~0_combout\ = (\top_module|audi_recorder|got_end_sig_r~q\) # ((\top_module|audi_recorder|state_r.GET_DATA~q\ & \top_module|rec_end_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.GET_DATA~q\,
	datac => \top_module|audi_recorder|got_end_sig_r~q\,
	datad => \top_module|rec_end_r~q\,
	combout => \top_module|audi_recorder|got_end_sig_w~0_combout\);

-- Location: FF_X4_Y49_N3
\top_module|audi_recorder|got_end_sig_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|got_end_sig_w~0_combout\,
	sclr => \top_module|rec_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|got_end_sig_r~q\);

-- Location: LCCOMB_X4_Y49_N30
\top_module|audi_recorder|last_r[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r[16]~2_combout\ = (!\top_module|audi_recorder|Equal1~6_combout\ & !\top_module|audi_recorder|got_end_sig_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|Equal1~6_combout\,
	datad => \top_module|audi_recorder|got_end_sig_r~q\,
	combout => \top_module|audi_recorder|last_r[16]~2_combout\);

-- Location: LCCOMB_X6_Y52_N24
\top_module|audi_recorder|state_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~14_combout\ = (!\top_module|rec_end_r~q\ & !\top_module|rec_pause_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|rec_end_r~q\,
	datad => \top_module|rec_pause_r~q\,
	combout => \top_module|audi_recorder|state_r~14_combout\);

-- Location: LCCOMB_X7_Y49_N26
\top_module|audi_recorder|state_r~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~29_combout\ = (!\top_module|audi_recorder|got_pause_sig_r~q\ & (\top_module|audi_recorder|state_r.SEND_DATA~q\ & (\top_module|audi_recorder|last_r[16]~2_combout\ & \top_module|audi_recorder|state_r~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|got_pause_sig_r~q\,
	datab => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datac => \top_module|audi_recorder|last_r[16]~2_combout\,
	datad => \top_module|audi_recorder|state_r~14_combout\,
	combout => \top_module|audi_recorder|state_r~29_combout\);

-- Location: LCCOMB_X11_Y49_N22
\top_module|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector16~0_combout\ = (\top_module|state_r.P_REC~q\ & (\deb3|neg_r~q\)) # (!\top_module|state_r.P_REC~q\ & (!\deb3|neg_r~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.P_REC~q\,
	datab => \deb3|neg_r~q\,
	datac => \SW[0]~input_o\,
	combout => \top_module|Selector16~0_combout\);

-- Location: LCCOMB_X7_Y49_N0
\top_module|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector16~1_combout\ = (\top_module|state_r.P_REC~q\ & (((\top_module|rec_start_r~q\) # (\top_module|Selector16~0_combout\)))) # (!\top_module|state_r.P_REC~q\ & ((\top_module|state_r.REC~q\ & ((\top_module|Selector16~0_combout\))) # 
-- (!\top_module|state_r.REC~q\ & (\top_module|rec_start_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.REC~q\,
	datab => \top_module|state_r.P_REC~q\,
	datac => \top_module|rec_start_r~q\,
	datad => \top_module|Selector16~0_combout\,
	combout => \top_module|Selector16~1_combout\);

-- Location: FF_X6_Y52_N19
\top_module|rec_start_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \top_module|Selector16~1_combout\,
	sclr => \deb0|neg_r~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_start_r~q\);

-- Location: LCCOMB_X6_Y49_N14
\top_module|audi_recorder|state_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~17_combout\ = (\top_module|audi_recorder|state_r.PAUSE~q\ & (\top_module|rec_end_r~q\ & ((!\top_module|audi_recorder|state_r.IDLE~q\) # (!\top_module|rec_start_r~q\)))) # (!\top_module|audi_recorder|state_r.PAUSE~q\ & 
-- (\top_module|rec_start_r~q\ & ((!\top_module|audi_recorder|state_r.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.PAUSE~q\,
	datab => \top_module|rec_start_r~q\,
	datac => \top_module|rec_end_r~q\,
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|state_r~17_combout\);

-- Location: IOIBUF_X0_Y69_N8
\AUD_ADCLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: LCCOMB_X7_Y49_N18
\top_module|audi_recorder|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Selector26~0_combout\ = (((\top_module|rec_pause_r~q\) # (\top_module|rec_end_r~q\)) # (!\AUD_ADCLRCK~input_o\)) # (!\top_module|audi_recorder|state_r.CON~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.CON~q\,
	datab => \AUD_ADCLRCK~input_o\,
	datac => \top_module|rec_pause_r~q\,
	datad => \top_module|rec_end_r~q\,
	combout => \top_module|audi_recorder|Selector26~0_combout\);

-- Location: LCCOMB_X7_Y49_N20
\top_module|audi_recorder|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Selector26~1_combout\ = (\top_module|audi_recorder|state_r.CON~q\ & (((\top_module|audi_recorder|sent_r~q\ & \top_module|audi_recorder|Selector26~0_combout\)))) # (!\top_module|audi_recorder|state_r.CON~q\ & 
-- ((\top_module|audi_recorder|state_r.SEND_DATA~q\) # ((\top_module|audi_recorder|sent_r~q\ & \top_module|audi_recorder|Selector26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.CON~q\,
	datab => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datac => \top_module|audi_recorder|sent_r~q\,
	datad => \top_module|audi_recorder|Selector26~0_combout\,
	combout => \top_module|audi_recorder|Selector26~1_combout\);

-- Location: FF_X7_Y49_N21
\top_module|audi_recorder|sent_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|Selector26~1_combout\,
	asdata => VCC,
	sload => \top_module|rec_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|sent_r~q\);

-- Location: LCCOMB_X7_Y49_N2
\top_module|audi_recorder|state_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~16_combout\ = (\top_module|audi_recorder|state_r.CON~q\ & (((!\top_module|audi_recorder|sent_r~q\ & !\AUD_ADCLRCK~input_o\)) # (!\top_module|audi_recorder|state_r~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.CON~q\,
	datab => \top_module|audi_recorder|sent_r~q\,
	datac => \AUD_ADCLRCK~input_o\,
	datad => \top_module|audi_recorder|state_r~14_combout\,
	combout => \top_module|audi_recorder|state_r~16_combout\);

-- Location: LCCOMB_X6_Y49_N20
\top_module|audi_recorder|state_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~18_combout\ = (\top_module|audi_recorder|state_r.SEND_DATA~q\) # ((\top_module|audi_recorder|state_r~17_combout\) # ((\top_module|audi_recorder|state_r~16_combout\) # (!\top_module|audi_recorder|state_r~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datab => \top_module|audi_recorder|state_r~17_combout\,
	datac => \top_module|audi_recorder|state_r~16_combout\,
	datad => \top_module|audi_recorder|state_r~13_combout\,
	combout => \top_module|audi_recorder|state_r~18_combout\);

-- Location: LCCOMB_X6_Y49_N24
\top_module|audi_recorder|state_r.IDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r.IDLE~0_combout\ = (\top_module|audi_recorder|state_r~18_combout\ & (!\top_module|rec_rst_r~q\)) # (!\top_module|audi_recorder|state_r~18_combout\ & ((\top_module|audi_recorder|state_r.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|state_r.IDLE~q\,
	datad => \top_module|audi_recorder|state_r~18_combout\,
	combout => \top_module|audi_recorder|state_r.IDLE~0_combout\);

-- Location: FF_X6_Y49_N25
\top_module|audi_recorder|state_r.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|state_r.IDLE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|state_r.IDLE~q\);

-- Location: LCCOMB_X7_Y49_N30
\top_module|audi_recorder|state_r~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~27_combout\ = (!\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|rec_start_r~q\ & !\top_module|audi_recorder|state_r~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|rec_start_r~q\,
	datad => \top_module|audi_recorder|state_r~16_combout\,
	combout => \top_module|audi_recorder|state_r~27_combout\);

-- Location: LCCOMB_X6_Y49_N8
\top_module|audi_recorder|state_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~20_combout\ = (\top_module|audi_recorder|state_r.GET_DATA~q\ & ((\top_module|audi_recorder|state_r.PAUSE~q\) # ((!\top_module|audi_recorder|Equal0~0_combout\ & !\top_module|audi_recorder|data_counter_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Equal0~0_combout\,
	datab => \top_module|audi_recorder|data_counter_r\(4),
	datac => \top_module|audi_recorder|state_r.GET_DATA~q\,
	datad => \top_module|audi_recorder|state_r.PAUSE~q\,
	combout => \top_module|audi_recorder|state_r~20_combout\);

-- Location: LCCOMB_X7_Y49_N8
\top_module|audi_recorder|state_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~21_combout\ = (\top_module|audi_recorder|state_r.PAUSE~q\ & (\top_module|rec_end_r~q\ & ((\top_module|audi_recorder|state_r~20_combout\) # (!\top_module|rec_start_r~q\)))) # (!\top_module|audi_recorder|state_r.PAUSE~q\ & 
-- (\top_module|audi_recorder|state_r~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r~20_combout\,
	datab => \top_module|audi_recorder|state_r.PAUSE~q\,
	datac => \top_module|rec_start_r~q\,
	datad => \top_module|rec_end_r~q\,
	combout => \top_module|audi_recorder|state_r~21_combout\);

-- Location: LCCOMB_X7_Y49_N6
\top_module|audi_recorder|state_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~22_combout\ = (\top_module|audi_recorder|state_r~21_combout\) # ((\top_module|audi_recorder|state_r~16_combout\) # ((\top_module|rec_start_r~q\ & !\top_module|audi_recorder|state_r.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_start_r~q\,
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|state_r~21_combout\,
	datad => \top_module|audi_recorder|state_r~16_combout\,
	combout => \top_module|audi_recorder|state_r~22_combout\);

-- Location: LCCOMB_X7_Y49_N12
\top_module|audi_recorder|state_r~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~28_combout\ = (!\top_module|audi_recorder|state_r.SEND_DATA~q\ & ((\top_module|audi_recorder|state_r~27_combout\) # ((\top_module|audi_recorder|state_r.CON~q\ & !\top_module|audi_recorder|state_r~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.CON~q\,
	datab => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datac => \top_module|audi_recorder|state_r~27_combout\,
	datad => \top_module|audi_recorder|state_r~22_combout\,
	combout => \top_module|audi_recorder|state_r~28_combout\);

-- Location: LCCOMB_X7_Y49_N22
\top_module|audi_recorder|state_r~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~30_combout\ = (\top_module|audi_recorder|state_r~12_combout\ & ((\top_module|audi_recorder|state_r~29_combout\) # ((\top_module|audi_recorder|state_r~28_combout\)))) # (!\top_module|audi_recorder|state_r~12_combout\ & 
-- (((!\top_module|rec_rst_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r~29_combout\,
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|state_r~12_combout\,
	datad => \top_module|audi_recorder|state_r~28_combout\,
	combout => \top_module|audi_recorder|state_r~30_combout\);

-- Location: FF_X7_Y49_N23
\top_module|audi_recorder|state_r.CON\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|state_r~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|state_r.CON~q\);

-- Location: LCCOMB_X7_Y49_N28
\top_module|audi_recorder|state_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~24_combout\ = (\top_module|audi_recorder|last_r[16]~2_combout\ & (\top_module|audi_recorder|state_r.SEND_DATA~q\ & ((\top_module|audi_recorder|got_pause_sig_r~q\) # (\top_module|rec_pause_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|last_r[16]~2_combout\,
	datab => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datac => \top_module|audi_recorder|got_pause_sig_r~q\,
	datad => \top_module|rec_pause_r~q\,
	combout => \top_module|audi_recorder|state_r~24_combout\);

-- Location: LCCOMB_X7_Y49_N14
\top_module|audi_recorder|state_r~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~25_combout\ = (\top_module|audi_recorder|state_r~24_combout\) # ((\top_module|rec_pause_r~q\ & (\top_module|audi_recorder|state_r.CON~q\ & !\top_module|audi_recorder|state_r.SEND_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_pause_r~q\,
	datab => \top_module|audi_recorder|state_r.CON~q\,
	datac => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datad => \top_module|audi_recorder|state_r~24_combout\,
	combout => \top_module|audi_recorder|state_r~25_combout\);

-- Location: LCCOMB_X6_Y49_N2
\top_module|audi_recorder|state_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~23_combout\ = (\top_module|audi_recorder|state_r.PAUSE~q\ & (!\top_module|audi_recorder|state_r.SEND_DATA~q\ & !\top_module|audi_recorder|state_r~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.PAUSE~q\,
	datac => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datad => \top_module|audi_recorder|state_r~22_combout\,
	combout => \top_module|audi_recorder|state_r~23_combout\);

-- Location: LCCOMB_X6_Y49_N26
\top_module|audi_recorder|state_r~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~26_combout\ = (\top_module|audi_recorder|state_r~12_combout\ & ((\top_module|audi_recorder|state_r~23_combout\) # ((!\top_module|rec_end_r~q\ & \top_module|audi_recorder|state_r~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r~12_combout\,
	datab => \top_module|rec_end_r~q\,
	datac => \top_module|audi_recorder|state_r~25_combout\,
	datad => \top_module|audi_recorder|state_r~23_combout\,
	combout => \top_module|audi_recorder|state_r~26_combout\);

-- Location: FF_X6_Y49_N27
\top_module|audi_recorder|state_r.PAUSE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|state_r~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|state_r.PAUSE~q\);

-- Location: LCCOMB_X6_Y49_N6
\top_module|audi_recorder|state_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~12_combout\ = (!\top_module|rec_rst_r~q\ & ((!\top_module|rec_start_r~q\) # (!\top_module|audi_recorder|state_r.PAUSE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.PAUSE~q\,
	datac => \top_module|rec_rst_r~q\,
	datad => \top_module|rec_start_r~q\,
	combout => \top_module|audi_recorder|state_r~12_combout\);

-- Location: LCCOMB_X6_Y49_N12
\top_module|audi_recorder|state_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~13_combout\ = (\top_module|audi_recorder|state_r~12_combout\ & (((\top_module|audi_recorder|data_counter_r\(4)) # (\top_module|audi_recorder|Equal0~0_combout\)) # (!\top_module|audi_recorder|state_r.GET_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.GET_DATA~q\,
	datab => \top_module|audi_recorder|data_counter_r\(4),
	datac => \top_module|audi_recorder|Equal0~0_combout\,
	datad => \top_module|audi_recorder|state_r~12_combout\,
	combout => \top_module|audi_recorder|state_r~13_combout\);

-- Location: LCCOMB_X7_Y49_N16
\top_module|audi_recorder|state_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~15_combout\ = (\top_module|audi_recorder|state_r.CON~q\ & (!\top_module|audi_recorder|sent_r~q\ & (!\AUD_ADCLRCK~input_o\ & \top_module|audi_recorder|state_r~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.CON~q\,
	datab => \top_module|audi_recorder|sent_r~q\,
	datac => \AUD_ADCLRCK~input_o\,
	datad => \top_module|audi_recorder|state_r~14_combout\,
	combout => \top_module|audi_recorder|state_r~15_combout\);

-- Location: LCCOMB_X6_Y49_N22
\top_module|audi_recorder|state_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|state_r~19_combout\ = (\top_module|audi_recorder|state_r~18_combout\ & (\top_module|audi_recorder|state_r~13_combout\ & (\top_module|audi_recorder|state_r~15_combout\))) # (!\top_module|audi_recorder|state_r~18_combout\ & 
-- (((\top_module|audi_recorder|state_r.GET_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r~13_combout\,
	datab => \top_module|audi_recorder|state_r~15_combout\,
	datac => \top_module|audi_recorder|state_r.GET_DATA~q\,
	datad => \top_module|audi_recorder|state_r~18_combout\,
	combout => \top_module|audi_recorder|state_r~19_combout\);

-- Location: FF_X6_Y49_N23
\top_module|audi_recorder|state_r.GET_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|state_r~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|state_r.GET_DATA~q\);

-- Location: LCCOMB_X5_Y49_N12
\top_module|audi_recorder|data_counter_r[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_counter_r[3]~1_combout\ = (\top_module|rec_rst_r~q\) # ((\top_module|audi_recorder|state_r.GET_DATA~q\ & !\top_module|audi_recorder|data_counter_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.GET_DATA~q\,
	datac => \top_module|audi_recorder|data_counter_r\(4),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_counter_r[3]~1_combout\);

-- Location: FF_X10_Y49_N29
\top_module|audi_recorder|data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~0_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(0));

-- Location: LCCOMB_X10_Y49_N0
\top_module|rec_sram_dq_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~0_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(0),
	combout => \top_module|rec_sram_dq_r~0_combout\);

-- Location: FF_X10_Y49_N1
\top_module|rec_sram_dq_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(0));

-- Location: LCCOMB_X10_Y49_N2
\top_module|audi_recorder|data_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~1_combout\ = (\top_module|audi_recorder|data_r\(0) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_r\(0),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~1_combout\);

-- Location: FF_X10_Y49_N3
\top_module|audi_recorder|data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~1_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(1));

-- Location: LCCOMB_X10_Y49_N26
\top_module|rec_sram_dq_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~1_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(1),
	combout => \top_module|rec_sram_dq_r~1_combout\);

-- Location: FF_X10_Y49_N27
\top_module|rec_sram_dq_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(1));

-- Location: LCCOMB_X10_Y49_N16
\top_module|audi_recorder|data_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~2_combout\ = (\top_module|audi_recorder|data_r\(1) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|data_r\(1),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~2_combout\);

-- Location: FF_X10_Y49_N17
\top_module|audi_recorder|data_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~2_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(2));

-- Location: LCCOMB_X10_Y49_N24
\top_module|rec_sram_dq_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~2_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(2),
	combout => \top_module|rec_sram_dq_r~2_combout\);

-- Location: FF_X10_Y49_N25
\top_module|rec_sram_dq_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(2));

-- Location: LCCOMB_X10_Y49_N10
\top_module|audi_recorder|data_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~3_combout\ = (\top_module|audi_recorder|data_r\(2) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_r\(2),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~3_combout\);

-- Location: FF_X10_Y49_N11
\top_module|audi_recorder|data_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~3_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(3));

-- Location: LCCOMB_X10_Y49_N22
\top_module|rec_sram_dq_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~3_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(3),
	combout => \top_module|rec_sram_dq_r~3_combout\);

-- Location: FF_X10_Y49_N23
\top_module|rec_sram_dq_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(3));

-- Location: LCCOMB_X10_Y49_N20
\top_module|audi_recorder|data_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~4_combout\ = (\top_module|audi_recorder|data_r\(3) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|data_r\(3),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~4_combout\);

-- Location: FF_X10_Y49_N21
\top_module|audi_recorder|data_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~4_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(4));

-- Location: LCCOMB_X10_Y49_N4
\top_module|rec_sram_dq_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~4_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(4),
	combout => \top_module|rec_sram_dq_r~4_combout\);

-- Location: FF_X10_Y49_N5
\top_module|rec_sram_dq_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(4));

-- Location: LCCOMB_X10_Y49_N18
\top_module|audi_recorder|data_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~5_combout\ = (\top_module|audi_recorder|data_r\(4) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_r\(4),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~5_combout\);

-- Location: FF_X10_Y49_N19
\top_module|audi_recorder|data_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~5_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(5));

-- Location: LCCOMB_X10_Y49_N14
\top_module|rec_sram_dq_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~5_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(5),
	combout => \top_module|rec_sram_dq_r~5_combout\);

-- Location: FF_X10_Y49_N15
\top_module|rec_sram_dq_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(5));

-- Location: LCCOMB_X10_Y49_N12
\top_module|audi_recorder|data_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~6_combout\ = (\top_module|audi_recorder|data_r\(5) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|data_r\(5),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~6_combout\);

-- Location: FF_X10_Y49_N13
\top_module|audi_recorder|data_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~6_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(6));

-- Location: LCCOMB_X10_Y49_N8
\top_module|rec_sram_dq_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~6_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(6),
	combout => \top_module|rec_sram_dq_r~6_combout\);

-- Location: FF_X10_Y49_N9
\top_module|rec_sram_dq_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(6));

-- Location: LCCOMB_X10_Y49_N6
\top_module|audi_recorder|data_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~7_combout\ = (\top_module|audi_recorder|data_r\(6) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|data_r\(6),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~7_combout\);

-- Location: FF_X10_Y49_N7
\top_module|audi_recorder|data_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~7_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(7));

-- Location: LCCOMB_X10_Y49_N30
\top_module|rec_sram_dq_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~7_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(7),
	combout => \top_module|rec_sram_dq_r~7_combout\);

-- Location: FF_X10_Y49_N31
\top_module|rec_sram_dq_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(7));

-- Location: LCCOMB_X2_Y49_N0
\top_module|audi_recorder|data_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~8_combout\ = (\top_module|audi_recorder|data_r\(7) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|data_r\(7),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~8_combout\);

-- Location: FF_X2_Y49_N1
\top_module|audi_recorder|data_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~8_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(8));

-- Location: LCCOMB_X2_Y49_N4
\top_module|rec_sram_dq_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~8_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(8),
	combout => \top_module|rec_sram_dq_r~8_combout\);

-- Location: FF_X2_Y49_N5
\top_module|rec_sram_dq_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(8));

-- Location: LCCOMB_X2_Y49_N2
\top_module|audi_recorder|data_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~9_combout\ = (\top_module|audi_recorder|data_r\(8) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|data_r\(8),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~9_combout\);

-- Location: FF_X2_Y49_N3
\top_module|audi_recorder|data_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~9_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(9));

-- Location: LCCOMB_X2_Y49_N14
\top_module|rec_sram_dq_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~9_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(9),
	combout => \top_module|rec_sram_dq_r~9_combout\);

-- Location: FF_X2_Y49_N15
\top_module|rec_sram_dq_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(9));

-- Location: LCCOMB_X2_Y49_N28
\top_module|audi_recorder|data_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~10_combout\ = (\top_module|audi_recorder|data_r\(9) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|data_r\(9),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~10_combout\);

-- Location: FF_X2_Y49_N29
\top_module|audi_recorder|data_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~10_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(10));

-- Location: LCCOMB_X2_Y49_N16
\top_module|rec_sram_dq_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~10_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(10),
	combout => \top_module|rec_sram_dq_r~10_combout\);

-- Location: FF_X2_Y49_N17
\top_module|rec_sram_dq_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(10));

-- Location: LCCOMB_X2_Y49_N10
\top_module|audi_recorder|data_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~11_combout\ = (\top_module|audi_recorder|data_r\(10) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|data_r\(10),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~11_combout\);

-- Location: FF_X2_Y49_N11
\top_module|audi_recorder|data_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~11_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(11));

-- Location: LCCOMB_X2_Y49_N30
\top_module|rec_sram_dq_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~11_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(11),
	combout => \top_module|rec_sram_dq_r~11_combout\);

-- Location: FF_X2_Y49_N31
\top_module|rec_sram_dq_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(11));

-- Location: LCCOMB_X2_Y49_N20
\top_module|audi_recorder|data_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~12_combout\ = (\top_module|audi_recorder|data_r\(11) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|data_r\(11),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~12_combout\);

-- Location: FF_X2_Y49_N21
\top_module|audi_recorder|data_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~12_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(12));

-- Location: LCCOMB_X2_Y49_N8
\top_module|rec_sram_dq_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~12_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(12),
	combout => \top_module|rec_sram_dq_r~12_combout\);

-- Location: FF_X2_Y49_N9
\top_module|rec_sram_dq_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(12));

-- Location: LCCOMB_X2_Y49_N18
\top_module|audi_recorder|data_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~13_combout\ = (\top_module|audi_recorder|data_r\(12) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|data_r\(12),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~13_combout\);

-- Location: FF_X2_Y49_N19
\top_module|audi_recorder|data_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~13_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(13));

-- Location: LCCOMB_X2_Y49_N22
\top_module|rec_sram_dq_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~13_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(13),
	combout => \top_module|rec_sram_dq_r~13_combout\);

-- Location: FF_X2_Y49_N23
\top_module|rec_sram_dq_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(13));

-- Location: LCCOMB_X2_Y49_N12
\top_module|audi_recorder|data_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~14_combout\ = (\top_module|audi_recorder|data_r\(13) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|data_r\(13),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~14_combout\);

-- Location: FF_X2_Y49_N13
\top_module|audi_recorder|data_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~14_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(14));

-- Location: LCCOMB_X2_Y49_N24
\top_module|rec_sram_dq_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~14_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(14),
	combout => \top_module|rec_sram_dq_r~14_combout\);

-- Location: FF_X2_Y49_N25
\top_module|rec_sram_dq_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(14));

-- Location: LCCOMB_X2_Y49_N6
\top_module|audi_recorder|data_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|data_r~15_combout\ = (\top_module|audi_recorder|data_r\(14) & !\top_module|rec_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|data_r\(14),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|data_r~15_combout\);

-- Location: FF_X2_Y49_N7
\top_module|audi_recorder|data_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|data_r~15_combout\,
	ena => \top_module|audi_recorder|data_counter_r[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|data_r\(15));

-- Location: LCCOMB_X2_Y49_N26
\top_module|rec_sram_dq_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_dq_r~15_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|data_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|data_r\(15),
	combout => \top_module|rec_sram_dq_r~15_combout\);

-- Location: FF_X2_Y49_N27
\top_module|rec_sram_dq_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_dq_r~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_dq_r\(15));

-- Location: IOIBUF_X0_Y66_N15
\AUD_DACLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: LCCOMB_X11_Y49_N16
\top_module|audi_state_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_state_r~0_combout\ = (\deb0|neg_r~q\) # ((!\top_module|state_r.REC~q\ & !\top_module|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.REC~q\,
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.IDLE~q\,
	combout => \top_module|audi_state_r~0_combout\);

-- Location: FF_X11_Y49_N17
\top_module|audi_state_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_state_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_state_r\(1));

-- Location: LCCOMB_X11_Y49_N30
\top_module|audi_state_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_state_r~1_combout\ = (\deb0|neg_r~q\) # ((!\top_module|state_r.PLAY~q\ & !\top_module|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|state_r.IDLE~q\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|audi_state_r~1_combout\);

-- Location: FF_X11_Y49_N31
\top_module|audi_state_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_state_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_state_r\(0));

-- Location: LCCOMB_X111_Y32_N0
\seven_alpha|o_seven_1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_alpha|o_seven_1[0]~0_combout\ = \top_module|audi_state_r\(1) $ (\top_module|audi_state_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_state_r\(1),
	datad => \top_module|audi_state_r\(0),
	combout => \seven_alpha|o_seven_1[0]~0_combout\);

-- Location: LCCOMB_X111_Y32_N30
\seven_alpha|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_alpha|Decoder0~0_combout\ = (\top_module|audi_state_r\(1) & !\top_module|audi_state_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_state_r\(1),
	datad => \top_module|audi_state_r\(0),
	combout => \seven_alpha|Decoder0~0_combout\);

-- Location: LCCOMB_X111_Y32_N24
\seven_alpha|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_alpha|Decoder0~1_combout\ = (!\top_module|audi_state_r\(1) & \top_module|audi_state_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_state_r\(1),
	datad => \top_module|audi_state_r\(0),
	combout => \seven_alpha|Decoder0~1_combout\);

-- Location: LCCOMB_X111_Y32_N2
\seven_alpha|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_alpha|Decoder0~2_combout\ = (\top_module|audi_state_r\(1)) # (\top_module|audi_state_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_state_r\(1),
	datad => \top_module|audi_state_r\(0),
	combout => \seven_alpha|Decoder0~2_combout\);

-- Location: LCCOMB_X111_Y32_N16
\seven_alpha|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_alpha|Decoder0~3_combout\ = (\top_module|audi_state_r\(1) & \top_module|audi_state_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_state_r\(1),
	datad => \top_module|audi_state_r\(0),
	combout => \seven_alpha|Decoder0~3_combout\);

-- Location: LCCOMB_X3_Y49_N26
\top_module|rec_sram_addr_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~19_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(19),
	combout => \top_module|rec_sram_addr_r~19_combout\);

-- Location: FF_X3_Y49_N27
\top_module|rec_sram_addr_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(19));

-- Location: LCCOMB_X9_Y49_N22
\top_module|audi_time_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_r~0_combout\ = (!\top_module|state_r.REC~q\ & ((\top_module|LessThan0~0_combout\) # ((!\SW[0]~input_o\ & !\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|LessThan0~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \top_module|state_r.REC~q\,
	datad => \SW[1]~input_o\,
	combout => \top_module|audi_time_r~0_combout\);

-- Location: LCCOMB_X6_Y50_N18
\top_module|audi_time_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_r~4_combout\ = (\top_module|audi_time_r~0_combout\) # ((\top_module|rec_sram_addr_r\(19) & \top_module|state_r.REC~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(19),
	datab => \top_module|audi_time_r~0_combout\,
	datad => \top_module|state_r.REC~q\,
	combout => \top_module|audi_time_r~4_combout\);

-- Location: LCCOMB_X9_Y49_N4
\top_module|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector14~0_combout\ = (\top_module|LessThan0~0_combout\ & (!\SW[0]~input_o\ & (\top_module|state_r.IDLE~q\ & \SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|LessThan0~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \top_module|state_r.IDLE~q\,
	datad => \SW[1]~input_o\,
	combout => \top_module|Selector14~0_combout\);

-- Location: LCCOMB_X5_Y52_N20
\top_module|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector14~1_combout\ = (\top_module|Selector14~0_combout\) # ((\top_module|play_rst_r~q\ & ((\top_module|state_r.IDLE~q\) # (!\top_module|state_r.PLAY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.IDLE~q\,
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|Selector14~0_combout\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|Selector14~1_combout\);

-- Location: LCCOMB_X5_Y52_N0
\top_module|play_rst_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_rst_r~feeder_combout\ = \top_module|Selector14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|Selector14~1_combout\,
	combout => \top_module|play_rst_r~feeder_combout\);

-- Location: FF_X5_Y52_N1
\top_module|play_rst_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_rst_r~feeder_combout\,
	sclr => \deb0|neg_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_rst_r~q\);

-- Location: LCCOMB_X30_Y42_N0
\top_module|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add2~2_cout\ = CARRY(\top_module|audi_speed_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_speed_r\(0),
	datad => VCC,
	cout => \top_module|Add2~2_cout\);

-- Location: LCCOMB_X30_Y42_N2
\top_module|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add2~3_combout\ = (\top_module|audi_speed_r\(1) & ((\top_module|Add2~0_combout\ & (\top_module|Add2~2_cout\ & VCC)) # (!\top_module|Add2~0_combout\ & (!\top_module|Add2~2_cout\)))) # (!\top_module|audi_speed_r\(1) & 
-- ((\top_module|Add2~0_combout\ & (!\top_module|Add2~2_cout\)) # (!\top_module|Add2~0_combout\ & ((\top_module|Add2~2_cout\) # (GND)))))
-- \top_module|Add2~4\ = CARRY((\top_module|audi_speed_r\(1) & (!\top_module|Add2~0_combout\ & !\top_module|Add2~2_cout\)) # (!\top_module|audi_speed_r\(1) & ((!\top_module|Add2~2_cout\) # (!\top_module|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(1),
	datab => \top_module|Add2~0_combout\,
	datad => VCC,
	cin => \top_module|Add2~2_cout\,
	combout => \top_module|Add2~3_combout\,
	cout => \top_module|Add2~4\);

-- Location: LCCOMB_X30_Y42_N4
\top_module|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add2~6_combout\ = ((\top_module|audi_speed_r\(2) $ (\top_module|Add2~0_combout\ $ (!\top_module|Add2~4\)))) # (GND)
-- \top_module|Add2~7\ = CARRY((\top_module|audi_speed_r\(2) & ((\top_module|Add2~0_combout\) # (!\top_module|Add2~4\))) # (!\top_module|audi_speed_r\(2) & (\top_module|Add2~0_combout\ & !\top_module|Add2~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(2),
	datab => \top_module|Add2~0_combout\,
	datad => VCC,
	cin => \top_module|Add2~4\,
	combout => \top_module|Add2~6_combout\,
	cout => \top_module|Add2~7\);

-- Location: LCCOMB_X30_Y42_N8
\top_module|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add2~8_combout\ = (!\deb0|neg_r~q\ & (\top_module|Add2~6_combout\ & \top_module|audi_speed_r[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datac => \top_module|Add2~6_combout\,
	datad => \top_module|audi_speed_r[0]~1_combout\,
	combout => \top_module|Add2~8_combout\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X30_Y42_N22
\deb2|counter_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|counter_w[1]~1_combout\ = (\deb2|counter_r\(0) & ((\deb2|counter_r\(1)) # (\deb2|o_debounced_r~q\ $ (!\KEY[2]~input_o\)))) # (!\deb2|counter_r\(0) & ((\deb2|o_debounced_r~q\ $ (!\KEY[2]~input_o\)) # (!\deb2|counter_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|counter_r\(0),
	datab => \deb2|o_debounced_r~q\,
	datac => \deb2|counter_r\(1),
	datad => \KEY[2]~input_o\,
	combout => \deb2|counter_w[1]~1_combout\);

-- Location: FF_X30_Y42_N23
\deb2|counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|counter_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|counter_r\(1));

-- Location: LCCOMB_X30_Y42_N10
\deb2|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|always0~0_combout\ = \deb2|o_debounced_r~q\ $ (\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|o_debounced_r~q\,
	datad => \KEY[2]~input_o\,
	combout => \deb2|always0~0_combout\);

-- Location: LCCOMB_X30_Y42_N20
\deb2|counter_w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|counter_w[2]~0_combout\ = (\deb2|counter_r\(2) $ (((!\deb2|counter_r\(1) & !\deb2|counter_r\(0))))) # (!\deb2|always0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|counter_r\(1),
	datab => \deb2|always0~0_combout\,
	datac => \deb2|counter_r\(2),
	datad => \deb2|counter_r\(0),
	combout => \deb2|counter_w[2]~0_combout\);

-- Location: FF_X30_Y42_N21
\deb2|counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|counter_w[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|counter_r\(2));

-- Location: LCCOMB_X30_Y42_N18
\deb2|o_debounced_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|o_debounced_w~0_combout\ = \deb2|o_debounced_r~q\ $ (((!\deb2|counter_r\(1) & (!\deb2|counter_r\(2) & !\deb2|counter_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|counter_r\(1),
	datab => \deb2|counter_r\(2),
	datac => \deb2|o_debounced_r~q\,
	datad => \deb2|counter_r\(0),
	combout => \deb2|o_debounced_w~0_combout\);

-- Location: FF_X30_Y42_N19
\deb2|o_debounced_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|o_debounced_w~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|o_debounced_r~q\);

-- Location: LCCOMB_X30_Y42_N12
\deb2|counter_w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|counter_w[0]~2_combout\ = (\deb2|o_debounced_r~q\ $ (!\KEY[2]~input_o\)) # (!\deb2|counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|o_debounced_r~q\,
	datac => \deb2|counter_r\(0),
	datad => \KEY[2]~input_o\,
	combout => \deb2|counter_w[0]~2_combout\);

-- Location: FF_X30_Y42_N13
\deb2|counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|counter_w[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|counter_r\(0));

-- Location: LCCOMB_X30_Y42_N16
\deb2|neg_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|neg_w~combout\ = (!\deb2|counter_r\(0) & (!\deb2|counter_r\(2) & (!\deb2|counter_r\(1) & \deb2|o_debounced_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|counter_r\(0),
	datab => \deb2|counter_r\(2),
	datac => \deb2|counter_r\(1),
	datad => \deb2|o_debounced_r~q\,
	combout => \deb2|neg_w~combout\);

-- Location: FF_X30_Y42_N17
\deb2|neg_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|neg_w~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|neg_r~q\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X56_Y45_N10
\deb1|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|always0~0_combout\ = \KEY[1]~input_o\ $ (\deb1|o_debounced_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	datad => \deb1|o_debounced_r~q\,
	combout => \deb1|always0~0_combout\);

-- Location: LCCOMB_X56_Y45_N12
\deb1|counter_w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|counter_w[2]~0_combout\ = (\deb1|counter_r\(2) $ (((!\deb1|counter_r\(0) & !\deb1|counter_r\(1))))) # (!\deb1|always0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|always0~0_combout\,
	datab => \deb1|counter_r\(0),
	datac => \deb1|counter_r\(2),
	datad => \deb1|counter_r\(1),
	combout => \deb1|counter_w[2]~0_combout\);

-- Location: FF_X56_Y45_N13
\deb1|counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|counter_w[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|counter_r\(2));

-- Location: LCCOMB_X56_Y45_N18
\deb1|o_debounced_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|o_debounced_w~0_combout\ = \deb1|o_debounced_r~q\ $ (((!\deb1|counter_r\(1) & (!\deb1|counter_r\(0) & !\deb1|counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|counter_r\(1),
	datab => \deb1|counter_r\(0),
	datac => \deb1|o_debounced_r~q\,
	datad => \deb1|counter_r\(2),
	combout => \deb1|o_debounced_w~0_combout\);

-- Location: FF_X56_Y45_N19
\deb1|o_debounced_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|o_debounced_w~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|o_debounced_r~q\);

-- Location: LCCOMB_X56_Y45_N4
\deb1|counter_w[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|counter_w[0]~2_combout\ = (\KEY[1]~input_o\ $ (!\deb1|o_debounced_r~q\)) # (!\deb1|counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datac => \deb1|counter_r\(0),
	datad => \deb1|o_debounced_r~q\,
	combout => \deb1|counter_w[0]~2_combout\);

-- Location: FF_X56_Y45_N5
\deb1|counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|counter_w[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|counter_r\(0));

-- Location: LCCOMB_X56_Y45_N6
\deb1|counter_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|counter_w[1]~1_combout\ = (\KEY[1]~input_o\ & ((\deb1|o_debounced_r~q\) # (\deb1|counter_r\(0) $ (!\deb1|counter_r\(1))))) # (!\KEY[1]~input_o\ & ((\deb1|counter_r\(0) $ (!\deb1|counter_r\(1))) # (!\deb1|o_debounced_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \deb1|counter_r\(0),
	datac => \deb1|counter_r\(1),
	datad => \deb1|o_debounced_r~q\,
	combout => \deb1|counter_w[1]~1_combout\);

-- Location: FF_X56_Y45_N7
\deb1|counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|counter_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|counter_r\(1));

-- Location: LCCOMB_X56_Y45_N28
\deb1|neg_w\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|neg_w~combout\ = (!\deb1|counter_r\(1) & (\deb1|o_debounced_r~q\ & (!\deb1|counter_r\(0) & !\deb1|counter_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|counter_r\(1),
	datab => \deb1|o_debounced_r~q\,
	datac => \deb1|counter_r\(0),
	datad => \deb1|counter_r\(2),
	combout => \deb1|neg_w~combout\);

-- Location: FF_X56_Y45_N29
\deb1|neg_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|neg_w~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|neg_r~q\);

-- Location: LCCOMB_X30_Y42_N30
\top_module|audi_speed_r[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r[0]~3_combout\ = (\top_module|state_r.P_PLAY~q\ & ((\deb2|neg_r~q\) # ((\deb1|neg_r~q\)))) # (!\top_module|state_r.P_PLAY~q\ & (\top_module|state_r.PLAY~q\ & ((\deb2|neg_r~q\) # (\deb1|neg_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.P_PLAY~q\,
	datab => \deb2|neg_r~q\,
	datac => \top_module|state_r.PLAY~q\,
	datad => \deb1|neg_r~q\,
	combout => \top_module|audi_speed_r[0]~3_combout\);

-- Location: LCCOMB_X30_Y42_N6
\top_module|Add2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add2~9_combout\ = \top_module|Add2~0_combout\ $ (\top_module|Add2~7\ $ (\top_module|audi_speed_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|Add2~0_combout\,
	datad => \top_module|audi_speed_r\(3),
	cin => \top_module|Add2~7\,
	combout => \top_module|Add2~9_combout\);

-- Location: LCCOMB_X30_Y42_N14
\top_module|audi_speed_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r~7_combout\ = (!\deb0|neg_r~q\ & ((\top_module|audi_speed_r[0]~1_combout\ & (\top_module|Add2~9_combout\)) # (!\top_module|audi_speed_r[0]~1_combout\ & ((!\deb1|neg_r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|Add2~9_combout\,
	datab => \top_module|audi_speed_r[0]~1_combout\,
	datac => \deb0|neg_r~q\,
	datad => \deb1|neg_r~q\,
	combout => \top_module|audi_speed_r~7_combout\);

-- Location: FF_X30_Y42_N15
\top_module|audi_speed_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_speed_r~7_combout\,
	ena => \top_module|audi_speed_r[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_speed_r\(3));

-- Location: LCCOMB_X54_Y34_N12
\top_module|audi_speed_r[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r[0]~4_combout\ = (\top_module|audi_speed_r\(3) & (((\top_module|audi_speed_r\(2) & \top_module|audi_speed_r\(1))) # (!\top_module|audi_speed_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \top_module|audi_speed_r[0]~4_combout\);

-- Location: LCCOMB_X54_Y34_N18
\top_module|audi_speed_r[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r[0]~5_combout\ = (\top_module|audi_speed_r\(0) & (\top_module|audi_speed_r[0]~4_combout\ & ((!\deb1|neg_r~q\)))) # (!\top_module|audi_speed_r\(0) & (\top_module|audi_speed_r[0]~0_combout\ & ((\deb1|neg_r~q\) # 
-- (!\top_module|audi_speed_r[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r[0]~4_combout\,
	datab => \top_module|audi_speed_r[0]~0_combout\,
	datac => \top_module|audi_speed_r\(0),
	datad => \deb1|neg_r~q\,
	combout => \top_module|audi_speed_r[0]~5_combout\);

-- Location: LCCOMB_X30_Y42_N28
\top_module|audi_speed_r[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r[0]~6_combout\ = (\deb0|neg_r~q\) # ((\top_module|audi_speed_r[0]~3_combout\ & !\top_module|audi_speed_r[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r[0]~3_combout\,
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_speed_r[0]~5_combout\,
	combout => \top_module|audi_speed_r[0]~6_combout\);

-- Location: FF_X30_Y42_N9
\top_module|audi_speed_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|Add2~8_combout\,
	ena => \top_module|audi_speed_r[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_speed_r\(2));

-- Location: LCCOMB_X54_Y34_N24
\top_module|audi_speed_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r[0]~0_combout\ = (!\top_module|audi_speed_r\(2) & !\top_module|audi_speed_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_speed_r\(2),
	datad => \top_module|audi_speed_r\(1),
	combout => \top_module|audi_speed_r[0]~0_combout\);

-- Location: LCCOMB_X54_Y34_N30
\top_module|audi_speed_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r[0]~1_combout\ = ((\top_module|audi_speed_r\(3) $ (\deb1|neg_r~q\)) # (!\top_module|audi_speed_r[0]~0_combout\)) # (!\top_module|audi_speed_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(0),
	datab => \top_module|audi_speed_r[0]~0_combout\,
	datac => \top_module|audi_speed_r\(3),
	datad => \deb1|neg_r~q\,
	combout => \top_module|audi_speed_r[0]~1_combout\);

-- Location: LCCOMB_X30_Y42_N24
\top_module|audi_speed_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_speed_r~2_combout\ = (\deb0|neg_r~q\) # ((!\top_module|audi_speed_r[0]~1_combout\) # (!\top_module|audi_speed_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r[0]~1_combout\,
	combout => \top_module|audi_speed_r~2_combout\);

-- Location: FF_X30_Y42_N25
\top_module|audi_speed_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_speed_r~2_combout\,
	ena => \top_module|audi_speed_r[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_speed_r\(0));

-- Location: LCCOMB_X54_Y34_N20
\top_module|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add2~0_combout\ = (\top_module|audi_speed_r[0]~0_combout\ & ((\top_module|audi_speed_r\(0) & (\top_module|audi_speed_r\(3) & \deb1|neg_r~q\)) # (!\top_module|audi_speed_r\(0) & ((\top_module|audi_speed_r\(3)) # (\deb1|neg_r~q\))))) # 
-- (!\top_module|audi_speed_r[0]~0_combout\ & ((\top_module|audi_speed_r\(3) $ (!\deb1|neg_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(0),
	datab => \top_module|audi_speed_r[0]~0_combout\,
	datac => \top_module|audi_speed_r\(3),
	datad => \deb1|neg_r~q\,
	combout => \top_module|Add2~0_combout\);

-- Location: LCCOMB_X30_Y42_N26
\top_module|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Add2~5_combout\ = (\top_module|Add2~3_combout\ & (!\deb0|neg_r~q\ & \top_module|audi_speed_r[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|Add2~3_combout\,
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_speed_r[0]~1_combout\,
	combout => \top_module|Add2~5_combout\);

-- Location: FF_X30_Y42_N27
\top_module|audi_speed_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|Add2~5_combout\,
	ena => \top_module|audi_speed_r[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_speed_r\(1));

-- Location: LCCOMB_X5_Y52_N30
\top_module|audi_player|cur_speed_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r~7_combout\ = (!\top_module|play_rst_r~q\ & \top_module|audi_speed_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|play_rst_r~q\,
	datad => \top_module|audi_speed_r\(1),
	combout => \top_module|audi_player|cur_speed_r~7_combout\);

-- Location: LCCOMB_X5_Y50_N18
\top_module|audi_player|addr_r[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[19]~60_combout\ = (\top_module|audi_player|addr_r\(19) & (!\top_module|audi_player|addr_r[18]~59\)) # (!\top_module|audi_player|addr_r\(19) & ((\top_module|audi_player|addr_r[18]~59\) # (GND)))
-- \top_module|audi_player|addr_r[19]~61\ = CARRY((!\top_module|audi_player|addr_r[18]~59\) # (!\top_module|audi_player|addr_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(19),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[18]~59\,
	combout => \top_module|audi_player|addr_r[19]~60_combout\,
	cout => \top_module|audi_player|addr_r[19]~61\);

-- Location: LCCOMB_X5_Y50_N20
\top_module|audi_player|addr_r[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[20]~62_combout\ = \top_module|audi_player|addr_r\(20) $ (!\top_module|audi_player|addr_r[19]~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(20),
	cin => \top_module|audi_player|addr_r[19]~61\,
	combout => \top_module|audi_player|addr_r[20]~62_combout\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: LCCOMB_X4_Y54_N24
\top_module|audi_player|addr_r[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[1]~21_combout\ = (!\SW[16]~input_o\ & \top_module|audi_player|state_r.END~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[16]~input_o\,
	datad => \top_module|audi_player|state_r.END~q\,
	combout => \top_module|audi_player|addr_r[1]~21_combout\);

-- Location: LCCOMB_X9_Y49_N14
\top_module|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector18~0_combout\ = (\deb3|neg_r~q\ & (\top_module|state_r.P_PLAY~q\)) # (!\deb3|neg_r~q\ & (!\top_module|state_r.P_PLAY~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|neg_r~q\,
	datac => \top_module|state_r.P_PLAY~q\,
	datad => \SW[1]~input_o\,
	combout => \top_module|Selector18~0_combout\);

-- Location: LCCOMB_X5_Y52_N6
\top_module|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector18~1_combout\ = (\top_module|state_r.P_PLAY~q\ & ((\top_module|Selector18~0_combout\) # ((\top_module|play_start_r~q\)))) # (!\top_module|state_r.P_PLAY~q\ & ((\top_module|state_r.PLAY~q\ & (\top_module|Selector18~0_combout\)) # 
-- (!\top_module|state_r.PLAY~q\ & ((\top_module|play_start_r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|Selector18~0_combout\,
	datab => \top_module|state_r.P_PLAY~q\,
	datac => \top_module|play_start_r~q\,
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|Selector18~1_combout\);

-- Location: FF_X5_Y52_N7
\top_module|play_start_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|Selector18~1_combout\,
	sclr => \deb0|neg_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_start_r~q\);

-- Location: LCCOMB_X2_Y58_N26
\top_module|audi_player|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add5~6_combout\ = (\top_module|audi_player|data_counter_r\(3) & (!\top_module|audi_player|Add5~5\)) # (!\top_module|audi_player|data_counter_r\(3) & ((\top_module|audi_player|Add5~5\) # (GND)))
-- \top_module|audi_player|Add5~7\ = CARRY((!\top_module|audi_player|Add5~5\) # (!\top_module|audi_player|data_counter_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|data_counter_r\(3),
	datad => VCC,
	cin => \top_module|audi_player|Add5~5\,
	combout => \top_module|audi_player|Add5~6_combout\,
	cout => \top_module|audi_player|Add5~7\);

-- Location: LCCOMB_X2_Y58_N28
\top_module|audi_player|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add5~8_combout\ = \top_module|audi_player|Add5~7\ $ (!\top_module|audi_player|data_counter_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \top_module|audi_player|data_counter_r\(4),
	cin => \top_module|audi_player|Add5~7\,
	combout => \top_module|audi_player|Add5~8_combout\);

-- Location: LCCOMB_X1_Y54_N16
\top_module|audi_player|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|WideOr5~0_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\) # (\top_module|audi_player|state_r.SEND_FAST~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|state_r.SEND_FAST~q\,
	combout => \top_module|audi_player|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y58_N28
\top_module|audi_player|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector70~0_combout\ = (\top_module|audi_player|data_counter_r\(4)) # ((\top_module|audi_player|Equal2~0_combout\ & (\top_module|audi_player|Add5~8_combout\ & \top_module|audi_player|WideOr5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|Add5~8_combout\,
	datac => \top_module|audi_player|data_counter_r\(4),
	datad => \top_module|audi_player|WideOr5~0_combout\,
	combout => \top_module|audi_player|Selector70~0_combout\);

-- Location: FF_X1_Y58_N29
\top_module|audi_player|data_counter_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector70~0_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_counter_r\(4));

-- Location: LCCOMB_X2_Y58_N20
\top_module|audi_player|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add5~0_combout\ = \top_module|audi_player|data_counter_r\(0) $ (VCC)
-- \top_module|audi_player|Add5~1\ = CARRY(\top_module|audi_player|data_counter_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|data_counter_r\(0),
	datad => VCC,
	combout => \top_module|audi_player|Add5~0_combout\,
	cout => \top_module|audi_player|Add5~1\);

-- Location: LCCOMB_X1_Y58_N24
\top_module|audi_player|data_counter_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_counter_r~4_combout\ = (\top_module|audi_player|Add5~0_combout\ & (!\top_module|play_rst_r~q\ & ((\top_module|audi_player|Equal2~0_combout\) # (\top_module|audi_player|data_counter_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|data_counter_r\(4),
	datac => \top_module|audi_player|Add5~0_combout\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|data_counter_r~4_combout\);

-- Location: LCCOMB_X1_Y58_N2
\top_module|audi_player|data_counter_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_counter_r[0]~1_combout\ = (\top_module|play_rst_r~q\) # ((!\top_module|audi_player|data_counter_r\(4) & ((\top_module|audi_player|state_r.SEND_FAST~q\) # (\top_module|audi_player|state_r.SEND_SLOW~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_FAST~q\,
	datab => \top_module|audi_player|data_counter_r\(4),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|data_counter_r[0]~1_combout\);

-- Location: FF_X1_Y58_N25
\top_module|audi_player|data_counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_counter_r~4_combout\,
	ena => \top_module|audi_player|data_counter_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_counter_r\(0));

-- Location: LCCOMB_X2_Y58_N22
\top_module|audi_player|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add5~2_combout\ = (\top_module|audi_player|data_counter_r\(1) & (!\top_module|audi_player|Add5~1\)) # (!\top_module|audi_player|data_counter_r\(1) & ((\top_module|audi_player|Add5~1\) # (GND)))
-- \top_module|audi_player|Add5~3\ = CARRY((!\top_module|audi_player|Add5~1\) # (!\top_module|audi_player|data_counter_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|data_counter_r\(1),
	datad => VCC,
	cin => \top_module|audi_player|Add5~1\,
	combout => \top_module|audi_player|Add5~2_combout\,
	cout => \top_module|audi_player|Add5~3\);

-- Location: LCCOMB_X1_Y58_N18
\top_module|audi_player|data_counter_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_counter_r~3_combout\ = (\top_module|audi_player|Add5~2_combout\ & (!\top_module|play_rst_r~q\ & ((\top_module|audi_player|Equal2~0_combout\) # (\top_module|audi_player|data_counter_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|data_counter_r\(4),
	datac => \top_module|audi_player|Add5~2_combout\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|data_counter_r~3_combout\);

-- Location: FF_X1_Y58_N19
\top_module|audi_player|data_counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_counter_r~3_combout\,
	ena => \top_module|audi_player|data_counter_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_counter_r\(1));

-- Location: LCCOMB_X2_Y58_N24
\top_module|audi_player|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add5~4_combout\ = (\top_module|audi_player|data_counter_r\(2) & (\top_module|audi_player|Add5~3\ $ (GND))) # (!\top_module|audi_player|data_counter_r\(2) & (!\top_module|audi_player|Add5~3\ & VCC))
-- \top_module|audi_player|Add5~5\ = CARRY((\top_module|audi_player|data_counter_r\(2) & !\top_module|audi_player|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_counter_r\(2),
	datad => VCC,
	cin => \top_module|audi_player|Add5~3\,
	combout => \top_module|audi_player|Add5~4_combout\,
	cout => \top_module|audi_player|Add5~5\);

-- Location: LCCOMB_X1_Y58_N16
\top_module|audi_player|data_counter_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_counter_r~2_combout\ = (\top_module|audi_player|Add5~4_combout\ & (!\top_module|play_rst_r~q\ & ((\top_module|audi_player|Equal2~0_combout\) # (\top_module|audi_player|data_counter_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|data_counter_r\(4),
	datac => \top_module|audi_player|Add5~4_combout\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|data_counter_r~2_combout\);

-- Location: FF_X1_Y58_N17
\top_module|audi_player|data_counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_counter_r~2_combout\,
	ena => \top_module|audi_player|data_counter_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_counter_r\(2));

-- Location: LCCOMB_X1_Y58_N6
\top_module|audi_player|data_counter_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_counter_r~0_combout\ = (\top_module|audi_player|Add5~6_combout\ & (!\top_module|play_rst_r~q\ & ((\top_module|audi_player|Equal2~0_combout\) # (\top_module|audi_player|data_counter_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|Add5~6_combout\,
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|audi_player|data_counter_r\(4),
	combout => \top_module|audi_player|data_counter_r~0_combout\);

-- Location: FF_X1_Y58_N7
\top_module|audi_player|data_counter_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_counter_r~0_combout\,
	ena => \top_module|audi_player|data_counter_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_counter_r\(3));

-- Location: LCCOMB_X1_Y58_N10
\top_module|audi_player|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal2~0_combout\ = (((!\top_module|audi_player|data_counter_r\(1)) # (!\top_module|audi_player|data_counter_r\(2))) # (!\top_module|audi_player|data_counter_r\(0))) # (!\top_module|audi_player|data_counter_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_counter_r\(3),
	datab => \top_module|audi_player|data_counter_r\(0),
	datac => \top_module|audi_player|data_counter_r\(2),
	datad => \top_module|audi_player|data_counter_r\(1),
	combout => \top_module|audi_player|Equal2~0_combout\);

-- Location: LCCOMB_X1_Y58_N22
\top_module|audi_player|slow_counter_w~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|slow_counter_w~2_combout\ = (\top_module|audi_player|Equal2~0_combout\) # ((\top_module|audi_player|data_counter_r\(4)) # (\top_module|audi_player|Equal1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|data_counter_r\(4),
	datad => \top_module|audi_player|Equal1~3_combout\,
	combout => \top_module|audi_player|slow_counter_w~2_combout\);

-- Location: LCCOMB_X1_Y58_N30
\top_module|audi_player|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector14~0_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|slow_counter_w~2_combout\ $ ((!\top_module|audi_player|slow_counter_r\(0))))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & 
-- (((\top_module|audi_player|slow_counter_r\(0) & !\top_module|audi_player|state_r.GET_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_w~2_combout\,
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|slow_counter_r\(0),
	datad => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|Selector14~0_combout\);

-- Location: FF_X1_Y58_N31
\top_module|audi_player|slow_counter_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector14~0_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|slow_counter_r\(0));

-- Location: LCCOMB_X1_Y54_N22
\top_module|audi_player|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal2~1_combout\ = (\top_module|audi_player|data_counter_r\(4)) # (\top_module|audi_player|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_counter_r\(4),
	datac => \top_module|audi_player|Equal2~0_combout\,
	combout => \top_module|audi_player|Equal2~1_combout\);

-- Location: LCCOMB_X3_Y54_N6
\top_module|audi_player|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector12~0_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Equal2~1_combout\) # ((\top_module|audi_player|Equal1~3_combout\)))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & 
-- (((!\top_module|audi_player|state_r.GET_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~1_combout\,
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|Equal1~3_combout\,
	datad => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|Selector12~0_combout\);

-- Location: LCCOMB_X2_Y60_N30
\top_module|audi_player|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector13~0_combout\ = (\top_module|audi_player|slow_counter_r\(1) & ((\top_module|audi_player|Selector12~0_combout\) # ((\top_module|audi_player|Selector2~4_combout\ & !\top_module|audi_player|slow_counter_r\(0))))) # 
-- (!\top_module|audi_player|slow_counter_r\(1) & (\top_module|audi_player|Selector2~4_combout\ & (\top_module|audi_player|slow_counter_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector2~4_combout\,
	datab => \top_module|audi_player|slow_counter_r\(0),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|Selector12~0_combout\,
	combout => \top_module|audi_player|Selector13~0_combout\);

-- Location: FF_X2_Y60_N31
\top_module|audi_player|slow_counter_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector13~0_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|slow_counter_r\(1));

-- Location: LCCOMB_X2_Y60_N18
\top_module|audi_player|Add7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add7~1_combout\ = \top_module|audi_player|slow_counter_r\(2) $ (((\top_module|audi_player|slow_counter_r\(0) & \top_module|audi_player|slow_counter_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(2),
	combout => \top_module|audi_player|Add7~1_combout\);

-- Location: LCCOMB_X2_Y60_N24
\top_module|audi_player|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector12~1_combout\ = (\top_module|audi_player|Selector2~4_combout\ & ((\top_module|audi_player|Add7~1_combout\) # ((\top_module|audi_player|slow_counter_r\(2) & \top_module|audi_player|Selector12~0_combout\)))) # 
-- (!\top_module|audi_player|Selector2~4_combout\ & (((\top_module|audi_player|slow_counter_r\(2) & \top_module|audi_player|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector2~4_combout\,
	datab => \top_module|audi_player|Add7~1_combout\,
	datac => \top_module|audi_player|slow_counter_r\(2),
	datad => \top_module|audi_player|Selector12~0_combout\,
	combout => \top_module|audi_player|Selector12~1_combout\);

-- Location: FF_X2_Y60_N25
\top_module|audi_player|slow_counter_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector12~1_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|slow_counter_r\(2));

-- Location: LCCOMB_X2_Y60_N0
\top_module|audi_player|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add7~0_combout\ = \top_module|audi_player|slow_counter_r\(3) $ (((\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|slow_counter_r\(2) & \top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Add7~0_combout\);

-- Location: LCCOMB_X2_Y60_N20
\top_module|audi_player|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector11~0_combout\ = (\top_module|audi_player|Selector2~4_combout\ & ((\top_module|audi_player|Add7~0_combout\) # ((\top_module|audi_player|slow_counter_r\(3) & \top_module|audi_player|Selector12~0_combout\)))) # 
-- (!\top_module|audi_player|Selector2~4_combout\ & (((\top_module|audi_player|slow_counter_r\(3) & \top_module|audi_player|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector2~4_combout\,
	datab => \top_module|audi_player|Add7~0_combout\,
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|Selector12~0_combout\,
	combout => \top_module|audi_player|Selector11~0_combout\);

-- Location: FF_X2_Y60_N21
\top_module|audi_player|slow_counter_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector11~0_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|slow_counter_r\(3));

-- Location: LCCOMB_X4_Y52_N8
\top_module|audi_player|cur_speed_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r~8_combout\ = (!\top_module|play_rst_r~q\ & \top_module|audi_speed_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|audi_speed_r\(3),
	combout => \top_module|audi_player|cur_speed_r~8_combout\);

-- Location: FF_X4_Y52_N9
\top_module|audi_player|cur_speed_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|cur_speed_r~8_combout\,
	ena => \top_module|audi_player|cur_speed_r[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|cur_speed_r\(3));

-- Location: LCCOMB_X4_Y52_N20
\top_module|audi_player|cur_speed_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r~2_combout\ = (!\top_module|play_rst_r~q\ & \top_module|audi_speed_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|audi_speed_r\(2),
	combout => \top_module|audi_player|cur_speed_r~2_combout\);

-- Location: FF_X4_Y52_N21
\top_module|audi_player|cur_speed_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|cur_speed_r~2_combout\,
	ena => \top_module|audi_player|cur_speed_r[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|cur_speed_r\(2));

-- Location: LCCOMB_X4_Y52_N10
\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]~2_combout\ = (\top_module|audi_player|cur_speed_r\(1) & (\top_module|audi_player|cur_speed_r\(0) & (\top_module|audi_player|cur_speed_r\(3) & 
-- \top_module|audi_player|cur_speed_r\(2)))) # (!\top_module|audi_player|cur_speed_r\(1) & (!\top_module|audi_player|cur_speed_r\(0) & ((!\top_module|audi_player|cur_speed_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]~2_combout\);

-- Location: LCCOMB_X4_Y52_N6
\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) = (\top_module|audi_player|cur_speed_r\(3) & ((\top_module|audi_player|cur_speed_r\(1) & (\top_module|audi_player|cur_speed_r\(0) & \top_module|audi_player|cur_speed_r\(2))) # 
-- (!\top_module|audi_player|cur_speed_r\(1) & (!\top_module|audi_player|cur_speed_r\(0) & !\top_module|audi_player|cur_speed_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3));

-- Location: LCCOMB_X4_Y56_N28
\top_module|audi_player|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal1~0_combout\ = (\top_module|audi_player|slow_counter_r\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]~2_combout\ & 
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3))) # (!\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]~2_combout\ $ 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[3]~2_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	combout => \top_module|audi_player|Equal1~0_combout\);

-- Location: LCCOMB_X4_Y52_N14
\top_module|audi_player|scale[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|scale[0]~0_combout\ = (\top_module|audi_player|cur_speed_r\(0) & (((\top_module|audi_player|cur_speed_r\(3))))) # (!\top_module|audi_player|cur_speed_r\(0) & (((!\top_module|audi_player|cur_speed_r\(1) & 
-- !\top_module|audi_player|cur_speed_r\(2))) # (!\top_module|audi_player|cur_speed_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|scale[0]~0_combout\);

-- Location: LCCOMB_X4_Y52_N26
\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ = \top_module|audi_player|cur_speed_r\(1) $ (((\top_module|audi_player|cur_speed_r\(0) & \top_module|audi_player|cur_speed_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\);

-- Location: LCCOMB_X4_Y52_N4
\top_module|audi_player|scale[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|scale[2]~1_combout\ = (\top_module|audi_player|cur_speed_r\(3) & (\top_module|audi_player|cur_speed_r\(2) $ (((\top_module|audi_player|cur_speed_r\(1) & \top_module|audi_player|cur_speed_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|scale[2]~1_combout\);

-- Location: LCCOMB_X4_Y52_N18
\top_module|audi_player|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal1~1_combout\ = \top_module|audi_player|slow_counter_r\(2) $ (((\top_module|audi_player|scale[2]~1_combout\) # ((!\top_module|audi_player|cur_speed_r\(3) & \top_module|audi_player|cur_speed_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(2),
	datab => \top_module|audi_player|cur_speed_r\(3),
	datac => \top_module|audi_player|scale[2]~1_combout\,
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|Equal1~1_combout\);

-- Location: LCCOMB_X4_Y56_N18
\top_module|audi_player|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal1~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Equal1~1_combout\ & (\top_module|audi_player|scale[0]~0_combout\ $ 
-- (\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & ((\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|slow_counter_r\(1) & 
-- \top_module|audi_player|Equal1~1_combout\)) # (!\top_module|audi_player|scale[0]~0_combout\ & (!\top_module|audi_player|slow_counter_r\(1) & !\top_module|audi_player|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datab => \top_module|audi_player|scale[0]~0_combout\,
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|Equal1~1_combout\,
	combout => \top_module|audi_player|Equal1~2_combout\);

-- Location: LCCOMB_X4_Y56_N20
\top_module|audi_player|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal1~3_combout\ = (\top_module|audi_player|Equal1~0_combout\ & (\top_module|audi_player|Equal1~2_combout\ & (\top_module|audi_player|slow_counter_r\(0) $ (!\top_module|audi_player|scale[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Equal1~0_combout\,
	datac => \top_module|audi_player|scale[0]~0_combout\,
	datad => \top_module|audi_player|Equal1~2_combout\,
	combout => \top_module|audi_player|Equal1~3_combout\);

-- Location: LCCOMB_X1_Y58_N12
\top_module|audi_player|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector2~4_combout\ = (!\top_module|audi_player|Equal2~0_combout\ & (!\top_module|audi_player|data_counter_r\(4) & (\top_module|audi_player|state_r.SEND_SLOW~q\ & !\top_module|audi_player|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|data_counter_r\(4),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Equal1~3_combout\,
	combout => \top_module|audi_player|Selector2~4_combout\);

-- Location: LCCOMB_X11_Y49_N4
\top_module|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector15~0_combout\ = (\top_module|state_r.PLAY~q\ & (!\SW[1]~input_o\ & !\deb3|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \SW[1]~input_o\,
	datad => \deb3|neg_r~q\,
	combout => \top_module|Selector15~0_combout\);

-- Location: LCCOMB_X5_Y52_N26
\top_module|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector15~1_combout\ = (\top_module|Selector15~0_combout\) # ((\top_module|play_end_r~q\ & ((\top_module|state_r.PLAY~q\) # (!\top_module|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|Selector15~0_combout\,
	datab => \top_module|Selector14~0_combout\,
	datac => \top_module|play_end_r~q\,
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|Selector15~1_combout\);

-- Location: FF_X5_Y52_N27
\top_module|play_end_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|Selector15~1_combout\,
	sclr => \deb0|neg_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_end_r~q\);

-- Location: LCCOMB_X2_Y54_N30
\top_module|audi_player|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector2~2_combout\ = (\top_module|audi_player|state_r.CON~q\ & ((\top_module|audi_player|sent_r~q\) # (\AUD_DACLRCK~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|sent_r~q\,
	datac => \AUD_DACLRCK~input_o\,
	datad => \top_module|audi_player|state_r.CON~q\,
	combout => \top_module|audi_player|Selector2~2_combout\);

-- Location: LCCOMB_X3_Y54_N4
\top_module|audi_player|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector2~3_combout\ = (\top_module|audi_player|Selector2~4_combout\) # ((!\top_module|play_end_r~q\ & ((\top_module|audi_player|Selector30~0_combout\) # (\top_module|audi_player|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector2~4_combout\,
	datab => \top_module|audi_player|Selector30~0_combout\,
	datac => \top_module|play_end_r~q\,
	datad => \top_module|audi_player|Selector2~2_combout\,
	combout => \top_module|audi_player|Selector2~3_combout\);

-- Location: FF_X3_Y54_N5
\top_module|audi_player|state_r.CON\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector2~3_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|state_r.CON~q\);

-- Location: LCCOMB_X2_Y54_N8
\top_module|audi_player|state_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~23_combout\ = (\top_module|play_end_r~q\ & ((\top_module|audi_player|state_r.CON~q\) # ((!\top_module|audi_player|state_r.PAUSE~q\ & \top_module|audi_player|state_r.GET_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.CON~q\,
	datab => \top_module|audi_player|state_r.PAUSE~q\,
	datac => \top_module|play_end_r~q\,
	datad => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|state_r~23_combout\);

-- Location: LCCOMB_X2_Y54_N0
\top_module|audi_player|state_r~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~32_combout\ = (!\top_module|play_rst_r~q\ & ((\top_module|audi_player|state_r.IDLE~q\) # (\top_module|play_start_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_rst_r~q\,
	datac => \top_module|audi_player|state_r.IDLE~q\,
	datad => \top_module|play_start_r~q\,
	combout => \top_module|audi_player|state_r~32_combout\);

-- Location: FF_X2_Y54_N1
\top_module|audi_player|state_r.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|state_r~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|state_r.IDLE~q\);

-- Location: LCCOMB_X2_Y54_N14
\top_module|audi_player|state_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~24_combout\ = (\top_module|play_start_r~q\ & ((\top_module|audi_player|state_r.PAUSE~q\) # ((!\top_module|audi_player|state_r.CON~q\ & !\top_module|audi_player|state_r.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.CON~q\,
	datab => \top_module|audi_player|state_r.IDLE~q\,
	datac => \top_module|audi_player|state_r.PAUSE~q\,
	datad => \top_module|play_start_r~q\,
	combout => \top_module|audi_player|state_r~24_combout\);

-- Location: LCCOMB_X1_Y54_N0
\top_module|audi_player|state_r~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~26_combout\ = (!\top_module|audi_player|Equal2~0_combout\ & (!\top_module|audi_player|data_counter_r\(4) & ((\top_module|audi_player|state_r.SEND_SLOW~q\) # (\top_module|audi_player|state_r.SEND_FAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datab => \top_module|audi_player|Equal2~0_combout\,
	datac => \top_module|audi_player|data_counter_r\(4),
	datad => \top_module|audi_player|state_r.SEND_FAST~q\,
	combout => \top_module|audi_player|state_r~26_combout\);

-- Location: LCCOMB_X4_Y54_N28
\top_module|audi_player|state_r~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~25_combout\ = (\top_module|audi_player|state_r.PAUSE~q\ & ((\top_module|play_end_r~q\) # ((\top_module|audi_player|state_r.END~q\ & \SW[16]~input_o\)))) # (!\top_module|audi_player|state_r.PAUSE~q\ & 
-- (\top_module|audi_player|state_r.END~q\ & (\SW[16]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.PAUSE~q\,
	datab => \top_module|audi_player|state_r.END~q\,
	datac => \SW[16]~input_o\,
	datad => \top_module|play_end_r~q\,
	combout => \top_module|audi_player|state_r~25_combout\);

-- Location: LCCOMB_X2_Y54_N12
\top_module|audi_player|state_r~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~27_combout\ = (\top_module|audi_player|Selector30~0_combout\) # ((!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|state_r~26_combout\) # (\top_module|audi_player|state_r~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r~26_combout\,
	datab => \top_module|audi_player|state_r.GET_DATA~q\,
	datac => \top_module|audi_player|Selector30~0_combout\,
	datad => \top_module|audi_player|state_r~25_combout\,
	combout => \top_module|audi_player|state_r~27_combout\);

-- Location: LCCOMB_X2_Y54_N10
\top_module|audi_player|state_r~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~28_combout\ = (\top_module|audi_player|state_r~24_combout\) # ((!\top_module|audi_player|state_r.CON~q\ & (\top_module|audi_player|state_r.IDLE~q\ & \top_module|audi_player|state_r~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.CON~q\,
	datab => \top_module|audi_player|state_r.IDLE~q\,
	datac => \top_module|audi_player|state_r~24_combout\,
	datad => \top_module|audi_player|state_r~27_combout\,
	combout => \top_module|audi_player|state_r~28_combout\);

-- Location: LCCOMB_X2_Y54_N20
\top_module|audi_player|state_r~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~29_combout\ = (\top_module|play_rst_r~q\) # ((\top_module|audi_player|state_r~23_combout\) # ((!\top_module|audi_player|state_r~17_combout\ & \top_module|audi_player|state_r~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_rst_r~q\,
	datab => \top_module|audi_player|state_r~17_combout\,
	datac => \top_module|audi_player|state_r~23_combout\,
	datad => \top_module|audi_player|state_r~28_combout\,
	combout => \top_module|audi_player|state_r~29_combout\);

-- Location: LCCOMB_X2_Y54_N6
\top_module|audi_player|state_r~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~30_combout\ = (!\top_module|audi_player|state_r~29_combout\ & ((\top_module|audi_player|state_r~17_combout\ & (!\top_module|audi_player|LessThan0~0_combout\)) # (!\top_module|audi_player|state_r~17_combout\ & 
-- ((\top_module|audi_player|state_r.SEND_SLOW~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|LessThan0~0_combout\,
	datab => \top_module|audi_player|state_r~17_combout\,
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|state_r~29_combout\,
	combout => \top_module|audi_player|state_r~30_combout\);

-- Location: FF_X2_Y54_N7
\top_module|audi_player|state_r.SEND_SLOW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|state_r~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|state_r.SEND_SLOW~q\);

-- Location: LCCOMB_X4_Y54_N10
\top_module|audi_player|cur_speed_r[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r[1]~6_combout\ = (!\top_module|audi_player|state_r.END~q\) # (!\SW[16]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[16]~input_o\,
	datad => \top_module|audi_player|state_r.END~q\,
	combout => \top_module|audi_player|cur_speed_r[1]~6_combout\);

-- Location: LCCOMB_X2_Y54_N26
\top_module|audi_player|Selector53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector53~5_combout\ = (\top_module|audi_player|state_r.PAUSE~q\) # (((\top_module|audi_player|state_r.CON~q\ & !\AUD_DACLRCK~input_o\)) # (!\top_module|audi_player|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.CON~q\,
	datab => \AUD_DACLRCK~input_o\,
	datac => \top_module|audi_player|state_r.PAUSE~q\,
	datad => \top_module|audi_player|state_r.IDLE~q\,
	combout => \top_module|audi_player|Selector53~5_combout\);

-- Location: LCCOMB_X3_Y54_N28
\top_module|audi_player|Selector53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector53~4_combout\ = (\top_module|audi_player|state_r.SEND_FAST~q\) # ((\top_module|audi_player|state_r.SEND_SLOW~q\) # ((\top_module|audi_player|state_r.END~q\) # (\top_module|audi_player|state_r.GET_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_FAST~q\,
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|state_r.END~q\,
	datad => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|Selector53~4_combout\);

-- Location: LCCOMB_X2_Y54_N24
\top_module|audi_player|Selector53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector53~6_combout\ = ((\top_module|audi_player|sent_r~q\ & ((\top_module|audi_player|Selector53~5_combout\) # (\top_module|audi_player|Selector53~4_combout\)))) # (!\top_module|audi_player|cur_speed_r[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r[1]~6_combout\,
	datab => \top_module|audi_player|sent_r~q\,
	datac => \top_module|audi_player|Selector53~5_combout\,
	datad => \top_module|audi_player|Selector53~4_combout\,
	combout => \top_module|audi_player|Selector53~6_combout\);

-- Location: LCCOMB_X1_Y54_N28
\top_module|audi_player|Selector53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector53~7_combout\ = (\top_module|audi_player|Selector53~6_combout\) # ((!\top_module|audi_player|Equal2~1_combout\ & ((\top_module|audi_player|state_r.SEND_SLOW~q\) # (\top_module|audi_player|state_r.SEND_FAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datab => \top_module|audi_player|Selector53~6_combout\,
	datac => \top_module|audi_player|Equal2~1_combout\,
	datad => \top_module|audi_player|state_r.SEND_FAST~q\,
	combout => \top_module|audi_player|Selector53~7_combout\);

-- Location: LCCOMB_X2_Y54_N4
\top_module|audi_player|sent_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|sent_r~feeder_combout\ = \top_module|audi_player|Selector53~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|audi_player|Selector53~7_combout\,
	combout => \top_module|audi_player|sent_r~feeder_combout\);

-- Location: FF_X2_Y54_N5
\top_module|audi_player|sent_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|sent_r~feeder_combout\,
	asdata => VCC,
	sload => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|sent_r~q\);

-- Location: LCCOMB_X2_Y54_N2
\top_module|audi_player|state_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~17_combout\ = (\top_module|audi_player|state_r.CON~q\ & ((\top_module|play_end_r~q\) # ((!\AUD_DACLRCK~input_o\ & !\top_module|audi_player|sent_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUD_DACLRCK~input_o\,
	datab => \top_module|audi_player|sent_r~q\,
	datac => \top_module|play_end_r~q\,
	datad => \top_module|audi_player|state_r.CON~q\,
	combout => \top_module|audi_player|state_r~17_combout\);

-- Location: LCCOMB_X1_Y58_N8
\top_module|audi_player|state_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~18_combout\ = (!\top_module|audi_player|Equal2~0_combout\ & (!\top_module|audi_player|data_counter_r\(4) & (\top_module|audi_player|state_r.SEND_SLOW~q\ & !\top_module|audi_player|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~0_combout\,
	datab => \top_module|audi_player|data_counter_r\(4),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Equal1~3_combout\,
	combout => \top_module|audi_player|state_r~18_combout\);

-- Location: LCCOMB_X2_Y54_N28
\top_module|audi_player|state_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~19_combout\ = (\top_module|play_start_r~q\ & ((\top_module|audi_player|state_r.PAUSE~q\) # ((\top_module|play_end_r~q\ & \top_module|audi_player|state_r.GET_DATA~q\)))) # (!\top_module|play_start_r~q\ & 
-- (((\top_module|play_end_r~q\ & \top_module|audi_player|state_r.GET_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_start_r~q\,
	datab => \top_module|audi_player|state_r.PAUSE~q\,
	datac => \top_module|play_end_r~q\,
	datad => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|state_r~19_combout\);

-- Location: LCCOMB_X2_Y54_N22
\top_module|audi_player|state_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~20_combout\ = (\top_module|play_rst_r~q\) # ((\top_module|audi_player|state_r~17_combout\) # ((\top_module|audi_player|state_r~18_combout\) # (\top_module|audi_player|state_r~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_rst_r~q\,
	datab => \top_module|audi_player|state_r~17_combout\,
	datac => \top_module|audi_player|state_r~18_combout\,
	datad => \top_module|audi_player|state_r~19_combout\,
	combout => \top_module|audi_player|state_r~20_combout\);

-- Location: LCCOMB_X4_Y54_N14
\top_module|audi_player|state_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~15_combout\ = (\top_module|audi_player|state_r.END~q\ & (((\SW[16]~input_o\)))) # (!\top_module|audi_player|state_r.END~q\ & (\top_module|play_start_r~q\ & (!\top_module|audi_player|state_r.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_start_r~q\,
	datab => \top_module|audi_player|state_r.IDLE~q\,
	datac => \SW[16]~input_o\,
	datad => \top_module|audi_player|state_r.END~q\,
	combout => \top_module|audi_player|state_r~15_combout\);

-- Location: LCCOMB_X3_Y54_N26
\top_module|audi_player|state_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~16_combout\ = (\top_module|audi_player|state_r~14_combout\ & ((\top_module|audi_player|state_r.GET_DATA~q\) # (\top_module|audi_player|state_r~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|state_r.GET_DATA~q\,
	datac => \top_module|audi_player|state_r~15_combout\,
	datad => \top_module|audi_player|state_r~14_combout\,
	combout => \top_module|audi_player|state_r~16_combout\);

-- Location: LCCOMB_X4_Y54_N22
\top_module|audi_player|Selector75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector75~2_combout\ = (\top_module|audi_player|WideOr5~0_combout\ & (((\top_module|audi_player|got_end_sig_r~q\) # (\top_module|play_end_r~q\)))) # (!\top_module|audi_player|WideOr5~0_combout\ & 
-- (\top_module|audi_player|cur_speed_r[1]~6_combout\ & (\top_module|audi_player|got_end_sig_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r[1]~6_combout\,
	datab => \top_module|audi_player|WideOr5~0_combout\,
	datac => \top_module|audi_player|got_end_sig_r~q\,
	datad => \top_module|play_end_r~q\,
	combout => \top_module|audi_player|Selector75~2_combout\);

-- Location: FF_X4_Y54_N23
\top_module|audi_player|got_end_sig_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector75~2_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|got_end_sig_r~q\);

-- Location: LCCOMB_X4_Y52_N28
\top_module|audi_player|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|always0~0_combout\ = (!\top_module|audi_player|got_end_sig_r~q\ & !\top_module|play_end_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|got_end_sig_r~q\,
	datad => \top_module|play_end_r~q\,
	combout => \top_module|audi_player|always0~0_combout\);

-- Location: LCCOMB_X5_Y52_N28
\top_module|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector23~0_combout\ = (\deb3|neg_r~q\ & (!\top_module|state_r.P_PLAY~q\ & ((\top_module|play_pause_r~q\) # (\top_module|state_r.PLAY~q\)))) # (!\deb3|neg_r~q\ & (((\top_module|play_pause_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|neg_r~q\,
	datab => \top_module|state_r.P_PLAY~q\,
	datac => \top_module|play_pause_r~q\,
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|Selector23~0_combout\);

-- Location: FF_X5_Y52_N29
\top_module|play_pause_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|Selector23~0_combout\,
	sclr => \deb0|neg_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_pause_r~q\);

-- Location: LCCOMB_X3_Y54_N18
\top_module|audi_player|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector52~0_combout\ = (\top_module|audi_player|state_r.SEND_FAST~q\) # ((\top_module|audi_player|state_r.CON~q\) # ((\top_module|audi_player|state_r.SEND_SLOW~q\) # (\top_module|audi_player|state_r.GET_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_FAST~q\,
	datab => \top_module|audi_player|state_r.CON~q\,
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|Selector52~0_combout\);

-- Location: LCCOMB_X4_Y54_N18
\top_module|audi_player|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector52~1_combout\ = (\top_module|audi_player|Selector52~0_combout\ & ((\top_module|audi_player|got_pause_sig_r~q\) # ((!\top_module|play_end_r~q\ & \top_module|play_pause_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_end_r~q\,
	datab => \top_module|audi_player|got_pause_sig_r~q\,
	datac => \top_module|play_pause_r~q\,
	datad => \top_module|audi_player|Selector52~0_combout\,
	combout => \top_module|audi_player|Selector52~1_combout\);

-- Location: LCCOMB_X4_Y54_N20
\top_module|audi_player|cur_speed_r[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r[1]~3_combout\ = (\top_module|audi_player|state_r.IDLE~q\ & !\top_module|audi_player|state_r.PAUSE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|state_r.IDLE~q\,
	datad => \top_module|audi_player|state_r.PAUSE~q\,
	combout => \top_module|audi_player|cur_speed_r[1]~3_combout\);

-- Location: LCCOMB_X4_Y54_N12
\top_module|audi_player|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector52~2_combout\ = (\top_module|audi_player|Selector52~1_combout\) # ((\top_module|audi_player|got_pause_sig_r~q\ & ((\top_module|audi_player|addr_r[1]~21_combout\) # (!\top_module|audi_player|cur_speed_r[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector52~1_combout\,
	datab => \top_module|audi_player|addr_r[1]~21_combout\,
	datac => \top_module|audi_player|got_pause_sig_r~q\,
	datad => \top_module|audi_player|cur_speed_r[1]~3_combout\,
	combout => \top_module|audi_player|Selector52~2_combout\);

-- Location: FF_X4_Y54_N13
\top_module|audi_player|got_pause_sig_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector52~2_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|got_pause_sig_r~q\);

-- Location: LCCOMB_X4_Y52_N30
\top_module|audi_player|state_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~12_combout\ = (!\top_module|audi_player|got_pause_sig_r~q\ & !\top_module|play_pause_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|got_pause_sig_r~q\,
	datad => \top_module|play_pause_r~q\,
	combout => \top_module|audi_player|state_r~12_combout\);

-- Location: LCCOMB_X2_Y53_N12
\top_module|audi_recorder|last_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~0_combout\ = (!\top_module|rec_rst_r~q\ & (\top_module|audi_recorder|addr_r\(19) & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|addr_r\(19),
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~0_combout\);

-- Location: LCCOMB_X6_Y52_N30
\top_module|audi_recorder|last_r[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r[16]~1_combout\ = (\top_module|rec_start_r~q\ & (((!\top_module|audi_recorder|state_r.IDLE~q\)))) # (!\top_module|rec_start_r~q\ & (\top_module|audi_recorder|state_r.PAUSE~q\ & ((\top_module|rec_end_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.PAUSE~q\,
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|rec_end_r~q\,
	datad => \top_module|rec_start_r~q\,
	combout => \top_module|audi_recorder|last_r[16]~1_combout\);

-- Location: LCCOMB_X6_Y52_N28
\top_module|audi_recorder|last_r[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r[16]~3_combout\ = (\top_module|audi_recorder|state_r.SEND_DATA~q\ & (((\top_module|rec_end_r~q\) # (!\top_module|audi_recorder|last_r[16]~2_combout\)))) # (!\top_module|audi_recorder|state_r.SEND_DATA~q\ & 
-- (\top_module|audi_recorder|state_r.CON~q\ & ((\top_module|rec_end_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datab => \top_module|audi_recorder|state_r.CON~q\,
	datac => \top_module|audi_recorder|last_r[16]~2_combout\,
	datad => \top_module|rec_end_r~q\,
	combout => \top_module|audi_recorder|last_r[16]~3_combout\);

-- Location: LCCOMB_X6_Y52_N22
\top_module|audi_recorder|last_r[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r[16]~4_combout\ = (\top_module|rec_rst_r~q\) # ((\top_module|audi_recorder|last_r[16]~1_combout\) # (\top_module|audi_recorder|last_r[16]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|last_r[16]~1_combout\,
	datad => \top_module|audi_recorder|last_r[16]~3_combout\,
	combout => \top_module|audi_recorder|last_r[16]~4_combout\);

-- Location: FF_X2_Y53_N13
\top_module|audi_recorder|last_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~0_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(19));

-- Location: LCCOMB_X2_Y53_N20
\top_module|last_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~0_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(19),
	combout => \top_module|last_r~0_combout\);

-- Location: FF_X2_Y53_N21
\top_module|last_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(19));

-- Location: LCCOMB_X2_Y53_N10
\top_module|audi_recorder|last_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~5_combout\ = (\top_module|audi_recorder|addr_r\(18) & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(18),
	datac => \top_module|rec_rst_r~q\,
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~5_combout\);

-- Location: FF_X2_Y53_N11
\top_module|audi_recorder|last_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~5_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(18));

-- Location: LCCOMB_X2_Y53_N26
\top_module|last_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~1_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(18),
	combout => \top_module|last_r~1_combout\);

-- Location: FF_X2_Y53_N27
\top_module|last_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(18));

-- Location: LCCOMB_X2_Y53_N24
\top_module|audi_recorder|last_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~6_combout\ = (!\top_module|rec_rst_r~q\ & (\top_module|audi_recorder|addr_r\(17) & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|addr_r\(17),
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~6_combout\);

-- Location: FF_X2_Y53_N25
\top_module|audi_recorder|last_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~6_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(17));

-- Location: LCCOMB_X2_Y53_N8
\top_module|last_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~2_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(17),
	combout => \top_module|last_r~2_combout\);

-- Location: FF_X2_Y53_N9
\top_module|last_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(17));

-- Location: LCCOMB_X2_Y53_N2
\top_module|audi_recorder|last_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~7_combout\ = (\top_module|audi_recorder|addr_r\(16) & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(16),
	datab => \top_module|rec_rst_r~q\,
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~7_combout\);

-- Location: FF_X2_Y53_N3
\top_module|audi_recorder|last_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~7_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(16));

-- Location: LCCOMB_X2_Y53_N30
\top_module|last_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~3_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(16),
	combout => \top_module|last_r~3_combout\);

-- Location: FF_X2_Y53_N31
\top_module|last_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(16));

-- Location: LCCOMB_X4_Y53_N18
\top_module|audi_recorder|last_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~8_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(15) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|addr_r\(15),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~8_combout\);

-- Location: FF_X4_Y53_N19
\top_module|audi_recorder|last_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~8_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(15));

-- Location: LCCOMB_X4_Y53_N28
\top_module|last_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~4_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(15),
	combout => \top_module|last_r~4_combout\);

-- Location: FF_X4_Y53_N29
\top_module|last_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(15));

-- Location: LCCOMB_X2_Y52_N2
\top_module|audi_recorder|last_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~9_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(14) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|addr_r\(14),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~9_combout\);

-- Location: FF_X2_Y52_N3
\top_module|audi_recorder|last_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~9_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(14));

-- Location: LCCOMB_X2_Y52_N24
\top_module|last_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~5_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(14),
	combout => \top_module|last_r~5_combout\);

-- Location: FF_X2_Y52_N25
\top_module|last_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(14));

-- Location: LCCOMB_X2_Y52_N20
\top_module|audi_recorder|last_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~10_combout\ = (\top_module|audi_recorder|addr_r\(13) & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(13),
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~10_combout\);

-- Location: FF_X2_Y52_N21
\top_module|audi_recorder|last_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~10_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(13));

-- Location: LCCOMB_X2_Y52_N30
\top_module|last_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~6_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(13),
	combout => \top_module|last_r~6_combout\);

-- Location: FF_X2_Y52_N31
\top_module|last_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(13));

-- Location: LCCOMB_X2_Y52_N10
\top_module|audi_recorder|last_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~11_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(12) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|addr_r\(12),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~11_combout\);

-- Location: FF_X2_Y52_N11
\top_module|audi_recorder|last_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~11_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(12));

-- Location: LCCOMB_X2_Y52_N8
\top_module|last_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~7_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(12),
	combout => \top_module|last_r~7_combout\);

-- Location: FF_X2_Y52_N9
\top_module|last_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(12));

-- Location: LCCOMB_X2_Y52_N12
\top_module|audi_recorder|last_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~12_combout\ = (\top_module|audi_recorder|addr_r\(11) & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(11),
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~12_combout\);

-- Location: FF_X2_Y52_N13
\top_module|audi_recorder|last_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~12_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(11));

-- Location: LCCOMB_X2_Y52_N14
\top_module|last_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~8_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(11),
	combout => \top_module|last_r~8_combout\);

-- Location: FF_X2_Y52_N15
\top_module|last_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(11));

-- Location: LCCOMB_X2_Y52_N18
\top_module|audi_recorder|last_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~13_combout\ = (\top_module|audi_recorder|addr_r\(10) & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|addr_r\(10),
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~13_combout\);

-- Location: FF_X2_Y52_N19
\top_module|audi_recorder|last_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~13_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(10));

-- Location: LCCOMB_X2_Y52_N16
\top_module|last_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~9_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(10),
	combout => \top_module|last_r~9_combout\);

-- Location: FF_X2_Y52_N17
\top_module|last_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(10));

-- Location: LCCOMB_X2_Y52_N28
\top_module|audi_recorder|last_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~14_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(9) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|addr_r\(9),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~14_combout\);

-- Location: FF_X2_Y52_N29
\top_module|audi_recorder|last_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~14_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(9));

-- Location: LCCOMB_X2_Y52_N22
\top_module|last_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~10_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(9),
	combout => \top_module|last_r~10_combout\);

-- Location: FF_X2_Y52_N23
\top_module|last_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(9));

-- Location: LCCOMB_X2_Y52_N6
\top_module|audi_recorder|last_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~15_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(8) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|addr_r\(8),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~15_combout\);

-- Location: FF_X2_Y52_N7
\top_module|audi_recorder|last_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~15_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(8));

-- Location: LCCOMB_X2_Y52_N0
\top_module|last_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~11_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(8),
	combout => \top_module|last_r~11_combout\);

-- Location: FF_X2_Y52_N1
\top_module|last_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(8));

-- Location: LCCOMB_X2_Y53_N28
\top_module|audi_recorder|last_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~16_combout\ = (!\top_module|rec_rst_r~q\ & (\top_module|audi_recorder|addr_r\(7) & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|addr_r\(7),
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~16_combout\);

-- Location: FF_X2_Y53_N29
\top_module|audi_recorder|last_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~16_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(7));

-- Location: LCCOMB_X2_Y53_N16
\top_module|last_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~12_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(7),
	combout => \top_module|last_r~12_combout\);

-- Location: FF_X2_Y53_N17
\top_module|last_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(7));

-- Location: LCCOMB_X2_Y53_N18
\top_module|audi_recorder|last_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~17_combout\ = (\top_module|audi_recorder|addr_r\(6) & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|addr_r\(6),
	datac => \top_module|rec_rst_r~q\,
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~17_combout\);

-- Location: FF_X2_Y53_N19
\top_module|audi_recorder|last_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~17_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(6));

-- Location: LCCOMB_X2_Y53_N6
\top_module|last_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~13_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(6),
	combout => \top_module|last_r~13_combout\);

-- Location: FF_X2_Y53_N7
\top_module|last_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(6));

-- Location: LCCOMB_X4_Y53_N16
\top_module|audi_recorder|last_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~18_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(5) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|addr_r\(5),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~18_combout\);

-- Location: FF_X4_Y53_N17
\top_module|audi_recorder|last_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~18_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(5));

-- Location: LCCOMB_X4_Y53_N2
\top_module|last_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~14_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(5),
	combout => \top_module|last_r~14_combout\);

-- Location: FF_X4_Y53_N3
\top_module|last_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(5));

-- Location: LCCOMB_X4_Y53_N10
\top_module|audi_recorder|last_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~19_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(4) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_recorder|state_r.IDLE~q\,
	datac => \top_module|audi_recorder|addr_r\(4),
	datad => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~19_combout\);

-- Location: FF_X4_Y53_N11
\top_module|audi_recorder|last_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~19_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(4));

-- Location: LCCOMB_X4_Y53_N4
\top_module|last_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~15_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(4),
	combout => \top_module|last_r~15_combout\);

-- Location: FF_X4_Y53_N5
\top_module|last_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(4));

-- Location: LCCOMB_X4_Y53_N0
\top_module|audi_recorder|last_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~20_combout\ = (!\top_module|rec_rst_r~q\ & (\top_module|audi_recorder|addr_r\(3) & \top_module|audi_recorder|state_r.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_rst_r~q\,
	datab => \top_module|audi_recorder|addr_r\(3),
	datad => \top_module|audi_recorder|state_r.IDLE~q\,
	combout => \top_module|audi_recorder|last_r~20_combout\);

-- Location: FF_X4_Y53_N1
\top_module|audi_recorder|last_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~20_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(3));

-- Location: LCCOMB_X4_Y53_N6
\top_module|last_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~16_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(3),
	combout => \top_module|last_r~16_combout\);

-- Location: FF_X4_Y53_N7
\top_module|last_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(3));

-- Location: LCCOMB_X4_Y51_N6
\top_module|audi_player|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add1~1_combout\ = (!\top_module|audi_player|cur_speed_r\(3) & \top_module|audi_player|cur_speed_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|cur_speed_r\(3),
	datac => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|Add1~1_combout\);

-- Location: LCCOMB_X4_Y51_N16
\top_module|audi_player|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add1~2_combout\ = (\top_module|audi_player|cur_speed_r\(1) & !\top_module|audi_player|cur_speed_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|cur_speed_r\(1),
	datad => \top_module|audi_player|cur_speed_r\(3),
	combout => \top_module|audi_player|Add1~2_combout\);

-- Location: LCCOMB_X4_Y51_N10
\top_module|audi_player|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add1~3_combout\ = (\top_module|audi_player|cur_speed_r\(0)) # ((\top_module|audi_player|cur_speed_r\(3) & ((\top_module|audi_player|cur_speed_r\(1)) # (\top_module|audi_player|cur_speed_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(2),
	datad => \top_module|audi_player|cur_speed_r\(3),
	combout => \top_module|audi_player|Add1~3_combout\);

-- Location: LCCOMB_X5_Y51_N12
\top_module|audi_player|addr_r[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[0]~22_combout\ = (\top_module|audi_player|Add1~3_combout\ & (\top_module|audi_player|addr_r\(0) $ (VCC))) # (!\top_module|audi_player|Add1~3_combout\ & (\top_module|audi_player|addr_r\(0) & VCC))
-- \top_module|audi_player|addr_r[0]~23\ = CARRY((\top_module|audi_player|Add1~3_combout\ & \top_module|audi_player|addr_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add1~3_combout\,
	datab => \top_module|audi_player|addr_r\(0),
	datad => VCC,
	combout => \top_module|audi_player|addr_r[0]~22_combout\,
	cout => \top_module|audi_player|addr_r[0]~23\);

-- Location: LCCOMB_X4_Y54_N8
\top_module|audi_player|addr_r[1]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[1]~65_combout\ = (\top_module|play_rst_r~q\) # ((\top_module|audi_player|state_r.END~q\ & ((\SW[16]~input_o\))) # (!\top_module|audi_player|state_r.END~q\ & (\top_module|audi_player|state_r.GET_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|state_r.END~q\,
	datac => \SW[16]~input_o\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|addr_r[1]~65_combout\);

-- Location: FF_X5_Y51_N13
\top_module|audi_player|addr_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[0]~22_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(0));

-- Location: LCCOMB_X5_Y51_N14
\top_module|audi_player|addr_r[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[1]~24_combout\ = (\top_module|audi_player|Add1~2_combout\ & ((\top_module|audi_player|addr_r\(1) & (\top_module|audi_player|addr_r[0]~23\ & VCC)) # (!\top_module|audi_player|addr_r\(1) & 
-- (!\top_module|audi_player|addr_r[0]~23\)))) # (!\top_module|audi_player|Add1~2_combout\ & ((\top_module|audi_player|addr_r\(1) & (!\top_module|audi_player|addr_r[0]~23\)) # (!\top_module|audi_player|addr_r\(1) & ((\top_module|audi_player|addr_r[0]~23\) # 
-- (GND)))))
-- \top_module|audi_player|addr_r[1]~25\ = CARRY((\top_module|audi_player|Add1~2_combout\ & (!\top_module|audi_player|addr_r\(1) & !\top_module|audi_player|addr_r[0]~23\)) # (!\top_module|audi_player|Add1~2_combout\ & 
-- ((!\top_module|audi_player|addr_r[0]~23\) # (!\top_module|audi_player|addr_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add1~2_combout\,
	datab => \top_module|audi_player|addr_r\(1),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[0]~23\,
	combout => \top_module|audi_player|addr_r[1]~24_combout\,
	cout => \top_module|audi_player|addr_r[1]~25\);

-- Location: FF_X5_Y51_N15
\top_module|audi_player|addr_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[1]~24_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(1));

-- Location: LCCOMB_X5_Y51_N16
\top_module|audi_player|addr_r[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[2]~26_combout\ = ((\top_module|audi_player|addr_r\(2) $ (\top_module|audi_player|Add1~1_combout\ $ (!\top_module|audi_player|addr_r[1]~25\)))) # (GND)
-- \top_module|audi_player|addr_r[2]~27\ = CARRY((\top_module|audi_player|addr_r\(2) & ((\top_module|audi_player|Add1~1_combout\) # (!\top_module|audi_player|addr_r[1]~25\))) # (!\top_module|audi_player|addr_r\(2) & (\top_module|audi_player|Add1~1_combout\ & 
-- !\top_module|audi_player|addr_r[1]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(2),
	datab => \top_module|audi_player|Add1~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|addr_r[1]~25\,
	combout => \top_module|audi_player|addr_r[2]~26_combout\,
	cout => \top_module|audi_player|addr_r[2]~27\);

-- Location: FF_X5_Y51_N17
\top_module|audi_player|addr_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[2]~26_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(2));

-- Location: LCCOMB_X3_Y53_N6
\top_module|audi_recorder|last_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~21_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|addr_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.IDLE~q\,
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|addr_r\(2),
	combout => \top_module|audi_recorder|last_r~21_combout\);

-- Location: FF_X3_Y53_N7
\top_module|audi_recorder|last_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~21_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(2));

-- Location: LCCOMB_X3_Y53_N4
\top_module|last_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~17_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(2),
	combout => \top_module|last_r~17_combout\);

-- Location: FF_X3_Y53_N5
\top_module|last_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(2));

-- Location: LCCOMB_X3_Y53_N0
\top_module|audi_recorder|last_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~22_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (!\top_module|rec_rst_r~q\ & \top_module|audi_recorder|addr_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.IDLE~q\,
	datab => \top_module|rec_rst_r~q\,
	datac => \top_module|audi_recorder|addr_r\(1),
	combout => \top_module|audi_recorder|last_r~22_combout\);

-- Location: FF_X3_Y53_N1
\top_module|audi_recorder|last_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~22_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(1));

-- Location: LCCOMB_X3_Y53_N10
\top_module|last_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~18_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(1),
	combout => \top_module|last_r~18_combout\);

-- Location: FF_X3_Y53_N11
\top_module|last_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(1));

-- Location: LCCOMB_X3_Y53_N2
\top_module|audi_recorder|last_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|last_r~23_combout\ = (\top_module|audi_recorder|state_r.IDLE~q\ & (\top_module|audi_recorder|addr_r\(0) & !\top_module|rec_rst_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.IDLE~q\,
	datab => \top_module|audi_recorder|addr_r\(0),
	datac => \top_module|rec_rst_r~q\,
	combout => \top_module|audi_recorder|last_r~23_combout\);

-- Location: FF_X3_Y53_N3
\top_module|audi_recorder|last_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|last_r~23_combout\,
	ena => \top_module|audi_recorder|last_r[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|last_r\(0));

-- Location: LCCOMB_X3_Y53_N8
\top_module|last_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|last_r~19_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|last_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|last_r\(0),
	combout => \top_module|last_r~19_combout\);

-- Location: FF_X3_Y53_N9
\top_module|last_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|last_r~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|last_r\(0));

-- Location: LCCOMB_X3_Y53_N12
\top_module|audi_player|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~1_cout\ = CARRY((\top_module|audi_player|addr_r\(0) & !\top_module|last_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(0),
	datab => \top_module|last_r\(0),
	datad => VCC,
	cout => \top_module|audi_player|LessThan3~1_cout\);

-- Location: LCCOMB_X3_Y53_N14
\top_module|audi_player|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~3_cout\ = CARRY((\top_module|last_r\(1) & ((!\top_module|audi_player|LessThan3~1_cout\) # (!\top_module|audi_player|addr_r\(1)))) # (!\top_module|last_r\(1) & (!\top_module|audi_player|addr_r\(1) & 
-- !\top_module|audi_player|LessThan3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(1),
	datab => \top_module|audi_player|addr_r\(1),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~1_cout\,
	cout => \top_module|audi_player|LessThan3~3_cout\);

-- Location: LCCOMB_X3_Y53_N16
\top_module|audi_player|LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~5_cout\ = CARRY((\top_module|audi_player|addr_r\(2) & ((!\top_module|audi_player|LessThan3~3_cout\) # (!\top_module|last_r\(2)))) # (!\top_module|audi_player|addr_r\(2) & (!\top_module|last_r\(2) & 
-- !\top_module|audi_player|LessThan3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(2),
	datab => \top_module|last_r\(2),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~3_cout\,
	cout => \top_module|audi_player|LessThan3~5_cout\);

-- Location: LCCOMB_X3_Y53_N18
\top_module|audi_player|LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~7_cout\ = CARRY((\top_module|last_r\(3) & ((!\top_module|audi_player|LessThan3~5_cout\) # (!\top_module|audi_player|addr_r\(3)))) # (!\top_module|last_r\(3) & (!\top_module|audi_player|addr_r\(3) & 
-- !\top_module|audi_player|LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(3),
	datab => \top_module|audi_player|addr_r\(3),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~5_cout\,
	cout => \top_module|audi_player|LessThan3~7_cout\);

-- Location: LCCOMB_X3_Y53_N20
\top_module|audi_player|LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~9_cout\ = CARRY((\top_module|last_r\(4) & (\top_module|audi_player|addr_r\(4) & !\top_module|audi_player|LessThan3~7_cout\)) # (!\top_module|last_r\(4) & ((\top_module|audi_player|addr_r\(4)) # 
-- (!\top_module|audi_player|LessThan3~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(4),
	datab => \top_module|audi_player|addr_r\(4),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~7_cout\,
	cout => \top_module|audi_player|LessThan3~9_cout\);

-- Location: LCCOMB_X3_Y53_N22
\top_module|audi_player|LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~11_cout\ = CARRY((\top_module|last_r\(5) & ((!\top_module|audi_player|LessThan3~9_cout\) # (!\top_module|audi_player|addr_r\(5)))) # (!\top_module|last_r\(5) & (!\top_module|audi_player|addr_r\(5) & 
-- !\top_module|audi_player|LessThan3~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(5),
	datab => \top_module|audi_player|addr_r\(5),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~9_cout\,
	cout => \top_module|audi_player|LessThan3~11_cout\);

-- Location: LCCOMB_X3_Y53_N24
\top_module|audi_player|LessThan3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~13_cout\ = CARRY((\top_module|audi_player|addr_r\(6) & ((!\top_module|audi_player|LessThan3~11_cout\) # (!\top_module|last_r\(6)))) # (!\top_module|audi_player|addr_r\(6) & (!\top_module|last_r\(6) & 
-- !\top_module|audi_player|LessThan3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(6),
	datab => \top_module|last_r\(6),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~11_cout\,
	cout => \top_module|audi_player|LessThan3~13_cout\);

-- Location: LCCOMB_X3_Y53_N26
\top_module|audi_player|LessThan3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~15_cout\ = CARRY((\top_module|last_r\(7) & ((!\top_module|audi_player|LessThan3~13_cout\) # (!\top_module|audi_player|addr_r\(7)))) # (!\top_module|last_r\(7) & (!\top_module|audi_player|addr_r\(7) & 
-- !\top_module|audi_player|LessThan3~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(7),
	datab => \top_module|audi_player|addr_r\(7),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~13_cout\,
	cout => \top_module|audi_player|LessThan3~15_cout\);

-- Location: LCCOMB_X3_Y53_N28
\top_module|audi_player|LessThan3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~17_cout\ = CARRY((\top_module|audi_player|addr_r\(8) & ((!\top_module|audi_player|LessThan3~15_cout\) # (!\top_module|last_r\(8)))) # (!\top_module|audi_player|addr_r\(8) & (!\top_module|last_r\(8) & 
-- !\top_module|audi_player|LessThan3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(8),
	datab => \top_module|last_r\(8),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~15_cout\,
	cout => \top_module|audi_player|LessThan3~17_cout\);

-- Location: LCCOMB_X3_Y53_N30
\top_module|audi_player|LessThan3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~19_cout\ = CARRY((\top_module|audi_player|addr_r\(9) & (\top_module|last_r\(9) & !\top_module|audi_player|LessThan3~17_cout\)) # (!\top_module|audi_player|addr_r\(9) & ((\top_module|last_r\(9)) # 
-- (!\top_module|audi_player|LessThan3~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(9),
	datab => \top_module|last_r\(9),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~17_cout\,
	cout => \top_module|audi_player|LessThan3~19_cout\);

-- Location: LCCOMB_X3_Y52_N0
\top_module|audi_player|LessThan3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~21_cout\ = CARRY((\top_module|last_r\(10) & (\top_module|audi_player|addr_r\(10) & !\top_module|audi_player|LessThan3~19_cout\)) # (!\top_module|last_r\(10) & ((\top_module|audi_player|addr_r\(10)) # 
-- (!\top_module|audi_player|LessThan3~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(10),
	datab => \top_module|audi_player|addr_r\(10),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~19_cout\,
	cout => \top_module|audi_player|LessThan3~21_cout\);

-- Location: LCCOMB_X3_Y52_N2
\top_module|audi_player|LessThan3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~23_cout\ = CARRY((\top_module|last_r\(11) & ((!\top_module|audi_player|LessThan3~21_cout\) # (!\top_module|audi_player|addr_r\(11)))) # (!\top_module|last_r\(11) & (!\top_module|audi_player|addr_r\(11) & 
-- !\top_module|audi_player|LessThan3~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(11),
	datab => \top_module|audi_player|addr_r\(11),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~21_cout\,
	cout => \top_module|audi_player|LessThan3~23_cout\);

-- Location: LCCOMB_X3_Y52_N4
\top_module|audi_player|LessThan3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~25_cout\ = CARRY((\top_module|last_r\(12) & (\top_module|audi_player|addr_r\(12) & !\top_module|audi_player|LessThan3~23_cout\)) # (!\top_module|last_r\(12) & ((\top_module|audi_player|addr_r\(12)) # 
-- (!\top_module|audi_player|LessThan3~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(12),
	datab => \top_module|audi_player|addr_r\(12),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~23_cout\,
	cout => \top_module|audi_player|LessThan3~25_cout\);

-- Location: LCCOMB_X3_Y52_N6
\top_module|audi_player|LessThan3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~27_cout\ = CARRY((\top_module|audi_player|addr_r\(13) & (\top_module|last_r\(13) & !\top_module|audi_player|LessThan3~25_cout\)) # (!\top_module|audi_player|addr_r\(13) & ((\top_module|last_r\(13)) # 
-- (!\top_module|audi_player|LessThan3~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(13),
	datab => \top_module|last_r\(13),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~25_cout\,
	cout => \top_module|audi_player|LessThan3~27_cout\);

-- Location: LCCOMB_X3_Y52_N8
\top_module|audi_player|LessThan3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~29_cout\ = CARRY((\top_module|audi_player|addr_r\(14) & ((!\top_module|audi_player|LessThan3~27_cout\) # (!\top_module|last_r\(14)))) # (!\top_module|audi_player|addr_r\(14) & (!\top_module|last_r\(14) & 
-- !\top_module|audi_player|LessThan3~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(14),
	datab => \top_module|last_r\(14),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~27_cout\,
	cout => \top_module|audi_player|LessThan3~29_cout\);

-- Location: LCCOMB_X3_Y52_N10
\top_module|audi_player|LessThan3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~31_cout\ = CARRY((\top_module|last_r\(15) & ((!\top_module|audi_player|LessThan3~29_cout\) # (!\top_module|audi_player|addr_r\(15)))) # (!\top_module|last_r\(15) & (!\top_module|audi_player|addr_r\(15) & 
-- !\top_module|audi_player|LessThan3~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(15),
	datab => \top_module|audi_player|addr_r\(15),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~29_cout\,
	cout => \top_module|audi_player|LessThan3~31_cout\);

-- Location: LCCOMB_X3_Y52_N12
\top_module|audi_player|LessThan3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~33_cout\ = CARRY((\top_module|audi_player|addr_r\(16) & ((!\top_module|audi_player|LessThan3~31_cout\) # (!\top_module|last_r\(16)))) # (!\top_module|audi_player|addr_r\(16) & (!\top_module|last_r\(16) & 
-- !\top_module|audi_player|LessThan3~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(16),
	datab => \top_module|last_r\(16),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~31_cout\,
	cout => \top_module|audi_player|LessThan3~33_cout\);

-- Location: LCCOMB_X3_Y52_N14
\top_module|audi_player|LessThan3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~35_cout\ = CARRY((\top_module|last_r\(17) & ((!\top_module|audi_player|LessThan3~33_cout\) # (!\top_module|audi_player|addr_r\(17)))) # (!\top_module|last_r\(17) & (!\top_module|audi_player|addr_r\(17) & 
-- !\top_module|audi_player|LessThan3~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|last_r\(17),
	datab => \top_module|audi_player|addr_r\(17),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~33_cout\,
	cout => \top_module|audi_player|LessThan3~35_cout\);

-- Location: LCCOMB_X3_Y52_N16
\top_module|audi_player|LessThan3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~37_cout\ = CARRY((\top_module|audi_player|addr_r\(18) & ((!\top_module|audi_player|LessThan3~35_cout\) # (!\top_module|last_r\(18)))) # (!\top_module|audi_player|addr_r\(18) & (!\top_module|last_r\(18) & 
-- !\top_module|audi_player|LessThan3~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(18),
	datab => \top_module|last_r\(18),
	datad => VCC,
	cin => \top_module|audi_player|LessThan3~35_cout\,
	cout => \top_module|audi_player|LessThan3~37_cout\);

-- Location: LCCOMB_X3_Y52_N18
\top_module|audi_player|LessThan3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan3~38_combout\ = (\top_module|audi_player|addr_r\(19) & ((\top_module|audi_player|LessThan3~37_cout\) # (!\top_module|last_r\(19)))) # (!\top_module|audi_player|addr_r\(19) & (\top_module|audi_player|LessThan3~37_cout\ & 
-- !\top_module|last_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(19),
	datad => \top_module|last_r\(19),
	cin => \top_module|audi_player|LessThan3~37_cout\,
	combout => \top_module|audi_player|LessThan3~38_combout\);

-- Location: LCCOMB_X3_Y52_N30
\top_module|audi_player|state_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~13_combout\ = (!\top_module|audi_player|addr_r\(20) & (\top_module|audi_player|always0~0_combout\ & (\top_module|audi_player|state_r~12_combout\ & !\top_module|audi_player|LessThan3~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(20),
	datab => \top_module|audi_player|always0~0_combout\,
	datac => \top_module|audi_player|state_r~12_combout\,
	datad => \top_module|audi_player|LessThan3~38_combout\,
	combout => \top_module|audi_player|state_r~13_combout\);

-- Location: LCCOMB_X3_Y54_N0
\top_module|audi_player|state_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~21_combout\ = (!\top_module|audi_player|state_r~20_combout\ & ((\top_module|audi_player|Selector10~7_combout\ & ((\top_module|audi_player|state_r~13_combout\))) # (!\top_module|audi_player|Selector10~7_combout\ & 
-- (\top_module|audi_player|state_r~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector10~7_combout\,
	datab => \top_module|audi_player|state_r~20_combout\,
	datac => \top_module|audi_player|state_r~16_combout\,
	datad => \top_module|audi_player|state_r~13_combout\,
	combout => \top_module|audi_player|state_r~21_combout\);

-- Location: LCCOMB_X3_Y54_N16
\top_module|audi_player|state_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~22_combout\ = (\top_module|audi_player|state_r~21_combout\) # ((\top_module|play_start_r~q\ & (!\top_module|play_rst_r~q\ & \top_module|audi_player|state_r.PAUSE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_start_r~q\,
	datab => \top_module|play_rst_r~q\,
	datac => \top_module|audi_player|state_r.PAUSE~q\,
	datad => \top_module|audi_player|state_r~21_combout\,
	combout => \top_module|audi_player|state_r~22_combout\);

-- Location: FF_X3_Y54_N17
\top_module|audi_player|state_r.GET_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|state_r~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|state_r.GET_DATA~q\);

-- Location: LCCOMB_X4_Y51_N18
\top_module|audi_player|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal0~5_combout\ = (\top_module|audi_player|addr_r\(16)) # ((\top_module|audi_player|addr_r\(19)) # ((\top_module|audi_player|addr_r\(17)) # (\top_module|audi_player|addr_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(16),
	datab => \top_module|audi_player|addr_r\(19),
	datac => \top_module|audi_player|addr_r\(17),
	datad => \top_module|audi_player|addr_r\(18),
	combout => \top_module|audi_player|Equal0~5_combout\);

-- Location: LCCOMB_X4_Y51_N12
\top_module|audi_player|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal0~2_combout\ = (\top_module|audi_player|addr_r\(10)) # ((\top_module|audi_player|addr_r\(8)) # ((\top_module|audi_player|addr_r\(9)) # (\top_module|audi_player|addr_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(10),
	datab => \top_module|audi_player|addr_r\(8),
	datac => \top_module|audi_player|addr_r\(9),
	datad => \top_module|audi_player|addr_r\(11),
	combout => \top_module|audi_player|Equal0~2_combout\);

-- Location: LCCOMB_X4_Y51_N14
\top_module|audi_player|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal0~1_combout\ = (\top_module|audi_player|addr_r\(7)) # ((\top_module|audi_player|addr_r\(6)) # ((\top_module|audi_player|addr_r\(4)) # (\top_module|audi_player|addr_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(7),
	datab => \top_module|audi_player|addr_r\(6),
	datac => \top_module|audi_player|addr_r\(4),
	datad => \top_module|audi_player|addr_r\(5),
	combout => \top_module|audi_player|Equal0~1_combout\);

-- Location: LCCOMB_X4_Y51_N26
\top_module|audi_player|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal0~3_combout\ = (\top_module|audi_player|addr_r\(13)) # ((\top_module|audi_player|addr_r\(12)) # ((\top_module|audi_player|addr_r\(14)) # (\top_module|audi_player|addr_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(13),
	datab => \top_module|audi_player|addr_r\(12),
	datac => \top_module|audi_player|addr_r\(14),
	datad => \top_module|audi_player|addr_r\(15),
	combout => \top_module|audi_player|Equal0~3_combout\);

-- Location: LCCOMB_X4_Y51_N0
\top_module|audi_player|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal0~0_combout\ = (\top_module|audi_player|addr_r\(0)) # ((\top_module|audi_player|addr_r\(1)) # ((\top_module|audi_player|addr_r\(2)) # (\top_module|audi_player|addr_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(0),
	datab => \top_module|audi_player|addr_r\(1),
	datac => \top_module|audi_player|addr_r\(2),
	datad => \top_module|audi_player|addr_r\(3),
	combout => \top_module|audi_player|Equal0~0_combout\);

-- Location: LCCOMB_X4_Y51_N24
\top_module|audi_player|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal0~4_combout\ = (\top_module|audi_player|Equal0~2_combout\) # ((\top_module|audi_player|Equal0~1_combout\) # ((\top_module|audi_player|Equal0~3_combout\) # (\top_module|audi_player|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal0~2_combout\,
	datab => \top_module|audi_player|Equal0~1_combout\,
	datac => \top_module|audi_player|Equal0~3_combout\,
	datad => \top_module|audi_player|Equal0~0_combout\,
	combout => \top_module|audi_player|Equal0~4_combout\);

-- Location: LCCOMB_X1_Y54_N20
\top_module|audi_player|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector30~0_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|Equal0~5_combout\) # ((\top_module|audi_player|Equal0~4_combout\) # (\top_module|audi_player|addr_r\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|Equal0~5_combout\,
	datac => \top_module|audi_player|Equal0~4_combout\,
	datad => \top_module|audi_player|addr_r\(20),
	combout => \top_module|audi_player|Selector30~0_combout\);

-- Location: LCCOMB_X4_Y54_N16
\top_module|audi_player|state_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~14_combout\ = (\top_module|audi_player|state_r.PAUSE~q\ & (((\top_module|play_start_r~q\) # (!\top_module|play_end_r~q\)))) # (!\top_module|audi_player|state_r.PAUSE~q\ & (((\top_module|play_end_r~q\)) # 
-- (!\top_module|audi_player|Selector30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.PAUSE~q\,
	datab => \top_module|audi_player|Selector30~0_combout\,
	datac => \top_module|play_start_r~q\,
	datad => \top_module|play_end_r~q\,
	combout => \top_module|audi_player|state_r~14_combout\);

-- Location: LCCOMB_X3_Y54_N10
\top_module|audi_player|state_r~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~33_combout\ = (\top_module|audi_player|state_r.PAUSE~q\ & (\top_module|audi_player|state_r~14_combout\ & (!\top_module|audi_player|state_r~15_combout\ & !\top_module|audi_player|state_r~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.PAUSE~q\,
	datab => \top_module|audi_player|state_r~14_combout\,
	datac => \top_module|audi_player|state_r~15_combout\,
	datad => \top_module|audi_player|state_r~20_combout\,
	combout => \top_module|audi_player|state_r~33_combout\);

-- Location: LCCOMB_X3_Y54_N12
\top_module|audi_player|state_r~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~34_combout\ = (!\top_module|audi_player|addr_r\(20) & (!\top_module|audi_player|state_r~20_combout\ & (!\top_module|audi_player|state_r~12_combout\ & \top_module|audi_player|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(20),
	datab => \top_module|audi_player|state_r~20_combout\,
	datac => \top_module|audi_player|state_r~12_combout\,
	datad => \top_module|audi_player|always0~0_combout\,
	combout => \top_module|audi_player|state_r~34_combout\);

-- Location: LCCOMB_X3_Y54_N14
\top_module|audi_player|state_r~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~35_combout\ = (\top_module|audi_player|Selector10~7_combout\ & (((!\top_module|audi_player|LessThan3~38_combout\ & \top_module|audi_player|state_r~34_combout\)))) # (!\top_module|audi_player|Selector10~7_combout\ & 
-- (\top_module|audi_player|state_r~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r~33_combout\,
	datab => \top_module|audi_player|Selector10~7_combout\,
	datac => \top_module|audi_player|LessThan3~38_combout\,
	datad => \top_module|audi_player|state_r~34_combout\,
	combout => \top_module|audi_player|state_r~35_combout\);

-- Location: FF_X3_Y54_N15
\top_module|audi_player|state_r.PAUSE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|state_r~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|state_r.PAUSE~q\);

-- Location: LCCOMB_X4_Y54_N4
\top_module|audi_player|Selector10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector10~10_combout\ = ((\top_module|play_start_r~q\ & ((\top_module|audi_player|state_r.PAUSE~q\) # (!\top_module|audi_player|state_r.IDLE~q\)))) # (!\top_module|audi_player|cur_speed_r[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.PAUSE~q\,
	datab => \top_module|audi_player|state_r.IDLE~q\,
	datac => \top_module|play_start_r~q\,
	datad => \top_module|audi_player|cur_speed_r[1]~6_combout\,
	combout => \top_module|audi_player|Selector10~10_combout\);

-- Location: LCCOMB_X3_Y54_N2
\top_module|audi_player|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector6~0_combout\ = (!\top_module|audi_player|state_r.CON~q\ & !\top_module|audi_player|state_r.GET_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|state_r.CON~q\,
	datad => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|Selector6~0_combout\);

-- Location: LCCOMB_X4_Y54_N26
\top_module|audi_player|Selector10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector10~4_combout\ = ((\top_module|audi_player|addr_r[1]~21_combout\) # ((!\top_module|play_start_r~q\ & !\top_module|audi_player|cur_speed_r[1]~3_combout\))) # (!\top_module|audi_player|Selector6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector6~0_combout\,
	datab => \top_module|audi_player|addr_r[1]~21_combout\,
	datac => \top_module|play_start_r~q\,
	datad => \top_module|audi_player|cur_speed_r[1]~3_combout\,
	combout => \top_module|audi_player|Selector10~4_combout\);

-- Location: LCCOMB_X3_Y52_N20
\top_module|audi_player|Selector10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector10~5_combout\ = (\top_module|audi_player|Selector10~4_combout\) # ((\top_module|audi_player|WideOr5~0_combout\ & ((\top_module|audi_player|Equal2~1_combout\) # (!\top_module|audi_player|state_r~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal2~1_combout\,
	datab => \top_module|audi_player|WideOr5~0_combout\,
	datac => \top_module|audi_player|state_r~13_combout\,
	datad => \top_module|audi_player|Selector10~4_combout\,
	combout => \top_module|audi_player|Selector10~5_combout\);

-- Location: LCCOMB_X3_Y52_N22
\top_module|audi_player|Selector10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector10~6_combout\ = (\top_module|audi_player|cur_speed_r\(0) & ((\top_module|audi_player|Selector10~5_combout\) # ((!\top_module|audi_player|Equal1~3_combout\ & \top_module|audi_player|state_r.SEND_SLOW~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Equal1~3_combout\,
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Selector10~5_combout\,
	combout => \top_module|audi_player|Selector10~6_combout\);

-- Location: LCCOMB_X3_Y52_N28
\top_module|audi_player|Selector10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector10~8_combout\ = (\top_module|audi_player|Selector10~7_combout\ & \top_module|audi_player|state_r~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector10~7_combout\,
	datac => \top_module|audi_player|state_r~13_combout\,
	combout => \top_module|audi_player|Selector10~8_combout\);

-- Location: LCCOMB_X3_Y52_N26
\top_module|audi_player|Selector10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector10~9_combout\ = (\top_module|audi_player|Selector10~6_combout\) # ((\top_module|audi_speed_r\(0) & ((\top_module|audi_player|Selector10~10_combout\) # (\top_module|audi_player|Selector10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector10~10_combout\,
	datab => \top_module|audi_speed_r\(0),
	datac => \top_module|audi_player|Selector10~6_combout\,
	datad => \top_module|audi_player|Selector10~8_combout\,
	combout => \top_module|audi_player|Selector10~9_combout\);

-- Location: LCCOMB_X3_Y52_N24
\top_module|audi_player|cur_speed_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r[0]~feeder_combout\ = \top_module|audi_player|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|audi_player|Selector10~9_combout\,
	combout => \top_module|audi_player|cur_speed_r[0]~feeder_combout\);

-- Location: FF_X3_Y52_N25
\top_module|audi_player|cur_speed_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|cur_speed_r[0]~feeder_combout\,
	asdata => VCC,
	sload => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|cur_speed_r\(0));

-- Location: LCCOMB_X4_Y52_N22
\top_module|audi_player|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|LessThan0~0_combout\ = ((!\top_module|audi_player|cur_speed_r\(1) & (!\top_module|audi_player|cur_speed_r\(0) & !\top_module|audi_player|cur_speed_r\(2)))) # (!\top_module|audi_player|cur_speed_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|LessThan0~0_combout\);

-- Location: LCCOMB_X2_Y54_N16
\top_module|audi_player|state_r~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|state_r~31_combout\ = (!\top_module|audi_player|state_r~29_combout\ & ((\top_module|audi_player|state_r~17_combout\ & (\top_module|audi_player|LessThan0~0_combout\)) # (!\top_module|audi_player|state_r~17_combout\ & 
-- ((\top_module|audi_player|state_r.SEND_FAST~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|LessThan0~0_combout\,
	datab => \top_module|audi_player|state_r~17_combout\,
	datac => \top_module|audi_player|state_r.SEND_FAST~q\,
	datad => \top_module|audi_player|state_r~29_combout\,
	combout => \top_module|audi_player|state_r~31_combout\);

-- Location: FF_X2_Y54_N17
\top_module|audi_player|state_r.SEND_FAST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|state_r~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|state_r.SEND_FAST~q\);

-- Location: LCCOMB_X3_Y54_N24
\top_module|audi_player|Selector10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector10~7_combout\ = (!\top_module|audi_player|Equal2~1_combout\ & ((\top_module|audi_player|state_r.SEND_FAST~q\) # ((\top_module|audi_player|state_r.SEND_SLOW~q\ & \top_module|audi_player|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_FAST~q\,
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|Equal1~3_combout\,
	datad => \top_module|audi_player|Equal2~1_combout\,
	combout => \top_module|audi_player|Selector10~7_combout\);

-- Location: LCCOMB_X3_Y54_N30
\top_module|audi_player|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector6~1_combout\ = (\top_module|play_end_r~q\ & (((\top_module|audi_player|state_r.PAUSE~q\ & !\top_module|play_start_r~q\)) # (!\top_module|audi_player|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.PAUSE~q\,
	datab => \top_module|play_end_r~q\,
	datac => \top_module|play_start_r~q\,
	datad => \top_module|audi_player|Selector6~0_combout\,
	combout => \top_module|audi_player|Selector6~1_combout\);

-- Location: LCCOMB_X3_Y54_N20
\top_module|audi_player|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector6~2_combout\ = (\top_module|audi_player|Selector6~1_combout\) # ((\top_module|audi_player|Selector10~7_combout\ & ((\top_module|audi_player|addr_r\(20)) # (!\top_module|audi_player|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(20),
	datab => \top_module|audi_player|Selector10~7_combout\,
	datac => \top_module|audi_player|Selector6~1_combout\,
	datad => \top_module|audi_player|always0~0_combout\,
	combout => \top_module|audi_player|Selector6~2_combout\);

-- Location: LCCOMB_X3_Y54_N22
\top_module|audi_player|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector6~3_combout\ = (\top_module|audi_player|addr_r[1]~21_combout\) # ((\top_module|audi_player|Selector6~2_combout\) # ((\top_module|audi_player|Selector10~7_combout\ & \top_module|audi_player|LessThan3~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r[1]~21_combout\,
	datab => \top_module|audi_player|Selector10~7_combout\,
	datac => \top_module|audi_player|LessThan3~38_combout\,
	datad => \top_module|audi_player|Selector6~2_combout\,
	combout => \top_module|audi_player|Selector6~3_combout\);

-- Location: FF_X3_Y54_N23
\top_module|audi_player|state_r.END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector6~3_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|state_r.END~q\);

-- Location: LCCOMB_X4_Y54_N2
\top_module|audi_player|addr_r[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[1]~64_combout\ = (\top_module|audi_player|state_r.END~q\) # (\top_module|play_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|state_r.END~q\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|addr_r[1]~64_combout\);

-- Location: FF_X5_Y50_N21
\top_module|audi_player|addr_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[20]~62_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(20));

-- Location: LCCOMB_X3_Y54_N8
\top_module|audi_player|cur_speed_r[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r[1]~4_combout\ = (\top_module|audi_player|addr_r\(20)) # ((\top_module|audi_player|Equal2~1_combout\) # ((!\top_module|audi_player|Equal1~3_combout\ & !\top_module|audi_player|state_r.SEND_FAST~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(20),
	datab => \top_module|audi_player|Equal1~3_combout\,
	datac => \top_module|audi_player|state_r.SEND_FAST~q\,
	datad => \top_module|audi_player|Equal2~1_combout\,
	combout => \top_module|audi_player|cur_speed_r[1]~4_combout\);

-- Location: LCCOMB_X4_Y52_N12
\top_module|audi_player|cur_speed_r[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r[1]~5_combout\ = (\top_module|audi_player|cur_speed_r[1]~4_combout\) # (((!\top_module|audi_player|always0~0_combout\) # (!\top_module|audi_player|WideOr5~0_combout\)) # (!\top_module|audi_player|state_r~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r[1]~4_combout\,
	datab => \top_module|audi_player|state_r~12_combout\,
	datac => \top_module|audi_player|WideOr5~0_combout\,
	datad => \top_module|audi_player|always0~0_combout\,
	combout => \top_module|audi_player|cur_speed_r[1]~5_combout\);

-- Location: LCCOMB_X4_Y54_N6
\top_module|audi_player|cur_speed_r[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r[1]~9_combout\ = (\top_module|audi_player|state_r.END~q\ & (((!\SW[16]~input_o\)))) # (!\top_module|audi_player|state_r.END~q\ & (((\top_module|audi_player|cur_speed_r[1]~3_combout\)) # (!\top_module|play_start_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_start_r~q\,
	datab => \top_module|audi_player|state_r.END~q\,
	datac => \SW[16]~input_o\,
	datad => \top_module|audi_player|cur_speed_r[1]~3_combout\,
	combout => \top_module|audi_player|cur_speed_r[1]~9_combout\);

-- Location: LCCOMB_X4_Y52_N2
\top_module|audi_player|cur_speed_r[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|cur_speed_r[1]~10_combout\ = (\top_module|play_rst_r~q\) # (((!\top_module|audi_player|cur_speed_r[1]~5_combout\ & !\top_module|audi_player|LessThan3~38_combout\)) # (!\top_module|audi_player|cur_speed_r[1]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r[1]~5_combout\,
	datab => \top_module|play_rst_r~q\,
	datac => \top_module|audi_player|cur_speed_r[1]~9_combout\,
	datad => \top_module|audi_player|LessThan3~38_combout\,
	combout => \top_module|audi_player|cur_speed_r[1]~10_combout\);

-- Location: FF_X4_Y52_N31
\top_module|audi_player|cur_speed_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_player|cur_speed_r~7_combout\,
	sload => VCC,
	ena => \top_module|audi_player|cur_speed_r[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|cur_speed_r\(1));

-- Location: LCCOMB_X4_Y51_N4
\top_module|audi_player|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add1~0_combout\ = (!\top_module|audi_player|cur_speed_r\(1) & (!\top_module|audi_player|cur_speed_r\(0) & (!\top_module|audi_player|cur_speed_r\(2) & \top_module|audi_player|cur_speed_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(2),
	datad => \top_module|audi_player|cur_speed_r\(3),
	combout => \top_module|audi_player|Add1~0_combout\);

-- Location: LCCOMB_X5_Y51_N18
\top_module|audi_player|addr_r[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[3]~28_combout\ = (\top_module|audi_player|addr_r\(3) & ((\top_module|audi_player|Add1~0_combout\ & (\top_module|audi_player|addr_r[2]~27\ & VCC)) # (!\top_module|audi_player|Add1~0_combout\ & 
-- (!\top_module|audi_player|addr_r[2]~27\)))) # (!\top_module|audi_player|addr_r\(3) & ((\top_module|audi_player|Add1~0_combout\ & (!\top_module|audi_player|addr_r[2]~27\)) # (!\top_module|audi_player|Add1~0_combout\ & 
-- ((\top_module|audi_player|addr_r[2]~27\) # (GND)))))
-- \top_module|audi_player|addr_r[3]~29\ = CARRY((\top_module|audi_player|addr_r\(3) & (!\top_module|audi_player|Add1~0_combout\ & !\top_module|audi_player|addr_r[2]~27\)) # (!\top_module|audi_player|addr_r\(3) & ((!\top_module|audi_player|addr_r[2]~27\) # 
-- (!\top_module|audi_player|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(3),
	datab => \top_module|audi_player|Add1~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|addr_r[2]~27\,
	combout => \top_module|audi_player|addr_r[3]~28_combout\,
	cout => \top_module|audi_player|addr_r[3]~29\);

-- Location: FF_X4_Y51_N21
\top_module|audi_player|addr_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_player|addr_r[3]~28_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	sload => VCC,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(3));

-- Location: LCCOMB_X5_Y51_N20
\top_module|audi_player|addr_r[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[4]~30_combout\ = (\top_module|audi_player|addr_r\(4) & (\top_module|audi_player|addr_r[3]~29\ $ (GND))) # (!\top_module|audi_player|addr_r\(4) & (!\top_module|audi_player|addr_r[3]~29\ & VCC))
-- \top_module|audi_player|addr_r[4]~31\ = CARRY((\top_module|audi_player|addr_r\(4) & !\top_module|audi_player|addr_r[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(4),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[3]~29\,
	combout => \top_module|audi_player|addr_r[4]~30_combout\,
	cout => \top_module|audi_player|addr_r[4]~31\);

-- Location: FF_X5_Y51_N21
\top_module|audi_player|addr_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[4]~30_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(4));

-- Location: LCCOMB_X5_Y51_N22
\top_module|audi_player|addr_r[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[5]~32_combout\ = (\top_module|audi_player|addr_r\(5) & (!\top_module|audi_player|addr_r[4]~31\)) # (!\top_module|audi_player|addr_r\(5) & ((\top_module|audi_player|addr_r[4]~31\) # (GND)))
-- \top_module|audi_player|addr_r[5]~33\ = CARRY((!\top_module|audi_player|addr_r[4]~31\) # (!\top_module|audi_player|addr_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(5),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[4]~31\,
	combout => \top_module|audi_player|addr_r[5]~32_combout\,
	cout => \top_module|audi_player|addr_r[5]~33\);

-- Location: FF_X5_Y51_N23
\top_module|audi_player|addr_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[5]~32_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(5));

-- Location: LCCOMB_X5_Y51_N24
\top_module|audi_player|addr_r[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[6]~34_combout\ = (\top_module|audi_player|addr_r\(6) & (\top_module|audi_player|addr_r[5]~33\ $ (GND))) # (!\top_module|audi_player|addr_r\(6) & (!\top_module|audi_player|addr_r[5]~33\ & VCC))
-- \top_module|audi_player|addr_r[6]~35\ = CARRY((\top_module|audi_player|addr_r\(6) & !\top_module|audi_player|addr_r[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(6),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[5]~33\,
	combout => \top_module|audi_player|addr_r[6]~34_combout\,
	cout => \top_module|audi_player|addr_r[6]~35\);

-- Location: FF_X5_Y51_N25
\top_module|audi_player|addr_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[6]~34_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(6));

-- Location: LCCOMB_X5_Y51_N26
\top_module|audi_player|addr_r[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[7]~36_combout\ = (\top_module|audi_player|addr_r\(7) & (!\top_module|audi_player|addr_r[6]~35\)) # (!\top_module|audi_player|addr_r\(7) & ((\top_module|audi_player|addr_r[6]~35\) # (GND)))
-- \top_module|audi_player|addr_r[7]~37\ = CARRY((!\top_module|audi_player|addr_r[6]~35\) # (!\top_module|audi_player|addr_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(7),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[6]~35\,
	combout => \top_module|audi_player|addr_r[7]~36_combout\,
	cout => \top_module|audi_player|addr_r[7]~37\);

-- Location: FF_X5_Y51_N27
\top_module|audi_player|addr_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[7]~36_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(7));

-- Location: LCCOMB_X5_Y51_N28
\top_module|audi_player|addr_r[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[8]~38_combout\ = (\top_module|audi_player|addr_r\(8) & (\top_module|audi_player|addr_r[7]~37\ $ (GND))) # (!\top_module|audi_player|addr_r\(8) & (!\top_module|audi_player|addr_r[7]~37\ & VCC))
-- \top_module|audi_player|addr_r[8]~39\ = CARRY((\top_module|audi_player|addr_r\(8) & !\top_module|audi_player|addr_r[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(8),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[7]~37\,
	combout => \top_module|audi_player|addr_r[8]~38_combout\,
	cout => \top_module|audi_player|addr_r[8]~39\);

-- Location: FF_X4_Y51_N3
\top_module|audi_player|addr_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_player|addr_r[8]~38_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	sload => VCC,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(8));

-- Location: LCCOMB_X5_Y51_N30
\top_module|audi_player|addr_r[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[9]~40_combout\ = (\top_module|audi_player|addr_r\(9) & (!\top_module|audi_player|addr_r[8]~39\)) # (!\top_module|audi_player|addr_r\(9) & ((\top_module|audi_player|addr_r[8]~39\) # (GND)))
-- \top_module|audi_player|addr_r[9]~41\ = CARRY((!\top_module|audi_player|addr_r[8]~39\) # (!\top_module|audi_player|addr_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(9),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[8]~39\,
	combout => \top_module|audi_player|addr_r[9]~40_combout\,
	cout => \top_module|audi_player|addr_r[9]~41\);

-- Location: FF_X5_Y51_N31
\top_module|audi_player|addr_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[9]~40_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(9));

-- Location: LCCOMB_X5_Y50_N0
\top_module|audi_player|addr_r[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[10]~42_combout\ = (\top_module|audi_player|addr_r\(10) & (\top_module|audi_player|addr_r[9]~41\ $ (GND))) # (!\top_module|audi_player|addr_r\(10) & (!\top_module|audi_player|addr_r[9]~41\ & VCC))
-- \top_module|audi_player|addr_r[10]~43\ = CARRY((\top_module|audi_player|addr_r\(10) & !\top_module|audi_player|addr_r[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(10),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[9]~41\,
	combout => \top_module|audi_player|addr_r[10]~42_combout\,
	cout => \top_module|audi_player|addr_r[10]~43\);

-- Location: FF_X5_Y50_N1
\top_module|audi_player|addr_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[10]~42_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(10));

-- Location: LCCOMB_X5_Y50_N2
\top_module|audi_player|addr_r[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[11]~44_combout\ = (\top_module|audi_player|addr_r\(11) & (!\top_module|audi_player|addr_r[10]~43\)) # (!\top_module|audi_player|addr_r\(11) & ((\top_module|audi_player|addr_r[10]~43\) # (GND)))
-- \top_module|audi_player|addr_r[11]~45\ = CARRY((!\top_module|audi_player|addr_r[10]~43\) # (!\top_module|audi_player|addr_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(11),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[10]~43\,
	combout => \top_module|audi_player|addr_r[11]~44_combout\,
	cout => \top_module|audi_player|addr_r[11]~45\);

-- Location: FF_X5_Y50_N3
\top_module|audi_player|addr_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[11]~44_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(11));

-- Location: LCCOMB_X5_Y50_N4
\top_module|audi_player|addr_r[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[12]~46_combout\ = (\top_module|audi_player|addr_r\(12) & (\top_module|audi_player|addr_r[11]~45\ $ (GND))) # (!\top_module|audi_player|addr_r\(12) & (!\top_module|audi_player|addr_r[11]~45\ & VCC))
-- \top_module|audi_player|addr_r[12]~47\ = CARRY((\top_module|audi_player|addr_r\(12) & !\top_module|audi_player|addr_r[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(12),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[11]~45\,
	combout => \top_module|audi_player|addr_r[12]~46_combout\,
	cout => \top_module|audi_player|addr_r[12]~47\);

-- Location: FF_X5_Y50_N5
\top_module|audi_player|addr_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[12]~46_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(12));

-- Location: LCCOMB_X5_Y50_N6
\top_module|audi_player|addr_r[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[13]~48_combout\ = (\top_module|audi_player|addr_r\(13) & (!\top_module|audi_player|addr_r[12]~47\)) # (!\top_module|audi_player|addr_r\(13) & ((\top_module|audi_player|addr_r[12]~47\) # (GND)))
-- \top_module|audi_player|addr_r[13]~49\ = CARRY((!\top_module|audi_player|addr_r[12]~47\) # (!\top_module|audi_player|addr_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(13),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[12]~47\,
	combout => \top_module|audi_player|addr_r[13]~48_combout\,
	cout => \top_module|audi_player|addr_r[13]~49\);

-- Location: FF_X5_Y50_N7
\top_module|audi_player|addr_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[13]~48_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(13));

-- Location: LCCOMB_X5_Y50_N8
\top_module|audi_player|addr_r[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[14]~50_combout\ = (\top_module|audi_player|addr_r\(14) & (\top_module|audi_player|addr_r[13]~49\ $ (GND))) # (!\top_module|audi_player|addr_r\(14) & (!\top_module|audi_player|addr_r[13]~49\ & VCC))
-- \top_module|audi_player|addr_r[14]~51\ = CARRY((\top_module|audi_player|addr_r\(14) & !\top_module|audi_player|addr_r[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(14),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[13]~49\,
	combout => \top_module|audi_player|addr_r[14]~50_combout\,
	cout => \top_module|audi_player|addr_r[14]~51\);

-- Location: FF_X5_Y50_N9
\top_module|audi_player|addr_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[14]~50_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(14));

-- Location: LCCOMB_X5_Y50_N10
\top_module|audi_player|addr_r[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[15]~52_combout\ = (\top_module|audi_player|addr_r\(15) & (!\top_module|audi_player|addr_r[14]~51\)) # (!\top_module|audi_player|addr_r\(15) & ((\top_module|audi_player|addr_r[14]~51\) # (GND)))
-- \top_module|audi_player|addr_r[15]~53\ = CARRY((!\top_module|audi_player|addr_r[14]~51\) # (!\top_module|audi_player|addr_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(15),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[14]~51\,
	combout => \top_module|audi_player|addr_r[15]~52_combout\,
	cout => \top_module|audi_player|addr_r[15]~53\);

-- Location: FF_X5_Y50_N11
\top_module|audi_player|addr_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[15]~52_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(15));

-- Location: LCCOMB_X5_Y50_N12
\top_module|audi_player|addr_r[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[16]~54_combout\ = (\top_module|audi_player|addr_r\(16) & (\top_module|audi_player|addr_r[15]~53\ $ (GND))) # (!\top_module|audi_player|addr_r\(16) & (!\top_module|audi_player|addr_r[15]~53\ & VCC))
-- \top_module|audi_player|addr_r[16]~55\ = CARRY((\top_module|audi_player|addr_r\(16) & !\top_module|audi_player|addr_r[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|addr_r\(16),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[15]~53\,
	combout => \top_module|audi_player|addr_r[16]~54_combout\,
	cout => \top_module|audi_player|addr_r[16]~55\);

-- Location: FF_X5_Y50_N13
\top_module|audi_player|addr_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[16]~54_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(16));

-- Location: LCCOMB_X5_Y50_N14
\top_module|audi_player|addr_r[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[17]~56_combout\ = (\top_module|audi_player|addr_r\(17) & (!\top_module|audi_player|addr_r[16]~55\)) # (!\top_module|audi_player|addr_r\(17) & ((\top_module|audi_player|addr_r[16]~55\) # (GND)))
-- \top_module|audi_player|addr_r[17]~57\ = CARRY((!\top_module|audi_player|addr_r[16]~55\) # (!\top_module|audi_player|addr_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(17),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[16]~55\,
	combout => \top_module|audi_player|addr_r[17]~56_combout\,
	cout => \top_module|audi_player|addr_r[17]~57\);

-- Location: FF_X5_Y50_N15
\top_module|audi_player|addr_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[17]~56_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(17));

-- Location: LCCOMB_X5_Y50_N16
\top_module|audi_player|addr_r[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|addr_r[18]~58_combout\ = (\top_module|audi_player|addr_r\(18) & (\top_module|audi_player|addr_r[17]~57\ $ (GND))) # (!\top_module|audi_player|addr_r\(18) & (!\top_module|audi_player|addr_r[17]~57\ & VCC))
-- \top_module|audi_player|addr_r[18]~59\ = CARRY((\top_module|audi_player|addr_r\(18) & !\top_module|audi_player|addr_r[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|addr_r\(18),
	datad => VCC,
	cin => \top_module|audi_player|addr_r[17]~57\,
	combout => \top_module|audi_player|addr_r[18]~58_combout\,
	cout => \top_module|audi_player|addr_r[18]~59\);

-- Location: FF_X5_Y50_N17
\top_module|audi_player|addr_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[18]~58_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(18));

-- Location: FF_X5_Y50_N19
\top_module|audi_player|addr_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|addr_r[19]~60_combout\,
	sclr => \top_module|audi_player|addr_r[1]~64_combout\,
	ena => \top_module|audi_player|addr_r[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|addr_r\(19));

-- Location: LCCOMB_X6_Y50_N30
\top_module|play_sram_addr_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~19_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(19),
	combout => \top_module|play_sram_addr_r~19_combout\);

-- Location: FF_X6_Y50_N31
\top_module|play_sram_addr_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(19));

-- Location: LCCOMB_X8_Y49_N0
\top_module|audi_time_r[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_r[4]~2_combout\ = (\deb0|neg_r~q\) # ((!\top_module|state_r.P_REC~q\ & (\top_module|state_r.INIT~q\ & !\top_module|state_r.P_PLAY~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.P_REC~q\,
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.INIT~q\,
	datad => \top_module|state_r.P_PLAY~q\,
	combout => \top_module|audi_time_r[4]~2_combout\);

-- Location: FF_X6_Y50_N19
\top_module|audi_time_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_time_r~4_combout\,
	asdata => \top_module|play_sram_addr_r\(19),
	sclr => \deb0|neg_r~q\,
	sload => \top_module|state_r.PLAY~q\,
	ena => \top_module|audi_time_r[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_time_r\(4));

-- Location: LCCOMB_X8_Y49_N6
\top_module|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector6~0_combout\ = (\top_module|audi_time_r\(5) & (((\top_module|state_r.P_PLAY~q\) # (\top_module|state_r.P_REC~q\)) # (!\top_module|state_r.INIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.INIT~q\,
	datab => \top_module|state_r.P_PLAY~q\,
	datac => \top_module|state_r.P_REC~q\,
	datad => \top_module|audi_time_r\(5),
	combout => \top_module|Selector6~0_combout\);

-- Location: LCCOMB_X9_Y49_N28
\top_module|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|Selector6~1_combout\ = (\top_module|Selector6~0_combout\) # ((\top_module|state_r.IDLE~q\ & \top_module|audi_time_w~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|Selector6~0_combout\,
	datac => \top_module|state_r.IDLE~q\,
	datad => \top_module|audi_time_w~0_combout\,
	combout => \top_module|Selector6~1_combout\);

-- Location: FF_X9_Y49_N29
\top_module|audi_time_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|Selector6~1_combout\,
	sclr => \deb0|neg_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_time_r\(5));

-- Location: LCCOMB_X3_Y49_N24
\top_module|rec_sram_addr_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~18_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(18),
	combout => \top_module|rec_sram_addr_r~18_combout\);

-- Location: FF_X3_Y49_N25
\top_module|rec_sram_addr_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(18));

-- Location: LCCOMB_X6_Y50_N0
\top_module|audi_time_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_r~5_combout\ = (\top_module|audi_time_r~0_combout\) # ((\top_module|rec_sram_addr_r\(18) & \top_module|state_r.REC~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(18),
	datab => \top_module|audi_time_r~0_combout\,
	datad => \top_module|state_r.REC~q\,
	combout => \top_module|audi_time_r~5_combout\);

-- Location: LCCOMB_X6_Y50_N8
\top_module|play_sram_addr_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~18_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb0|neg_r~q\,
	datac => \top_module|audi_player|addr_r\(18),
	combout => \top_module|play_sram_addr_r~18_combout\);

-- Location: FF_X6_Y50_N9
\top_module|play_sram_addr_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(18));

-- Location: FF_X6_Y50_N1
\top_module|audi_time_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_time_r~5_combout\,
	asdata => \top_module|play_sram_addr_r\(18),
	sclr => \deb0|neg_r~q\,
	sload => \top_module|state_r.PLAY~q\,
	ena => \top_module|audi_time_r[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_time_r\(3));

-- Location: LCCOMB_X2_Y50_N26
\top_module|rec_sram_addr_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~17_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(17),
	combout => \top_module|rec_sram_addr_r~17_combout\);

-- Location: FF_X2_Y50_N27
\top_module|rec_sram_addr_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(17));

-- Location: LCCOMB_X6_Y50_N12
\top_module|audi_time_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_r~6_combout\ = (\top_module|audi_time_r~0_combout\) # ((\top_module|rec_sram_addr_r\(17) & \top_module|state_r.REC~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(17),
	datab => \top_module|audi_time_r~0_combout\,
	datad => \top_module|state_r.REC~q\,
	combout => \top_module|audi_time_r~6_combout\);

-- Location: LCCOMB_X6_Y50_N4
\top_module|play_sram_addr_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~17_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(17),
	combout => \top_module|play_sram_addr_r~17_combout\);

-- Location: FF_X6_Y50_N5
\top_module|play_sram_addr_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(17));

-- Location: FF_X6_Y50_N13
\top_module|audi_time_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_time_r~6_combout\,
	asdata => \top_module|play_sram_addr_r\(17),
	sclr => \deb0|neg_r~q\,
	sload => \top_module|state_r.PLAY~q\,
	ena => \top_module|audi_time_r[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_time_r\(2));

-- Location: LCCOMB_X13_Y46_N28
\seven_dec_time|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Equal0~0_combout\ = (\top_module|audi_time_r\(4) & (\top_module|audi_time_r\(5) & (\top_module|audi_time_r\(3) & \top_module|audi_time_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_time_r\(4),
	datab => \top_module|audi_time_r\(5),
	datac => \top_module|audi_time_r\(3),
	datad => \top_module|audi_time_r\(2),
	combout => \seven_dec_time|Equal0~0_combout\);

-- Location: LCCOMB_X3_Y49_N30
\top_module|rec_sram_addr_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~15_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(15),
	combout => \top_module|rec_sram_addr_r~15_combout\);

-- Location: FF_X3_Y49_N31
\top_module|rec_sram_addr_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(15));

-- Location: LCCOMB_X6_Y50_N10
\top_module|audi_time_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_r~1_combout\ = (\top_module|audi_time_r~0_combout\) # ((\top_module|rec_sram_addr_r\(15) & \top_module|state_r.REC~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(15),
	datab => \top_module|audi_time_r~0_combout\,
	datad => \top_module|state_r.REC~q\,
	combout => \top_module|audi_time_r~1_combout\);

-- Location: LCCOMB_X6_Y50_N22
\top_module|play_sram_addr_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~15_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(15),
	combout => \top_module|play_sram_addr_r~15_combout\);

-- Location: FF_X6_Y50_N23
\top_module|play_sram_addr_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(15));

-- Location: FF_X6_Y50_N11
\top_module|audi_time_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_time_r~1_combout\,
	asdata => \top_module|play_sram_addr_r\(15),
	sclr => \deb0|neg_r~q\,
	sload => \top_module|state_r.PLAY~q\,
	ena => \top_module|audi_time_r[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_time_r\(0));

-- Location: LCCOMB_X13_Y47_N24
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \top_module|audi_time_r\(3) $ (VCC)
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\top_module|audi_time_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(3),
	datad => VCC,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X13_Y47_N26
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\top_module|audi_time_r\(4) & (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\top_module|audi_time_r\(4) & 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\top_module|audi_time_r\(4) & !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(4),
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X13_Y47_N28
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\top_module|audi_time_r\(5) & (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\top_module|audi_time_r\(5) & 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\top_module|audi_time_r\(5) & !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(5),
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X13_Y47_N30
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X13_Y47_N10
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout\ = (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X13_Y47_N4
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \top_module|audi_time_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \top_module|audi_time_r\(4),
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X13_Y47_N12
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\ = (\top_module|audi_time_r\(3) & \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(3),
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X14_Y47_N28
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\ = (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X14_Y47_N2
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \top_module|audi_time_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \top_module|audi_time_r\(2),
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X13_Y48_N16
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout\ = (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \top_module|audi_time_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \top_module|audi_time_r\(2),
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X13_Y47_N14
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X13_Y47_N16
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\)))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\ & (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X13_Y47_N18
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout\)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout\)))))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X13_Y47_N2
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout\ = (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X13_Y47_N0
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \top_module|audi_time_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \top_module|audi_time_r\(5),
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X13_Y47_N20
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout\ & (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout\ & 
-- !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y47_N22
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y47_N22
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout\);

-- Location: LCCOMB_X13_Y47_N6
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\top_module|audi_time_r\(4)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \top_module|audi_time_r\(4),
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout\);

-- Location: LCCOMB_X13_Y47_N8
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\top_module|audi_time_r\(3))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \top_module|audi_time_r\(3),
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\);

-- Location: LCCOMB_X14_Y47_N0
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\);

-- Location: LCCOMB_X14_Y47_N26
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\ = (\top_module|audi_time_r\(2) & \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_time_r\(2),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\);

-- Location: LCCOMB_X14_Y47_N20
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\);

-- Location: LCCOMB_X5_Y49_N2
\top_module|rec_sram_addr_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~16_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(16),
	combout => \top_module|rec_sram_addr_r~16_combout\);

-- Location: FF_X5_Y49_N3
\top_module|rec_sram_addr_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(16));

-- Location: LCCOMB_X6_Y50_N24
\top_module|audi_time_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_time_r~3_combout\ = (\top_module|audi_time_r~0_combout\) # ((\top_module|rec_sram_addr_r\(16) & \top_module|state_r.REC~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(16),
	datab => \top_module|audi_time_r~0_combout\,
	datad => \top_module|state_r.REC~q\,
	combout => \top_module|audi_time_r~3_combout\);

-- Location: LCCOMB_X6_Y50_N14
\top_module|play_sram_addr_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~16_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(16),
	combout => \top_module|play_sram_addr_r~16_combout\);

-- Location: FF_X6_Y50_N15
\top_module|play_sram_addr_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(16));

-- Location: FF_X6_Y50_N25
\top_module|audi_time_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|audi_time_r~3_combout\,
	asdata => \top_module|play_sram_addr_r\(16),
	sclr => \deb0|neg_r~q\,
	sload => \top_module|state_r.PLAY~q\,
	ena => \top_module|audi_time_r[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_time_r\(1));

-- Location: LCCOMB_X14_Y47_N24
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout\ = (\top_module|audi_time_r\(1) & !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(1),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout\);

-- Location: LCCOMB_X14_Y47_N14
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout\ = (\top_module|audi_time_r\(1) & \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(1),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout\);

-- Location: LCCOMB_X14_Y47_N4
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout\) # (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout\)))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout\) # (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout\,
	datad => VCC,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X14_Y47_N6
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\ & 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\)))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\ & (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\ & 
-- !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\,
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X14_Y47_N8
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\)))))
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\) # 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\,
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X14_Y47_N10
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout\ & (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout\ & 
-- !\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout\,
	datad => VCC,
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y47_N12
\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y47_N16
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\) # 
-- ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (((\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout\,
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\);

-- Location: LCCOMB_X14_Y47_N18
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\) # 
-- ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (((\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout\,
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\);

-- Location: LCCOMB_X14_Y47_N30
\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\top_module|audi_time_r\(1))) # 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(1),
	datac => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\);

-- Location: LCCOMB_X72_Y4_N4
\seven_dec_time|WideOr13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr13~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ & (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\)))) # 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ & (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ $ (((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ & 
-- \top_module|audi_time_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\,
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\,
	combout => \seven_dec_time|WideOr13~2_combout\);

-- Location: LCCOMB_X72_Y4_N6
\seven_dec_time|WideOr13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr13~3_combout\ = (\seven_dec_time|WideOr13~2_combout\) # ((\seven_dec_time|Equal0~0_combout\ & (\top_module|audi_time_r\(0) & \top_module|audi_time_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Equal0~0_combout\,
	datab => \top_module|audi_time_r\(0),
	datac => \seven_dec_time|WideOr13~2_combout\,
	datad => \top_module|audi_time_r\(1),
	combout => \seven_dec_time|WideOr13~3_combout\);

-- Location: LCCOMB_X72_Y4_N20
\seven_dec_time|WideOr12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr12~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\) # (\top_module|audi_time_r\(0) $ 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\)))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ & 
-- ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\,
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\,
	combout => \seven_dec_time|WideOr12~2_combout\);

-- Location: LCCOMB_X72_Y4_N0
\seven_dec_time|WideOr12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr12~3_combout\ = (\seven_dec_time|WideOr12~2_combout\) # ((\seven_dec_time|Equal0~0_combout\ & (\top_module|audi_time_r\(1) & \top_module|audi_time_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Equal0~0_combout\,
	datab => \top_module|audi_time_r\(1),
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|WideOr12~2_combout\,
	combout => \seven_dec_time|WideOr12~3_combout\);

-- Location: LCCOMB_X72_Y4_N18
\seven_dec_time|WideOr11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr11~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\)) # 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\) # 
-- (!\top_module|audi_time_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\,
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\,
	combout => \seven_dec_time|WideOr11~2_combout\);

-- Location: LCCOMB_X72_Y4_N26
\seven_dec_time|WideOr11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr11~3_combout\ = (\seven_dec_time|WideOr11~2_combout\) # ((\seven_dec_time|Equal0~0_combout\ & (\top_module|audi_time_r\(1) & \top_module|audi_time_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Equal0~0_combout\,
	datab => \top_module|audi_time_r\(1),
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|WideOr11~2_combout\,
	combout => \seven_dec_time|WideOr11~3_combout\);

-- Location: LCCOMB_X72_Y4_N12
\seven_dec_time|WideOr10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr10~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\) # 
-- ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & \top_module|audi_time_r\(0))))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ & 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ $ (((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ & \top_module|audi_time_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\,
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\,
	combout => \seven_dec_time|WideOr10~2_combout\);

-- Location: LCCOMB_X72_Y4_N28
\seven_dec_time|WideOr10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr10~3_combout\ = (\seven_dec_time|WideOr10~2_combout\) # ((\seven_dec_time|Equal0~0_combout\ & (\top_module|audi_time_r\(1) & \top_module|audi_time_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Equal0~0_combout\,
	datab => \top_module|audi_time_r\(1),
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|WideOr10~2_combout\,
	combout => \seven_dec_time|WideOr10~3_combout\);

-- Location: LCCOMB_X72_Y4_N22
\seven_dec_time|WideOr9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr9~2_combout\ = (\top_module|audi_time_r\(0)) # ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\))) # 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\ & (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\,
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\,
	combout => \seven_dec_time|WideOr9~2_combout\);

-- Location: LCCOMB_X72_Y4_N10
\seven_dec_time|WideOr8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr8~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\)) # 
-- (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & ((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\) # ((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ & 
-- \top_module|audi_time_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\,
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\,
	combout => \seven_dec_time|WideOr8~2_combout\);

-- Location: LCCOMB_X72_Y4_N30
\seven_dec_time|WideOr8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr8~3_combout\ = (\seven_dec_time|WideOr8~2_combout\) # ((\seven_dec_time|Equal0~0_combout\ & (\top_module|audi_time_r\(1) & \top_module|audi_time_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Equal0~0_combout\,
	datab => \top_module|audi_time_r\(1),
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|WideOr8~2_combout\,
	combout => \seven_dec_time|WideOr8~3_combout\);

-- Location: LCCOMB_X72_Y4_N24
\seven_dec_time|WideOr7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr7~2_combout\ = (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ & 
-- ((!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\) # (!\top_module|audi_time_r\(0))))) # (!\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\ & 
-- (\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\ $ (((\seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout\,
	datab => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout\,
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout\,
	combout => \seven_dec_time|WideOr7~2_combout\);

-- Location: LCCOMB_X72_Y4_N8
\seven_dec_time|WideOr7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr7~3_combout\ = ((\seven_dec_time|Equal0~0_combout\ & (\top_module|audi_time_r\(1) & \top_module|audi_time_r\(0)))) # (!\seven_dec_time|WideOr7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Equal0~0_combout\,
	datab => \top_module|audi_time_r\(1),
	datac => \top_module|audi_time_r\(0),
	datad => \seven_dec_time|WideOr7~2_combout\,
	combout => \seven_dec_time|WideOr7~3_combout\);

-- Location: LCCOMB_X12_Y46_N16
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \top_module|audi_time_r\(3) $ (VCC)
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\top_module|audi_time_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(3),
	datad => VCC,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y46_N18
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\top_module|audi_time_r\(4) & (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\top_module|audi_time_r\(4) & 
-- (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\top_module|audi_time_r\(4) & !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(4),
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y46_N20
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\top_module|audi_time_r\(5) & (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\top_module|audi_time_r\(5) & 
-- (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\top_module|audi_time_r\(5) & !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(5),
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y46_N22
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X12_Y46_N26
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~17_combout\ = (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X12_Y46_N28
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~16_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \top_module|audi_time_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \top_module|audi_time_r\(5),
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X12_Y46_N0
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \top_module|audi_time_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \top_module|audi_time_r\(4),
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X12_Y46_N4
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\ = (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X12_Y46_N2
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20_combout\ = (\top_module|audi_time_r\(3) & \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(3),
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X12_Y46_N24
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21_combout\ = (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X13_Y46_N30
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~22_combout\ = (\top_module|audi_time_r\(2) & \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_time_r\(2),
	datad => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X13_Y46_N24
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~23_combout\ = (\top_module|audi_time_r\(2) & !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_time_r\(2),
	datad => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X13_Y46_N10
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X13_Y46_N12
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20_combout\) # 
-- (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21_combout\)))) # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- (!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21_combout\)))
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20_combout\ & (!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X13_Y46_N14
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\)))) # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\)))))
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X13_Y46_N16
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~17_combout\ & (!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~16_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y46_N18
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y46_N6
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~24_combout\ = (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X13_Y46_N8
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\top_module|audi_time_r\(4)))) # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \top_module|audi_time_r\(4),
	datad => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X13_Y46_N2
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\top_module|audi_time_r\(3))) # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \top_module|audi_time_r\(3),
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X13_Y46_N0
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X13_Y46_N4
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~26_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \top_module|audi_time_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \top_module|audi_time_r\(2),
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~26_combout\);

-- Location: LCCOMB_X13_Y46_N22
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~27_combout\ = (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X13_Y46_N20
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~28_combout\ = (\top_module|audi_time_r\(1) & \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(1),
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X13_Y46_N26
\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~29_combout\ = (\top_module|audi_time_r\(1) & !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_time_r\(1),
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X12_Y46_N6
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~28_combout\) # (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datad => VCC,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X12_Y46_N8
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~26_combout\ & (!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~27_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~26_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X12_Y46_N10
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & 
-- ((\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\) # (\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X12_Y46_N12
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~24_combout\ & (!\seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~30_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datad => VCC,
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y46_N14
\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y4_N14
\seven_dec_time|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|Equal0~1_combout\ = (\seven_dec_time|Equal0~0_combout\ & (\top_module|audi_time_r\(1) & \top_module|audi_time_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Equal0~0_combout\,
	datab => \top_module|audi_time_r\(1),
	datac => \top_module|audi_time_r\(0),
	combout => \seven_dec_time|Equal0~1_combout\);

-- Location: LCCOMB_X73_Y4_N4
\seven_dec_time|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr6~0_combout\ = (\seven_dec_time|Equal0~1_combout\) # ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ 
-- (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \seven_dec_time|Equal0~1_combout\,
	combout => \seven_dec_time|WideOr6~0_combout\);

-- Location: LCCOMB_X73_Y4_N18
\seven_dec_time|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr5~0_combout\ = (\seven_dec_time|Equal0~1_combout\) # ((!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ 
-- $ (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \seven_dec_time|Equal0~1_combout\,
	combout => \seven_dec_time|WideOr5~0_combout\);

-- Location: LCCOMB_X73_Y4_N28
\seven_dec_time|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr4~0_combout\ = (\seven_dec_time|Equal0~1_combout\) # ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ 
-- & \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \seven_dec_time|Equal0~1_combout\,
	combout => \seven_dec_time|WideOr4~0_combout\);

-- Location: LCCOMB_X73_Y4_N26
\seven_dec_time|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr3~0_combout\ = (\seven_dec_time|Equal0~1_combout\) # ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \seven_dec_time|Equal0~1_combout\,
	combout => \seven_dec_time|WideOr3~0_combout\);

-- Location: LCCOMB_X73_Y4_N0
\seven_dec_time|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr2~0_combout\ = ((\seven_dec_time|Equal0~1_combout\) # ((!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \seven_dec_time|Equal0~1_combout\,
	combout => \seven_dec_time|WideOr2~0_combout\);

-- Location: LCCOMB_X73_Y4_N2
\seven_dec_time|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr1~0_combout\ = (\seven_dec_time|Equal0~1_combout\) # ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \seven_dec_time|Equal0~1_combout\,
	combout => \seven_dec_time|WideOr1~0_combout\);

-- Location: LCCOMB_X73_Y4_N12
\seven_dec_time|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_time|WideOr0~0_combout\ = (\seven_dec_time|Equal0~1_combout\) # ((\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) 
-- # (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \seven_dec_time|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \seven_dec_time|Equal0~1_combout\,
	combout => \seven_dec_time|WideOr0~0_combout\);

-- Location: LCCOMB_X54_Y34_N16
\seven_dec_speed|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr7~0_combout\ = (\top_module|audi_speed_r\(0) & ((\top_module|audi_speed_r\(2)) # (\top_module|audi_speed_r\(3) $ (\top_module|audi_speed_r\(1))))) # (!\top_module|audi_speed_r\(0) & ((\top_module|audi_speed_r\(3)) # 
-- ((\top_module|audi_speed_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr7~0_combout\);

-- Location: LCCOMB_X54_Y34_N2
\seven_dec_speed|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr6~0_combout\ = (\top_module|audi_speed_r\(2) & (\top_module|audi_speed_r\(1) $ (((!\top_module|audi_speed_r\(3) & !\top_module|audi_speed_r\(0)))))) # (!\top_module|audi_speed_r\(2) & ((\top_module|audi_speed_r\(3)) # 
-- ((\top_module|audi_speed_r\(0)) # (\top_module|audi_speed_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr6~0_combout\);

-- Location: LCCOMB_X54_Y34_N4
\seven_dec_speed|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr5~0_combout\ = (\top_module|audi_speed_r\(2)) # ((\top_module|audi_speed_r\(3) & ((\top_module|audi_speed_r\(1)) # (!\top_module|audi_speed_r\(0)))) # (!\top_module|audi_speed_r\(3) & (\top_module|audi_speed_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr5~0_combout\);

-- Location: LCCOMB_X54_Y34_N10
\seven_dec_speed|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr4~0_combout\ = (\top_module|audi_speed_r\(3) & ((\top_module|audi_speed_r\(2) $ (!\top_module|audi_speed_r\(0))) # (!\top_module|audi_speed_r\(1)))) # (!\top_module|audi_speed_r\(3) & (\top_module|audi_speed_r\(1) $ 
-- (((\top_module|audi_speed_r\(2) & \top_module|audi_speed_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr4~0_combout\);

-- Location: LCCOMB_X54_Y34_N0
\seven_dec_speed|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr3~0_combout\ = (\top_module|audi_speed_r\(3) & ((\top_module|audi_speed_r\(2) & (\top_module|audi_speed_r\(0))) # (!\top_module|audi_speed_r\(2) & ((!\top_module|audi_speed_r\(1)))))) # (!\top_module|audi_speed_r\(3) & 
-- (((!\top_module|audi_speed_r\(0) & \top_module|audi_speed_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr3~0_combout\);

-- Location: LCCOMB_X54_Y34_N26
\seven_dec_speed|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr2~0_combout\ = (\top_module|audi_speed_r\(2)) # ((\top_module|audi_speed_r\(3) & (\top_module|audi_speed_r\(0) $ (!\top_module|audi_speed_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr2~0_combout\);

-- Location: LCCOMB_X54_Y34_N28
\seven_dec_speed|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr1~0_combout\ = (\top_module|audi_speed_r\(2) & ((\top_module|audi_speed_r\(3) $ (!\top_module|audi_speed_r\(0))) # (!\top_module|audi_speed_r\(1)))) # (!\top_module|audi_speed_r\(2) & ((\top_module|audi_speed_r\(3)) # 
-- ((\top_module|audi_speed_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr1~0_combout\);

-- Location: LCCOMB_X54_Y34_N22
\seven_dec_speed|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seven_dec_speed|WideOr0~0_combout\ = (\top_module|audi_speed_r\(3) & ((\top_module|audi_speed_r\(2)) # ((\top_module|audi_speed_r\(0)) # (\top_module|audi_speed_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_speed_r\(3),
	datab => \top_module|audi_speed_r\(2),
	datac => \top_module|audi_speed_r\(0),
	datad => \top_module|audi_speed_r\(1),
	combout => \seven_dec_speed|WideOr0~0_combout\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\SRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(12),
	o => \SRAM_DQ[12]~input_o\);

-- Location: LCCOMB_X4_Y53_N22
\top_module|play_sram_dq_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~3_combout\ = (\top_module|state_r.PLAY~q\ & (!\deb0|neg_r~q\ & \SRAM_DQ[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.PLAY~q\,
	datab => \deb0|neg_r~q\,
	datad => \SRAM_DQ[12]~input_o\,
	combout => \top_module|play_sram_dq_r~3_combout\);

-- Location: FF_X4_Y53_N23
\top_module|play_sram_dq_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(12));

-- Location: LCCOMB_X1_Y60_N12
\top_module|audi_player|data_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~4_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(12),
	combout => \top_module|audi_player|data_r~4_combout\);

-- Location: LCCOMB_X4_Y56_N14
\top_module|audi_player|data_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r[0]~1_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\) # (\top_module|play_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|data_r[0]~1_combout\);

-- Location: FF_X1_Y60_N13
\top_module|audi_player|data_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~4_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(12));

-- Location: IOIBUF_X0_Y16_N15
\SRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(11),
	o => \SRAM_DQ[11]~input_o\);

-- Location: LCCOMB_X4_Y48_N26
\top_module|play_sram_dq_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~4_combout\ = (\top_module|state_r.PLAY~q\ & (\SRAM_DQ[11]~input_o\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \SRAM_DQ[11]~input_o\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~4_combout\);

-- Location: FF_X4_Y48_N27
\top_module|play_sram_dq_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(11));

-- Location: LCCOMB_X1_Y60_N2
\top_module|audi_player|data_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~5_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(11),
	combout => \top_module|audi_player|data_r~5_combout\);

-- Location: FF_X1_Y60_N3
\top_module|audi_player|data_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~5_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(11));

-- Location: IOIBUF_X0_Y17_N15
\SRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(10),
	o => \SRAM_DQ[10]~input_o\);

-- Location: LCCOMB_X4_Y53_N20
\top_module|play_sram_dq_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~5_combout\ = (\SRAM_DQ[10]~input_o\ & (\top_module|state_r.PLAY~q\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[10]~input_o\,
	datac => \top_module|state_r.PLAY~q\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~5_combout\);

-- Location: FF_X4_Y53_N21
\top_module|play_sram_dq_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(10));

-- Location: LCCOMB_X1_Y60_N8
\top_module|audi_player|data_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~6_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(10),
	combout => \top_module|audi_player|data_r~6_combout\);

-- Location: FF_X1_Y60_N9
\top_module|audi_player|data_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~6_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(10));

-- Location: IOIBUF_X0_Y21_N15
\SRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(8),
	o => \SRAM_DQ[8]~input_o\);

-- Location: LCCOMB_X4_Y53_N12
\top_module|play_sram_dq_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~7_combout\ = (\SRAM_DQ[8]~input_o\ & (\top_module|state_r.PLAY~q\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[8]~input_o\,
	datac => \top_module|state_r.PLAY~q\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~7_combout\);

-- Location: FF_X4_Y53_N13
\top_module|play_sram_dq_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(8));

-- Location: LCCOMB_X1_Y60_N0
\top_module|audi_player|data_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~8_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(8),
	combout => \top_module|audi_player|data_r~8_combout\);

-- Location: FF_X1_Y60_N1
\top_module|audi_player|data_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~8_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(8));

-- Location: IOIBUF_X11_Y0_N22
\SRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(5),
	o => \SRAM_DQ[5]~input_o\);

-- Location: LCCOMB_X11_Y49_N10
\top_module|play_sram_dq_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~10_combout\ = (\SRAM_DQ[5]~input_o\ & (!\deb0|neg_r~q\ & \top_module|state_r.PLAY~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[5]~input_o\,
	datab => \deb0|neg_r~q\,
	datac => \top_module|state_r.PLAY~q\,
	combout => \top_module|play_sram_dq_r~10_combout\);

-- Location: FF_X11_Y49_N11
\top_module|play_sram_dq_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(5));

-- Location: LCCOMB_X1_Y60_N10
\top_module|audi_player|data_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~11_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(5),
	combout => \top_module|audi_player|data_r~11_combout\);

-- Location: FF_X1_Y60_N11
\top_module|audi_player|data_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~11_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(5));

-- Location: IOIBUF_X9_Y0_N22
\SRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(2),
	o => \SRAM_DQ[2]~input_o\);

-- Location: LCCOMB_X8_Y49_N2
\top_module|play_sram_dq_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~13_combout\ = (\top_module|state_r.PLAY~q\ & (!\deb0|neg_r~q\ & \SRAM_DQ[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \deb0|neg_r~q\,
	datad => \SRAM_DQ[2]~input_o\,
	combout => \top_module|play_sram_dq_r~13_combout\);

-- Location: LCCOMB_X7_Y52_N12
\top_module|play_sram_dq_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r[2]~feeder_combout\ = \top_module|play_sram_dq_r~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|play_sram_dq_r~13_combout\,
	combout => \top_module|play_sram_dq_r[2]~feeder_combout\);

-- Location: FF_X7_Y52_N13
\top_module|play_sram_dq_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(2));

-- Location: LCCOMB_X1_Y60_N14
\top_module|audi_player|data_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~14_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(2),
	combout => \top_module|audi_player|data_r~14_combout\);

-- Location: FF_X1_Y60_N15
\top_module|audi_player|data_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~14_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(2));

-- Location: IOIBUF_X1_Y0_N1
\SRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(1),
	o => \SRAM_DQ[1]~input_o\);

-- Location: LCCOMB_X5_Y52_N14
\top_module|play_sram_dq_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~14_combout\ = (\top_module|state_r.PLAY~q\ & (\SRAM_DQ[1]~input_o\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \SRAM_DQ[1]~input_o\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~14_combout\);

-- Location: FF_X5_Y52_N15
\top_module|play_sram_dq_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(1));

-- Location: LCCOMB_X1_Y60_N4
\top_module|audi_player|data_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~15_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|play_rst_r~q\,
	datac => \top_module|play_sram_dq_r\(1),
	combout => \top_module|audi_player|data_r~15_combout\);

-- Location: FF_X1_Y60_N5
\top_module|audi_player|data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~15_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(1));

-- Location: IOIBUF_X7_Y0_N22
\SRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(14),
	o => \SRAM_DQ[14]~input_o\);

-- Location: LCCOMB_X6_Y49_N30
\top_module|play_sram_dq_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~1_combout\ = (!\deb0|neg_r~q\ & (\top_module|state_r.PLAY~q\ & \SRAM_DQ[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datac => \top_module|state_r.PLAY~q\,
	datad => \SRAM_DQ[14]~input_o\,
	combout => \top_module|play_sram_dq_r~1_combout\);

-- Location: FF_X6_Y49_N31
\top_module|play_sram_dq_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(14));

-- Location: LCCOMB_X1_Y60_N20
\top_module|audi_player|data_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~2_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(14),
	combout => \top_module|audi_player|data_r~2_combout\);

-- Location: FF_X1_Y60_N21
\top_module|audi_player|data_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~2_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(14));

-- Location: IOIBUF_X3_Y0_N22
\SRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(13),
	o => \SRAM_DQ[13]~input_o\);

-- Location: LCCOMB_X4_Y53_N24
\top_module|play_sram_dq_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~2_combout\ = (\top_module|state_r.PLAY~q\ & (!\deb0|neg_r~q\ & \SRAM_DQ[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.PLAY~q\,
	datab => \deb0|neg_r~q\,
	datad => \SRAM_DQ[13]~input_o\,
	combout => \top_module|play_sram_dq_r~2_combout\);

-- Location: FF_X4_Y53_N25
\top_module|play_sram_dq_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(13));

-- Location: LCCOMB_X1_Y60_N30
\top_module|audi_player|data_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~3_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(13),
	combout => \top_module|audi_player|data_r~3_combout\);

-- Location: FF_X1_Y60_N31
\top_module|audi_player|data_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~3_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(13));

-- Location: LCCOMB_X1_Y56_N16
\top_module|audi_player|old_data_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~4_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(13))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(13),
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|audi_player|old_data_r\(12),
	combout => \top_module|audi_player|old_data_r~4_combout\);

-- Location: LCCOMB_X1_Y54_N30
\top_module|audi_player|old_data_r[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r[2]~1_combout\ = (\top_module|audi_player|data_counter_r\(4)) # ((!\top_module|audi_player|state_r.SEND_FAST~q\ & ((\SW[17]~input_o\) # (!\top_module|audi_player|state_r.SEND_SLOW~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datab => \SW[17]~input_o\,
	datac => \top_module|audi_player|data_counter_r\(4),
	datad => \top_module|audi_player|state_r.SEND_FAST~q\,
	combout => \top_module|audi_player|old_data_r[2]~1_combout\);

-- Location: LCCOMB_X1_Y56_N30
\top_module|audi_player|old_data_r[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r[2]~2_combout\ = ((\top_module|audi_player|Selector30~0_combout\) # (\top_module|play_rst_r~q\)) # (!\top_module|audi_player|old_data_r[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r[2]~1_combout\,
	datac => \top_module|audi_player|Selector30~0_combout\,
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|old_data_r[2]~2_combout\);

-- Location: FF_X1_Y56_N17
\top_module|audi_player|old_data_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~4_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(13));

-- Location: LCCOMB_X1_Y56_N2
\top_module|audi_player|old_data_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~3_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(14))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(14),
	datab => \top_module|audi_player|old_data_r\(13),
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	combout => \top_module|audi_player|old_data_r~3_combout\);

-- Location: FF_X1_Y56_N3
\top_module|audi_player|old_data_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~3_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(14));

-- Location: IOIBUF_X3_Y0_N15
\SRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(15),
	o => \SRAM_DQ[15]~input_o\);

-- Location: LCCOMB_X4_Y53_N8
\top_module|play_sram_dq_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~0_combout\ = (\top_module|state_r.PLAY~q\ & (!\deb0|neg_r~q\ & \SRAM_DQ[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.PLAY~q\,
	datab => \deb0|neg_r~q\,
	datad => \SRAM_DQ[15]~input_o\,
	combout => \top_module|play_sram_dq_r~0_combout\);

-- Location: FF_X4_Y53_N9
\top_module|play_sram_dq_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(15));

-- Location: LCCOMB_X1_Y60_N18
\top_module|audi_player|data_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~0_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(15),
	combout => \top_module|audi_player|data_r~0_combout\);

-- Location: FF_X1_Y60_N19
\top_module|audi_player|data_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~0_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(15));

-- Location: LCCOMB_X1_Y56_N8
\top_module|audi_player|old_data_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~0_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|data_r\(15)))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|old_data_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|old_data_r\(14),
	datad => \top_module|audi_player|data_r\(15),
	combout => \top_module|audi_player|old_data_r~0_combout\);

-- Location: FF_X1_Y56_N9
\top_module|audi_player|old_data_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~0_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(15));

-- Location: LCCOMB_X1_Y54_N26
\top_module|audi_player|Selector30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector30~4_combout\ = (!\top_module|audi_player|data_counter_r\(4) & (\top_module|audi_player|old_data_r\(15) & (!\SW[17]~input_o\ & \top_module|audi_player|state_r.SEND_SLOW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_counter_r\(4),
	datab => \top_module|audi_player|old_data_r\(15),
	datac => \SW[17]~input_o\,
	datad => \top_module|audi_player|state_r.SEND_SLOW~q\,
	combout => \top_module|audi_player|Selector30~4_combout\);

-- Location: LCCOMB_X1_Y54_N10
\top_module|audi_player|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector30~1_combout\ = (\top_module|audi_player|state_r.SEND_FAST~q\ & (\top_module|audi_player|data_counter_r\(4))) # (!\top_module|audi_player|state_r.SEND_FAST~q\ & ((\top_module|audi_player|state_r.SEND_SLOW~q\ & 
-- (\top_module|audi_player|data_counter_r\(4))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((!\top_module|audi_player|state_r.GET_DATA~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_counter_r\(4),
	datab => \top_module|audi_player|state_r.SEND_FAST~q\,
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|audi_player|state_r.SEND_SLOW~q\,
	combout => \top_module|audi_player|Selector30~1_combout\);

-- Location: LCCOMB_X1_Y54_N24
\top_module|audi_player|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector30~2_combout\ = (\top_module|audi_player|Selector30~1_combout\) # ((\top_module|audi_player|state_r.SEND_SLOW~q\ & \SW[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \SW[17]~input_o\,
	datad => \top_module|audi_player|Selector30~1_combout\,
	combout => \top_module|audi_player|Selector30~2_combout\);

-- Location: LCCOMB_X1_Y54_N18
\top_module|audi_player|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Equal0~6_combout\ = (\top_module|audi_player|Equal0~5_combout\) # ((\top_module|audi_player|Equal0~4_combout\) # (\top_module|audi_player|addr_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Equal0~5_combout\,
	datac => \top_module|audi_player|Equal0~4_combout\,
	datad => \top_module|audi_player|addr_r\(20),
	combout => \top_module|audi_player|Equal0~6_combout\);

-- Location: LCCOMB_X1_Y54_N4
\top_module|audi_player|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector30~3_combout\ = (\top_module|audi_player|old_data_r\(0) & ((\top_module|audi_player|Selector30~2_combout\) # ((\top_module|audi_player|state_r.GET_DATA~q\ & !\top_module|audi_player|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(0),
	datab => \top_module|audi_player|Selector30~2_combout\,
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|audi_player|Equal0~6_combout\,
	combout => \top_module|audi_player|Selector30~3_combout\);

-- Location: IOIBUF_X5_Y0_N8
\SRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(0),
	o => \SRAM_DQ[0]~input_o\);

-- Location: LCCOMB_X5_Y52_N24
\top_module|play_sram_dq_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~15_combout\ = (\top_module|state_r.PLAY~q\ & (\SRAM_DQ[0]~input_o\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \SRAM_DQ[0]~input_o\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~15_combout\);

-- Location: FF_X5_Y52_N25
\top_module|play_sram_dq_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(0));

-- Location: LCCOMB_X1_Y60_N26
\top_module|audi_player|data_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~16_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|play_rst_r~q\,
	datac => \top_module|play_sram_dq_r\(0),
	combout => \top_module|audi_player|data_r~16_combout\);

-- Location: FF_X1_Y60_N27
\top_module|audi_player|data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~16_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(0));

-- Location: LCCOMB_X1_Y54_N8
\top_module|audi_player|Selector30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector30~5_combout\ = (\top_module|audi_player|Selector30~4_combout\) # ((\top_module|audi_player|Selector30~3_combout\) # ((\top_module|audi_player|Selector30~0_combout\ & \top_module|audi_player|data_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Selector30~4_combout\,
	datab => \top_module|audi_player|Selector30~0_combout\,
	datac => \top_module|audi_player|Selector30~3_combout\,
	datad => \top_module|audi_player|data_r\(0),
	combout => \top_module|audi_player|Selector30~5_combout\);

-- Location: FF_X1_Y60_N25
\top_module|audi_player|old_data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	asdata => \top_module|audi_player|Selector30~5_combout\,
	sclr => \top_module|play_rst_r~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(0));

-- Location: LCCOMB_X1_Y56_N28
\top_module|audi_player|old_data_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~16_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(1))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|data_r\(1),
	datad => \top_module|audi_player|old_data_r\(0),
	combout => \top_module|audi_player|old_data_r~16_combout\);

-- Location: FF_X1_Y56_N29
\top_module|audi_player|old_data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~16_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(1));

-- Location: LCCOMB_X1_Y56_N18
\top_module|audi_player|old_data_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~15_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(2))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|data_r\(2),
	datad => \top_module|audi_player|old_data_r\(1),
	combout => \top_module|audi_player|old_data_r~15_combout\);

-- Location: FF_X1_Y56_N19
\top_module|audi_player|old_data_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~15_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(2));

-- Location: IOIBUF_X9_Y0_N15
\SRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(3),
	o => \SRAM_DQ[3]~input_o\);

-- Location: LCCOMB_X5_Y52_N22
\top_module|play_sram_dq_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~12_combout\ = (\top_module|state_r.PLAY~q\ & (\SRAM_DQ[3]~input_o\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \SRAM_DQ[3]~input_o\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~12_combout\);

-- Location: FF_X5_Y52_N23
\top_module|play_sram_dq_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(3));

-- Location: LCCOMB_X5_Y52_N8
\top_module|audi_player|data_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~13_combout\ = (\top_module|play_sram_dq_r\(3) & !\top_module|play_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_sram_dq_r\(3),
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|data_r~13_combout\);

-- Location: LCCOMB_X1_Y60_N16
\top_module|audi_player|data_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r[3]~feeder_combout\ = \top_module|audi_player|data_r~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|audi_player|data_r~13_combout\,
	combout => \top_module|audi_player|data_r[3]~feeder_combout\);

-- Location: FF_X1_Y60_N17
\top_module|audi_player|data_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r[3]~feeder_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(3));

-- Location: LCCOMB_X1_Y56_N12
\top_module|audi_player|old_data_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~14_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|data_r\(3)))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|old_data_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|old_data_r\(2),
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|audi_player|data_r\(3),
	combout => \top_module|audi_player|old_data_r~14_combout\);

-- Location: FF_X1_Y56_N13
\top_module|audi_player|old_data_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~14_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(3));

-- Location: IOIBUF_X7_Y0_N15
\SRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(4),
	o => \SRAM_DQ[4]~input_o\);

-- Location: LCCOMB_X5_Y52_N12
\top_module|play_sram_dq_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~11_combout\ = (\top_module|state_r.PLAY~q\ & (\SRAM_DQ[4]~input_o\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \SRAM_DQ[4]~input_o\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~11_combout\);

-- Location: FF_X5_Y52_N13
\top_module|play_sram_dq_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(4));

-- Location: LCCOMB_X4_Y56_N16
\top_module|audi_player|data_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~12_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_rst_r~q\,
	datac => \top_module|play_sram_dq_r\(4),
	combout => \top_module|audi_player|data_r~12_combout\);

-- Location: FF_X4_Y56_N17
\top_module|audi_player|data_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~12_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(4));

-- Location: LCCOMB_X1_Y56_N14
\top_module|audi_player|old_data_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~13_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|data_r\(4)))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|old_data_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(3),
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|audi_player|data_r\(4),
	combout => \top_module|audi_player|old_data_r~13_combout\);

-- Location: FF_X1_Y56_N15
\top_module|audi_player|old_data_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~13_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(4));

-- Location: LCCOMB_X1_Y56_N0
\top_module|audi_player|old_data_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~12_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(5))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|data_r\(5),
	datac => \top_module|audi_player|old_data_r\(4),
	combout => \top_module|audi_player|old_data_r~12_combout\);

-- Location: FF_X1_Y56_N1
\top_module|audi_player|old_data_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~12_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(5));

-- Location: IOIBUF_X11_Y0_N15
\SRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(6),
	o => \SRAM_DQ[6]~input_o\);

-- Location: LCCOMB_X5_Y52_N4
\top_module|play_sram_dq_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~9_combout\ = (\top_module|state_r.PLAY~q\ & (\SRAM_DQ[6]~input_o\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \SRAM_DQ[6]~input_o\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~9_combout\);

-- Location: FF_X5_Y52_N5
\top_module|play_sram_dq_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(6));

-- Location: LCCOMB_X5_Y52_N18
\top_module|audi_player|data_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~10_combout\ = (\top_module|play_sram_dq_r\(6) & !\top_module|play_rst_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_sram_dq_r\(6),
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|data_r~10_combout\);

-- Location: LCCOMB_X1_Y60_N28
\top_module|audi_player|data_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r[6]~feeder_combout\ = \top_module|audi_player|data_r~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \top_module|audi_player|data_r~10_combout\,
	combout => \top_module|audi_player|data_r[6]~feeder_combout\);

-- Location: FF_X1_Y60_N29
\top_module|audi_player|data_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r[6]~feeder_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(6));

-- Location: LCCOMB_X1_Y56_N26
\top_module|audi_player|old_data_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~11_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|data_r\(6)))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|old_data_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|old_data_r\(5),
	datad => \top_module|audi_player|data_r\(6),
	combout => \top_module|audi_player|old_data_r~11_combout\);

-- Location: FF_X1_Y56_N27
\top_module|audi_player|old_data_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~11_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(6));

-- Location: IOIBUF_X20_Y0_N8
\SRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(7),
	o => \SRAM_DQ[7]~input_o\);

-- Location: LCCOMB_X5_Y52_N10
\top_module|play_sram_dq_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~8_combout\ = (\SRAM_DQ[7]~input_o\ & (\top_module|state_r.PLAY~q\ & !\deb0|neg_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~input_o\,
	datab => \top_module|state_r.PLAY~q\,
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_dq_r~8_combout\);

-- Location: FF_X5_Y52_N11
\top_module|play_sram_dq_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(7));

-- Location: LCCOMB_X1_Y60_N22
\top_module|audi_player|data_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~9_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(7),
	combout => \top_module|audi_player|data_r~9_combout\);

-- Location: FF_X1_Y60_N23
\top_module|audi_player|data_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~9_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(7));

-- Location: LCCOMB_X1_Y56_N24
\top_module|audi_player|old_data_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~10_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|data_r\(7)))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|old_data_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(6),
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|audi_player|data_r\(7),
	combout => \top_module|audi_player|old_data_r~10_combout\);

-- Location: FF_X1_Y56_N25
\top_module|audi_player|old_data_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~10_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(7));

-- Location: LCCOMB_X1_Y56_N22
\top_module|audi_player|old_data_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~9_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(8))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datac => \top_module|audi_player|data_r\(8),
	datad => \top_module|audi_player|old_data_r\(7),
	combout => \top_module|audi_player|old_data_r~9_combout\);

-- Location: FF_X1_Y56_N23
\top_module|audi_player|old_data_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~9_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(8));

-- Location: IOIBUF_X0_Y22_N22
\SRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SRAM_DQ(9),
	o => \SRAM_DQ[9]~input_o\);

-- Location: LCCOMB_X4_Y53_N14
\top_module|play_sram_dq_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_dq_r~6_combout\ = (\top_module|state_r.PLAY~q\ & (!\deb0|neg_r~q\ & \SRAM_DQ[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|state_r.PLAY~q\,
	datab => \deb0|neg_r~q\,
	datad => \SRAM_DQ[9]~input_o\,
	combout => \top_module|play_sram_dq_r~6_combout\);

-- Location: FF_X4_Y53_N15
\top_module|play_sram_dq_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_dq_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_dq_r\(9));

-- Location: LCCOMB_X1_Y60_N6
\top_module|audi_player|data_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|data_r~7_combout\ = (!\top_module|play_rst_r~q\ & \top_module|play_sram_dq_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|play_rst_r~q\,
	datad => \top_module|play_sram_dq_r\(9),
	combout => \top_module|audi_player|data_r~7_combout\);

-- Location: FF_X1_Y60_N7
\top_module|audi_player|data_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|data_r~7_combout\,
	ena => \top_module|audi_player|data_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|data_r\(9));

-- Location: LCCOMB_X1_Y56_N4
\top_module|audi_player|old_data_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~8_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|data_r\(9)))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|old_data_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datac => \top_module|audi_player|old_data_r\(8),
	datad => \top_module|audi_player|data_r\(9),
	combout => \top_module|audi_player|old_data_r~8_combout\);

-- Location: FF_X1_Y56_N5
\top_module|audi_player|old_data_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~8_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(9));

-- Location: LCCOMB_X1_Y56_N10
\top_module|audi_player|old_data_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~7_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(10))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|data_r\(10),
	datac => \top_module|audi_player|state_r.GET_DATA~q\,
	datad => \top_module|audi_player|old_data_r\(9),
	combout => \top_module|audi_player|old_data_r~7_combout\);

-- Location: FF_X1_Y56_N11
\top_module|audi_player|old_data_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~7_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(10));

-- Location: LCCOMB_X1_Y56_N20
\top_module|audi_player|old_data_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~6_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(11))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datac => \top_module|audi_player|data_r\(11),
	datad => \top_module|audi_player|old_data_r\(10),
	combout => \top_module|audi_player|old_data_r~6_combout\);

-- Location: FF_X1_Y56_N21
\top_module|audi_player|old_data_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~6_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(11));

-- Location: LCCOMB_X1_Y56_N6
\top_module|audi_player|old_data_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|old_data_r~5_combout\ = (\top_module|audi_player|state_r.GET_DATA~q\ & (\top_module|audi_player|data_r\(12))) # (!\top_module|audi_player|state_r.GET_DATA~q\ & ((\top_module|audi_player|old_data_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.GET_DATA~q\,
	datab => \top_module|audi_player|data_r\(12),
	datad => \top_module|audi_player|old_data_r\(11),
	combout => \top_module|audi_player|old_data_r~5_combout\);

-- Location: FF_X1_Y56_N7
\top_module|audi_player|old_data_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|old_data_r~5_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|old_data_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|old_data_r\(12));

-- Location: LCCOMB_X2_Y56_N0
\top_module|audi_player|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~0_combout\ = (\top_module|audi_player|data_r\(0) & ((GND) # (!\top_module|audi_player|old_data_r\(0)))) # (!\top_module|audi_player|data_r\(0) & (\top_module|audi_player|old_data_r\(0) $ (GND)))
-- \top_module|audi_player|Add3~1\ = CARRY((\top_module|audi_player|data_r\(0)) # (!\top_module|audi_player|old_data_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(0),
	datab => \top_module|audi_player|old_data_r\(0),
	datad => VCC,
	combout => \top_module|audi_player|Add3~0_combout\,
	cout => \top_module|audi_player|Add3~1\);

-- Location: LCCOMB_X2_Y56_N2
\top_module|audi_player|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~2_combout\ = (\top_module|audi_player|data_r\(1) & ((\top_module|audi_player|old_data_r\(1) & (!\top_module|audi_player|Add3~1\)) # (!\top_module|audi_player|old_data_r\(1) & (\top_module|audi_player|Add3~1\ & VCC)))) # 
-- (!\top_module|audi_player|data_r\(1) & ((\top_module|audi_player|old_data_r\(1) & ((\top_module|audi_player|Add3~1\) # (GND))) # (!\top_module|audi_player|old_data_r\(1) & (!\top_module|audi_player|Add3~1\))))
-- \top_module|audi_player|Add3~3\ = CARRY((\top_module|audi_player|data_r\(1) & (\top_module|audi_player|old_data_r\(1) & !\top_module|audi_player|Add3~1\)) # (!\top_module|audi_player|data_r\(1) & ((\top_module|audi_player|old_data_r\(1)) # 
-- (!\top_module|audi_player|Add3~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(1),
	datab => \top_module|audi_player|old_data_r\(1),
	datad => VCC,
	cin => \top_module|audi_player|Add3~1\,
	combout => \top_module|audi_player|Add3~2_combout\,
	cout => \top_module|audi_player|Add3~3\);

-- Location: LCCOMB_X2_Y56_N4
\top_module|audi_player|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~4_combout\ = ((\top_module|audi_player|data_r\(2) $ (\top_module|audi_player|old_data_r\(2) $ (\top_module|audi_player|Add3~3\)))) # (GND)
-- \top_module|audi_player|Add3~5\ = CARRY((\top_module|audi_player|data_r\(2) & ((!\top_module|audi_player|Add3~3\) # (!\top_module|audi_player|old_data_r\(2)))) # (!\top_module|audi_player|data_r\(2) & (!\top_module|audi_player|old_data_r\(2) & 
-- !\top_module|audi_player|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(2),
	datab => \top_module|audi_player|old_data_r\(2),
	datad => VCC,
	cin => \top_module|audi_player|Add3~3\,
	combout => \top_module|audi_player|Add3~4_combout\,
	cout => \top_module|audi_player|Add3~5\);

-- Location: LCCOMB_X2_Y56_N6
\top_module|audi_player|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~6_combout\ = (\top_module|audi_player|old_data_r\(3) & ((\top_module|audi_player|data_r\(3) & (!\top_module|audi_player|Add3~5\)) # (!\top_module|audi_player|data_r\(3) & ((\top_module|audi_player|Add3~5\) # (GND))))) # 
-- (!\top_module|audi_player|old_data_r\(3) & ((\top_module|audi_player|data_r\(3) & (\top_module|audi_player|Add3~5\ & VCC)) # (!\top_module|audi_player|data_r\(3) & (!\top_module|audi_player|Add3~5\))))
-- \top_module|audi_player|Add3~7\ = CARRY((\top_module|audi_player|old_data_r\(3) & ((!\top_module|audi_player|Add3~5\) # (!\top_module|audi_player|data_r\(3)))) # (!\top_module|audi_player|old_data_r\(3) & (!\top_module|audi_player|data_r\(3) & 
-- !\top_module|audi_player|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(3),
	datab => \top_module|audi_player|data_r\(3),
	datad => VCC,
	cin => \top_module|audi_player|Add3~5\,
	combout => \top_module|audi_player|Add3~6_combout\,
	cout => \top_module|audi_player|Add3~7\);

-- Location: LCCOMB_X2_Y56_N8
\top_module|audi_player|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~8_combout\ = ((\top_module|audi_player|old_data_r\(4) $ (\top_module|audi_player|data_r\(4) $ (\top_module|audi_player|Add3~7\)))) # (GND)
-- \top_module|audi_player|Add3~9\ = CARRY((\top_module|audi_player|old_data_r\(4) & (\top_module|audi_player|data_r\(4) & !\top_module|audi_player|Add3~7\)) # (!\top_module|audi_player|old_data_r\(4) & ((\top_module|audi_player|data_r\(4)) # 
-- (!\top_module|audi_player|Add3~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(4),
	datab => \top_module|audi_player|data_r\(4),
	datad => VCC,
	cin => \top_module|audi_player|Add3~7\,
	combout => \top_module|audi_player|Add3~8_combout\,
	cout => \top_module|audi_player|Add3~9\);

-- Location: LCCOMB_X2_Y56_N10
\top_module|audi_player|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~10_combout\ = (\top_module|audi_player|old_data_r\(5) & ((\top_module|audi_player|data_r\(5) & (!\top_module|audi_player|Add3~9\)) # (!\top_module|audi_player|data_r\(5) & ((\top_module|audi_player|Add3~9\) # (GND))))) # 
-- (!\top_module|audi_player|old_data_r\(5) & ((\top_module|audi_player|data_r\(5) & (\top_module|audi_player|Add3~9\ & VCC)) # (!\top_module|audi_player|data_r\(5) & (!\top_module|audi_player|Add3~9\))))
-- \top_module|audi_player|Add3~11\ = CARRY((\top_module|audi_player|old_data_r\(5) & ((!\top_module|audi_player|Add3~9\) # (!\top_module|audi_player|data_r\(5)))) # (!\top_module|audi_player|old_data_r\(5) & (!\top_module|audi_player|data_r\(5) & 
-- !\top_module|audi_player|Add3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(5),
	datab => \top_module|audi_player|data_r\(5),
	datad => VCC,
	cin => \top_module|audi_player|Add3~9\,
	combout => \top_module|audi_player|Add3~10_combout\,
	cout => \top_module|audi_player|Add3~11\);

-- Location: LCCOMB_X2_Y56_N12
\top_module|audi_player|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~12_combout\ = ((\top_module|audi_player|old_data_r\(6) $ (\top_module|audi_player|data_r\(6) $ (\top_module|audi_player|Add3~11\)))) # (GND)
-- \top_module|audi_player|Add3~13\ = CARRY((\top_module|audi_player|old_data_r\(6) & (\top_module|audi_player|data_r\(6) & !\top_module|audi_player|Add3~11\)) # (!\top_module|audi_player|old_data_r\(6) & ((\top_module|audi_player|data_r\(6)) # 
-- (!\top_module|audi_player|Add3~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(6),
	datab => \top_module|audi_player|data_r\(6),
	datad => VCC,
	cin => \top_module|audi_player|Add3~11\,
	combout => \top_module|audi_player|Add3~12_combout\,
	cout => \top_module|audi_player|Add3~13\);

-- Location: LCCOMB_X2_Y56_N14
\top_module|audi_player|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~14_combout\ = (\top_module|audi_player|data_r\(7) & ((\top_module|audi_player|old_data_r\(7) & (!\top_module|audi_player|Add3~13\)) # (!\top_module|audi_player|old_data_r\(7) & (\top_module|audi_player|Add3~13\ & VCC)))) # 
-- (!\top_module|audi_player|data_r\(7) & ((\top_module|audi_player|old_data_r\(7) & ((\top_module|audi_player|Add3~13\) # (GND))) # (!\top_module|audi_player|old_data_r\(7) & (!\top_module|audi_player|Add3~13\))))
-- \top_module|audi_player|Add3~15\ = CARRY((\top_module|audi_player|data_r\(7) & (\top_module|audi_player|old_data_r\(7) & !\top_module|audi_player|Add3~13\)) # (!\top_module|audi_player|data_r\(7) & ((\top_module|audi_player|old_data_r\(7)) # 
-- (!\top_module|audi_player|Add3~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(7),
	datab => \top_module|audi_player|old_data_r\(7),
	datad => VCC,
	cin => \top_module|audi_player|Add3~13\,
	combout => \top_module|audi_player|Add3~14_combout\,
	cout => \top_module|audi_player|Add3~15\);

-- Location: LCCOMB_X2_Y56_N16
\top_module|audi_player|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~16_combout\ = ((\top_module|audi_player|data_r\(8) $ (\top_module|audi_player|old_data_r\(8) $ (\top_module|audi_player|Add3~15\)))) # (GND)
-- \top_module|audi_player|Add3~17\ = CARRY((\top_module|audi_player|data_r\(8) & ((!\top_module|audi_player|Add3~15\) # (!\top_module|audi_player|old_data_r\(8)))) # (!\top_module|audi_player|data_r\(8) & (!\top_module|audi_player|old_data_r\(8) & 
-- !\top_module|audi_player|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(8),
	datab => \top_module|audi_player|old_data_r\(8),
	datad => VCC,
	cin => \top_module|audi_player|Add3~15\,
	combout => \top_module|audi_player|Add3~16_combout\,
	cout => \top_module|audi_player|Add3~17\);

-- Location: LCCOMB_X2_Y56_N18
\top_module|audi_player|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~18_combout\ = (\top_module|audi_player|data_r\(9) & ((\top_module|audi_player|old_data_r\(9) & (!\top_module|audi_player|Add3~17\)) # (!\top_module|audi_player|old_data_r\(9) & (\top_module|audi_player|Add3~17\ & VCC)))) # 
-- (!\top_module|audi_player|data_r\(9) & ((\top_module|audi_player|old_data_r\(9) & ((\top_module|audi_player|Add3~17\) # (GND))) # (!\top_module|audi_player|old_data_r\(9) & (!\top_module|audi_player|Add3~17\))))
-- \top_module|audi_player|Add3~19\ = CARRY((\top_module|audi_player|data_r\(9) & (\top_module|audi_player|old_data_r\(9) & !\top_module|audi_player|Add3~17\)) # (!\top_module|audi_player|data_r\(9) & ((\top_module|audi_player|old_data_r\(9)) # 
-- (!\top_module|audi_player|Add3~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(9),
	datab => \top_module|audi_player|old_data_r\(9),
	datad => VCC,
	cin => \top_module|audi_player|Add3~17\,
	combout => \top_module|audi_player|Add3~18_combout\,
	cout => \top_module|audi_player|Add3~19\);

-- Location: LCCOMB_X2_Y56_N20
\top_module|audi_player|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~20_combout\ = ((\top_module|audi_player|data_r\(10) $ (\top_module|audi_player|old_data_r\(10) $ (\top_module|audi_player|Add3~19\)))) # (GND)
-- \top_module|audi_player|Add3~21\ = CARRY((\top_module|audi_player|data_r\(10) & ((!\top_module|audi_player|Add3~19\) # (!\top_module|audi_player|old_data_r\(10)))) # (!\top_module|audi_player|data_r\(10) & (!\top_module|audi_player|old_data_r\(10) & 
-- !\top_module|audi_player|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(10),
	datab => \top_module|audi_player|old_data_r\(10),
	datad => VCC,
	cin => \top_module|audi_player|Add3~19\,
	combout => \top_module|audi_player|Add3~20_combout\,
	cout => \top_module|audi_player|Add3~21\);

-- Location: LCCOMB_X2_Y56_N22
\top_module|audi_player|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~22_combout\ = (\top_module|audi_player|old_data_r\(11) & ((\top_module|audi_player|data_r\(11) & (!\top_module|audi_player|Add3~21\)) # (!\top_module|audi_player|data_r\(11) & ((\top_module|audi_player|Add3~21\) # (GND))))) # 
-- (!\top_module|audi_player|old_data_r\(11) & ((\top_module|audi_player|data_r\(11) & (\top_module|audi_player|Add3~21\ & VCC)) # (!\top_module|audi_player|data_r\(11) & (!\top_module|audi_player|Add3~21\))))
-- \top_module|audi_player|Add3~23\ = CARRY((\top_module|audi_player|old_data_r\(11) & ((!\top_module|audi_player|Add3~21\) # (!\top_module|audi_player|data_r\(11)))) # (!\top_module|audi_player|old_data_r\(11) & (!\top_module|audi_player|data_r\(11) & 
-- !\top_module|audi_player|Add3~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(11),
	datab => \top_module|audi_player|data_r\(11),
	datad => VCC,
	cin => \top_module|audi_player|Add3~21\,
	combout => \top_module|audi_player|Add3~22_combout\,
	cout => \top_module|audi_player|Add3~23\);

-- Location: LCCOMB_X2_Y56_N24
\top_module|audi_player|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~24_combout\ = ((\top_module|audi_player|data_r\(12) $ (\top_module|audi_player|old_data_r\(12) $ (\top_module|audi_player|Add3~23\)))) # (GND)
-- \top_module|audi_player|Add3~25\ = CARRY((\top_module|audi_player|data_r\(12) & ((!\top_module|audi_player|Add3~23\) # (!\top_module|audi_player|old_data_r\(12)))) # (!\top_module|audi_player|data_r\(12) & (!\top_module|audi_player|old_data_r\(12) & 
-- !\top_module|audi_player|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|data_r\(12),
	datab => \top_module|audi_player|old_data_r\(12),
	datad => VCC,
	cin => \top_module|audi_player|Add3~23\,
	combout => \top_module|audi_player|Add3~24_combout\,
	cout => \top_module|audi_player|Add3~25\);

-- Location: LCCOMB_X1_Y57_N18
\top_module|audi_player|Mult0|auto_generated|le2a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(13) = (\top_module|audi_player|Add3~24_combout\ & (\top_module|audi_player|slow_counter_r\(2) & ((\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|Add3~24_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(2),
	datab => \top_module|audi_player|Add3~24_combout\,
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(13));

-- Location: LCCOMB_X4_Y57_N22
\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ = \top_module|audi_player|slow_counter_r\(1) $ (\top_module|audi_player|slow_counter_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(2),
	combout => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\);

-- Location: LCCOMB_X2_Y56_N26
\top_module|audi_player|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~26_combout\ = (\top_module|audi_player|old_data_r\(13) & ((\top_module|audi_player|data_r\(13) & (!\top_module|audi_player|Add3~25\)) # (!\top_module|audi_player|data_r\(13) & ((\top_module|audi_player|Add3~25\) # (GND))))) # 
-- (!\top_module|audi_player|old_data_r\(13) & ((\top_module|audi_player|data_r\(13) & (\top_module|audi_player|Add3~25\ & VCC)) # (!\top_module|audi_player|data_r\(13) & (!\top_module|audi_player|Add3~25\))))
-- \top_module|audi_player|Add3~27\ = CARRY((\top_module|audi_player|old_data_r\(13) & ((!\top_module|audi_player|Add3~25\) # (!\top_module|audi_player|data_r\(13)))) # (!\top_module|audi_player|old_data_r\(13) & (!\top_module|audi_player|data_r\(13) & 
-- !\top_module|audi_player|Add3~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(13),
	datab => \top_module|audi_player|data_r\(13),
	datad => VCC,
	cin => \top_module|audi_player|Add3~25\,
	combout => \top_module|audi_player|Add3~26_combout\,
	cout => \top_module|audi_player|Add3~27\);

-- Location: LCCOMB_X1_Y57_N20
\top_module|audi_player|Mult0|auto_generated|le4a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(13) = (\top_module|audi_player|Mult0|auto_generated|le2a\(13)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Mult0|auto_generated|le2a\(13),
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|Add3~26_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(13));

-- Location: LCCOMB_X2_Y56_N28
\top_module|audi_player|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~28_combout\ = ((\top_module|audi_player|old_data_r\(14) $ (\top_module|audi_player|data_r\(14) $ (\top_module|audi_player|Add3~27\)))) # (GND)
-- \top_module|audi_player|Add3~29\ = CARRY((\top_module|audi_player|old_data_r\(14) & (\top_module|audi_player|data_r\(14) & !\top_module|audi_player|Add3~27\)) # (!\top_module|audi_player|old_data_r\(14) & ((\top_module|audi_player|data_r\(14)) # 
-- (!\top_module|audi_player|Add3~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(14),
	datab => \top_module|audi_player|data_r\(14),
	datad => VCC,
	cin => \top_module|audi_player|Add3~27\,
	combout => \top_module|audi_player|Add3~28_combout\,
	cout => \top_module|audi_player|Add3~29\);

-- Location: LCCOMB_X2_Y56_N30
\top_module|audi_player|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add3~30_combout\ = \top_module|audi_player|old_data_r\(15) $ (\top_module|audi_player|Add3~29\ $ (!\top_module|audi_player|data_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(15),
	datad => \top_module|audi_player|data_r\(15),
	cin => \top_module|audi_player|Add3~29\,
	combout => \top_module|audi_player|Add3~30_combout\);

-- Location: LCCOMB_X2_Y57_N0
\top_module|audi_player|Mult0|auto_generated|le5a[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(15) = (\top_module|audi_player|slow_counter_r\(0) & ((\top_module|audi_player|Add3~30_combout\ $ (\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (!\top_module|audi_player|Add3~28_combout\ & ((\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~28_combout\,
	datab => \top_module|audi_player|Add3~30_combout\,
	datac => \top_module|audi_player|slow_counter_r\(0),
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(15));

-- Location: LCCOMB_X2_Y57_N30
\top_module|audi_player|Mult0|auto_generated|le5a[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(14) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~28_combout\ $ (((\top_module|audi_player|slow_counter_r\(1)))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((!\top_module|audi_player|Add3~26_combout\ & \top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~28_combout\,
	datab => \top_module|audi_player|Add3~26_combout\,
	datac => \top_module|audi_player|slow_counter_r\(0),
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(14));

-- Location: LCCOMB_X1_Y57_N8
\top_module|audi_player|Mult0|auto_generated|le5a[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(13) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~26_combout\ $ (((\top_module|audi_player|slow_counter_r\(1)))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((!\top_module|audi_player|Add3~24_combout\ & \top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Add3~26_combout\,
	datac => \top_module|audi_player|Add3~24_combout\,
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(13));

-- Location: LCCOMB_X1_Y57_N30
\top_module|audi_player|Mult0|auto_generated|le5a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(12) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~24_combout\ $ (((\top_module|audi_player|slow_counter_r\(1)))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((!\top_module|audi_player|Add3~22_combout\ & \top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Add3~24_combout\,
	datac => \top_module|audi_player|Add3~22_combout\,
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(12));

-- Location: LCCOMB_X1_Y57_N16
\top_module|audi_player|Mult0|auto_generated|le5a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(11) = (\top_module|audi_player|slow_counter_r\(0) & ((\top_module|audi_player|Add3~22_combout\ $ (\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (!\top_module|audi_player|Add3~20_combout\ & ((\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Add3~20_combout\,
	datac => \top_module|audi_player|Add3~22_combout\,
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(11));

-- Location: LCCOMB_X1_Y57_N26
\top_module|audi_player|Mult0|auto_generated|le5a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(10) = (\top_module|audi_player|slow_counter_r\(0) & ((\top_module|audi_player|Add3~20_combout\ $ (\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (!\top_module|audi_player|Add3~18_combout\ & ((\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Add3~18_combout\,
	datac => \top_module|audi_player|Add3~20_combout\,
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(10));

-- Location: LCCOMB_X1_Y57_N12
\top_module|audi_player|Mult0|auto_generated|le5a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(9) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~18_combout\ $ (((\top_module|audi_player|slow_counter_r\(1)))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((!\top_module|audi_player|Add3~16_combout\ & \top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Add3~18_combout\,
	datac => \top_module|audi_player|Add3~16_combout\,
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(9));

-- Location: LCCOMB_X2_Y60_N10
\top_module|audi_player|Mult0|auto_generated|le5a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(8) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~16_combout\ $ ((\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((\top_module|audi_player|slow_counter_r\(1) & !\top_module|audi_player|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~16_combout\,
	datab => \top_module|audi_player|slow_counter_r\(0),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|Add3~14_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(8));

-- Location: LCCOMB_X2_Y60_N16
\top_module|audi_player|Mult0|auto_generated|le5a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(7) = (\top_module|audi_player|slow_counter_r\(0) & ((\top_module|audi_player|slow_counter_r\(1) $ (\top_module|audi_player|Add3~14_combout\)))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (!\top_module|audi_player|Add3~12_combout\ & (\top_module|audi_player|slow_counter_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Add3~12_combout\,
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|Add3~14_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(7));

-- Location: LCCOMB_X2_Y60_N14
\top_module|audi_player|Mult0|auto_generated|le5a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(6) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~12_combout\ $ ((\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((\top_module|audi_player|slow_counter_r\(1) & !\top_module|audi_player|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(0),
	datab => \top_module|audi_player|Add3~12_combout\,
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|Add3~10_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(6));

-- Location: LCCOMB_X1_Y57_N6
\top_module|audi_player|Mult0|auto_generated|le5a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(5) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~10_combout\ $ (((\top_module|audi_player|slow_counter_r\(1)))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((!\top_module|audi_player|Add3~8_combout\ & \top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~10_combout\,
	datab => \top_module|audi_player|Add3~8_combout\,
	datac => \top_module|audi_player|slow_counter_r\(0),
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(5));

-- Location: LCCOMB_X4_Y57_N16
\top_module|audi_player|Mult0|auto_generated|le5a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(4) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|slow_counter_r\(1) $ ((\top_module|audi_player|Add3~8_combout\)))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (\top_module|audi_player|slow_counter_r\(1) & ((!\top_module|audi_player|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(1),
	datab => \top_module|audi_player|slow_counter_r\(0),
	datac => \top_module|audi_player|Add3~8_combout\,
	datad => \top_module|audi_player|Add3~6_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(4));

-- Location: LCCOMB_X4_Y57_N14
\top_module|audi_player|Mult0|auto_generated|le5a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(3) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|Add3~6_combout\ $ ((\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (((\top_module|audi_player|slow_counter_r\(1) & !\top_module|audi_player|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~6_combout\,
	datab => \top_module|audi_player|slow_counter_r\(0),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|Add3~4_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(3));

-- Location: LCCOMB_X4_Y57_N0
\top_module|audi_player|Mult0|auto_generated|le5a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(2) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|slow_counter_r\(1) $ (((\top_module|audi_player|Add3~4_combout\))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (\top_module|audi_player|slow_counter_r\(1) & (!\top_module|audi_player|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(1),
	datab => \top_module|audi_player|Add3~2_combout\,
	datac => \top_module|audi_player|slow_counter_r\(0),
	datad => \top_module|audi_player|Add3~4_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(2));

-- Location: LCCOMB_X2_Y57_N2
\top_module|audi_player|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~0_combout\ = (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|Mult0|auto_generated|le5a\(2) $ (VCC))) # (!\top_module|audi_player|slow_counter_r\(3) & 
-- (\top_module|audi_player|Mult0|auto_generated|le5a\(2) & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_1~1\ = CARRY((\top_module|audi_player|slow_counter_r\(3) & \top_module|audi_player|Mult0|auto_generated|le5a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Mult0|auto_generated|le5a\(2),
	datad => VCC,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~0_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X2_Y57_N4
\top_module|audi_player|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~2_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(3) & (!\top_module|audi_player|Mult0|auto_generated|op_1~1\)) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(3) & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_1~1\) # (GND)))
-- \top_module|audi_player|Mult0|auto_generated|op_1~3\ = CARRY((!\top_module|audi_player|Mult0|auto_generated|op_1~1\) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(3),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~1\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~2_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X2_Y57_N6
\top_module|audi_player|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~4_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(4) & (\top_module|audi_player|Mult0|auto_generated|op_1~3\ $ (GND))) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(4) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~3\ & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_1~5\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le5a\(4) & !\top_module|audi_player|Mult0|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(4),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~3\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~4_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X2_Y57_N8
\top_module|audi_player|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~6_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(5) & (!\top_module|audi_player|Mult0|auto_generated|op_1~5\)) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(5) & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_1~5\) # (GND)))
-- \top_module|audi_player|Mult0|auto_generated|op_1~7\ = CARRY((!\top_module|audi_player|Mult0|auto_generated|op_1~5\) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|le5a\(5),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~5\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~6_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X2_Y57_N10
\top_module|audi_player|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~8_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(6) & (\top_module|audi_player|Mult0|auto_generated|op_1~7\ $ (GND))) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(6) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~7\ & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_1~9\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le5a\(6) & !\top_module|audi_player|Mult0|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|le5a\(6),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~7\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~8_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X2_Y57_N12
\top_module|audi_player|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~10_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(7) & (!\top_module|audi_player|Mult0|auto_generated|op_1~9\)) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(7) & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_1~9\) # (GND)))
-- \top_module|audi_player|Mult0|auto_generated|op_1~11\ = CARRY((!\top_module|audi_player|Mult0|auto_generated|op_1~9\) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|le5a\(7),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~9\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~10_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X2_Y57_N14
\top_module|audi_player|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~12_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(8) & (\top_module|audi_player|Mult0|auto_generated|op_1~11\ $ (GND))) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(8) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~11\ & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_1~13\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le5a\(8) & !\top_module|audi_player|Mult0|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|le5a\(8),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~11\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~12_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X2_Y57_N16
\top_module|audi_player|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~14_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(9) & (!\top_module|audi_player|Mult0|auto_generated|op_1~13\)) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(9) & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_1~13\) # (GND)))
-- \top_module|audi_player|Mult0|auto_generated|op_1~15\ = CARRY((!\top_module|audi_player|Mult0|auto_generated|op_1~13\) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(9),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~13\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~14_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X2_Y57_N18
\top_module|audi_player|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~16_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(10) & (\top_module|audi_player|Mult0|auto_generated|op_1~15\ $ (GND))) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(10) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~15\ & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_1~17\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le5a\(10) & !\top_module|audi_player|Mult0|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(10),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~15\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~16_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X2_Y57_N20
\top_module|audi_player|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~18_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(11) & (!\top_module|audi_player|Mult0|auto_generated|op_1~17\)) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(11) & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_1~17\) # (GND)))
-- \top_module|audi_player|Mult0|auto_generated|op_1~19\ = CARRY((!\top_module|audi_player|Mult0|auto_generated|op_1~17\) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(11),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~17\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~18_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X2_Y57_N22
\top_module|audi_player|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~20_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(12) & (\top_module|audi_player|Mult0|auto_generated|op_1~19\ $ (GND))) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(12) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~19\ & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_1~21\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le5a\(12) & !\top_module|audi_player|Mult0|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|le5a\(12),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~19\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~20_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X2_Y57_N24
\top_module|audi_player|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~22_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(13) & (!\top_module|audi_player|Mult0|auto_generated|op_1~21\)) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(13) & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_1~21\) # (GND)))
-- \top_module|audi_player|Mult0|auto_generated|op_1~23\ = CARRY((!\top_module|audi_player|Mult0|auto_generated|op_1~21\) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(13),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~21\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~22_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X2_Y57_N26
\top_module|audi_player|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~24_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(14) & (\top_module|audi_player|Mult0|auto_generated|op_1~23\ $ (GND))) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(14) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~23\ & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_1~25\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le5a\(14) & !\top_module|audi_player|Mult0|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(14),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~23\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~24_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X2_Y57_N28
\top_module|audi_player|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_1~26_combout\ = \top_module|audi_player|Mult0|auto_generated|op_1~25\ $ (\top_module|audi_player|Mult0|auto_generated|le5a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \top_module|audi_player|Mult0|auto_generated|le5a\(15),
	cin => \top_module|audi_player|Mult0|auto_generated|op_1~25\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X1_Y57_N0
\top_module|audi_player|Mult0|auto_generated|le2a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(12) = (\top_module|audi_player|Add3~22_combout\ & (\top_module|audi_player|slow_counter_r\(2) & ((\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|Add3~22_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(2),
	datab => \top_module|audi_player|Add3~22_combout\,
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(12));

-- Location: LCCOMB_X1_Y57_N10
\top_module|audi_player|Mult0|auto_generated|le4a[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(12) = (\top_module|audi_player|Mult0|auto_generated|le2a\(12)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|Add3~24_combout\ $ 
-- (\top_module|audi_player|slow_counter_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datab => \top_module|audi_player|Add3~24_combout\,
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|Mult0|auto_generated|le2a\(12),
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(12));

-- Location: LCCOMB_X1_Y57_N2
\top_module|audi_player|Mult0|auto_generated|le2a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(11) = (\top_module|audi_player|Add3~20_combout\ & (\top_module|audi_player|slow_counter_r\(2) & (\top_module|audi_player|slow_counter_r\(1)))) # (!\top_module|audi_player|Add3~20_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(2),
	datab => \top_module|audi_player|slow_counter_r\(1),
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|Add3~20_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(11));

-- Location: LCCOMB_X1_Y57_N24
\top_module|audi_player|Mult0|auto_generated|le4a[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(11) = (\top_module|audi_player|Mult0|auto_generated|le2a\(11)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|Add3~22_combout\ $ 
-- (\top_module|audi_player|slow_counter_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datab => \top_module|audi_player|Add3~22_combout\,
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|Mult0|auto_generated|le2a\(11),
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(11));

-- Location: LCCOMB_X1_Y57_N28
\top_module|audi_player|Mult0|auto_generated|le2a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(10) = (\top_module|audi_player|Add3~18_combout\ & (\top_module|audi_player|slow_counter_r\(2) & (\top_module|audi_player|slow_counter_r\(1)))) # (!\top_module|audi_player|Add3~18_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(2),
	datab => \top_module|audi_player|slow_counter_r\(1),
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|Add3~18_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(10));

-- Location: LCCOMB_X1_Y57_N22
\top_module|audi_player|Mult0|auto_generated|le4a[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(10) = (\top_module|audi_player|Mult0|auto_generated|le2a\(10)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Mult0|auto_generated|le2a\(10),
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|Add3~20_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(10));

-- Location: LCCOMB_X1_Y57_N14
\top_module|audi_player|Mult0|auto_generated|le2a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(9) = (\top_module|audi_player|Add3~16_combout\ & (\top_module|audi_player|slow_counter_r\(2) & ((\top_module|audi_player|slow_counter_r\(1))))) # (!\top_module|audi_player|Add3~16_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(2),
	datab => \top_module|audi_player|Add3~16_combout\,
	datac => \top_module|audi_player|slow_counter_r\(3),
	datad => \top_module|audi_player|slow_counter_r\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(9));

-- Location: LCCOMB_X1_Y57_N4
\top_module|audi_player|Mult0|auto_generated|le4a[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(9) = (\top_module|audi_player|Mult0|auto_generated|le2a\(9)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Mult0|auto_generated|le2a\(9),
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|Add3~18_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(9));

-- Location: LCCOMB_X2_Y60_N8
\top_module|audi_player|Mult0|auto_generated|le2a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(8) = (\top_module|audi_player|Add3~14_combout\ & (\top_module|audi_player|slow_counter_r\(2) & (\top_module|audi_player|slow_counter_r\(1)))) # (!\top_module|audi_player|Add3~14_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~14_combout\,
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(8));

-- Location: LCCOMB_X2_Y60_N22
\top_module|audi_player|Mult0|auto_generated|le4a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(8) = (\top_module|audi_player|Mult0|auto_generated|le2a\(8)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|Add3~16_combout\ $ 
-- (\top_module|audi_player|slow_counter_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~16_combout\,
	datab => \top_module|audi_player|slow_counter_r\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|le2a\(8),
	datad => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(8));

-- Location: LCCOMB_X2_Y60_N2
\top_module|audi_player|Mult0|auto_generated|le2a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(7) = (\top_module|audi_player|Add3~12_combout\ & (\top_module|audi_player|slow_counter_r\(1) & (\top_module|audi_player|slow_counter_r\(2)))) # (!\top_module|audi_player|Add3~12_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(1) $ (!\top_module|audi_player|slow_counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(1),
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|Add3~12_combout\,
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(7));

-- Location: LCCOMB_X2_Y60_N12
\top_module|audi_player|Mult0|auto_generated|le4a[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(7) = (\top_module|audi_player|Mult0|auto_generated|le2a\(7)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|Add3~14_combout\ $ 
-- (\top_module|audi_player|slow_counter_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~14_combout\,
	datab => \top_module|audi_player|slow_counter_r\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|le2a\(7),
	datad => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(7));

-- Location: LCCOMB_X2_Y60_N28
\top_module|audi_player|Mult0|auto_generated|le2a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(6) = (\top_module|audi_player|Add3~10_combout\ & (\top_module|audi_player|slow_counter_r\(2) & (\top_module|audi_player|slow_counter_r\(1)))) # (!\top_module|audi_player|Add3~10_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~10_combout\,
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(6));

-- Location: LCCOMB_X2_Y60_N6
\top_module|audi_player|Mult0|auto_generated|le4a[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(6) = (\top_module|audi_player|Mult0|auto_generated|le2a\(6)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le2a\(6),
	datab => \top_module|audi_player|slow_counter_r\(3),
	datac => \top_module|audi_player|Add3~12_combout\,
	datad => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(6));

-- Location: LCCOMB_X2_Y60_N26
\top_module|audi_player|Mult0|auto_generated|le2a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(5) = (\top_module|audi_player|Add3~8_combout\ & (\top_module|audi_player|slow_counter_r\(1) & (\top_module|audi_player|slow_counter_r\(2)))) # (!\top_module|audi_player|Add3~8_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(1) $ (!\top_module|audi_player|slow_counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(1),
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|Add3~8_combout\,
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(5));

-- Location: LCCOMB_X2_Y60_N4
\top_module|audi_player|Mult0|auto_generated|le4a[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(5) = (\top_module|audi_player|Mult0|auto_generated|le2a\(5)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|Add3~10_combout\ $ 
-- (\top_module|audi_player|slow_counter_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~10_combout\,
	datab => \top_module|audi_player|slow_counter_r\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|le2a\(5),
	datad => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(5));

-- Location: LCCOMB_X4_Y57_N18
\top_module|audi_player|Mult0|auto_generated|le2a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(4) = (\top_module|audi_player|Add3~6_combout\ & (\top_module|audi_player|slow_counter_r\(2) & (\top_module|audi_player|slow_counter_r\(1)))) # (!\top_module|audi_player|Add3~6_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~6_combout\,
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(4));

-- Location: LCCOMB_X4_Y57_N12
\top_module|audi_player|Mult0|auto_generated|le4a[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(4) = (\top_module|audi_player|Mult0|auto_generated|le2a\(4)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Add3~8_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|Mult0|auto_generated|le2a\(4),
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(4));

-- Location: LCCOMB_X4_Y57_N28
\top_module|audi_player|Mult0|auto_generated|le2a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(3) = (\top_module|audi_player|Add3~4_combout\ & (((\top_module|audi_player|slow_counter_r\(1) & \top_module|audi_player|slow_counter_r\(2))))) # (!\top_module|audi_player|Add3~4_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(1) $ (!\top_module|audi_player|slow_counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Add3~4_combout\,
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(2),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(3));

-- Location: LCCOMB_X4_Y57_N26
\top_module|audi_player|Mult0|auto_generated|le4a[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(3) = (\top_module|audi_player|Mult0|auto_generated|le2a\(3)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Mult0|auto_generated|le2a\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|Add3~6_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(3));

-- Location: LCCOMB_X4_Y57_N6
\top_module|audi_player|Mult0|auto_generated|le2a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(2) = (\top_module|audi_player|Add3~2_combout\ & (((\top_module|audi_player|slow_counter_r\(1) & \top_module|audi_player|slow_counter_r\(2))))) # (!\top_module|audi_player|Add3~2_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(1) $ (!\top_module|audi_player|slow_counter_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Add3~2_combout\,
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(2),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(2));

-- Location: LCCOMB_X4_Y57_N20
\top_module|audi_player|Mult0|auto_generated|le4a[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(2) = (\top_module|audi_player|Mult0|auto_generated|le2a\(2)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Add3~4_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|Mult0|auto_generated|le2a\(2),
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(2));

-- Location: LCCOMB_X4_Y57_N24
\top_module|audi_player|Mult0|auto_generated|le2a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(1) = (\top_module|audi_player|Add3~0_combout\ & (\top_module|audi_player|slow_counter_r\(2) & (\top_module|audi_player|slow_counter_r\(1)))) # (!\top_module|audi_player|Add3~0_combout\ & 
-- (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add3~0_combout\,
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(1));

-- Location: LCCOMB_X4_Y57_N30
\top_module|audi_player|Mult0|auto_generated|le4a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(1) = (\top_module|audi_player|Mult0|auto_generated|le2a\(1)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|slow_counter_r\(3) $ 
-- (\top_module|audi_player|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(3),
	datab => \top_module|audi_player|Add3~2_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|Mult0|auto_generated|le2a\(1),
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(1));

-- Location: LCCOMB_X4_Y57_N10
\top_module|audi_player|Mult0|auto_generated|le2a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le2a\(0) = (\top_module|audi_player|slow_counter_r\(3) & (\top_module|audi_player|slow_counter_r\(2) $ (!\top_module|audi_player|slow_counter_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|slow_counter_r\(2),
	datac => \top_module|audi_player|slow_counter_r\(1),
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le2a\(0));

-- Location: LCCOMB_X4_Y57_N8
\top_module|audi_player|Mult0|auto_generated|le4a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le4a\(0) = (\top_module|audi_player|Mult0|auto_generated|le2a\(0)) # ((\top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\ & (\top_module|audi_player|Add3~0_combout\ $ 
-- (\top_module|audi_player|slow_counter_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le2a\(0),
	datab => \top_module|audi_player|Add3~0_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|cs3a[1]~0_combout\,
	datad => \top_module|audi_player|slow_counter_r\(3),
	combout => \top_module|audi_player|Mult0|auto_generated|le4a\(0));

-- Location: LCCOMB_X4_Y57_N2
\top_module|audi_player|Mult0|auto_generated|le5a[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(1) = (\top_module|audi_player|slow_counter_r\(0) & (\top_module|audi_player|slow_counter_r\(1) $ (((\top_module|audi_player|Add3~2_combout\))))) # (!\top_module|audi_player|slow_counter_r\(0) & 
-- (\top_module|audi_player|slow_counter_r\(1) & (!\top_module|audi_player|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(1),
	datab => \top_module|audi_player|slow_counter_r\(0),
	datac => \top_module|audi_player|Add3~0_combout\,
	datad => \top_module|audi_player|Add3~2_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(1));

-- Location: LCCOMB_X4_Y57_N4
\top_module|audi_player|Mult0|auto_generated|le5a[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|le5a\(0) = \top_module|audi_player|slow_counter_r\(1) $ (((\top_module|audi_player|slow_counter_r\(0) & \top_module|audi_player|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|slow_counter_r\(1),
	datab => \top_module|audi_player|slow_counter_r\(0),
	datac => \top_module|audi_player|Add3~0_combout\,
	combout => \top_module|audi_player|Mult0|auto_generated|le5a\(0));

-- Location: LCCOMB_X3_Y57_N0
\top_module|audi_player|Mult0|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~0_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(0) & (\top_module|audi_player|slow_counter_r\(1) $ (VCC))) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(0) & 
-- (\top_module|audi_player|slow_counter_r\(1) & VCC))
-- \top_module|audi_player|Mult0|auto_generated|op_2~1\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le5a\(0) & \top_module|audi_player|slow_counter_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(0),
	datab => \top_module|audi_player|slow_counter_r\(1),
	datad => VCC,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~0_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X3_Y57_N2
\top_module|audi_player|Mult0|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~2_combout\ = (\top_module|audi_player|Mult0|auto_generated|le5a\(1) & (!\top_module|audi_player|Mult0|auto_generated|op_2~1\)) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(1) & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_2~1\) # (GND)))
-- \top_module|audi_player|Mult0|auto_generated|op_2~3\ = CARRY((!\top_module|audi_player|Mult0|auto_generated|op_2~1\) # (!\top_module|audi_player|Mult0|auto_generated|le5a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le5a\(1),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~1\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~2_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X3_Y57_N4
\top_module|audi_player|Mult0|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~4_combout\ = ((\top_module|audi_player|Mult0|auto_generated|op_1~0_combout\ $ (\top_module|audi_player|Mult0|auto_generated|le4a\(0) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \top_module|audi_player|Mult0|auto_generated|op_2~5\ = CARRY((\top_module|audi_player|Mult0|auto_generated|op_1~0_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(0)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~3\))) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~0_combout\ & (\top_module|audi_player|Mult0|auto_generated|le4a\(0) & !\top_module|audi_player|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_1~0_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(0),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~3\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~4_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X3_Y57_N6
\top_module|audi_player|Mult0|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~6_combout\ = (\top_module|audi_player|Mult0|auto_generated|le4a\(1) & ((\top_module|audi_player|Mult0|auto_generated|op_1~2_combout\ & (\top_module|audi_player|Mult0|auto_generated|op_2~5\ & VCC)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~2_combout\ & (!\top_module|audi_player|Mult0|auto_generated|op_2~5\)))) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(1) & ((\top_module|audi_player|Mult0|auto_generated|op_1~2_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~5\)) # (!\top_module|audi_player|Mult0|auto_generated|op_1~2_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \top_module|audi_player|Mult0|auto_generated|op_2~7\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le4a\(1) & (!\top_module|audi_player|Mult0|auto_generated|op_1~2_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~5\)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(1) & ((!\top_module|audi_player|Mult0|auto_generated|op_2~5\) # (!\top_module|audi_player|Mult0|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le4a\(1),
	datab => \top_module|audi_player|Mult0|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~5\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~6_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X3_Y57_N8
\top_module|audi_player|Mult0|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~8_combout\ = ((\top_module|audi_player|Mult0|auto_generated|le4a\(2) $ (\top_module|audi_player|Mult0|auto_generated|op_1~4_combout\ $ (!\top_module|audi_player|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \top_module|audi_player|Mult0|auto_generated|op_2~9\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le4a\(2) & ((\top_module|audi_player|Mult0|auto_generated|op_1~4_combout\) # (!\top_module|audi_player|Mult0|auto_generated|op_2~7\))) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(2) & (\top_module|audi_player|Mult0|auto_generated|op_1~4_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le4a\(2),
	datab => \top_module|audi_player|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~7\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~8_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X3_Y57_N10
\top_module|audi_player|Mult0|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~10_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_1~6_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(3) & (\top_module|audi_player|Mult0|auto_generated|op_2~9\ & VCC)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(3) & (!\top_module|audi_player|Mult0|auto_generated|op_2~9\)))) # (!\top_module|audi_player|Mult0|auto_generated|op_1~6_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(3) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~9\)) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(3) & ((\top_module|audi_player|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \top_module|audi_player|Mult0|auto_generated|op_2~11\ = CARRY((\top_module|audi_player|Mult0|auto_generated|op_1~6_combout\ & (!\top_module|audi_player|Mult0|auto_generated|le4a\(3) & !\top_module|audi_player|Mult0|auto_generated|op_2~9\)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~6_combout\ & ((!\top_module|audi_player|Mult0|auto_generated|op_2~9\) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_1~6_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(3),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~9\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~10_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X3_Y57_N12
\top_module|audi_player|Mult0|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~12_combout\ = ((\top_module|audi_player|Mult0|auto_generated|op_1~8_combout\ $ (\top_module|audi_player|Mult0|auto_generated|le4a\(4) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \top_module|audi_player|Mult0|auto_generated|op_2~13\ = CARRY((\top_module|audi_player|Mult0|auto_generated|op_1~8_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(4)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~11\))) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~8_combout\ & (\top_module|audi_player|Mult0|auto_generated|le4a\(4) & !\top_module|audi_player|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_1~8_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(4),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~11\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~12_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X3_Y57_N14
\top_module|audi_player|Mult0|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~14_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_1~10_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(5) & (\top_module|audi_player|Mult0|auto_generated|op_2~13\ & VCC)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(5) & (!\top_module|audi_player|Mult0|auto_generated|op_2~13\)))) # (!\top_module|audi_player|Mult0|auto_generated|op_1~10_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(5) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~13\)) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(5) & ((\top_module|audi_player|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \top_module|audi_player|Mult0|auto_generated|op_2~15\ = CARRY((\top_module|audi_player|Mult0|auto_generated|op_1~10_combout\ & (!\top_module|audi_player|Mult0|auto_generated|le4a\(5) & !\top_module|audi_player|Mult0|auto_generated|op_2~13\)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~10_combout\ & ((!\top_module|audi_player|Mult0|auto_generated|op_2~13\) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_1~10_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(5),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~13\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~14_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X3_Y57_N16
\top_module|audi_player|Mult0|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~16_combout\ = ((\top_module|audi_player|Mult0|auto_generated|op_1~12_combout\ $ (\top_module|audi_player|Mult0|auto_generated|le4a\(6) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \top_module|audi_player|Mult0|auto_generated|op_2~17\ = CARRY((\top_module|audi_player|Mult0|auto_generated|op_1~12_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(6)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~15\))) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~12_combout\ & (\top_module|audi_player|Mult0|auto_generated|le4a\(6) & !\top_module|audi_player|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_1~12_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(6),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~15\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~16_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X3_Y57_N18
\top_module|audi_player|Mult0|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~18_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_1~14_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(7) & (\top_module|audi_player|Mult0|auto_generated|op_2~17\ & VCC)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(7) & (!\top_module|audi_player|Mult0|auto_generated|op_2~17\)))) # (!\top_module|audi_player|Mult0|auto_generated|op_1~14_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(7) & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~17\)) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(7) & ((\top_module|audi_player|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \top_module|audi_player|Mult0|auto_generated|op_2~19\ = CARRY((\top_module|audi_player|Mult0|auto_generated|op_1~14_combout\ & (!\top_module|audi_player|Mult0|auto_generated|le4a\(7) & !\top_module|audi_player|Mult0|auto_generated|op_2~17\)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~14_combout\ & ((!\top_module|audi_player|Mult0|auto_generated|op_2~17\) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_1~14_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(7),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~17\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~18_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X3_Y57_N20
\top_module|audi_player|Mult0|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~20_combout\ = ((\top_module|audi_player|Mult0|auto_generated|le4a\(8) $ (\top_module|audi_player|Mult0|auto_generated|op_1~16_combout\ $ (!\top_module|audi_player|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \top_module|audi_player|Mult0|auto_generated|op_2~21\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le4a\(8) & ((\top_module|audi_player|Mult0|auto_generated|op_1~16_combout\) # (!\top_module|audi_player|Mult0|auto_generated|op_2~19\))) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(8) & (\top_module|audi_player|Mult0|auto_generated|op_1~16_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le4a\(8),
	datab => \top_module|audi_player|Mult0|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~19\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~20_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X3_Y57_N22
\top_module|audi_player|Mult0|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~22_combout\ = (\top_module|audi_player|Mult0|auto_generated|le4a\(9) & ((\top_module|audi_player|Mult0|auto_generated|op_1~18_combout\ & (\top_module|audi_player|Mult0|auto_generated|op_2~21\ & VCC)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~18_combout\ & (!\top_module|audi_player|Mult0|auto_generated|op_2~21\)))) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(9) & ((\top_module|audi_player|Mult0|auto_generated|op_1~18_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~21\)) # (!\top_module|audi_player|Mult0|auto_generated|op_1~18_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \top_module|audi_player|Mult0|auto_generated|op_2~23\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le4a\(9) & (!\top_module|audi_player|Mult0|auto_generated|op_1~18_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~21\)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(9) & ((!\top_module|audi_player|Mult0|auto_generated|op_2~21\) # (!\top_module|audi_player|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le4a\(9),
	datab => \top_module|audi_player|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~21\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~22_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~23\);

-- Location: LCCOMB_X3_Y57_N24
\top_module|audi_player|Mult0|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~24_combout\ = ((\top_module|audi_player|Mult0|auto_generated|le4a\(10) $ (\top_module|audi_player|Mult0|auto_generated|op_1~20_combout\ $ (!\top_module|audi_player|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \top_module|audi_player|Mult0|auto_generated|op_2~25\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le4a\(10) & ((\top_module|audi_player|Mult0|auto_generated|op_1~20_combout\) # (!\top_module|audi_player|Mult0|auto_generated|op_2~23\))) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(10) & (\top_module|audi_player|Mult0|auto_generated|op_1~20_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le4a\(10),
	datab => \top_module|audi_player|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~23\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~24_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X3_Y57_N26
\top_module|audi_player|Mult0|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~26_combout\ = (\top_module|audi_player|Mult0|auto_generated|le4a\(11) & ((\top_module|audi_player|Mult0|auto_generated|op_1~22_combout\ & (\top_module|audi_player|Mult0|auto_generated|op_2~25\ & VCC)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~22_combout\ & (!\top_module|audi_player|Mult0|auto_generated|op_2~25\)))) # (!\top_module|audi_player|Mult0|auto_generated|le4a\(11) & ((\top_module|audi_player|Mult0|auto_generated|op_1~22_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~25\)) # (!\top_module|audi_player|Mult0|auto_generated|op_1~22_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~25\) # (GND)))))
-- \top_module|audi_player|Mult0|auto_generated|op_2~27\ = CARRY((\top_module|audi_player|Mult0|auto_generated|le4a\(11) & (!\top_module|audi_player|Mult0|auto_generated|op_1~22_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~25\)) # 
-- (!\top_module|audi_player|Mult0|auto_generated|le4a\(11) & ((!\top_module|audi_player|Mult0|auto_generated|op_2~25\) # (!\top_module|audi_player|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|le4a\(11),
	datab => \top_module|audi_player|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~25\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~26_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~27\);

-- Location: LCCOMB_X3_Y57_N28
\top_module|audi_player|Mult0|auto_generated|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~28_combout\ = ((\top_module|audi_player|Mult0|auto_generated|op_1~24_combout\ $ (\top_module|audi_player|Mult0|auto_generated|le4a\(12) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~27\)))) # (GND)
-- \top_module|audi_player|Mult0|auto_generated|op_2~29\ = CARRY((\top_module|audi_player|Mult0|auto_generated|op_1~24_combout\ & ((\top_module|audi_player|Mult0|auto_generated|le4a\(12)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~27\))) # 
-- (!\top_module|audi_player|Mult0|auto_generated|op_1~24_combout\ & (\top_module|audi_player|Mult0|auto_generated|le4a\(12) & !\top_module|audi_player|Mult0|auto_generated|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_1~24_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(12),
	datad => VCC,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~27\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~28_combout\,
	cout => \top_module|audi_player|Mult0|auto_generated|op_2~29\);

-- Location: LCCOMB_X3_Y57_N30
\top_module|audi_player|Mult0|auto_generated|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ = \top_module|audi_player|Mult0|auto_generated|le4a\(13) $ (\top_module|audi_player|Mult0|auto_generated|op_2~29\ $ (\top_module|audi_player|Mult0|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|le4a\(13),
	datad => \top_module|audi_player|Mult0|auto_generated|op_1~26_combout\,
	cin => \top_module|audi_player|Mult0|auto_generated|op_2~29\,
	combout => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\);

-- Location: LCCOMB_X6_Y56_N28
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\top_module|audi_player|Mult0|auto_generated|op_2~0_combout\ & (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~2_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~0_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~2_combout\,
	datad => \top_module|audi_player|Mult0|auto_generated|op_2~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X6_Y56_N2
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~6_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & \top_module|audi_player|Mult0|auto_generated|op_2~8_combout\)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~6_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~6_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~8_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X6_Y57_N28
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~10_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~12_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~10_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~12_combout\ & \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~10_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~12_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X6_Y57_N18
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~14_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~16_combout\)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~14_combout\ & \top_module|audi_player|Mult0|auto_generated|op_2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~14_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~16_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X6_Y57_N24
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~20_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~18_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~20_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~18_combout\ & \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~20_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~18_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X6_Y57_N30
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~22_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~24_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~22_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~24_combout\ & \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~22_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~24_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\);

-- Location: LCCOMB_X9_Y55_N16
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~26_combout\ & 
-- (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & \top_module|audi_player|Mult0|auto_generated|op_2~28_combout\)) # (!\top_module|audi_player|Mult0|auto_generated|op_2~26_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & !\top_module|audi_player|Mult0|auto_generated|op_2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~26_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~28_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\);

-- Location: LCCOMB_X4_Y52_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|sel[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1) = (\top_module|audi_player|cur_speed_r\(2)) # ((\top_module|audi_player|cur_speed_r\(3) & (\top_module|audi_player|cur_speed_r\(1) $ (!\top_module|audi_player|cur_speed_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1));

-- Location: LCCOMB_X9_Y55_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # ((\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1)) # (\top_module|audi_player|scale[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1),
	datad => \top_module|audi_player|scale[0]~0_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\);

-- Location: LCCOMB_X9_Y55_N12
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~28_combout\ $ (((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~26_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~26_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~28_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\);

-- Location: LCCOMB_X9_Y55_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\);

-- Location: LCCOMB_X9_Y55_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\ = \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ $ (((!\top_module|audi_player|scale[0]~0_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1),
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\);

-- Location: LCCOMB_X9_Y55_N14
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ $ (\top_module|audi_player|Mult0|auto_generated|op_2~26_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~26_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\);

-- Location: LCCOMB_X9_Y55_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\) # (GND))) # 
-- (!\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X9_Y55_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X9_Y55_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X9_Y55_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1)) # 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1),
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[0]~22_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\);

-- Location: LCCOMB_X4_Y52_N0
\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ = \top_module|audi_player|cur_speed_r\(2) $ (((\top_module|audi_player|cur_speed_r\(1) & (\top_module|audi_player|cur_speed_r\(0) & 
-- \top_module|audi_player|cur_speed_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datab => \top_module|audi_player|cur_speed_r\(0),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\);

-- Location: LCCOMB_X9_Y55_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X9_Y55_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X9_Y55_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[5]~24_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\);

-- Location: LCCOMB_X9_Y55_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[6]~23_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\);

-- Location: LCCOMB_X9_Y55_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\);

-- Location: LCCOMB_X6_Y57_N4
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~24_combout\ $ (((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~22_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~22_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~24_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\);

-- Location: LCCOMB_X8_Y55_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\) # (GND))) # 
-- (!\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X8_Y55_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X8_Y55_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X8_Y55_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) 
-- & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X8_Y55_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X9_Y55_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~28_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\ & 
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[12]~25_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~28_combout\);

-- Location: LCCOMB_X8_Y55_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~29_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~29_combout\);

-- Location: LCCOMB_X8_Y55_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\);

-- Location: LCCOMB_X8_Y55_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[10]~27_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X8_Y55_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X6_Y57_N2
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~22_combout\ $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~22_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\);

-- Location: LCCOMB_X8_Y55_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\) # (GND))) # 
-- (!\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X8_Y55_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X8_Y55_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X8_Y55_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[17]~30_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X8_Y55_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~28_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~29_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~28_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[18]~29_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\);

-- Location: LCCOMB_X8_Y55_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X8_Y55_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~77_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[11]~26_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~77_combout\);

-- Location: LCCOMB_X7_Y55_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~33_combout\ = (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~33_combout\);

-- Location: LCCOMB_X7_Y55_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\);

-- Location: LCCOMB_X7_Y55_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\);

-- Location: LCCOMB_X7_Y55_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\);

-- Location: LCCOMB_X6_Y57_N20
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~20_combout\ $ (((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_2~18_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~18_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~20_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\);

-- Location: LCCOMB_X7_Y55_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ & (\top_module|audi_player|scale[0]~0_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\) # (\top_module|audi_player|scale[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	datab => \top_module|audi_player|scale[0]~0_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X7_Y55_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X7_Y55_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X7_Y55_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[22]~34_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X7_Y55_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~77_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~33_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~77_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[23]~33_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\);

-- Location: LCCOMB_X7_Y55_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\);

-- Location: LCCOMB_X7_Y55_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[16]~31_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\);

-- Location: LCCOMB_X7_Y55_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~37_combout\ = (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~37_combout\);

-- Location: LCCOMB_X7_Y55_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\);

-- Location: LCCOMB_X7_Y55_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[20]~36_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\);

-- Location: LCCOMB_X7_Y55_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\);

-- Location: LCCOMB_X6_Y57_N22
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~18_combout\ $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~18_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\);

-- Location: LCCOMB_X6_Y54_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\) # (GND))) # 
-- (!\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X6_Y54_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X6_Y54_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X6_Y54_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) 
-- & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[27]~38_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X6_Y54_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~37_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~78_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[28]~37_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\);

-- Location: LCCOMB_X6_Y54_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\);

-- Location: LCCOMB_X7_Y55_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[21]~35_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\);

-- Location: LCCOMB_X5_Y54_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X6_Y54_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\);

-- Location: LCCOMB_X6_Y57_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[25]~40_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\);

-- Location: LCCOMB_X6_Y54_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\);

-- Location: LCCOMB_X6_Y57_N6
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~16_combout\ $ (((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\top_module|audi_player|Mult0|auto_generated|op_2~14_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~16_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~14_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\);

-- Location: LCCOMB_X6_Y54_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\) # (GND))) # 
-- (!\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X6_Y54_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X6_Y54_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X6_Y54_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[32]~42_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X6_Y54_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~79_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\);

-- Location: LCCOMB_X6_Y54_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\);

-- Location: LCCOMB_X5_Y54_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~45_combout\ = (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~45_combout\);

-- Location: LCCOMB_X6_Y54_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[26]~39_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\);

-- Location: LCCOMB_X6_Y57_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\);

-- Location: LCCOMB_X6_Y54_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[30]~44_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\);

-- Location: LCCOMB_X6_Y57_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\);

-- Location: LCCOMB_X6_Y57_N16
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~14_combout\ $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~14_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\);

-- Location: LCCOMB_X7_Y57_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ & (\top_module|audi_player|scale[0]~0_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\) # (\top_module|audi_player|scale[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	datab => \top_module|audi_player|scale[0]~0_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X7_Y57_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X7_Y57_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X7_Y57_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) 
-- & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[37]~46_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X7_Y57_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~45_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~45_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[38]~80_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9_cout\);

-- Location: LCCOMB_X7_Y57_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\);

-- Location: LCCOMB_X6_Y57_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~81_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[31]~43_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~81_combout\);

-- Location: LCCOMB_X7_Y57_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~49_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~49_combout\);

-- Location: LCCOMB_X7_Y57_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\);

-- Location: LCCOMB_X7_Y57_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[35]~48_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\);

-- Location: LCCOMB_X6_Y57_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\);

-- Location: LCCOMB_X6_Y57_N8
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~12_combout\ $ (((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_2~10_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~12_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\);

-- Location: LCCOMB_X7_Y57_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ & (\top_module|audi_player|scale[0]~0_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\) # (\top_module|audi_player|scale[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datab => \top_module|audi_player|scale[0]~0_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X7_Y57_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X7_Y57_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X7_Y57_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) 
-- & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[42]~50_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X7_Y57_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~81_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~49_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~81_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[43]~49_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout\);

-- Location: LCCOMB_X7_Y57_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\);

-- Location: LCCOMB_X8_Y57_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~82_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[36]~47_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~82_combout\);

-- Location: LCCOMB_X8_Y57_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~53_combout\ = (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~53_combout\);

-- Location: LCCOMB_X8_Y57_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\);

-- Location: LCCOMB_X7_Y57_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\);

-- Location: LCCOMB_X8_Y57_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\);

-- Location: LCCOMB_X8_Y57_N26
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~10_combout\ $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~10_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\);

-- Location: LCCOMB_X8_Y57_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ & (\top_module|audi_player|scale[0]~0_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\) # (\top_module|audi_player|scale[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datab => \top_module|audi_player|scale[0]~0_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X8_Y57_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X8_Y57_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X8_Y57_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[47]~54_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X8_Y57_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~82_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~53_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~82_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[48]~53_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9_cout\);

-- Location: LCCOMB_X8_Y57_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\);

-- Location: LCCOMB_X8_Y57_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~83_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~83_combout\);

-- Location: LCCOMB_X8_Y57_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~57_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~57_combout\);

-- Location: LCCOMB_X8_Y56_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\);

-- Location: LCCOMB_X8_Y57_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[45]~56_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\);

-- Location: LCCOMB_X8_Y57_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\);

-- Location: LCCOMB_X6_Y56_N4
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~8_combout\ $ (((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_2~6_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~8_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\);

-- Location: LCCOMB_X8_Y56_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\) # (GND))) # 
-- (!\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X8_Y56_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X8_Y56_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X8_Y56_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[52]~58_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X8_Y56_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~83_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~57_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~83_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[53]~57_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\);

-- Location: LCCOMB_X8_Y56_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\);

-- Location: LCCOMB_X8_Y56_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~84_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[46]~55_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~84_combout\);

-- Location: LCCOMB_X8_Y56_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~61_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~61_combout\);

-- Location: LCCOMB_X8_Y56_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X8_Y56_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[50]~60_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\);

-- Location: LCCOMB_X8_Y56_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\);

-- Location: LCCOMB_X6_Y56_N14
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~6_combout\ $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~6_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\);

-- Location: LCCOMB_X7_Y56_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ & (\top_module|audi_player|scale[0]~0_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\) # (\top_module|audi_player|scale[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datab => \top_module|audi_player|scale[0]~0_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X7_Y56_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X7_Y56_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X7_Y56_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) 
-- & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X7_Y56_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~84_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~61_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~84_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\);

-- Location: LCCOMB_X7_Y56_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\);

-- Location: LCCOMB_X7_Y56_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~65_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~65_combout\);

-- Location: LCCOMB_X8_Y56_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~85_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[51]~59_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~85_combout\);

-- Location: LCCOMB_X7_Y56_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\);

-- Location: LCCOMB_X7_Y56_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[55]~64_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\);

-- Location: LCCOMB_X6_Y56_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\);

-- Location: LCCOMB_X6_Y56_N10
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~4_combout\ $ (((\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & 
-- ((\top_module|audi_player|Mult0|auto_generated|op_2~0_combout\) # (\top_module|audi_player|Mult0|auto_generated|op_2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~0_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~2_combout\,
	datad => \top_module|audi_player|Mult0|auto_generated|op_2~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\);

-- Location: LCCOMB_X7_Y56_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ & ((\top_module|audi_player|scale[0]~0_combout\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ & (\top_module|audi_player|scale[0]~0_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\) # (\top_module|audi_player|scale[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	datab => \top_module|audi_player|scale[0]~0_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X7_Y56_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X7_Y56_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X7_Y56_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) 
-- & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[62]~66_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X7_Y56_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~65_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~85_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~65_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[63]~85_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X7_Y56_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\);

-- Location: LCCOMB_X7_Y56_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[56]~63_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\);

-- Location: LCCOMB_X6_Y56_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~69_combout\ = (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~69_combout\);

-- Location: LCCOMB_X6_Y56_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\);

-- Location: LCCOMB_X6_Y56_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[60]~68_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\);

-- Location: LCCOMB_X6_Y56_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\);

-- Location: LCCOMB_X6_Y56_N24
\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ = \top_module|audi_player|Mult0|auto_generated|op_2~2_combout\ $ (((\top_module|audi_player|Mult0|auto_generated|op_2~0_combout\ & 
-- \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~0_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~2_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\);

-- Location: LCCOMB_X5_Y56_N18
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\) # (GND))) # 
-- (!\top_module|audi_player|scale[0]~0_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ $ (VCC)))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X5_Y56_N20
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\ & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X5_Y56_N22
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ $ 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\ $ (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X5_Y56_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) 
-- & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[67]~70_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X5_Y56_N26
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~69_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~86_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[68]~69_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\);

-- Location: LCCOMB_X5_Y56_N28
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\);

-- Location: LCCOMB_X6_Y56_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~87_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[61]~67_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~87_combout\);

-- Location: LCCOMB_X5_Y56_N0
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~73_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~73_combout\);

-- Location: LCCOMB_X5_Y56_N30
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[72]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[66]~71_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[72]~74_combout\);

-- Location: LCCOMB_X5_Y56_N16
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[71]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[71]~75_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[65]~72_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[71]~75_combout\);

-- Location: LCCOMB_X5_Y56_N2
\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[70]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[70]~76_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[70]~76_combout\);

-- Location: LCCOMB_X5_Y56_N4
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Mult0|auto_generated|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|scale[0]~0_combout\,
	datab => \top_module|audi_player|Mult0|auto_generated|op_2~0_combout\,
	datad => VCC,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X5_Y56_N6
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[70]~76_combout\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[70]~76_combout\ & 
-- !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[1]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[70]~76_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X5_Y56_N8
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[71]~75_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[71]~75_combout\) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp[2]~1_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[71]~75_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X5_Y56_N10
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[72]~74_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[72]~74_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X5_Y56_N12
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~87_combout\) # 
-- ((\top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~73_combout\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~87_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|StageOut[73]~73_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X5_Y56_N14
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ = !\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\);

-- Location: LCCOMB_X6_Y55_N0
\top_module|audi_player|Div0|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~0_combout\ = \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ $ (VCC)
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~1\ = CARRY(\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	datad => VCC,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~0_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X6_Y55_N2
\top_module|audi_player|Div0|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~2_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~1\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~3\ = CARRY((!\top_module|audi_player|Div0|auto_generated|divider|op_1~1\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~1\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~2_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X6_Y55_N4
\top_module|audi_player|Div0|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~4_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~3\ & VCC))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~5\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~3\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~4_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X6_Y55_N6
\top_module|audi_player|Div0|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~6_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~5\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|op_1~5\) # (GND)))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~7\ = CARRY((!\top_module|audi_player|Div0|auto_generated|divider|op_1~5\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~5\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~6_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X6_Y55_N8
\top_module|audi_player|Div0|auto_generated|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~8_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~7\ $ (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~7\ & VCC))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~9\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~7\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~8_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X6_Y55_N10
\top_module|audi_player|Div0|auto_generated|divider|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~10_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~9\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|op_1~9\) # (GND)))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~11\ = CARRY((!\top_module|audi_player|Div0|auto_generated|divider|op_1~9\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~9\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~10_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X6_Y55_N12
\top_module|audi_player|Div0|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~12_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~11\ $ (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~11\ & VCC))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~13\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~11\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~12_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X6_Y55_N14
\top_module|audi_player|Div0|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~14_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~13\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|op_1~13\) # (GND)))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~15\ = CARRY((!\top_module|audi_player|Div0|auto_generated|divider|op_1~13\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~13\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~14_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X6_Y55_N16
\top_module|audi_player|Div0|auto_generated|divider|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~16_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~15\ $ (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~15\ & VCC))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~17\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~15\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~16_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X6_Y55_N18
\top_module|audi_player|Div0|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~18_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~17\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|op_1~17\) # (GND)))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~19\ = CARRY((!\top_module|audi_player|Div0|auto_generated|divider|op_1~17\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~17\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~18_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~19\);

-- Location: LCCOMB_X6_Y55_N20
\top_module|audi_player|Div0|auto_generated|divider|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~20_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~19\ $ (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~19\ & VCC))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~21\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~19\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~20_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~21\);

-- Location: LCCOMB_X5_Y55_N20
\top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~20_combout\)))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~20_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|op_1~20_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26_combout\);

-- Location: LCCOMB_X5_Y55_N30
\top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~18_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~18_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~18_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\);

-- Location: LCCOMB_X5_Y55_N16
\top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~16_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~16_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~16_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28_combout\);

-- Location: LCCOMB_X5_Y55_N2
\top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~14_combout\)))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~14_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|op_1~14_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\);

-- Location: LCCOMB_X5_Y55_N0
\top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~12_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~12_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~12_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30_combout\);

-- Location: LCCOMB_X5_Y55_N10
\top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~10_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~10_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\);

-- Location: LCCOMB_X6_Y56_N20
\top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~8_combout\ & 
-- (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~8_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~8_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19_combout\);

-- Location: LCCOMB_X5_Y55_N12
\top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~6_combout\))))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~6_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\);

-- Location: LCCOMB_X5_Y55_N22
\top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~4_combout\))))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~4_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~4_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21_combout\);

-- Location: LCCOMB_X5_Y55_N8
\top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~2_combout\)))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~2_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|op_1~2_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\);

-- Location: LCCOMB_X5_Y55_N14
\top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~0_combout\)))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|op_1~0_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|op_1~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23_combout\);

-- Location: LCCOMB_X2_Y55_N0
\top_module|audi_player|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~0_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23_combout\ & (\top_module|audi_player|old_data_r\(0) $ (VCC))) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23_combout\ & 
-- (\top_module|audi_player|old_data_r\(0) & VCC))
-- \top_module|audi_player|Add4~1\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23_combout\ & \top_module|audi_player|old_data_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|quotient[0]~23_combout\,
	datab => \top_module|audi_player|old_data_r\(0),
	datad => VCC,
	combout => \top_module|audi_player|Add4~0_combout\,
	cout => \top_module|audi_player|Add4~1\);

-- Location: LCCOMB_X2_Y55_N2
\top_module|audi_player|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~2_combout\ = (\top_module|audi_player|old_data_r\(1) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\ & (\top_module|audi_player|Add4~1\ & VCC)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\ & (!\top_module|audi_player|Add4~1\)))) # (!\top_module|audi_player|old_data_r\(1) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\ & 
-- (!\top_module|audi_player|Add4~1\)) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\ & ((\top_module|audi_player|Add4~1\) # (GND)))))
-- \top_module|audi_player|Add4~3\ = CARRY((\top_module|audi_player|old_data_r\(1) & (!\top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\ & !\top_module|audi_player|Add4~1\)) # (!\top_module|audi_player|old_data_r\(1) & 
-- ((!\top_module|audi_player|Add4~1\) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(1),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[1]~22_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~1\,
	combout => \top_module|audi_player|Add4~2_combout\,
	cout => \top_module|audi_player|Add4~3\);

-- Location: LCCOMB_X2_Y55_N4
\top_module|audi_player|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~4_combout\ = ((\top_module|audi_player|old_data_r\(2) $ (\top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21_combout\ $ (!\top_module|audi_player|Add4~3\)))) # (GND)
-- \top_module|audi_player|Add4~5\ = CARRY((\top_module|audi_player|old_data_r\(2) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21_combout\) # (!\top_module|audi_player|Add4~3\))) # (!\top_module|audi_player|old_data_r\(2) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21_combout\ & !\top_module|audi_player|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(2),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[2]~21_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~3\,
	combout => \top_module|audi_player|Add4~4_combout\,
	cout => \top_module|audi_player|Add4~5\);

-- Location: LCCOMB_X2_Y55_N6
\top_module|audi_player|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~6_combout\ = (\top_module|audi_player|old_data_r\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\ & (\top_module|audi_player|Add4~5\ & VCC)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\ & (!\top_module|audi_player|Add4~5\)))) # (!\top_module|audi_player|old_data_r\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\ & 
-- (!\top_module|audi_player|Add4~5\)) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\ & ((\top_module|audi_player|Add4~5\) # (GND)))))
-- \top_module|audi_player|Add4~7\ = CARRY((\top_module|audi_player|old_data_r\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\ & !\top_module|audi_player|Add4~5\)) # (!\top_module|audi_player|old_data_r\(3) & 
-- ((!\top_module|audi_player|Add4~5\) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(3),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[3]~20_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~5\,
	combout => \top_module|audi_player|Add4~6_combout\,
	cout => \top_module|audi_player|Add4~7\);

-- Location: LCCOMB_X2_Y55_N8
\top_module|audi_player|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~8_combout\ = ((\top_module|audi_player|old_data_r\(4) $ (\top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19_combout\ $ (!\top_module|audi_player|Add4~7\)))) # (GND)
-- \top_module|audi_player|Add4~9\ = CARRY((\top_module|audi_player|old_data_r\(4) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19_combout\) # (!\top_module|audi_player|Add4~7\))) # (!\top_module|audi_player|old_data_r\(4) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19_combout\ & !\top_module|audi_player|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(4),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[4]~19_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~7\,
	combout => \top_module|audi_player|Add4~8_combout\,
	cout => \top_module|audi_player|Add4~9\);

-- Location: LCCOMB_X2_Y55_N10
\top_module|audi_player|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~10_combout\ = (\top_module|audi_player|old_data_r\(5) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\ & (\top_module|audi_player|Add4~9\ & VCC)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\ & (!\top_module|audi_player|Add4~9\)))) # (!\top_module|audi_player|old_data_r\(5) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\ & 
-- (!\top_module|audi_player|Add4~9\)) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\ & ((\top_module|audi_player|Add4~9\) # (GND)))))
-- \top_module|audi_player|Add4~11\ = CARRY((\top_module|audi_player|old_data_r\(5) & (!\top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\ & !\top_module|audi_player|Add4~9\)) # (!\top_module|audi_player|old_data_r\(5) & 
-- ((!\top_module|audi_player|Add4~9\) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(5),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[5]~31_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~9\,
	combout => \top_module|audi_player|Add4~10_combout\,
	cout => \top_module|audi_player|Add4~11\);

-- Location: LCCOMB_X2_Y55_N12
\top_module|audi_player|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~12_combout\ = ((\top_module|audi_player|old_data_r\(6) $ (\top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30_combout\ $ (!\top_module|audi_player|Add4~11\)))) # (GND)
-- \top_module|audi_player|Add4~13\ = CARRY((\top_module|audi_player|old_data_r\(6) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30_combout\) # (!\top_module|audi_player|Add4~11\))) # (!\top_module|audi_player|old_data_r\(6) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30_combout\ & !\top_module|audi_player|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(6),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[6]~30_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~11\,
	combout => \top_module|audi_player|Add4~12_combout\,
	cout => \top_module|audi_player|Add4~13\);

-- Location: LCCOMB_X2_Y55_N14
\top_module|audi_player|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~14_combout\ = (\top_module|audi_player|old_data_r\(7) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\ & (\top_module|audi_player|Add4~13\ & VCC)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\ & (!\top_module|audi_player|Add4~13\)))) # (!\top_module|audi_player|old_data_r\(7) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\ & 
-- (!\top_module|audi_player|Add4~13\)) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\ & ((\top_module|audi_player|Add4~13\) # (GND)))))
-- \top_module|audi_player|Add4~15\ = CARRY((\top_module|audi_player|old_data_r\(7) & (!\top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\ & !\top_module|audi_player|Add4~13\)) # (!\top_module|audi_player|old_data_r\(7) & 
-- ((!\top_module|audi_player|Add4~13\) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(7),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[7]~29_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~13\,
	combout => \top_module|audi_player|Add4~14_combout\,
	cout => \top_module|audi_player|Add4~15\);

-- Location: LCCOMB_X2_Y55_N16
\top_module|audi_player|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~16_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28_combout\ $ (\top_module|audi_player|old_data_r\(8) $ (!\top_module|audi_player|Add4~15\)))) # (GND)
-- \top_module|audi_player|Add4~17\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28_combout\ & ((\top_module|audi_player|old_data_r\(8)) # (!\top_module|audi_player|Add4~15\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28_combout\ & (\top_module|audi_player|old_data_r\(8) & !\top_module|audi_player|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|quotient[8]~28_combout\,
	datab => \top_module|audi_player|old_data_r\(8),
	datad => VCC,
	cin => \top_module|audi_player|Add4~15\,
	combout => \top_module|audi_player|Add4~16_combout\,
	cout => \top_module|audi_player|Add4~17\);

-- Location: LCCOMB_X2_Y55_N18
\top_module|audi_player|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~18_combout\ = (\top_module|audi_player|old_data_r\(9) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\ & (\top_module|audi_player|Add4~17\ & VCC)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\ & (!\top_module|audi_player|Add4~17\)))) # (!\top_module|audi_player|old_data_r\(9) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\ & 
-- (!\top_module|audi_player|Add4~17\)) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\ & ((\top_module|audi_player|Add4~17\) # (GND)))))
-- \top_module|audi_player|Add4~19\ = CARRY((\top_module|audi_player|old_data_r\(9) & (!\top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\ & !\top_module|audi_player|Add4~17\)) # (!\top_module|audi_player|old_data_r\(9) & 
-- ((!\top_module|audi_player|Add4~17\) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(9),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[9]~27_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~17\,
	combout => \top_module|audi_player|Add4~18_combout\,
	cout => \top_module|audi_player|Add4~19\);

-- Location: LCCOMB_X2_Y55_N20
\top_module|audi_player|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~20_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26_combout\ $ (\top_module|audi_player|old_data_r\(10) $ (!\top_module|audi_player|Add4~19\)))) # (GND)
-- \top_module|audi_player|Add4~21\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26_combout\ & ((\top_module|audi_player|old_data_r\(10)) # (!\top_module|audi_player|Add4~19\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26_combout\ & (\top_module|audi_player|old_data_r\(10) & !\top_module|audi_player|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|quotient[10]~26_combout\,
	datab => \top_module|audi_player|old_data_r\(10),
	datad => VCC,
	cin => \top_module|audi_player|Add4~19\,
	combout => \top_module|audi_player|Add4~20_combout\,
	cout => \top_module|audi_player|Add4~21\);

-- Location: LCCOMB_X2_Y54_N18
\top_module|audi_player|inter_data_r[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|inter_data_r[7]~0_combout\ = (\top_module|audi_player|LessThan0~0_combout\) # ((\top_module|audi_player|sent_r~q\) # ((\AUD_DACLRCK~input_o\) # (!\top_module|audi_player|state_r.CON~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|LessThan0~0_combout\,
	datab => \top_module|audi_player|sent_r~q\,
	datac => \AUD_DACLRCK~input_o\,
	datad => \top_module|audi_player|state_r.CON~q\,
	combout => \top_module|audi_player|inter_data_r[7]~0_combout\);

-- Location: LCCOMB_X1_Y54_N2
\top_module|audi_player|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector69~0_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\SW[17]~input_o\ & (!\top_module|audi_player|data_counter_r\(4)))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & 
-- (((!\top_module|audi_player|inter_data_r[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datab => \SW[17]~input_o\,
	datac => \top_module|audi_player|data_counter_r\(4),
	datad => \top_module|audi_player|inter_data_r[7]~0_combout\,
	combout => \top_module|audi_player|Selector69~0_combout\);

-- Location: LCCOMB_X1_Y58_N20
\top_module|audi_player|Selector69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Selector69~1_combout\ = (\top_module|audi_player|Selector69~0_combout\ & (\top_module|audi_player|Add4~0_combout\ & (!\top_module|audi_player|state_r.SEND_SLOW~q\))) # (!\top_module|audi_player|Selector69~0_combout\ & 
-- (((\top_module|audi_player|inter_data_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Add4~0_combout\,
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|inter_data_r\(0),
	datad => \top_module|audi_player|Selector69~0_combout\,
	combout => \top_module|audi_player|Selector69~1_combout\);

-- Location: FF_X1_Y58_N21
\top_module|audi_player|inter_data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Selector69~1_combout\,
	sclr => \top_module|play_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(0));

-- Location: LCCOMB_X1_Y55_N4
\top_module|audi_player|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~46_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(0))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|inter_data_r\(0),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~2_combout\,
	combout => \top_module|audi_player|Add4~46_combout\);

-- Location: LCCOMB_X1_Y54_N6
\top_module|audi_player|inter_data_r[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|inter_data_r[7]~1_combout\ = (!\top_module|play_rst_r~q\ & (((\top_module|audi_player|data_counter_r\(4)) # (!\SW[17]~input_o\)) # (!\top_module|audi_player|state_r.SEND_SLOW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datab => \SW[17]~input_o\,
	datac => \top_module|audi_player|data_counter_r\(4),
	datad => \top_module|play_rst_r~q\,
	combout => \top_module|audi_player|inter_data_r[7]~1_combout\);

-- Location: LCCOMB_X1_Y55_N30
\top_module|audi_player|inter_data_r[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|inter_data_r[7]~2_combout\ = (!\top_module|audi_player|inter_data_r[7]~1_combout\) # (!\top_module|audi_player|inter_data_r[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|inter_data_r[7]~0_combout\,
	datad => \top_module|audi_player|inter_data_r[7]~1_combout\,
	combout => \top_module|audi_player|inter_data_r[7]~2_combout\);

-- Location: FF_X1_Y55_N5
\top_module|audi_player|inter_data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~46_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(1));

-- Location: LCCOMB_X1_Y55_N18
\top_module|audi_player|Add4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~45_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(1))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|inter_data_r\(1),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~4_combout\,
	combout => \top_module|audi_player|Add4~45_combout\);

-- Location: FF_X1_Y55_N19
\top_module|audi_player|inter_data_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~45_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(2));

-- Location: LCCOMB_X1_Y55_N20
\top_module|audi_player|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~44_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(2))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|inter_data_r\(2),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~6_combout\,
	combout => \top_module|audi_player|Add4~44_combout\);

-- Location: FF_X1_Y55_N21
\top_module|audi_player|inter_data_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~44_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(3));

-- Location: LCCOMB_X1_Y55_N26
\top_module|audi_player|Add4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~43_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|inter_data_r\(3)))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|Add4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|Add4~8_combout\,
	datad => \top_module|audi_player|inter_data_r\(3),
	combout => \top_module|audi_player|Add4~43_combout\);

-- Location: FF_X1_Y55_N27
\top_module|audi_player|inter_data_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~43_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(4));

-- Location: LCCOMB_X1_Y55_N8
\top_module|audi_player|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~42_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(4))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|inter_data_r\(4),
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|Add4~10_combout\,
	combout => \top_module|audi_player|Add4~42_combout\);

-- Location: FF_X1_Y55_N9
\top_module|audi_player|inter_data_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~42_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(5));

-- Location: LCCOMB_X1_Y55_N22
\top_module|audi_player|Add4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~41_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(5))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|inter_data_r\(5),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~12_combout\,
	combout => \top_module|audi_player|Add4~41_combout\);

-- Location: FF_X1_Y55_N23
\top_module|audi_player|inter_data_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~41_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(6));

-- Location: LCCOMB_X1_Y55_N16
\top_module|audi_player|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~40_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(6))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|inter_data_r\(6),
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|Add4~14_combout\,
	combout => \top_module|audi_player|Add4~40_combout\);

-- Location: FF_X1_Y55_N17
\top_module|audi_player|inter_data_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~40_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(7));

-- Location: LCCOMB_X1_Y55_N2
\top_module|audi_player|Add4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~39_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(7))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|inter_data_r\(7),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~16_combout\,
	combout => \top_module|audi_player|Add4~39_combout\);

-- Location: FF_X1_Y55_N3
\top_module|audi_player|inter_data_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~39_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(8));

-- Location: LCCOMB_X1_Y55_N0
\top_module|audi_player|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~38_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(8))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|inter_data_r\(8),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~18_combout\,
	combout => \top_module|audi_player|Add4~38_combout\);

-- Location: FF_X1_Y55_N1
\top_module|audi_player|inter_data_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~38_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(9));

-- Location: LCCOMB_X1_Y55_N14
\top_module|audi_player|Add4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~37_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|inter_data_r\(9)))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|Add4~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|Add4~20_combout\,
	datad => \top_module|audi_player|inter_data_r\(9),
	combout => \top_module|audi_player|Add4~37_combout\);

-- Location: FF_X1_Y55_N15
\top_module|audi_player|inter_data_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~37_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(10));

-- Location: LCCOMB_X6_Y55_N22
\top_module|audi_player|Div0|auto_generated|divider|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~22_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~21\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|op_1~21\) # (GND)))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~23\ = CARRY((!\top_module|audi_player|Div0|auto_generated|divider|op_1~21\) # (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~21\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~22_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~23\);

-- Location: LCCOMB_X5_Y55_N26
\top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~22_combout\))))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~22_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~22_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\);

-- Location: LCCOMB_X2_Y55_N22
\top_module|audi_player|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~22_combout\ = (\top_module|audi_player|old_data_r\(11) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\ & (\top_module|audi_player|Add4~21\ & VCC)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\ & (!\top_module|audi_player|Add4~21\)))) # (!\top_module|audi_player|old_data_r\(11) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\ & 
-- (!\top_module|audi_player|Add4~21\)) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\ & ((\top_module|audi_player|Add4~21\) # (GND)))))
-- \top_module|audi_player|Add4~23\ = CARRY((\top_module|audi_player|old_data_r\(11) & (!\top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\ & !\top_module|audi_player|Add4~21\)) # (!\top_module|audi_player|old_data_r\(11) & 
-- ((!\top_module|audi_player|Add4~21\) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(11),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[11]~25_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~21\,
	combout => \top_module|audi_player|Add4~22_combout\,
	cout => \top_module|audi_player|Add4~23\);

-- Location: LCCOMB_X1_Y55_N12
\top_module|audi_player|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~36_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(10))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|inter_data_r\(10),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~22_combout\,
	combout => \top_module|audi_player|Add4~36_combout\);

-- Location: FF_X1_Y55_N13
\top_module|audi_player|inter_data_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~36_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(11));

-- Location: LCCOMB_X6_Y55_N24
\top_module|audi_player|Div0|auto_generated|divider|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~24_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\top_module|audi_player|Div0|auto_generated|divider|op_1~23\ $ (GND))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~23\ & VCC))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~25\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~23\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~24_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~25\);

-- Location: LCCOMB_X5_Y55_N28
\top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24_combout\ = (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~24_combout\))))) # (!\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- ((\top_module|audi_player|Div0|auto_generated|divider|op_1~24_combout\))) # (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~24_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24_combout\);

-- Location: LCCOMB_X2_Y55_N24
\top_module|audi_player|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~24_combout\ = ((\top_module|audi_player|old_data_r\(12) $ (\top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24_combout\ $ (!\top_module|audi_player|Add4~23\)))) # (GND)
-- \top_module|audi_player|Add4~25\ = CARRY((\top_module|audi_player|old_data_r\(12) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24_combout\) # (!\top_module|audi_player|Add4~23\))) # (!\top_module|audi_player|old_data_r\(12) & 
-- (\top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24_combout\ & !\top_module|audi_player|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(12),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[12]~24_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~23\,
	combout => \top_module|audi_player|Add4~24_combout\,
	cout => \top_module|audi_player|Add4~25\);

-- Location: LCCOMB_X1_Y55_N10
\top_module|audi_player|Add4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~35_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(11))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|inter_data_r\(11),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~24_combout\,
	combout => \top_module|audi_player|Add4~35_combout\);

-- Location: FF_X1_Y55_N11
\top_module|audi_player|inter_data_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~35_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(12));

-- Location: LCCOMB_X6_Y56_N18
\top_module|audi_player|Div0|auto_generated|divider|diff_signs\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ = \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) $ (\top_module|audi_player|Mult0|auto_generated|op_2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Mult0|auto_generated|op_2~30_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\);

-- Location: LCCOMB_X6_Y55_N26
\top_module|audi_player|Div0|auto_generated|divider|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~26_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (((!\top_module|audi_player|Div0|auto_generated|divider|op_1~25\)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & (!\top_module|audi_player|Div0|auto_generated|divider|op_1~25\)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & ((\top_module|audi_player|Div0|auto_generated|divider|op_1~25\) # (GND)))))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~27\ = CARRY(((!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & !\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~25\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~26_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~27\);

-- Location: LCCOMB_X5_Y55_N6
\top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ & (((\top_module|audi_player|Div0|auto_generated|divider|op_1~26_combout\)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3) & 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|my_abs_den|result_tmp\(3),
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~26_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\);

-- Location: LCCOMB_X2_Y55_N26
\top_module|audi_player|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~26_combout\ = (\top_module|audi_player|old_data_r\(13) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\ & (\top_module|audi_player|Add4~25\ & VCC)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\ & (!\top_module|audi_player|Add4~25\)))) # (!\top_module|audi_player|old_data_r\(13) & ((\top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\ & 
-- (!\top_module|audi_player|Add4~25\)) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\ & ((\top_module|audi_player|Add4~25\) # (GND)))))
-- \top_module|audi_player|Add4~27\ = CARRY((\top_module|audi_player|old_data_r\(13) & (!\top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\ & !\top_module|audi_player|Add4~25\)) # (!\top_module|audi_player|old_data_r\(13) & 
-- ((!\top_module|audi_player|Add4~25\) # (!\top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(13),
	datab => \top_module|audi_player|Div0|auto_generated|divider|quotient[13]~18_combout\,
	datad => VCC,
	cin => \top_module|audi_player|Add4~25\,
	combout => \top_module|audi_player|Add4~26_combout\,
	cout => \top_module|audi_player|Add4~27\);

-- Location: LCCOMB_X1_Y55_N28
\top_module|audi_player|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~34_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(12))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|inter_data_r\(12),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~26_combout\,
	combout => \top_module|audi_player|Add4~34_combout\);

-- Location: FF_X1_Y55_N29
\top_module|audi_player|inter_data_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~34_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(13));

-- Location: LCCOMB_X6_Y55_N28
\top_module|audi_player|Div0|auto_generated|divider|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~28_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|op_1~27\ & (((\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\)))) # (!\top_module|audi_player|Div0|auto_generated|divider|op_1~27\ & ((((\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\)))))
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~29\ = CARRY((!\top_module|audi_player|Div0|auto_generated|divider|op_1~27\ & ((\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1),
	datad => VCC,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~27\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~28_combout\,
	cout => \top_module|audi_player|Div0|auto_generated|divider|op_1~29\);

-- Location: LCCOMB_X5_Y55_N4
\top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ & (((\top_module|audi_player|Div0|auto_generated|divider|op_1~28_combout\)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ & (!\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1) & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(1),
	datac => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|op_1~28_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17_combout\);

-- Location: LCCOMB_X2_Y55_N28
\top_module|audi_player|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~28_combout\ = ((\top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17_combout\ $ (\top_module|audi_player|old_data_r\(14) $ (!\top_module|audi_player|Add4~27\)))) # (GND)
-- \top_module|audi_player|Add4~29\ = CARRY((\top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17_combout\ & ((\top_module|audi_player|old_data_r\(14)) # (!\top_module|audi_player|Add4~27\))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17_combout\ & (\top_module|audi_player|old_data_r\(14) & !\top_module|audi_player|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|quotient[14]~17_combout\,
	datab => \top_module|audi_player|old_data_r\(14),
	datad => VCC,
	cin => \top_module|audi_player|Add4~27\,
	combout => \top_module|audi_player|Add4~28_combout\,
	cout => \top_module|audi_player|Add4~29\);

-- Location: LCCOMB_X1_Y55_N6
\top_module|audi_player|Add4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~33_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(13))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|inter_data_r\(13),
	datac => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datad => \top_module|audi_player|Add4~28_combout\,
	combout => \top_module|audi_player|Add4~33_combout\);

-- Location: FF_X1_Y55_N7
\top_module|audi_player|inter_data_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~33_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(14));

-- Location: LCCOMB_X5_Y55_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ = (\top_module|audi_player|scale[0]~0_combout\) # (\top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|scale[0]~0_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\);

-- Location: LCCOMB_X4_Y52_N24
\top_module|audi_player|Div0|auto_generated|divider|divider|sel[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(0) = (\top_module|audi_player|cur_speed_r\(1)) # ((\top_module|audi_player|cur_speed_r\(3)) # (\top_module|audi_player|cur_speed_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|cur_speed_r\(1),
	datac => \top_module|audi_player|cur_speed_r\(3),
	datad => \top_module|audi_player|cur_speed_r\(2),
	combout => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(0));

-- Location: LCCOMB_X6_Y55_N30
\top_module|audi_player|Div0|auto_generated|divider|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|op_1~30_combout\ = \top_module|audi_player|Div0|auto_generated|divider|op_1~29\ $ (((\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(0)) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(0),
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\,
	cin => \top_module|audi_player|Div0|auto_generated|divider|op_1~29\,
	combout => \top_module|audi_player|Div0|auto_generated|divider|op_1~30_combout\);

-- Location: LCCOMB_X5_Y55_N18
\top_module|audi_player|Div0|auto_generated|divider|quotient[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Div0|auto_generated|divider|quotient[15]~16_combout\ = (\top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ & (((\top_module|audi_player|Div0|auto_generated|divider|op_1~30_combout\)))) # 
-- (!\top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\ & (\top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ & ((!\top_module|audi_player|Div0|auto_generated|divider|divider|sel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \top_module|audi_player|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\,
	datac => \top_module|audi_player|Div0|auto_generated|divider|op_1~30_combout\,
	datad => \top_module|audi_player|Div0|auto_generated|divider|divider|sel\(0),
	combout => \top_module|audi_player|Div0|auto_generated|divider|quotient[15]~16_combout\);

-- Location: LCCOMB_X2_Y55_N30
\top_module|audi_player|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~30_combout\ = \top_module|audi_player|old_data_r\(15) $ (\top_module|audi_player|Add4~29\ $ (\top_module|audi_player|Div0|auto_generated|divider|quotient[15]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|old_data_r\(15),
	datad => \top_module|audi_player|Div0|auto_generated|divider|quotient[15]~16_combout\,
	cin => \top_module|audi_player|Add4~29\,
	combout => \top_module|audi_player|Add4~30_combout\);

-- Location: LCCOMB_X1_Y55_N24
\top_module|audi_player|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|Add4~32_combout\ = (\top_module|audi_player|state_r.SEND_SLOW~q\ & (\top_module|audi_player|inter_data_r\(14))) # (!\top_module|audi_player|state_r.SEND_SLOW~q\ & ((\top_module|audi_player|Add4~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|inter_data_r\(14),
	datab => \top_module|audi_player|state_r.SEND_SLOW~q\,
	datac => \top_module|audi_player|Add4~30_combout\,
	combout => \top_module|audi_player|Add4~32_combout\);

-- Location: FF_X1_Y55_N25
\top_module|audi_player|inter_data_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_player|Add4~32_combout\,
	sclr => \top_module|play_rst_r~q\,
	ena => \top_module|audi_player|inter_data_r[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_player|inter_data_r\(15));

-- Location: LCCOMB_X1_Y54_N12
\top_module|audi_player|aud_dacdat~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_player|aud_dacdat~0_combout\ = (\top_module|audi_player|LessThan0~0_combout\ & (((\top_module|audi_player|old_data_r\(15))))) # (!\top_module|audi_player|LessThan0~0_combout\ & ((\SW[17]~input_o\ & 
-- (\top_module|audi_player|inter_data_r\(15))) # (!\SW[17]~input_o\ & ((\top_module|audi_player|old_data_r\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_player|LessThan0~0_combout\,
	datab => \SW[17]~input_o\,
	datac => \top_module|audi_player|inter_data_r\(15),
	datad => \top_module|audi_player|old_data_r\(15),
	combout => \top_module|audi_player|aud_dacdat~0_combout\);

-- Location: CLKCTRL_G3
\player|altpll_0|sd1|wire_pll7_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \player|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \player|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X16_Y54_N28
\top_module|i2cinit|i2c_sender|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector3~0_combout\ = (!\top_module|i2cinit|i2c_sender|sclk_r~q\ & (((\top_module|i2cinit|i2c_sender|clk_cnt_r\(1)) # (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(0))) # (!\top_module|i2cinit|i2c_sender|state_r.FIN~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|state_r.FIN~q\,
	datab => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|sclk_r~q\,
	combout => \top_module|i2cinit|i2c_sender|Selector3~0_combout\);

-- Location: LCCOMB_X16_Y54_N20
\top_module|i2cinit|i2c_sender|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|i2cinit|i2c_sender|Selector3~1_combout\ = (!\top_module|i2cinit|i2c_sender|Selector3~0_combout\ & ((\top_module|i2cinit|i2c_sender|state_r.START~q\) # ((\top_module|i2cinit|i2c_sender|clk_cnt_r\(0)) # 
-- (!\top_module|i2cinit|i2c_sender|clk_cnt_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|i2cinit|i2c_sender|Selector3~0_combout\,
	datab => \top_module|i2cinit|i2c_sender|state_r.START~q\,
	datac => \top_module|i2cinit|i2c_sender|clk_cnt_r\(1),
	datad => \top_module|i2cinit|i2c_sender|clk_cnt_r\(0),
	combout => \top_module|i2cinit|i2c_sender|Selector3~1_combout\);

-- Location: FF_X16_Y54_N21
\top_module|i2cinit|i2c_sender|sclk_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \player|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \top_module|i2cinit|i2c_sender|Selector3~1_combout\,
	clrn => \top_module|ALT_INV_init_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|i2cinit|i2c_sender|sclk_r~q\);

-- Location: LCCOMB_X5_Y51_N4
\top_module|play_sram_addr_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~0_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(0),
	combout => \top_module|play_sram_addr_r~0_combout\);

-- Location: FF_X5_Y51_N5
\top_module|play_sram_addr_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(0));

-- Location: LCCOMB_X3_Y50_N4
\top_module|rec_sram_addr_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~0_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(0),
	combout => \top_module|rec_sram_addr_r~0_combout\);

-- Location: FF_X3_Y50_N5
\top_module|rec_sram_addr_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(0));

-- Location: LCCOMB_X6_Y50_N20
\top_module|sram_addr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[0]~1_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(0))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|play_sram_addr_r\(0),
	datac => \top_module|state_r.PLAY~q\,
	datad => \top_module|rec_sram_addr_r\(0),
	combout => \top_module|sram_addr[0]~1_combout\);

-- Location: LCCOMB_X4_Y51_N28
\top_module|play_sram_addr_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~1_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb0|neg_r~q\,
	datac => \top_module|audi_player|addr_r\(1),
	combout => \top_module|play_sram_addr_r~1_combout\);

-- Location: FF_X4_Y51_N29
\top_module|play_sram_addr_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(1));

-- Location: LCCOMB_X4_Y50_N16
\top_module|rec_sram_addr_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~1_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(1),
	combout => \top_module|rec_sram_addr_r~1_combout\);

-- Location: FF_X4_Y50_N17
\top_module|rec_sram_addr_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(1));

-- Location: LCCOMB_X4_Y50_N10
\top_module|sram_addr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[1]~2_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(1))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_sram_addr_r\(1),
	datab => \top_module|rec_sram_addr_r\(1),
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|sram_addr[1]~2_combout\);

-- Location: LCCOMB_X5_Y51_N6
\top_module|play_sram_addr_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~2_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(2),
	combout => \top_module|play_sram_addr_r~2_combout\);

-- Location: FF_X5_Y51_N7
\top_module|play_sram_addr_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(2));

-- Location: LCCOMB_X4_Y50_N22
\top_module|rec_sram_addr_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~2_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(2),
	combout => \top_module|rec_sram_addr_r~2_combout\);

-- Location: FF_X4_Y50_N23
\top_module|rec_sram_addr_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(2));

-- Location: LCCOMB_X12_Y50_N4
\top_module|sram_addr[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[2]~3_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(2))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|play_sram_addr_r\(2),
	datad => \top_module|rec_sram_addr_r\(2),
	combout => \top_module|sram_addr[2]~3_combout\);

-- Location: LCCOMB_X4_Y51_N30
\top_module|play_sram_addr_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~3_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(3),
	combout => \top_module|play_sram_addr_r~3_combout\);

-- Location: FF_X4_Y51_N31
\top_module|play_sram_addr_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(3));

-- Location: LCCOMB_X4_Y50_N0
\top_module|rec_sram_addr_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~3_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(3),
	combout => \top_module|rec_sram_addr_r~3_combout\);

-- Location: FF_X4_Y50_N1
\top_module|rec_sram_addr_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(3));

-- Location: LCCOMB_X4_Y50_N2
\top_module|sram_addr[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[3]~4_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(3))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|play_sram_addr_r\(3),
	datad => \top_module|rec_sram_addr_r\(3),
	combout => \top_module|sram_addr[3]~4_combout\);

-- Location: LCCOMB_X4_Y50_N4
\top_module|rec_sram_addr_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~4_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(4),
	combout => \top_module|rec_sram_addr_r~4_combout\);

-- Location: FF_X4_Y50_N5
\top_module|rec_sram_addr_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(4));

-- Location: LCCOMB_X5_Y51_N8
\top_module|play_sram_addr_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~4_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(4),
	combout => \top_module|play_sram_addr_r~4_combout\);

-- Location: FF_X5_Y51_N9
\top_module|play_sram_addr_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(4));

-- Location: LCCOMB_X4_Y50_N18
\top_module|sram_addr[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[4]~5_combout\ = (\top_module|state_r.PLAY~q\ & ((\top_module|play_sram_addr_r\(4)))) # (!\top_module|state_r.PLAY~q\ & (\top_module|rec_sram_addr_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(4),
	datab => \top_module|play_sram_addr_r\(4),
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|sram_addr[4]~5_combout\);

-- Location: LCCOMB_X5_Y51_N2
\top_module|play_sram_addr_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~5_combout\ = (\top_module|audi_player|addr_r\(5) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|addr_r\(5),
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_addr_r~5_combout\);

-- Location: FF_X5_Y51_N3
\top_module|play_sram_addr_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(5));

-- Location: LCCOMB_X3_Y50_N6
\top_module|rec_sram_addr_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~5_combout\ = (\top_module|audi_recorder|addr_r\(5) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|addr_r\(5),
	datad => \deb0|neg_r~q\,
	combout => \top_module|rec_sram_addr_r~5_combout\);

-- Location: FF_X3_Y50_N7
\top_module|rec_sram_addr_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(5));

-- Location: LCCOMB_X4_Y50_N24
\top_module|sram_addr[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[5]~6_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(5))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_sram_addr_r\(5),
	datab => \top_module|rec_sram_addr_r\(5),
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|sram_addr[5]~6_combout\);

-- Location: LCCOMB_X4_Y51_N8
\top_module|play_sram_addr_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~6_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(6),
	combout => \top_module|play_sram_addr_r~6_combout\);

-- Location: FF_X4_Y51_N9
\top_module|play_sram_addr_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(6));

-- Location: LCCOMB_X3_Y50_N0
\top_module|rec_sram_addr_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~6_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(6),
	combout => \top_module|rec_sram_addr_r~6_combout\);

-- Location: FF_X3_Y50_N1
\top_module|rec_sram_addr_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(6));

-- Location: LCCOMB_X4_Y50_N14
\top_module|sram_addr[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[6]~7_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(6))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|play_sram_addr_r\(6),
	datac => \top_module|rec_sram_addr_r\(6),
	datad => \top_module|state_r.PLAY~q\,
	combout => \top_module|sram_addr[6]~7_combout\);

-- Location: LCCOMB_X5_Y51_N0
\top_module|play_sram_addr_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~7_combout\ = (\top_module|audi_player|addr_r\(7) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|addr_r\(7),
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_addr_r~7_combout\);

-- Location: FF_X5_Y51_N1
\top_module|play_sram_addr_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(7));

-- Location: LCCOMB_X3_Y50_N2
\top_module|rec_sram_addr_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~7_combout\ = (\top_module|audi_recorder|addr_r\(7) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|addr_r\(7),
	datad => \deb0|neg_r~q\,
	combout => \top_module|rec_sram_addr_r~7_combout\);

-- Location: FF_X3_Y50_N3
\top_module|rec_sram_addr_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(7));

-- Location: LCCOMB_X4_Y50_N8
\top_module|sram_addr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[7]~8_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(7))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|play_sram_addr_r\(7),
	datad => \top_module|rec_sram_addr_r\(7),
	combout => \top_module|sram_addr[7]~8_combout\);

-- Location: LCCOMB_X4_Y51_N22
\top_module|play_sram_addr_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~8_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(8),
	combout => \top_module|play_sram_addr_r~8_combout\);

-- Location: FF_X4_Y51_N23
\top_module|play_sram_addr_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(8));

-- Location: LCCOMB_X3_Y50_N8
\top_module|rec_sram_addr_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~8_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(8),
	combout => \top_module|rec_sram_addr_r~8_combout\);

-- Location: FF_X3_Y50_N9
\top_module|rec_sram_addr_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(8));

-- Location: LCCOMB_X4_Y50_N30
\top_module|sram_addr[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[8]~9_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(8))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|play_sram_addr_r\(8),
	datad => \top_module|rec_sram_addr_r\(8),
	combout => \top_module|sram_addr[8]~9_combout\);

-- Location: LCCOMB_X5_Y51_N10
\top_module|play_sram_addr_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~9_combout\ = (\top_module|audi_player|addr_r\(9) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|addr_r\(9),
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_addr_r~9_combout\);

-- Location: FF_X5_Y51_N11
\top_module|play_sram_addr_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(9));

-- Location: LCCOMB_X3_Y50_N10
\top_module|rec_sram_addr_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~9_combout\ = (\top_module|audi_recorder|addr_r\(9) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_recorder|addr_r\(9),
	datad => \deb0|neg_r~q\,
	combout => \top_module|rec_sram_addr_r~9_combout\);

-- Location: FF_X3_Y50_N11
\top_module|rec_sram_addr_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(9));

-- Location: LCCOMB_X4_Y50_N28
\top_module|sram_addr[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[9]~10_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(9))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_sram_addr_r\(9),
	datab => \top_module|state_r.PLAY~q\,
	datad => \top_module|rec_sram_addr_r\(9),
	combout => \top_module|sram_addr[9]~10_combout\);

-- Location: LCCOMB_X5_Y49_N26
\top_module|rec_sram_addr_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~10_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(10),
	combout => \top_module|rec_sram_addr_r~10_combout\);

-- Location: FF_X5_Y49_N27
\top_module|rec_sram_addr_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(10));

-- Location: LCCOMB_X5_Y50_N22
\top_module|play_sram_addr_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~10_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(10),
	combout => \top_module|play_sram_addr_r~10_combout\);

-- Location: FF_X5_Y50_N23
\top_module|play_sram_addr_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(10));

-- Location: LCCOMB_X4_Y48_N20
\top_module|sram_addr[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[10]~11_combout\ = (\top_module|state_r.PLAY~q\ & ((\top_module|play_sram_addr_r\(10)))) # (!\top_module|state_r.PLAY~q\ & (\top_module|rec_sram_addr_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(10),
	datac => \top_module|state_r.PLAY~q\,
	datad => \top_module|play_sram_addr_r\(10),
	combout => \top_module|sram_addr[10]~11_combout\);

-- Location: LCCOMB_X5_Y50_N24
\top_module|play_sram_addr_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~11_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(11),
	combout => \top_module|play_sram_addr_r~11_combout\);

-- Location: FF_X5_Y50_N25
\top_module|play_sram_addr_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(11));

-- Location: LCCOMB_X3_Y49_N28
\top_module|rec_sram_addr_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~11_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(11),
	combout => \top_module|rec_sram_addr_r~11_combout\);

-- Location: FF_X3_Y49_N29
\top_module|rec_sram_addr_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(11));

-- Location: LCCOMB_X4_Y48_N22
\top_module|sram_addr[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[11]~12_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(11))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|play_sram_addr_r\(11),
	datad => \top_module|rec_sram_addr_r\(11),
	combout => \top_module|sram_addr[11]~12_combout\);

-- Location: LCCOMB_X5_Y49_N20
\top_module|rec_sram_addr_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~12_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(12),
	combout => \top_module|rec_sram_addr_r~12_combout\);

-- Location: FF_X5_Y49_N21
\top_module|rec_sram_addr_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(12));

-- Location: LCCOMB_X5_Y50_N30
\top_module|play_sram_addr_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~12_combout\ = (\top_module|audi_player|addr_r\(12) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|addr_r\(12),
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_addr_r~12_combout\);

-- Location: FF_X5_Y50_N31
\top_module|play_sram_addr_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(12));

-- Location: LCCOMB_X4_Y48_N12
\top_module|sram_addr[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[12]~13_combout\ = (\top_module|state_r.PLAY~q\ & ((\top_module|play_sram_addr_r\(12)))) # (!\top_module|state_r.PLAY~q\ & (\top_module|rec_sram_addr_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(12),
	datac => \top_module|state_r.PLAY~q\,
	datad => \top_module|play_sram_addr_r\(12),
	combout => \top_module|sram_addr[12]~13_combout\);

-- Location: LCCOMB_X3_Y49_N22
\top_module|rec_sram_addr_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~13_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|addr_r\(13),
	combout => \top_module|rec_sram_addr_r~13_combout\);

-- Location: FF_X3_Y49_N23
\top_module|rec_sram_addr_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(13));

-- Location: LCCOMB_X5_Y50_N28
\top_module|play_sram_addr_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~13_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_player|addr_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_player|addr_r\(13),
	combout => \top_module|play_sram_addr_r~13_combout\);

-- Location: FF_X5_Y50_N29
\top_module|play_sram_addr_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(13));

-- Location: LCCOMB_X4_Y50_N20
\top_module|sram_addr[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[13]~14_combout\ = (\top_module|state_r.PLAY~q\ & ((\top_module|play_sram_addr_r\(13)))) # (!\top_module|state_r.PLAY~q\ & (\top_module|rec_sram_addr_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(13),
	datab => \top_module|state_r.PLAY~q\,
	datad => \top_module|play_sram_addr_r\(13),
	combout => \top_module|sram_addr[13]~14_combout\);

-- Location: LCCOMB_X3_Y49_N20
\top_module|rec_sram_addr_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_addr_r~14_combout\ = (!\deb0|neg_r~q\ & \top_module|audi_recorder|addr_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datac => \top_module|audi_recorder|addr_r\(14),
	combout => \top_module|rec_sram_addr_r~14_combout\);

-- Location: FF_X3_Y49_N21
\top_module|rec_sram_addr_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_addr_r~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_addr_r\(14));

-- Location: LCCOMB_X5_Y50_N26
\top_module|play_sram_addr_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|play_sram_addr_r~14_combout\ = (\top_module|audi_player|addr_r\(14) & !\deb0|neg_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|audi_player|addr_r\(14),
	datad => \deb0|neg_r~q\,
	combout => \top_module|play_sram_addr_r~14_combout\);

-- Location: FF_X5_Y50_N27
\top_module|play_sram_addr_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|play_sram_addr_r~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|play_sram_addr_r\(14));

-- Location: LCCOMB_X4_Y50_N26
\top_module|sram_addr[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[14]~15_combout\ = (\top_module|state_r.PLAY~q\ & ((\top_module|play_sram_addr_r\(14)))) # (!\top_module|state_r.PLAY~q\ & (\top_module|rec_sram_addr_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|rec_sram_addr_r\(14),
	datad => \top_module|play_sram_addr_r\(14),
	combout => \top_module|sram_addr[14]~15_combout\);

-- Location: LCCOMB_X6_Y50_N6
\top_module|sram_addr[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[15]~16_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(15))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_sram_addr_r\(15),
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|rec_sram_addr_r\(15),
	combout => \top_module|sram_addr[15]~16_combout\);

-- Location: LCCOMB_X6_Y50_N26
\top_module|sram_addr[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[16]~17_combout\ = (\top_module|state_r.PLAY~q\ & ((\top_module|play_sram_addr_r\(16)))) # (!\top_module|state_r.PLAY~q\ & (\top_module|rec_sram_addr_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(16),
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|play_sram_addr_r\(16),
	combout => \top_module|sram_addr[16]~17_combout\);

-- Location: LCCOMB_X6_Y50_N16
\top_module|sram_addr[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[17]~18_combout\ = (\top_module|state_r.PLAY~q\ & ((\top_module|play_sram_addr_r\(17)))) # (!\top_module|state_r.PLAY~q\ & (\top_module|rec_sram_addr_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|rec_sram_addr_r\(17),
	datab => \top_module|play_sram_addr_r\(17),
	datac => \top_module|state_r.PLAY~q\,
	combout => \top_module|sram_addr[17]~18_combout\);

-- Location: LCCOMB_X6_Y50_N2
\top_module|sram_addr[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[18]~19_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(18))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \top_module|play_sram_addr_r\(18),
	datac => \top_module|state_r.PLAY~q\,
	datad => \top_module|rec_sram_addr_r\(18),
	combout => \top_module|sram_addr[18]~19_combout\);

-- Location: LCCOMB_X6_Y50_N28
\top_module|sram_addr[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_addr[19]~20_combout\ = (\top_module|state_r.PLAY~q\ & (\top_module|play_sram_addr_r\(19))) # (!\top_module|state_r.PLAY~q\ & ((\top_module|rec_sram_addr_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|play_sram_addr_r\(19),
	datab => \top_module|state_r.PLAY~q\,
	datac => \top_module|rec_sram_addr_r\(19),
	combout => \top_module|sram_addr[19]~20_combout\);

-- Location: LCCOMB_X6_Y49_N28
\top_module|audi_recorder|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Selector27~0_combout\ = (!\top_module|audi_recorder|state_r.GET_DATA~q\ & ((\top_module|audi_recorder|state_r.SEND_DATA~q\) # (\top_module|audi_recorder|we_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|state_r.GET_DATA~q\,
	datac => \top_module|audi_recorder|state_r.SEND_DATA~q\,
	datad => \top_module|audi_recorder|we_r~q\,
	combout => \top_module|audi_recorder|Selector27~0_combout\);

-- Location: LCCOMB_X6_Y49_N16
\top_module|audi_recorder|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|audi_recorder|Selector27~1_combout\ = (\top_module|audi_recorder|Selector27~0_combout\) # ((\top_module|audi_recorder|we_r~q\ & ((\top_module|audi_recorder|Equal0~0_combout\) # (\top_module|audi_recorder|data_counter_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \top_module|audi_recorder|Equal0~0_combout\,
	datab => \top_module|audi_recorder|data_counter_r\(4),
	datac => \top_module|audi_recorder|we_r~q\,
	datad => \top_module|audi_recorder|Selector27~0_combout\,
	combout => \top_module|audi_recorder|Selector27~1_combout\);

-- Location: FF_X6_Y49_N17
\top_module|audi_recorder|we_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_AUD_BCLK~input_o\,
	d => \top_module|audi_recorder|Selector27~1_combout\,
	asdata => VCC,
	sload => \top_module|rec_rst_r~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|audi_recorder|we_r~q\);

-- Location: LCCOMB_X6_Y49_N18
\top_module|rec_sram_we_n_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|rec_sram_we_n_r~0_combout\ = (\deb0|neg_r~q\) # (\top_module|audi_recorder|we_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb0|neg_r~q\,
	datad => \top_module|audi_recorder|we_r~q\,
	combout => \top_module|rec_sram_we_n_r~0_combout\);

-- Location: FF_X6_Y49_N19
\top_module|rec_sram_we_n_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \top_module|rec_sram_we_n_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \top_module|rec_sram_we_n_r~q\);

-- Location: LCCOMB_X6_Y49_N0
\top_module|sram_we_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \top_module|sram_we_n~0_combout\ = (\top_module|state_r.PLAY~q\) # (\top_module|rec_sram_we_n_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \top_module|state_r.PLAY~q\,
	datad => \top_module|rec_sram_we_n_r~q\,
	combout => \top_module|sram_we_n~0_combout\);

-- Location: IOIBUF_X58_Y0_N22
\CLOCK2_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X58_Y0_N8
\CLOCK3_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: IOIBUF_X56_Y73_N15
\ENETCLK_25~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENETCLK_25,
	o => \ENETCLK_25~input_o\);

-- Location: IOIBUF_X58_Y0_N15
\SMA_CLKIN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SMA_CLKIN,
	o => \SMA_CLKIN~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X40_Y73_N1
\UART_RTS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UART_RTS,
	o => \UART_RTS~input_o\);

-- Location: IOIBUF_X27_Y73_N8
\UART_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UART_RXD,
	o => \UART_RXD~input_o\);

-- Location: IOIBUF_X49_Y0_N15
\SD_WP_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_WP_N,
	o => \SD_WP_N~input_o\);

-- Location: IOIBUF_X89_Y73_N22
\ENET0_INT_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_INT_N,
	o => \ENET0_INT_N~input_o\);

-- Location: IOIBUF_X87_Y73_N1
\ENET0_MDIO~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_MDIO,
	o => \ENET0_MDIO~input_o\);

-- Location: IOIBUF_X56_Y73_N1
\ENET0_RX_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_CLK,
	o => \ENET0_RX_CLK~input_o\);

-- Location: IOIBUF_X58_Y73_N8
\ENET0_RX_COL~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_COL,
	o => \ENET0_RX_COL~input_o\);

-- Location: IOIBUF_X58_Y73_N22
\ENET0_RX_CRS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_CRS,
	o => \ENET0_RX_CRS~input_o\);

-- Location: IOIBUF_X62_Y73_N15
\ENET0_RX_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_DATA(0),
	o => \ENET0_RX_DATA[0]~input_o\);

-- Location: IOIBUF_X62_Y73_N22
\ENET0_RX_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_DATA(1),
	o => \ENET0_RX_DATA[1]~input_o\);

-- Location: IOIBUF_X81_Y73_N8
\ENET0_RX_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_DATA(2),
	o => \ENET0_RX_DATA[2]~input_o\);

-- Location: IOIBUF_X58_Y73_N15
\ENET0_RX_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_DATA(3),
	o => \ENET0_RX_DATA[3]~input_o\);

-- Location: IOIBUF_X81_Y73_N1
\ENET0_RX_DV~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_DV,
	o => \ENET0_RX_DV~input_o\);

-- Location: IOIBUF_X85_Y73_N1
\ENET0_RX_ER~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_RX_ER,
	o => \ENET0_RX_ER~input_o\);

-- Location: IOIBUF_X60_Y73_N8
\ENET0_TX_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_TX_CLK,
	o => \ENET0_TX_CLK~input_o\);

-- Location: IOIBUF_X52_Y73_N1
\ENET0_LINK100~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET0_LINK100,
	o => \ENET0_LINK100~input_o\);

-- Location: IOIBUF_X98_Y73_N22
\ENET1_INT_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_INT_N,
	o => \ENET1_INT_N~input_o\);

-- Location: IOIBUF_X105_Y73_N1
\ENET1_MDIO~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_MDIO,
	o => \ENET1_MDIO~input_o\);

-- Location: IOIBUF_X56_Y73_N8
\ENET1_RX_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_CLK,
	o => \ENET1_RX_CLK~input_o\);

-- Location: IOIBUF_X89_Y73_N15
\ENET1_RX_COL~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_COL,
	o => \ENET1_RX_COL~input_o\);

-- Location: IOIBUF_X85_Y73_N15
\ENET1_RX_CRS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_CRS,
	o => \ENET1_RX_CRS~input_o\);

-- Location: IOIBUF_X102_Y73_N8
\ENET1_RX_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_DATA(0),
	o => \ENET1_RX_DATA[0]~input_o\);

-- Location: IOIBUF_X91_Y73_N15
\ENET1_RX_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_DATA(1),
	o => \ENET1_RX_DATA[1]~input_o\);

-- Location: IOIBUF_X102_Y73_N1
\ENET1_RX_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_DATA(2),
	o => \ENET1_RX_DATA[2]~input_o\);

-- Location: IOIBUF_X96_Y73_N22
\ENET1_RX_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_DATA(3),
	o => \ENET1_RX_DATA[3]~input_o\);

-- Location: IOIBUF_X89_Y73_N8
\ENET1_RX_DV~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_DV,
	o => \ENET1_RX_DV~input_o\);

-- Location: IOIBUF_X98_Y73_N15
\ENET1_RX_ER~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_RX_ER,
	o => \ENET1_RX_ER~input_o\);

-- Location: IOIBUF_X96_Y73_N15
\ENET1_TX_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_TX_CLK,
	o => \ENET1_TX_CLK~input_o\);

-- Location: IOIBUF_X54_Y73_N8
\ENET1_LINK100~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET1_LINK100,
	o => \ENET1_LINK100~input_o\);

-- Location: IOIBUF_X56_Y73_N22
\TD_CLK27~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27,
	o => \TD_CLK27~input_o\);

-- Location: IOIBUF_X11_Y73_N1
\TD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(0),
	o => \TD_DATA[0]~input_o\);

-- Location: IOIBUF_X29_Y73_N1
\TD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(1),
	o => \TD_DATA[1]~input_o\);

-- Location: IOIBUF_X16_Y73_N15
\TD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(2),
	o => \TD_DATA[2]~input_o\);

-- Location: IOIBUF_X16_Y73_N22
\TD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(3),
	o => \TD_DATA[3]~input_o\);

-- Location: IOIBUF_X13_Y73_N1
\TD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(4),
	o => \TD_DATA[4]~input_o\);

-- Location: IOIBUF_X13_Y73_N15
\TD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(5),
	o => \TD_DATA[5]~input_o\);

-- Location: IOIBUF_X13_Y73_N8
\TD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(6),
	o => \TD_DATA[6]~input_o\);

-- Location: IOIBUF_X9_Y73_N8
\TD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(7),
	o => \TD_DATA[7]~input_o\);

-- Location: IOIBUF_X1_Y73_N15
\TD_HS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_HS,
	o => \TD_HS~input_o\);

-- Location: IOIBUF_X1_Y73_N8
\TD_VS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_VS,
	o => \TD_VS~input_o\);

-- Location: IOIBUF_X3_Y73_N1
\OTG_INT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_INT,
	o => \OTG_INT~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\IRDA_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRDA_RXD,
	o => \IRDA_RXD~input_o\);

-- Location: IOIBUF_X0_Y36_N22
\FL_RY~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_RY,
	o => \FL_RY~input_o\);

-- Location: IOIBUF_X115_Y37_N1
\HSMC_CLKIN_P1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_CLKIN_P1,
	o => \HSMC_CLKIN_P1~input_o\);

-- Location: IOIBUF_X115_Y37_N15
\HSMC_CLKIN_P2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_CLKIN_P2,
	o => \HSMC_CLKIN_P2~input_o\);

-- Location: IOIBUF_X58_Y0_N1
\HSMC_CLKIN0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_CLKIN0,
	o => \HSMC_CLKIN0~input_o\);

-- Location: IOIBUF_X115_Y68_N15
\HSMC_RX_D_P[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(0),
	o => \HSMC_RX_D_P[0]~input_o\);

-- Location: IOIBUF_X115_Y62_N22
\HSMC_RX_D_P[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(1),
	o => \HSMC_RX_D_P[1]~input_o\);

-- Location: IOIBUF_X115_Y59_N15
\HSMC_RX_D_P[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(2),
	o => \HSMC_RX_D_P[2]~input_o\);

-- Location: IOIBUF_X115_Y66_N15
\HSMC_RX_D_P[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(3),
	o => \HSMC_RX_D_P[3]~input_o\);

-- Location: IOIBUF_X115_Y58_N15
\HSMC_RX_D_P[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(4),
	o => \HSMC_RX_D_P[4]~input_o\);

-- Location: IOIBUF_X115_Y55_N15
\HSMC_RX_D_P[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(5),
	o => \HSMC_RX_D_P[5]~input_o\);

-- Location: IOIBUF_X115_Y49_N8
\HSMC_RX_D_P[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(6),
	o => \HSMC_RX_D_P[6]~input_o\);

-- Location: IOIBUF_X115_Y47_N22
\HSMC_RX_D_P[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(7),
	o => \HSMC_RX_D_P[7]~input_o\);

-- Location: IOIBUF_X115_Y33_N1
\HSMC_RX_D_P[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(8),
	o => \HSMC_RX_D_P[8]~input_o\);

-- Location: IOIBUF_X115_Y31_N1
\HSMC_RX_D_P[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(9),
	o => \HSMC_RX_D_P[9]~input_o\);

-- Location: IOIBUF_X115_Y27_N1
\HSMC_RX_D_P[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(10),
	o => \HSMC_RX_D_P[10]~input_o\);

-- Location: IOIBUF_X115_Y62_N8
\HSMC_RX_D_P[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(11),
	o => \HSMC_RX_D_P[11]~input_o\);

-- Location: IOIBUF_X115_Y45_N22
\HSMC_RX_D_P[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(12),
	o => \HSMC_RX_D_P[12]~input_o\);

-- Location: IOIBUF_X115_Y41_N8
\HSMC_RX_D_P[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(13),
	o => \HSMC_RX_D_P[13]~input_o\);

-- Location: IOIBUF_X115_Y36_N1
\HSMC_RX_D_P[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(14),
	o => \HSMC_RX_D_P[14]~input_o\);

-- Location: IOIBUF_X115_Y36_N15
\HSMC_RX_D_P[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(15),
	o => \HSMC_RX_D_P[15]~input_o\);

-- Location: IOIBUF_X115_Y32_N1
\HSMC_RX_D_P[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_RX_D_P(16),
	o => \HSMC_RX_D_P[16]~input_o\);

-- Location: IOIBUF_X0_Y52_N15
\LCD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(0),
	o => \LCD_DATA[0]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\LCD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(1),
	o => \LCD_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\LCD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(2),
	o => \LCD_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y49_N8
\LCD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(3),
	o => \LCD_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y54_N8
\LCD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(4),
	o => \LCD_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y55_N22
\LCD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(5),
	o => \LCD_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\LCD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(6),
	o => \LCD_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y47_N1
\LCD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LCD_DATA(7),
	o => \LCD_DATA[7]~input_o\);

-- Location: IOIBUF_X0_Y67_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: IOIBUF_X0_Y59_N22
\PS2_DAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: IOIBUF_X0_Y67_N22
\PS2_CLK2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_CLK2,
	o => \PS2_CLK2~input_o\);

-- Location: IOIBUF_X0_Y65_N15
\PS2_DAT2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_DAT2,
	o => \PS2_DAT2~input_o\);

-- Location: IOIBUF_X56_Y0_N15
\SD_CMD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_CMD,
	o => \SD_CMD~input_o\);

-- Location: IOIBUF_X49_Y0_N22
\SD_DAT[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_DAT(0),
	o => \SD_DAT[0]~input_o\);

-- Location: IOIBUF_X42_Y0_N15
\SD_DAT[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_DAT(1),
	o => \SD_DAT[1]~input_o\);

-- Location: IOIBUF_X54_Y0_N15
\SD_DAT[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_DAT(2),
	o => \SD_DAT[2]~input_o\);

-- Location: IOIBUF_X56_Y0_N22
\SD_DAT[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_DAT(3),
	o => \SD_DAT[3]~input_o\);

-- Location: IOIBUF_X45_Y73_N8
\EEP_I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EEP_I2C_SDAT,
	o => \EEP_I2C_SDAT~input_o\);

-- Location: IOIBUF_X0_Y50_N15
\OTG_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(0),
	o => \OTG_DATA[0]~input_o\);

-- Location: IOIBUF_X0_Y53_N1
\OTG_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(1),
	o => \OTG_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y50_N22
\OTG_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(2),
	o => \OTG_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y53_N8
\OTG_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(3),
	o => \OTG_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y57_N15
\OTG_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(4),
	o => \OTG_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y57_N22
\OTG_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(5),
	o => \OTG_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y49_N1
\OTG_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(6),
	o => \OTG_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y64_N1
\OTG_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(7),
	o => \OTG_DATA[7]~input_o\);

-- Location: IOIBUF_X0_Y62_N22
\OTG_DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(8),
	o => \OTG_DATA[8]~input_o\);

-- Location: IOIBUF_X0_Y62_N15
\OTG_DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(9),
	o => \OTG_DATA[9]~input_o\);

-- Location: IOIBUF_X0_Y55_N15
\OTG_DATA[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(10),
	o => \OTG_DATA[10]~input_o\);

-- Location: IOIBUF_X0_Y55_N8
\OTG_DATA[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(11),
	o => \OTG_DATA[11]~input_o\);

-- Location: IOIBUF_X0_Y63_N22
\OTG_DATA[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(12),
	o => \OTG_DATA[12]~input_o\);

-- Location: IOIBUF_X0_Y59_N15
\OTG_DATA[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(13),
	o => \OTG_DATA[13]~input_o\);

-- Location: IOIBUF_X0_Y66_N22
\OTG_DATA[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(14),
	o => \OTG_DATA[14]~input_o\);

-- Location: IOIBUF_X0_Y63_N15
\OTG_DATA[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DATA(15),
	o => \OTG_DATA[15]~input_o\);

-- Location: IOIBUF_X0_Y13_N1
\DRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X0_Y26_N15
\DRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X0_Y29_N15
\DRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X0_Y25_N15
\DRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\DRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\DRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X0_Y28_N22
\DRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X0_Y34_N8
\DRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y24_N15
\DRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X0_Y24_N8
\DRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y27_N22
\DRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X0_Y19_N8
\DRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X0_Y27_N15
\DRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X0_Y23_N15
\DRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X0_Y21_N22
\DRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X0_Y24_N22
\DRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X0_Y45_N15
\DRAM_DQ[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(16),
	o => \DRAM_DQ[16]~input_o\);

-- Location: IOIBUF_X0_Y48_N8
\DRAM_DQ[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(17),
	o => \DRAM_DQ[17]~input_o\);

-- Location: IOIBUF_X0_Y43_N15
\DRAM_DQ[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(18),
	o => \DRAM_DQ[18]~input_o\);

-- Location: IOIBUF_X0_Y46_N22
\DRAM_DQ[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(19),
	o => \DRAM_DQ[19]~input_o\);

-- Location: IOIBUF_X0_Y46_N15
\DRAM_DQ[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(20),
	o => \DRAM_DQ[20]~input_o\);

-- Location: IOIBUF_X0_Y52_N22
\DRAM_DQ[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(21),
	o => \DRAM_DQ[21]~input_o\);

-- Location: IOIBUF_X0_Y45_N22
\DRAM_DQ[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(22),
	o => \DRAM_DQ[22]~input_o\);

-- Location: IOIBUF_X0_Y47_N15
\DRAM_DQ[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(23),
	o => \DRAM_DQ[23]~input_o\);

-- Location: IOIBUF_X0_Y24_N1
\DRAM_DQ[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(24),
	o => \DRAM_DQ[24]~input_o\);

-- Location: IOIBUF_X0_Y35_N15
\DRAM_DQ[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(25),
	o => \DRAM_DQ[25]~input_o\);

-- Location: IOIBUF_X0_Y35_N8
\DRAM_DQ[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(26),
	o => \DRAM_DQ[26]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\DRAM_DQ[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(27),
	o => \DRAM_DQ[27]~input_o\);

-- Location: IOIBUF_X0_Y34_N22
\DRAM_DQ[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(28),
	o => \DRAM_DQ[28]~input_o\);

-- Location: IOIBUF_X0_Y32_N15
\DRAM_DQ[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(29),
	o => \DRAM_DQ[29]~input_o\);

-- Location: IOIBUF_X0_Y34_N15
\DRAM_DQ[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(30),
	o => \DRAM_DQ[30]~input_o\);

-- Location: IOIBUF_X0_Y30_N8
\DRAM_DQ[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DRAM_DQ(31),
	o => \DRAM_DQ[31]~input_o\);

-- Location: IOIBUF_X20_Y0_N22
\FL_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(0),
	o => \FL_DQ[0]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\FL_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(1),
	o => \FL_DQ[1]~input_o\);

-- Location: IOIBUF_X31_Y0_N8
\FL_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(2),
	o => \FL_DQ[2]~input_o\);

-- Location: IOIBUF_X31_Y0_N1
\FL_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(3),
	o => \FL_DQ[3]~input_o\);

-- Location: IOIBUF_X35_Y0_N15
\FL_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(4),
	o => \FL_DQ[4]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\FL_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(5),
	o => \FL_DQ[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\FL_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(6),
	o => \FL_DQ[6]~input_o\);

-- Location: IOIBUF_X33_Y0_N1
\FL_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_DQ(7),
	o => \FL_DQ[7]~input_o\);

-- Location: IOIBUF_X107_Y0_N1
\GPIO[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: IOIBUF_X60_Y0_N22
\GPIO[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X109_Y0_N8
\GPIO[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: IOIBUF_X96_Y0_N22
\GPIO[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: IOIBUF_X102_Y0_N22
\GPIO[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: IOIBUF_X96_Y0_N15
\GPIO[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X102_Y0_N15
\GPIO[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X65_Y0_N22
\GPIO[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: IOIBUF_X60_Y0_N15
\GPIO[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X60_Y0_N8
\GPIO[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X94_Y0_N8
\GPIO[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X65_Y0_N15
\GPIO[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X94_Y0_N1
\GPIO[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\GPIO[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X83_Y0_N8
\GPIO[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X85_Y0_N1
\GPIO[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X83_Y0_N1
\GPIO[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X109_Y0_N1
\GPIO[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: IOIBUF_X96_Y0_N8
\GPIO[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X87_Y0_N22
\GPIO[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X96_Y0_N1
\GPIO[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X111_Y0_N8
\GPIO[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X91_Y0_N22
\GPIO[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X100_Y0_N22
\GPIO[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X91_Y0_N15
\GPIO[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(24),
	o => \GPIO[24]~input_o\);

-- Location: IOIBUF_X89_Y0_N8
\GPIO[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(25),
	o => \GPIO[25]~input_o\);

-- Location: IOIBUF_X79_Y0_N8
\GPIO[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(26),
	o => \GPIO[26]~input_o\);

-- Location: IOIBUF_X100_Y0_N15
\GPIO[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(27),
	o => \GPIO[27]~input_o\);

-- Location: IOIBUF_X79_Y0_N1
\GPIO[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(28),
	o => \GPIO[28]~input_o\);

-- Location: IOIBUF_X89_Y0_N1
\GPIO[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(29),
	o => \GPIO[29]~input_o\);

-- Location: IOIBUF_X85_Y0_N22
\GPIO[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(30),
	o => \GPIO[30]~input_o\);

-- Location: IOIBUF_X81_Y0_N22
\GPIO[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(31),
	o => \GPIO[31]~input_o\);

-- Location: IOIBUF_X85_Y0_N15
\GPIO[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(32),
	o => \GPIO[32]~input_o\);

-- Location: IOIBUF_X113_Y0_N1
\GPIO[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(33),
	o => \GPIO[33]~input_o\);

-- Location: IOIBUF_X81_Y0_N15
\GPIO[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(34),
	o => \GPIO[34]~input_o\);

-- Location: IOIBUF_X113_Y0_N8
\GPIO[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO(35),
	o => \GPIO[35]~input_o\);

-- Location: IOIBUF_X115_Y8_N15
\HSMC_D[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_D(0),
	o => \HSMC_D[0]~input_o\);

-- Location: IOIBUF_X115_Y11_N1
\HSMC_D[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_D(1),
	o => \HSMC_D[1]~input_o\);

-- Location: IOIBUF_X115_Y12_N8
\HSMC_D[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_D(2),
	o => \HSMC_D[2]~input_o\);

-- Location: IOIBUF_X115_Y8_N22
\HSMC_D[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_HSMC_D(3),
	o => \HSMC_D[3]~input_o\);

-- Location: IOIBUF_X20_Y73_N22
\EX_IO[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EX_IO(0),
	o => \EX_IO[0]~input_o\);

-- Location: IOIBUF_X49_Y73_N22
\EX_IO[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EX_IO(1),
	o => \EX_IO[1]~input_o\);

-- Location: IOIBUF_X38_Y73_N22
\EX_IO[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EX_IO(2),
	o => \EX_IO[2]~input_o\);

-- Location: IOIBUF_X49_Y73_N15
\EX_IO[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EX_IO(3),
	o => \EX_IO[3]~input_o\);

-- Location: IOIBUF_X45_Y73_N1
\EX_IO[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EX_IO(4),
	o => \EX_IO[4]~input_o\);

-- Location: IOIBUF_X18_Y73_N15
\EX_IO[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EX_IO(5),
	o => \EX_IO[5]~input_o\);

-- Location: IOIBUF_X23_Y73_N22
\EX_IO[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EX_IO(6),
	o => \EX_IO[6]~input_o\);

-- Location: IOIBUF_X18_Y73_N22
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2C_SDAT,
	o => \I2C_SDAT~input_o\);
END structure;


