
STM32G4_GY91_Cyphal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012074  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000154c  08012258  08012258  00013258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080137a4  080137a4  000151d4  2**0
                  CONTENTS
  4 .ARM          00000008  080137a4  080137a4  000147a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080137ac  080137ac  000151d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  080137ac  080137ac  000147ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000010  080137bc  080137bc  000147bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080137cc  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  200001d8  080139a0  000151d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006e4  080139a0  000156e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003ae1a  00000000  00000000  00015204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007866  00000000  00000000  0005001e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e98  00000000  00000000  00057888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017bc  00000000  00000000  00059720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f95f  00000000  00000000  0005aedc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b1a0  00000000  00000000  0008a83b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113704  00000000  00000000  000b59db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c90df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000978c  00000000  00000000  001c9124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001d28b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000037  00000000  00000000  001d291b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801223c 	.word	0x0801223c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0801223c 	.word	0x0801223c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <_ZN15Adafruit_SensorC1Ev>:
} sensor_t;

class Adafruit_Sensor {
 public:
  // Constructor(s)
  Adafruit_Sensor() {}
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	4a04      	ldr	r2, [pc, #16]	@ (8001050 <_ZN15Adafruit_SensorC1Ev+0x1c>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	08012c84 	.word	0x08012c84

08001054 <_ZN15Adafruit_SensorD1Ev>:
  virtual ~Adafruit_Sensor() {}
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <_ZN15Adafruit_SensorD1Ev+0x1c>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	08012c84 	.word	0x08012c84

08001074 <_ZN15Adafruit_SensorD0Ev>:
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ffe9 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 8001082:	2108      	movs	r1, #8
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f00c fd1e 	bl	800dac6 <_ZdlPvj>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <_ZN15Adafruit_Sensor15enableAutoRangeEb>:

  // These must be defined by the subclass
  virtual void enableAutoRange(bool enabled) {};
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	70fb      	strb	r3, [r7, #3]
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <_ZN3imu10QuaternionC1Edddd>:
class Quaternion
{
public:
    Quaternion(): _w(1.0), _x(0.0), _y(0.0), _z(0.0) {}

    Quaternion(double w, double x, double y, double z):
 80010ac:	b480      	push	{r7}
 80010ae:	b08b      	sub	sp, #44	@ 0x2c
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6278      	str	r0, [r7, #36]	@ 0x24
 80010b4:	ed87 0b06 	vstr	d0, [r7, #24]
 80010b8:	ed87 1b04 	vstr	d1, [r7, #16]
 80010bc:	ed87 2b02 	vstr	d2, [r7, #8]
 80010c0:	ed87 3b00 	vstr	d3, [r7]
        _w(w), _x(x), _y(y), _z(z) {}
 80010c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80010c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80010ca:	e9c1 2300 	strd	r2, r3, [r1]
 80010ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80010d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80010d4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80010d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80010da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80010de:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80010e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80010e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010e8:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80010ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ee:	4618      	mov	r0, r3
 80010f0:	372c      	adds	r7, #44	@ 0x2c
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
	...

080010fc <_ZN15Adafruit_BNO055C1Elh>:
/**************************************************************************/
/*!
    @brief  Instantiates a new Adafruit_BNO055 class
*/
/**************************************************************************/
Adafruit_BNO055::Adafruit_BNO055(int32_t sensorID, uint8_t address)
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	4613      	mov	r3, r2
 8001108:	71fb      	strb	r3, [r7, #7]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff91 	bl	8001034 <_ZN15Adafruit_SensorC1Ev>
 8001112:	4a07      	ldr	r2, [pc, #28]	@ (8001130 <_ZN15Adafruit_BNO055C1Elh+0x34>)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	601a      	str	r2, [r3, #0]
{
  _sensorID = sensorID;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	609a      	str	r2, [r3, #8]
  _address = address;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	79fa      	ldrb	r2, [r7, #7]
 8001122:	715a      	strb	r2, [r3, #5]
}
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	4618      	mov	r0, r3
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	08012c68 	.word	0x08012c68

08001134 <_ZN15Adafruit_BNO0555beginENS_24adafruit_bno055_opmode_tE>:
/*!
    @brief  Sets up the HW
*/
/**************************************************************************/
bool Adafruit_BNO055::begin(adafruit_bno055_opmode_t mode)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	460b      	mov	r3, r1
 800113e:	70fb      	strb	r3, [r7, #3]
#ifdef ESP8266
  Wire.setClockStretchLimit(1000); // Allow for 1000us of clock stretching
#endif

  /* Make sure we have the right device */
  uint8_t id = read8(BNO055_CHIP_ID_ADDR);
 8001140:	2100      	movs	r1, #0
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f000 fb82 	bl	800184c <_ZN15Adafruit_BNO0555read8ENS_21adafruit_bno055_reg_tE>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
  if(id != BNO055_ID)
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001150:	d00e      	beq.n	8001170 <_ZN15Adafruit_BNO0555beginENS_24adafruit_bno055_opmode_tE+0x3c>
  {
    delay(1000); // hold on for boot
 8001152:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001156:	f001 f9bc 	bl	80024d2 <delay>
    id = read8(BNO055_CHIP_ID_ADDR);
 800115a:	2100      	movs	r1, #0
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f000 fb75 	bl	800184c <_ZN15Adafruit_BNO0555read8ENS_21adafruit_bno055_reg_tE>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
    if(id != BNO055_ID) {
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	2ba0      	cmp	r3, #160	@ 0xa0
 800116a:	d001      	beq.n	8001170 <_ZN15Adafruit_BNO0555beginENS_24adafruit_bno055_opmode_tE+0x3c>
      return false;  // still not? ok bail
 800116c:	2300      	movs	r3, #0
 800116e:	e04b      	b.n	8001208 <_ZN15Adafruit_BNO0555beginENS_24adafruit_bno055_opmode_tE+0xd4>
    }
  }

  /* Switch to config mode (just in case since this is the default) */
  setMode(OPERATION_MODE_CONFIG);
 8001170:	2100      	movs	r1, #0
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f000 f84c 	bl	8001210 <_ZN15Adafruit_BNO0557setModeENS_24adafruit_bno055_opmode_tE>

  /* Reset */
  write8(BNO055_SYS_TRIGGER_ADDR, 0x20);
 8001178:	2220      	movs	r2, #32
 800117a:	213f      	movs	r1, #63	@ 0x3f
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f000 fb52 	bl	8001826 <_ZN15Adafruit_BNO0556write8ENS_21adafruit_bno055_reg_tEh>
  delay(1000);
 8001182:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001186:	f001 f9a4 	bl	80024d2 <delay>
  while (read8(BNO055_CHIP_ID_ADDR) != BNO055_ID)
 800118a:	e002      	b.n	8001192 <_ZN15Adafruit_BNO0555beginENS_24adafruit_bno055_opmode_tE+0x5e>
  {
    delay(10);
 800118c:	200a      	movs	r0, #10
 800118e:	f001 f9a0 	bl	80024d2 <delay>
  while (read8(BNO055_CHIP_ID_ADDR) != BNO055_ID)
 8001192:	2100      	movs	r1, #0
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f000 fb59 	bl	800184c <_ZN15Adafruit_BNO0555read8ENS_21adafruit_bno055_reg_tE>
 800119a:	4603      	mov	r3, r0
 800119c:	2ba0      	cmp	r3, #160	@ 0xa0
 800119e:	bf14      	ite	ne
 80011a0:	2301      	movne	r3, #1
 80011a2:	2300      	moveq	r3, #0
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1f0      	bne.n	800118c <_ZN15Adafruit_BNO0555beginENS_24adafruit_bno055_opmode_tE+0x58>
  }
  delay(50);
 80011aa:	2032      	movs	r0, #50	@ 0x32
 80011ac:	f001 f991 	bl	80024d2 <delay>

  /* Set to normal power mode */
  write8(BNO055_PWR_MODE_ADDR, POWER_MODE_NORMAL);
 80011b0:	2200      	movs	r2, #0
 80011b2:	213e      	movs	r1, #62	@ 0x3e
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 fb36 	bl	8001826 <_ZN15Adafruit_BNO0556write8ENS_21adafruit_bno055_reg_tEh>
  delay(50);
 80011ba:	2032      	movs	r0, #50	@ 0x32
 80011bc:	f001 f989 	bl	80024d2 <delay>

  write8(BNO055_PAGE_ID_ADDR, 0);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2107      	movs	r1, #7
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f000 fb2e 	bl	8001826 <_ZN15Adafruit_BNO0556write8ENS_21adafruit_bno055_reg_tEh>
  delay(50);
 80011ca:	2032      	movs	r0, #50	@ 0x32
 80011cc:	f001 f981 	bl	80024d2 <delay>

  /* Set the output units */
  
  uint8_t unitsel = (0 << 7) | // Orientation
 80011d0:	2306      	movs	r3, #6
 80011d2:	73bb      	strb	r3, [r7, #14]
                    (0 << 4) | // Temperature = Celsius
                    (1 << 2) | // Euler 
                    (1 << 1) | // Gyro = Rads
                    (0 << 0);  // Accelerometer = m/s^2
  write8(BNO055_UNIT_SEL_ADDR, unitsel);
 80011d4:	7bbb      	ldrb	r3, [r7, #14]
 80011d6:	461a      	mov	r2, r3
 80011d8:	213b      	movs	r1, #59	@ 0x3b
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f000 fb23 	bl	8001826 <_ZN15Adafruit_BNO0556write8ENS_21adafruit_bno055_reg_tEh>
  delay(50);
 80011e0:	2032      	movs	r0, #50	@ 0x32
 80011e2:	f001 f976 	bl	80024d2 <delay>
  delay(10);
  write8(BNO055_AXIS_MAP_SIGN_ADDR, REMAP_SIGN_P2); // P0-P7, Default is P1
  delay(10);
  */

  write8(BNO055_SYS_TRIGGER_ADDR, 0x0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	213f      	movs	r1, #63	@ 0x3f
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f000 fb1b 	bl	8001826 <_ZN15Adafruit_BNO0556write8ENS_21adafruit_bno055_reg_tEh>
  delay(50);
 80011f0:	2032      	movs	r0, #50	@ 0x32
 80011f2:	f001 f96e 	bl	80024d2 <delay>
  /* Set the requested operating mode (see section 3.3) */
  setMode(mode);
 80011f6:	78fb      	ldrb	r3, [r7, #3]
 80011f8:	4619      	mov	r1, r3
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f000 f808 	bl	8001210 <_ZN15Adafruit_BNO0557setModeENS_24adafruit_bno055_opmode_tE>
  delay(50);
 8001200:	2032      	movs	r0, #50	@ 0x32
 8001202:	f001 f966 	bl	80024d2 <delay>

  return true;
 8001206:	2301      	movs	r3, #1
}
 8001208:	4618      	mov	r0, r3
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <_ZN15Adafruit_BNO0557setModeENS_24adafruit_bno055_opmode_tE>:
/*!
    @brief  Puts the chip in the specified operating mode
*/
/**************************************************************************/
void Adafruit_BNO055::setMode(adafruit_bno055_opmode_t mode)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	460b      	mov	r3, r1
 800121a:	70fb      	strb	r3, [r7, #3]
  _mode = mode;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	78fa      	ldrb	r2, [r7, #3]
 8001220:	731a      	strb	r2, [r3, #12]
  write8(BNO055_OPR_MODE_ADDR, _mode);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	7b1b      	ldrb	r3, [r3, #12]
 8001226:	461a      	mov	r2, r3
 8001228:	213d      	movs	r1, #61	@ 0x3d
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 fafb 	bl	8001826 <_ZN15Adafruit_BNO0556write8ENS_21adafruit_bno055_reg_tEh>
  delay(30);
 8001230:	201e      	movs	r0, #30
 8001232:	f001 f94e 	bl	80024d2 <delay>
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>:
/*!
    @brief  Gets a vector reading from the specified source
*/
/**************************************************************************/
imu::Vector<3> Adafruit_BNO055::getVector(adafruit_vector_type_t vector_type)
{
 8001240:	b5b0      	push	{r4, r5, r7, lr}
 8001242:	b088      	sub	sp, #32
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	4613      	mov	r3, r2
 800124c:	71fb      	strb	r3, [r7, #7]
  imu::Vector<3> xyz;
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f000 fb52 	bl	80018f8 <_ZN3imu6VectorILh3EEC1Ev>
  uint8_t buffer[6];
  memset (buffer, 0, 6);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	2206      	movs	r2, #6
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f00d fd06 	bl	800ec6e <memset>

  int16_t x, y, z;
  x = y = z = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	83fb      	strh	r3, [r7, #30]
 8001266:	8bfb      	ldrh	r3, [r7, #30]
 8001268:	83bb      	strh	r3, [r7, #28]
 800126a:	8bbb      	ldrh	r3, [r7, #28]
 800126c:	837b      	strh	r3, [r7, #26]

  /* Read vector data (6 bytes) */
  readLen((adafruit_bno055_reg_t)vector_type, buffer, 6);
 800126e:	f107 0214 	add.w	r2, r7, #20
 8001272:	79f9      	ldrb	r1, [r7, #7]
 8001274:	2306      	movs	r3, #6
 8001276:	68b8      	ldr	r0, [r7, #8]
 8001278:	f000 fafb 	bl	8001872 <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>

  x = ((int16_t)buffer[0]) | (((int16_t)buffer[1]) << 8);
 800127c:	7d3b      	ldrb	r3, [r7, #20]
 800127e:	b21a      	sxth	r2, r3
 8001280:	7d7b      	ldrb	r3, [r7, #21]
 8001282:	021b      	lsls	r3, r3, #8
 8001284:	b21b      	sxth	r3, r3
 8001286:	4313      	orrs	r3, r2
 8001288:	837b      	strh	r3, [r7, #26]
  y = ((int16_t)buffer[2]) | (((int16_t)buffer[3]) << 8);
 800128a:	7dbb      	ldrb	r3, [r7, #22]
 800128c:	b21a      	sxth	r2, r3
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	b21b      	sxth	r3, r3
 8001294:	4313      	orrs	r3, r2
 8001296:	83bb      	strh	r3, [r7, #28]
  z = ((int16_t)buffer[4]) | (((int16_t)buffer[5]) << 8);
 8001298:	7e3b      	ldrb	r3, [r7, #24]
 800129a:	b21a      	sxth	r2, r3
 800129c:	7e7b      	ldrb	r3, [r7, #25]
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	83fb      	strh	r3, [r7, #30]

  /* Convert the value to an appropriate range (section 3.6.4) */
  /* and assign the value to the Vector type */
  switch(vector_type)
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	3b08      	subs	r3, #8
 80012aa:	2b26      	cmp	r3, #38	@ 0x26
 80012ac:	f200 8152 	bhi.w	8001554 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
 80012b0:	a201      	add	r2, pc, #4	@ (adr r2, 80012b8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x78>)
 80012b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b6:	bf00      	nop
 80012b8:	080014d5 	.word	0x080014d5
 80012bc:	08001555 	.word	0x08001555
 80012c0:	08001555 	.word	0x08001555
 80012c4:	08001555 	.word	0x08001555
 80012c8:	08001555 	.word	0x08001555
 80012cc:	08001555 	.word	0x08001555
 80012d0:	08001355 	.word	0x08001355
 80012d4:	08001555 	.word	0x08001555
 80012d8:	08001555 	.word	0x08001555
 80012dc:	08001555 	.word	0x08001555
 80012e0:	08001555 	.word	0x08001555
 80012e4:	08001555 	.word	0x08001555
 80012e8:	080013d5 	.word	0x080013d5
 80012ec:	08001555 	.word	0x08001555
 80012f0:	08001555 	.word	0x08001555
 80012f4:	08001555 	.word	0x08001555
 80012f8:	08001555 	.word	0x08001555
 80012fc:	08001555 	.word	0x08001555
 8001300:	08001455 	.word	0x08001455
 8001304:	08001555 	.word	0x08001555
 8001308:	08001555 	.word	0x08001555
 800130c:	08001555 	.word	0x08001555
 8001310:	08001555 	.word	0x08001555
 8001314:	08001555 	.word	0x08001555
 8001318:	08001555 	.word	0x08001555
 800131c:	08001555 	.word	0x08001555
 8001320:	08001555 	.word	0x08001555
 8001324:	08001555 	.word	0x08001555
 8001328:	08001555 	.word	0x08001555
 800132c:	08001555 	.word	0x08001555
 8001330:	08001555 	.word	0x08001555
 8001334:	08001555 	.word	0x08001555
 8001338:	080014d5 	.word	0x080014d5
 800133c:	08001555 	.word	0x08001555
 8001340:	08001555 	.word	0x08001555
 8001344:	08001555 	.word	0x08001555
 8001348:	08001555 	.word	0x08001555
 800134c:	08001555 	.word	0x08001555
 8001350:	080014d5 	.word	0x080014d5
  {
    case VECTOR_MAGNETOMETER:
      /* 1uT = 16 LSB */
      xyz[0] = ((double)x)/16.0;
 8001354:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff f90b 	bl	8000574 <__aeabi_i2d>
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	4b7f      	ldr	r3, [pc, #508]	@ (8001560 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001364:	f7ff fa9a 	bl	800089c <__aeabi_ddiv>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4614      	mov	r4, r2
 800136e:	461d      	mov	r5, r3
 8001370:	2100      	movs	r1, #0
 8001372:	68f8      	ldr	r0, [r7, #12]
 8001374:	f000 facf 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 8001378:	4603      	mov	r3, r0
 800137a:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/16.0;
 800137e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f8f6 	bl	8000574 <__aeabi_i2d>
 8001388:	f04f 0200 	mov.w	r2, #0
 800138c:	4b74      	ldr	r3, [pc, #464]	@ (8001560 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 800138e:	f7ff fa85 	bl	800089c <__aeabi_ddiv>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4614      	mov	r4, r2
 8001398:	461d      	mov	r5, r3
 800139a:	2101      	movs	r1, #1
 800139c:	68f8      	ldr	r0, [r7, #12]
 800139e:	f000 faba 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 80013a2:	4603      	mov	r3, r0
 80013a4:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/16.0;
 80013a8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f8e1 	bl	8000574 <__aeabi_i2d>
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	4b6a      	ldr	r3, [pc, #424]	@ (8001560 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 80013b8:	f7ff fa70 	bl	800089c <__aeabi_ddiv>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4614      	mov	r4, r2
 80013c2:	461d      	mov	r5, r3
 80013c4:	2102      	movs	r1, #2
 80013c6:	68f8      	ldr	r0, [r7, #12]
 80013c8:	f000 faa5 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 80013cc:	4603      	mov	r3, r0
 80013ce:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80013d2:	e0bf      	b.n	8001554 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_GYROSCOPE:
      /* 1dps = 16 LSB */
      /* 1rps = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 80013d4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff f8cb 	bl	8000574 <__aeabi_i2d>
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	4b60      	ldr	r3, [pc, #384]	@ (8001564 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80013e4:	f7ff fa5a 	bl	800089c <__aeabi_ddiv>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	4614      	mov	r4, r2
 80013ee:	461d      	mov	r5, r3
 80013f0:	2100      	movs	r1, #0
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f000 fa8f 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 80013f8:	4603      	mov	r3, r0
 80013fa:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 80013fe:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f8b6 	bl	8000574 <__aeabi_i2d>
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	4b55      	ldr	r3, [pc, #340]	@ (8001564 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 800140e:	f7ff fa45 	bl	800089c <__aeabi_ddiv>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4614      	mov	r4, r2
 8001418:	461d      	mov	r5, r3
 800141a:	2101      	movs	r1, #1
 800141c:	68f8      	ldr	r0, [r7, #12]
 800141e:	f000 fa7a 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 8001422:	4603      	mov	r3, r0
 8001424:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 8001428:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff f8a1 	bl	8000574 <__aeabi_i2d>
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	4b4b      	ldr	r3, [pc, #300]	@ (8001564 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001438:	f7ff fa30 	bl	800089c <__aeabi_ddiv>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4614      	mov	r4, r2
 8001442:	461d      	mov	r5, r3
 8001444:	2102      	movs	r1, #2
 8001446:	68f8      	ldr	r0, [r7, #12]
 8001448:	f000 fa65 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 800144c:	4603      	mov	r3, r0
 800144e:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001452:	e07f      	b.n	8001554 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_EULER:
      /* 1 rad = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001454:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f88b 	bl	8000574 <__aeabi_i2d>
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	4b40      	ldr	r3, [pc, #256]	@ (8001564 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001464:	f7ff fa1a 	bl	800089c <__aeabi_ddiv>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	4614      	mov	r4, r2
 800146e:	461d      	mov	r5, r3
 8001470:	2100      	movs	r1, #0
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f000 fa4f 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 8001478:	4603      	mov	r3, r0
 800147a:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 800147e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff f876 	bl	8000574 <__aeabi_i2d>
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	4b35      	ldr	r3, [pc, #212]	@ (8001564 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 800148e:	f7ff fa05 	bl	800089c <__aeabi_ddiv>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4614      	mov	r4, r2
 8001498:	461d      	mov	r5, r3
 800149a:	2101      	movs	r1, #1
 800149c:	68f8      	ldr	r0, [r7, #12]
 800149e:	f000 fa3a 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 80014a2:	4603      	mov	r3, r0
 80014a4:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 80014a8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff f861 	bl	8000574 <__aeabi_i2d>
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001564 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80014b8:	f7ff f9f0 	bl	800089c <__aeabi_ddiv>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4614      	mov	r4, r2
 80014c2:	461d      	mov	r5, r3
 80014c4:	2102      	movs	r1, #2
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f000 fa25 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 80014cc:	4603      	mov	r3, r0
 80014ce:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80014d2:	e03f      	b.n	8001554 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_ACCELEROMETER:
    case VECTOR_LINEARACCEL:
    case VECTOR_GRAVITY:
      /* 1m/s^2 = 100 LSB */
      xyz[0] = ((double)x)/100.0;
 80014d4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f84b 	bl	8000574 <__aeabi_i2d>
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80014e4:	f7ff f9da 	bl	800089c <__aeabi_ddiv>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4614      	mov	r4, r2
 80014ee:	461d      	mov	r5, r3
 80014f0:	2100      	movs	r1, #0
 80014f2:	68f8      	ldr	r0, [r7, #12]
 80014f4:	f000 fa0f 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 80014f8:	4603      	mov	r3, r0
 80014fa:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/100.0;
 80014fe:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f836 	bl	8000574 <__aeabi_i2d>
 8001508:	f04f 0200 	mov.w	r2, #0
 800150c:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 800150e:	f7ff f9c5 	bl	800089c <__aeabi_ddiv>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4614      	mov	r4, r2
 8001518:	461d      	mov	r5, r3
 800151a:	2101      	movs	r1, #1
 800151c:	68f8      	ldr	r0, [r7, #12]
 800151e:	f000 f9fa 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 8001522:	4603      	mov	r3, r0
 8001524:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/100.0;
 8001528:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff f821 	bl	8000574 <__aeabi_i2d>
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 8001538:	f7ff f9b0 	bl	800089c <__aeabi_ddiv>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4614      	mov	r4, r2
 8001542:	461d      	mov	r5, r3
 8001544:	2102      	movs	r1, #2
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f000 f9e5 	bl	8001916 <_ZN3imu6VectorILh3EEixEi>
 800154c:	4603      	mov	r3, r0
 800154e:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001552:	bf00      	nop
  }

  return xyz;
 8001554:	bf00      	nop
}
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	3720      	adds	r7, #32
 800155a:	46bd      	mov	sp, r7
 800155c:	bdb0      	pop	{r4, r5, r7, pc}
 800155e:	bf00      	nop
 8001560:	40300000 	.word	0x40300000
 8001564:	408c2000 	.word	0x408c2000
 8001568:	40590000 	.word	0x40590000

0800156c <_ZN15Adafruit_BNO0557getQuatEv>:
/*!
    @brief  Gets a quaternion reading from the specified source
*/
/**************************************************************************/
imu::Quaternion Adafruit_BNO055::getQuat(void)
{
 800156c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001570:	ed2d 8b06 	vpush	{d8-d10}
 8001574:	b0a0      	sub	sp, #128	@ 0x80
 8001576:	af00      	add	r7, sp, #0
 8001578:	6278      	str	r0, [r7, #36]	@ 0x24
  uint8_t buffer[8];
  memset (buffer, 0, 8);
 800157a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800157e:	2208      	movs	r2, #8
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f00d fb73 	bl	800ec6e <memset>

  int16_t x, y, z, w;
  x = y = z = w = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 800158e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8001592:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8001596:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800159a:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 800159e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80015a2:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78

  /* Read quat data (8 bytes) */
  readLen(BNO055_QUATERNION_DATA_W_LSB_ADDR, buffer, 8);
 80015a6:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80015aa:	2308      	movs	r3, #8
 80015ac:	2120      	movs	r1, #32
 80015ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80015b0:	f000 f95f 	bl	8001872 <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>
  w = (((uint16_t)buffer[1]) << 8) | ((uint16_t)buffer[0]);
 80015b4:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
  x = (((uint16_t)buffer[3]) << 8) | ((uint16_t)buffer[2]);
 80015c8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80015cc:	021b      	lsls	r3, r3, #8
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	4313      	orrs	r3, r2
 80015d8:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  y = (((uint16_t)buffer[5]) << 8) | ((uint16_t)buffer[4]);
 80015dc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80015e0:	021b      	lsls	r3, r3, #8
 80015e2:	b21a      	sxth	r2, r3
 80015e4:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	4313      	orrs	r3, r2
 80015ec:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
  z = (((uint16_t)buffer[7]) << 8) | ((uint16_t)buffer[6]);
 80015f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80015f4:	021b      	lsls	r3, r3, #8
 80015f6:	b21a      	sxth	r2, r3
 80015f8:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	4313      	orrs	r3, r2
 8001600:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c

  /* Assign to Quaternion */
  /* See http://ae-bst.resource.bosch.com/media/products/dokumente/bno055/BST_BNO055_DS000_12~1.pdf
     3.6.5.5 Orientation (Quaternion)  */
  const double scale = (1.0 / (1<<14));
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	4b3f      	ldr	r3, [pc, #252]	@ (8001708 <_ZN15Adafruit_BNO0557getQuatEv+0x19c>)
 800160a:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
  imu::Quaternion quat(scale * w, scale * x, scale * y, scale * z);
 800160e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe ffae 	bl	8000574 <__aeabi_i2d>
 8001618:	f04f 0200 	mov.w	r2, #0
 800161c:	4b3a      	ldr	r3, [pc, #232]	@ (8001708 <_ZN15Adafruit_BNO0557getQuatEv+0x19c>)
 800161e:	f7ff f813 	bl	8000648 <__aeabi_dmul>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	ec43 2b18 	vmov	d8, r2, r3
 800162a:	f9b7 3078 	ldrsh.w	r3, [r7, #120]	@ 0x78
 800162e:	4618      	mov	r0, r3
 8001630:	f7fe ffa0 	bl	8000574 <__aeabi_i2d>
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	4b33      	ldr	r3, [pc, #204]	@ (8001708 <_ZN15Adafruit_BNO0557getQuatEv+0x19c>)
 800163a:	f7ff f805 	bl	8000648 <__aeabi_dmul>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	ec43 2b19 	vmov	d9, r2, r3
 8001646:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 800164a:	4618      	mov	r0, r3
 800164c:	f7fe ff92 	bl	8000574 <__aeabi_i2d>
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	4b2c      	ldr	r3, [pc, #176]	@ (8001708 <_ZN15Adafruit_BNO0557getQuatEv+0x19c>)
 8001656:	f7fe fff7 	bl	8000648 <__aeabi_dmul>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	ec43 2b1a 	vmov	d10, r2, r3
 8001662:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 8001666:	4618      	mov	r0, r3
 8001668:	f7fe ff84 	bl	8000574 <__aeabi_i2d>
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	4b25      	ldr	r3, [pc, #148]	@ (8001708 <_ZN15Adafruit_BNO0557getQuatEv+0x19c>)
 8001672:	f7fe ffe9 	bl	8000648 <__aeabi_dmul>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	ec43 2b17 	vmov	d7, r2, r3
 800167e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001682:	eeb0 3a47 	vmov.f32	s6, s14
 8001686:	eef0 3a67 	vmov.f32	s7, s15
 800168a:	eeb0 2a4a 	vmov.f32	s4, s20
 800168e:	eef0 2a6a 	vmov.f32	s5, s21
 8001692:	eeb0 1a49 	vmov.f32	s2, s18
 8001696:	eef0 1a69 	vmov.f32	s3, s19
 800169a:	eeb0 0a48 	vmov.f32	s0, s16
 800169e:	eef0 0a68 	vmov.f32	s1, s17
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fd02 	bl	80010ac <_ZN3imu10QuaternionC1Edddd>
  return quat;
 80016a8:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 80016ac:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 80016b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80016b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80016bc:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016c0:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80016c4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80016c8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80016cc:	ec49 8b14 	vmov	d4, r8, r9
 80016d0:	ec45 4b15 	vmov	d5, r4, r5
 80016d4:	ec41 0b16 	vmov	d6, r0, r1
 80016d8:	ec43 2b17 	vmov	d7, r2, r3
}
 80016dc:	eeb0 0a44 	vmov.f32	s0, s8
 80016e0:	eef0 0a64 	vmov.f32	s1, s9
 80016e4:	eeb0 1a45 	vmov.f32	s2, s10
 80016e8:	eef0 1a65 	vmov.f32	s3, s11
 80016ec:	eeb0 2a46 	vmov.f32	s4, s12
 80016f0:	eef0 2a66 	vmov.f32	s5, s13
 80016f4:	eeb0 3a47 	vmov.f32	s6, s14
 80016f8:	eef0 3a67 	vmov.f32	s7, s15
 80016fc:	3780      	adds	r7, #128	@ 0x80
 80016fe:	46bd      	mov	sp, r7
 8001700:	ecbd 8b06 	vpop	{d8-d10}
 8001704:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001708:	3f100000 	.word	0x3f100000

0800170c <_ZN15Adafruit_BNO0559getSensorEP8sensor_t>:
/*!
    @brief  Provides the sensor_t data for this sensor
*/
/**************************************************************************/
void Adafruit_BNO055::getSensor(sensor_t *sensor)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  /* Clear the sensor_t object */
  memset(sensor, 0, sizeof(sensor_t));
 8001716:	2228      	movs	r2, #40	@ 0x28
 8001718:	2100      	movs	r1, #0
 800171a:	6838      	ldr	r0, [r7, #0]
 800171c:	f00d faa7 	bl	800ec6e <memset>

  /* Insert the sensor name in the fixed length char array */
  strncpy (sensor->name, "BNO055", sizeof(sensor->name) - 1);
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	220b      	movs	r2, #11
 8001724:	4911      	ldr	r1, [pc, #68]	@ (800176c <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x60>)
 8001726:	4618      	mov	r0, r3
 8001728:	f00d faa9 	bl	800ec7e <strncpy>
  sensor->name[sizeof(sensor->name)- 1] = 0;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	2200      	movs	r2, #0
 8001730:	72da      	strb	r2, [r3, #11]
  sensor->version     = 1;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	2201      	movs	r2, #1
 8001736:	60da      	str	r2, [r3, #12]
  sensor->sensor_id   = _sensorID;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	611a      	str	r2, [r3, #16]
  sensor->type        = SENSOR_TYPE_ORIENTATION;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	2203      	movs	r2, #3
 8001744:	615a      	str	r2, [r3, #20]
  sensor->min_delay   = 0;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	2200      	movs	r2, #0
 800174a:	625a      	str	r2, [r3, #36]	@ 0x24
  sensor->max_value   = 0.0F;
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	619a      	str	r2, [r3, #24]
  sensor->min_value   = 0.0F;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	61da      	str	r2, [r3, #28]
  sensor->resolution  = 0.01F;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x64>)
 8001760:	621a      	str	r2, [r3, #32]
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	08012258 	.word	0x08012258
 8001770:	3c23d70a 	.word	0x3c23d70a

08001774 <_ZN15Adafruit_BNO0558getEventEP15sensors_event_t>:
/*!
    @brief  Reads the sensor and returns the data as a sensors_event_t
*/
/**************************************************************************/
bool Adafruit_BNO055::getEvent(sensors_event_t *event)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b089      	sub	sp, #36	@ 0x24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  /* Clear the event */
  memset(event, 0, sizeof(sensors_event_t));
 800177e:	2224      	movs	r2, #36	@ 0x24
 8001780:	2100      	movs	r1, #0
 8001782:	6838      	ldr	r0, [r7, #0]
 8001784:	f00d fa73 	bl	800ec6e <memset>

  event->version   = sizeof(sensors_event_t);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	2224      	movs	r2, #36	@ 0x24
 800178c:	601a      	str	r2, [r3, #0]
  event->sensor_id = _sensorID;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	605a      	str	r2, [r3, #4]
  event->type      = SENSOR_TYPE_ORIENTATION;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	2203      	movs	r2, #3
 800179a:	609a      	str	r2, [r3, #8]
  event->timestamp = HAL_GetTick();
 800179c:	f004 f96e 	bl	8005a7c <HAL_GetTick>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	611a      	str	r2, [r3, #16]

  /* Get a Euler angle sample for orientation */
  imu::Vector<3> euler = getVector(Adafruit_BNO055::VECTOR_EULER);
 80017a8:	f107 0308 	add.w	r3, r7, #8
 80017ac:	221a      	movs	r2, #26
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fd45 	bl	8001240 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
  event->orientation.x = euler.x();
 80017b6:	f107 0308 	add.w	r3, r7, #8
 80017ba:	4618      	mov	r0, r3
 80017bc:	f000 f879 	bl	80018b2 <_ZN3imu6VectorILh3EE1xEv>
 80017c0:	4603      	mov	r3, r0
 80017c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	f7ff fa35 	bl	8000c38 <__aeabi_d2f>
 80017ce:	4602      	mov	r2, r0
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	615a      	str	r2, [r3, #20]
  event->orientation.y = euler.y();
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	4618      	mov	r0, r3
 80017da:	f000 f875 	bl	80018c8 <_ZN3imu6VectorILh3EE1yEv>
 80017de:	4603      	mov	r3, r0
 80017e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e4:	4610      	mov	r0, r2
 80017e6:	4619      	mov	r1, r3
 80017e8:	f7ff fa26 	bl	8000c38 <__aeabi_d2f>
 80017ec:	4602      	mov	r2, r0
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	619a      	str	r2, [r3, #24]
  event->orientation.z = euler.z();
 80017f2:	f107 0308 	add.w	r3, r7, #8
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 f872 	bl	80018e0 <_ZN3imu6VectorILh3EE1zEv>
 80017fc:	4603      	mov	r3, r0
 80017fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff fa17 	bl	8000c38 <__aeabi_d2f>
 800180a:	4602      	mov	r2, r0
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	61da      	str	r2, [r3, #28]

  return true;
 8001810:	2401      	movs	r4, #1
}
 8001812:	f107 0308 	add.w	r3, r7, #8
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f840 	bl	800189c <_ZN3imu6VectorILh3EED1Ev>
  return true;
 800181c:	4623      	mov	r3, r4
}
 800181e:	4618      	mov	r0, r3
 8001820:	3724      	adds	r7, #36	@ 0x24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd90      	pop	{r4, r7, pc}

08001826 <_ZN15Adafruit_BNO0556write8ENS_21adafruit_bno055_reg_tEh>:
/*!
    @brief  Writes an 8 bit value over I2C
*/
/**************************************************************************/
bool Adafruit_BNO055::write8(adafruit_bno055_reg_t reg, byte value)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	460b      	mov	r3, r1
 8001830:	70fb      	strb	r3, [r7, #3]
 8001832:	4613      	mov	r3, r2
 8001834:	70bb      	strb	r3, [r7, #2]
  I2C_byte_transmit(reg, value);
 8001836:	78ba      	ldrb	r2, [r7, #2]
 8001838:	78fb      	ldrb	r3, [r7, #3]
 800183a:	4611      	mov	r1, r2
 800183c:	4618      	mov	r0, r3
 800183e:	f000 fa31 	bl	8001ca4 <I2C_byte_transmit>
  /* ToDo: Check for error! */
  return true;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <_ZN15Adafruit_BNO0555read8ENS_21adafruit_bno055_reg_tE>:
/*!
    @brief  Reads an 8 bit value over I2C
*/
/**************************************************************************/
byte Adafruit_BNO055::read8(adafruit_bno055_reg_t reg )
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	70fb      	strb	r3, [r7, #3]
  byte value = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	73fb      	strb	r3, [r7, #15]
  
  value = I2C_byte_receive((uint8_t)reg);
 800185c:	78fb      	ldrb	r3, [r7, #3]
 800185e:	4618      	mov	r0, r3
 8001860:	f000 f9f6 	bl	8001c50 <I2C_byte_receive>
 8001864:	4603      	mov	r3, r0
 8001866:	73fb      	strb	r3, [r7, #15]

  return value;
 8001868:	7bfb      	ldrb	r3, [r7, #15]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>:
/*!
    @brief  Reads the specified number of bytes over I2C
*/
/**************************************************************************/
bool Adafruit_BNO055::readLen(adafruit_bno055_reg_t reg, byte * buffer, uint8_t len)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b084      	sub	sp, #16
 8001876:	af00      	add	r7, sp, #0
 8001878:	60f8      	str	r0, [r7, #12]
 800187a:	607a      	str	r2, [r7, #4]
 800187c:	461a      	mov	r2, r3
 800187e:	460b      	mov	r3, r1
 8001880:	72fb      	strb	r3, [r7, #11]
 8001882:	4613      	mov	r3, r2
 8001884:	72bb      	strb	r3, [r7, #10]
  I2C_n_byte_receive((uint8_t)reg, buffer, len);
 8001886:	7aba      	ldrb	r2, [r7, #10]
 8001888:	7afb      	ldrb	r3, [r7, #11]
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	4618      	mov	r0, r3
 800188e:	f000 fa2b 	bl	8001ce8 <I2C_n_byte_receive>

  /* ToDo: Check for errors! */
  return true;
 8001892:	2301      	movs	r3, #1
}
 8001894:	4618      	mov	r0, r3
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <_ZN3imu6VectorILh3EED1Ev>:
    {
        for (int x = 0; x < N; x++)
            p_vec[x] = v.p_vec[x];
    }

    ~Vector()
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
    {
    }
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4618      	mov	r0, r3
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr

080018b2 <_ZN3imu6VectorILh3EE1xEv>:
    {
        for(int i = 0; i < N; i++)
            p_vec[i] *= 0.01745329251;  //pi/180
    }

    double& x() { return p_vec[0]; }
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <_ZN3imu6VectorILh3EE1yEv>:
    double& y() { return p_vec[1]; }
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	3308      	adds	r3, #8
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <_ZN3imu6VectorILh3EE1zEv>:
    double& z() { return p_vec[2]; }
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3310      	adds	r3, #16
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_ZN3imu6VectorILh3EEC1Ev>:
    Vector()
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
        memset(p_vec, 0, sizeof(double)*N);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2218      	movs	r2, #24
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f00d f9b1 	bl	800ec6e <memset>
    }
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4618      	mov	r0, r3
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <_ZN3imu6VectorILh3EEixEi>:
    double& operator [](int n)
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
        return p_vec[n];
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	4413      	add	r3, r2
    }
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <_ZN15Adafruit_BNO055D1Ev>:

    int16_t accel_radius;
    int16_t mag_radius;
} adafruit_bno055_offsets_t;

class Adafruit_BNO055 : public Adafruit_Sensor
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	4a05      	ldr	r2, [pc, #20]	@ (8001954 <_ZN15Adafruit_BNO055D1Ev+0x20>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fb85 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4618      	mov	r0, r3
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	08012c68 	.word	0x08012c68

08001958 <_ZN15Adafruit_BNO055D0Ev>:
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f7ff ffe7 	bl	8001934 <_ZN15Adafruit_BNO055D1Ev>
 8001966:	2110      	movs	r1, #16
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f00c f8ac 	bl	800dac6 <_ZdlPvj>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <_ZN3imu10QuaternionC1Ev>:
    Quaternion(): _w(1.0), _x(0.0), _y(0.0), _z(0.0) {}
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6879      	ldr	r1, [r7, #4]
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <_ZN3imu10QuaternionC1Ev+0x4c>)
 8001988:	e9c1 2300 	strd	r2, r3, [r1]
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	f04f 0200 	mov.w	r2, #0
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4618      	mov	r0, r3
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	3ff00000 	.word	0x3ff00000

080019c8 <_ZN3imu10Quaternion1wEv>:

    Quaternion(double w, Vector<3> vec):
        _w(w), _x(vec.x()), _y(vec.y()), _z(vec.z()) {}

    double& w()
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
    {
        return _w;
 80019d0:	687b      	ldr	r3, [r7, #4]
    }
 80019d2:	4618      	mov	r0, r3
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <_ZN3imu10Quaternion1xEv>:
    double& x()
 80019de:	b480      	push	{r7}
 80019e0:	b083      	sub	sp, #12
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
    {
        return _x;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	3308      	adds	r3, #8
    }
 80019ea:	4618      	mov	r0, r3
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <_ZN3imu10Quaternion1yEv>:
    double& y()
 80019f6:	b480      	push	{r7}
 80019f8:	b083      	sub	sp, #12
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
    {
        return _y;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3310      	adds	r3, #16
    }
 8001a02:	4618      	mov	r0, r3
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <_ZN3imu10Quaternion1zEv>:
    double& z()
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
    {
        return _z;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	3318      	adds	r3, #24
    }
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <imu_get_quat>:

imu::Quaternion quat;
imu::Vector<3> vec;

void imu_get_quat(vec_4ax *vector)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  if( BNO_conf == 1)
 8001a30:	4b2c      	ldr	r3, [pc, #176]	@ (8001ae4 <imu_get_quat+0xbc>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d150      	bne.n	8001ada <imu_get_quat+0xb2>
  {
    quat = bno.getQuat();
 8001a38:	482b      	ldr	r0, [pc, #172]	@ (8001ae8 <imu_get_quat+0xc0>)
 8001a3a:	f7ff fd97 	bl	800156c <_ZN15Adafruit_BNO0557getQuatEv>
 8001a3e:	eeb0 4a40 	vmov.f32	s8, s0
 8001a42:	eef0 4a60 	vmov.f32	s9, s1
 8001a46:	eeb0 5a41 	vmov.f32	s10, s2
 8001a4a:	eef0 5a61 	vmov.f32	s11, s3
 8001a4e:	eeb0 6a42 	vmov.f32	s12, s4
 8001a52:	eef0 6a62 	vmov.f32	s13, s5
 8001a56:	eeb0 7a43 	vmov.f32	s14, s6
 8001a5a:	eef0 7a63 	vmov.f32	s15, s7
 8001a5e:	4b23      	ldr	r3, [pc, #140]	@ (8001aec <imu_get_quat+0xc4>)
 8001a60:	ed83 4b00 	vstr	d4, [r3]
 8001a64:	ed83 5b02 	vstr	d5, [r3, #8]
 8001a68:	ed83 6b04 	vstr	d6, [r3, #16]
 8001a6c:	ed83 7b06 	vstr	d7, [r3, #24]
    vector->x = quat.x();
 8001a70:	481e      	ldr	r0, [pc, #120]	@ (8001aec <imu_get_quat+0xc4>)
 8001a72:	f7ff ffb4 	bl	80019de <_ZN3imu10Quaternion1xEv>
 8001a76:	4603      	mov	r3, r0
 8001a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f7ff f8da 	bl	8000c38 <__aeabi_d2f>
 8001a84:	4602      	mov	r2, r0
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	601a      	str	r2, [r3, #0]
    vector->y = quat.y();
 8001a8a:	4818      	ldr	r0, [pc, #96]	@ (8001aec <imu_get_quat+0xc4>)
 8001a8c:	f7ff ffb3 	bl	80019f6 <_ZN3imu10Quaternion1yEv>
 8001a90:	4603      	mov	r3, r0
 8001a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f7ff f8cd 	bl	8000c38 <__aeabi_d2f>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	605a      	str	r2, [r3, #4]
    vector->z = quat.z();
 8001aa4:	4811      	ldr	r0, [pc, #68]	@ (8001aec <imu_get_quat+0xc4>)
 8001aa6:	f7ff ffb2 	bl	8001a0e <_ZN3imu10Quaternion1zEv>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f7ff f8c0 	bl	8000c38 <__aeabi_d2f>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	609a      	str	r2, [r3, #8]
    vector->w = quat.w();
 8001abe:	480b      	ldr	r0, [pc, #44]	@ (8001aec <imu_get_quat+0xc4>)
 8001ac0:	f7ff ff82 	bl	80019c8 <_ZN3imu10Quaternion1wEv>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f7ff f8b3 	bl	8000c38 <__aeabi_d2f>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	60da      	str	r2, [r3, #12]
  }
  return ;
 8001ad8:	bf00      	nop
 8001ada:	bf00      	nop
}
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000204 	.word	0x20000204
 8001ae8:	200001f4 	.word	0x200001f4
 8001aec:	20000208 	.word	0x20000208

08001af0 <imu_get_linear>:

void imu_get_linear(vec_4ax *vector)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b088      	sub	sp, #32
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if( BNO_conf == 1)
 8001af8:	4b20      	ldr	r3, [pc, #128]	@ (8001b7c <imu_get_linear+0x8c>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d139      	bne.n	8001b74 <imu_get_linear+0x84>
  {
    vec = bno.getVector(Adafruit_BNO055::VECTOR_LINEARACCEL);
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	2228      	movs	r2, #40	@ 0x28
 8001b06:	491e      	ldr	r1, [pc, #120]	@ (8001b80 <imu_get_linear+0x90>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff fb99 	bl	8001240 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
 8001b0e:	f107 0308 	add.w	r3, r7, #8
 8001b12:	4619      	mov	r1, r3
 8001b14:	481b      	ldr	r0, [pc, #108]	@ (8001b84 <imu_get_linear+0x94>)
 8001b16:	f000 f913 	bl	8001d40 <_ZN3imu6VectorILh3EEaSERKS1_>
 8001b1a:	f107 0308 	add.w	r3, r7, #8
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff febc 	bl	800189c <_ZN3imu6VectorILh3EED1Ev>
    vector->x = vec.x();
 8001b24:	4817      	ldr	r0, [pc, #92]	@ (8001b84 <imu_get_linear+0x94>)
 8001b26:	f7ff fec4 	bl	80018b2 <_ZN3imu6VectorILh3EE1xEv>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b30:	4610      	mov	r0, r2
 8001b32:	4619      	mov	r1, r3
 8001b34:	f7ff f880 	bl	8000c38 <__aeabi_d2f>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	601a      	str	r2, [r3, #0]
    vector->y = vec.y();
 8001b3e:	4811      	ldr	r0, [pc, #68]	@ (8001b84 <imu_get_linear+0x94>)
 8001b40:	f7ff fec2 	bl	80018c8 <_ZN3imu6VectorILh3EE1yEv>
 8001b44:	4603      	mov	r3, r0
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	4610      	mov	r0, r2
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f7ff f873 	bl	8000c38 <__aeabi_d2f>
 8001b52:	4602      	mov	r2, r0
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	605a      	str	r2, [r3, #4]
    vector->z = vec.z();
 8001b58:	480a      	ldr	r0, [pc, #40]	@ (8001b84 <imu_get_linear+0x94>)
 8001b5a:	f7ff fec1 	bl	80018e0 <_ZN3imu6VectorILh3EE1zEv>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	f7ff f866 	bl	8000c38 <__aeabi_d2f>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	609a      	str	r2, [r3, #8]
  }
  return ;
 8001b72:	bf00      	nop
 8001b74:	bf00      	nop
}
 8001b76:	3720      	adds	r7, #32
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000204 	.word	0x20000204
 8001b80:	200001f4 	.word	0x200001f4
 8001b84:	20000228 	.word	0x20000228

08001b88 <imu_get_gyro>:

void imu_get_gyro(vec_4ax *vector)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b088      	sub	sp, #32
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  if( BNO_conf == 1)
 8001b90:	4b20      	ldr	r3, [pc, #128]	@ (8001c14 <imu_get_gyro+0x8c>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d139      	bne.n	8001c0c <imu_get_gyro+0x84>
  {
    vec = bno.getVector(Adafruit_BNO055::VECTOR_GYROSCOPE);
 8001b98:	f107 0308 	add.w	r3, r7, #8
 8001b9c:	2214      	movs	r2, #20
 8001b9e:	491e      	ldr	r1, [pc, #120]	@ (8001c18 <imu_get_gyro+0x90>)
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fb4d 	bl	8001240 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	4619      	mov	r1, r3
 8001bac:	481b      	ldr	r0, [pc, #108]	@ (8001c1c <imu_get_gyro+0x94>)
 8001bae:	f000 f8c7 	bl	8001d40 <_ZN3imu6VectorILh3EEaSERKS1_>
 8001bb2:	f107 0308 	add.w	r3, r7, #8
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff fe70 	bl	800189c <_ZN3imu6VectorILh3EED1Ev>
    vector->x = vec.x();
 8001bbc:	4817      	ldr	r0, [pc, #92]	@ (8001c1c <imu_get_gyro+0x94>)
 8001bbe:	f7ff fe78 	bl	80018b2 <_ZN3imu6VectorILh3EE1xEv>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc8:	4610      	mov	r0, r2
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f7ff f834 	bl	8000c38 <__aeabi_d2f>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	601a      	str	r2, [r3, #0]
    vector->y = vec.y();
 8001bd6:	4811      	ldr	r0, [pc, #68]	@ (8001c1c <imu_get_gyro+0x94>)
 8001bd8:	f7ff fe76 	bl	80018c8 <_ZN3imu6VectorILh3EE1yEv>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be2:	4610      	mov	r0, r2
 8001be4:	4619      	mov	r1, r3
 8001be6:	f7ff f827 	bl	8000c38 <__aeabi_d2f>
 8001bea:	4602      	mov	r2, r0
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	605a      	str	r2, [r3, #4]
    vector->z = vec.z();
 8001bf0:	480a      	ldr	r0, [pc, #40]	@ (8001c1c <imu_get_gyro+0x94>)
 8001bf2:	f7ff fe75 	bl	80018e0 <_ZN3imu6VectorILh3EE1zEv>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f7ff f81a 	bl	8000c38 <__aeabi_d2f>
 8001c04:	4602      	mov	r2, r0
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	609a      	str	r2, [r3, #8]
  }
  return ;
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
}
 8001c0e:	3720      	adds	r7, #32
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20000204 	.word	0x20000204
 8001c18:	200001f4 	.word	0x200001f4
 8001c1c:	20000228 	.word	0x20000228

08001c20 <IMU_setup>:
  }
  return ;
}

void IMU_setup(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
//  HAL_GPIO_WritePin(IMU_RST_GPIO_Port, IMU_RST_Pin, GPIO_PIN_RESET);
//  HAL_Delay(5);
//  HAL_GPIO_WritePin(IMU_RST_GPIO_Port, IMU_RST_Pin, GPIO_PIN_SET);
//  HAL_Delay(50);

  BNO_conf = 0;
 8001c24:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <IMU_setup+0x28>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
  if(bno.begin())
 8001c2a:	210c      	movs	r1, #12
 8001c2c:	4807      	ldr	r0, [pc, #28]	@ (8001c4c <IMU_setup+0x2c>)
 8001c2e:	f7ff fa81 	bl	8001134 <_ZN15Adafruit_BNO0555beginENS_24adafruit_bno055_opmode_tE>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d003      	beq.n	8001c40 <IMU_setup+0x20>
  {
    BNO_conf = 1;
 8001c38:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <IMU_setup+0x28>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    IMU_setup();
  }
  return ;
 8001c3e:	e002      	b.n	8001c46 <IMU_setup+0x26>
    IMU_setup();
 8001c40:	f7ff ffee 	bl	8001c20 <IMU_setup>
  return ;
 8001c44:	bf00      	nop
}
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20000204 	.word	0x20000204
 8001c4c:	200001f4 	.word	0x200001f4

08001c50 <I2C_byte_receive>:
}

extern I2C_HandleTypeDef hi2c4;

uint8_t I2C_byte_receive(uint8_t address)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b088      	sub	sp, #32
 8001c54:	af04      	add	r7, sp, #16
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]
  uint8_t value = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	73bb      	strb	r3, [r7, #14]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c4, BNO055<<1, address, 1, &value, 1, 100);
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	2364      	movs	r3, #100	@ 0x64
 8001c64:	9302      	str	r3, [sp, #8]
 8001c66:	2301      	movs	r3, #1
 8001c68:	9301      	str	r3, [sp, #4]
 8001c6a:	f107 030e 	add.w	r3, r7, #14
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	2301      	movs	r3, #1
 8001c72:	2152      	movs	r1, #82	@ 0x52
 8001c74:	480a      	ldr	r0, [pc, #40]	@ (8001ca0 <I2C_byte_receive+0x50>)
 8001c76:	f005 fb97 	bl	80073a8 <HAL_I2C_Mem_Read>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	73fb      	strb	r3, [r7, #15]
  while( HAL_I2C_GetState(&hi2c4) != HAL_I2C_STATE_READY ){}
 8001c7e:	bf00      	nop
 8001c80:	4807      	ldr	r0, [pc, #28]	@ (8001ca0 <I2C_byte_receive+0x50>)
 8001c82:	f005 fd60 	bl	8007746 <HAL_I2C_GetState>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b20      	cmp	r3, #32
 8001c8a:	bf14      	ite	ne
 8001c8c:	2301      	movne	r3, #1
 8001c8e:	2300      	moveq	r3, #0
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f4      	bne.n	8001c80 <I2C_byte_receive+0x30>

  return value;
 8001c96:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	200002a4 	.word	0x200002a4

08001ca4 <I2C_byte_transmit>:

uint8_t I2C_byte_transmit(uint8_t address, uint8_t byte)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af04      	add	r7, sp, #16
 8001caa:	4603      	mov	r3, r0
 8001cac:	460a      	mov	r2, r1
 8001cae:	71fb      	strb	r3, [r7, #7]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Write(&hi2c4, BNO055<<1, address, 1, &byte, 1, 100);
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	2364      	movs	r3, #100	@ 0x64
 8001cba:	9302      	str	r3, [sp, #8]
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	9301      	str	r3, [sp, #4]
 8001cc0:	1dbb      	adds	r3, r7, #6
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	2152      	movs	r1, #82	@ 0x52
 8001cc8:	4806      	ldr	r0, [pc, #24]	@ (8001ce4 <I2C_byte_transmit+0x40>)
 8001cca:	f005 fa59 	bl	8007180 <HAL_I2C_Mem_Write>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	73fb      	strb	r3, [r7, #15]
  HAL_Delay(1);
 8001cd2:	2001      	movs	r0, #1
 8001cd4:	f003 fede 	bl	8005a94 <HAL_Delay>

  return 0;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	200002a4 	.word	0x200002a4

08001ce8 <I2C_n_byte_receive>:

uint8_t I2C_n_byte_receive(uint8_t address, uint8_t * buffer, uint8_t len)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af04      	add	r7, sp, #16
 8001cee:	4603      	mov	r3, r0
 8001cf0:	6039      	str	r1, [r7, #0]
 8001cf2:	71fb      	strb	r3, [r7, #7]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c4, BNO055<<1, address, 1, buffer, len, 100);
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	79bb      	ldrb	r3, [r7, #6]
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	2164      	movs	r1, #100	@ 0x64
 8001d02:	9102      	str	r1, [sp, #8]
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	2152      	movs	r1, #82	@ 0x52
 8001d0e:	480b      	ldr	r0, [pc, #44]	@ (8001d3c <I2C_n_byte_receive+0x54>)
 8001d10:	f005 fb4a 	bl	80073a8 <HAL_I2C_Mem_Read>
 8001d14:	4603      	mov	r3, r0
 8001d16:	73fb      	strb	r3, [r7, #15]
  while( HAL_I2C_GetState(&hi2c4) != HAL_I2C_STATE_READY ){}
 8001d18:	bf00      	nop
 8001d1a:	4808      	ldr	r0, [pc, #32]	@ (8001d3c <I2C_n_byte_receive+0x54>)
 8001d1c:	f005 fd13 	bl	8007746 <HAL_I2C_GetState>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b20      	cmp	r3, #32
 8001d24:	bf14      	ite	ne
 8001d26:	2301      	movne	r3, #1
 8001d28:	2300      	moveq	r3, #0
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1f4      	bne.n	8001d1a <I2C_n_byte_receive+0x32>

  return 0;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200002a4 	.word	0x200002a4

08001d40 <_ZN3imu6VectorILh3EEaSERKS1_>:
    Vector& operator=(const Vector& v)
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
        for (int x = 0; x < N; x++ )
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	e00e      	b.n	8001d6e <_ZN3imu6VectorILh3EEaSERKS1_+0x2e>
            p_vec[x] = v.p_vec[x];
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	00db      	lsls	r3, r3, #3
 8001d56:	4413      	add	r3, r2
 8001d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	68f9      	ldr	r1, [r7, #12]
 8001d60:	00c9      	lsls	r1, r1, #3
 8001d62:	4401      	add	r1, r0
 8001d64:	e9c1 2300 	strd	r2, r3, [r1]
        for (int x = 0; x < N; x++ )
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	dded      	ble.n	8001d50 <_ZN3imu6VectorILh3EEaSERKS1_+0x10>
        return *this;
 8001d74:	687b      	ldr	r3, [r7, #4]
    }
 8001d76:	4618      	mov	r0, r3
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <_Z41__static_initialization_and_destruction_0ii>:
vec_4ax createQuaternionMsgFromYaw(float yaw)
{
  vec_4ax quat = {0};
  setRPY(0,0,yaw, &quat);
  return quat;
}
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d10f      	bne.n	8001db4 <_Z41__static_initialization_and_destruction_0ii+0x30>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10a      	bne.n	8001db4 <_Z41__static_initialization_and_destruction_0ii+0x30>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 8001d9e:	2229      	movs	r2, #41	@ 0x29
 8001da0:	2137      	movs	r1, #55	@ 0x37
 8001da2:	480d      	ldr	r0, [pc, #52]	@ (8001dd8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001da4:	f7ff f9aa 	bl	80010fc <_ZN15Adafruit_BNO055C1Elh>
imu::Quaternion quat;
 8001da8:	480c      	ldr	r0, [pc, #48]	@ (8001ddc <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8001daa:	f7ff fde5 	bl	8001978 <_ZN3imu10QuaternionC1Ev>
imu::Vector<3> vec;
 8001dae:	480c      	ldr	r0, [pc, #48]	@ (8001de0 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001db0:	f7ff fda2 	bl	80018f8 <_ZN3imu6VectorILh3EEC1Ev>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d10a      	bne.n	8001dd0 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d105      	bne.n	8001dd0 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001dc4:	4806      	ldr	r0, [pc, #24]	@ (8001de0 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001dc6:	f7ff fd69 	bl	800189c <_ZN3imu6VectorILh3EED1Ev>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 8001dca:	4803      	ldr	r0, [pc, #12]	@ (8001dd8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001dcc:	f7ff fdb2 	bl	8001934 <_ZN15Adafruit_BNO055D1Ev>
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	200001f4 	.word	0x200001f4
 8001ddc:	20000208 	.word	0x20000208
 8001de0:	20000228 	.word	0x20000228

08001de4 <_GLOBAL__sub_I_bno>:
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001dec:	2001      	movs	r0, #1
 8001dee:	f7ff ffc9 	bl	8001d84 <_Z41__static_initialization_and_destruction_0ii>
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <_GLOBAL__sub_D_bno>:
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7ff ffc1 	bl	8001d84 <_Z41__static_initialization_and_destruction_0ii>
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e0a:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <MX_DMA_Init+0x60>)
 8001e0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e0e:	4a15      	ldr	r2, [pc, #84]	@ (8001e64 <MX_DMA_Init+0x60>)
 8001e10:	f043 0304 	orr.w	r3, r3, #4
 8001e14:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e16:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <MX_DMA_Init+0x60>)
 8001e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e22:	4b10      	ldr	r3, [pc, #64]	@ (8001e64 <MX_DMA_Init+0x60>)
 8001e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e26:	4a0f      	ldr	r2, [pc, #60]	@ (8001e64 <MX_DMA_Init+0x60>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e64 <MX_DMA_Init+0x60>)
 8001e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	603b      	str	r3, [r7, #0]
 8001e38:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	200b      	movs	r0, #11
 8001e40:	f003 ff25 	bl	8005c8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e44:	200b      	movs	r0, #11
 8001e46:	f003 ff3c 	bl	8005cc2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	200c      	movs	r0, #12
 8001e50:	f003 ff1d 	bl	8005c8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e54:	200c      	movs	r0, #12
 8001e56:	f003 ff34 	bl	8005cc2 <HAL_NVIC_EnableIRQ>

}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40021000 	.word	0x40021000

08001e68 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001e6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e6e:	4a21      	ldr	r2, [pc, #132]	@ (8001ef4 <MX_FDCAN1_Init+0x8c>)
 8001e70:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001e72:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8001e78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e7a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001e7e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001e80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001e86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8001e8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001e92:	4b17      	ldr	r3, [pc, #92]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001e98:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001e9e:	4b14      	ldr	r3, [pc, #80]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 8001ea4:	4b12      	ldr	r3, [pc, #72]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001ea6:	221d      	movs	r2, #29
 8001ea8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 10;
 8001eaa:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001eac:	220a      	movs	r2, #10
 8001eae:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 4;
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001eb2:	2204      	movs	r2, #4
 8001eb4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 3;
 8001ece:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001ed0:	2203      	movs	r2, #3
 8001ed2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001ed4:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001eda:	4805      	ldr	r0, [pc, #20]	@ (8001ef0 <MX_FDCAN1_Init+0x88>)
 8001edc:	f004 f994 	bl	8006208 <HAL_FDCAN_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8001ee6:	f000 faff 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000240 	.word	0x20000240
 8001ef4:	40006400 	.word	0x40006400

08001ef8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b09e      	sub	sp, #120	@ 0x78
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f10:	f107 0310 	add.w	r3, r7, #16
 8001f14:	2254      	movs	r2, #84	@ 0x54
 8001f16:	2100      	movs	r1, #0
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f00c fea8 	bl	800ec6e <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a20      	ldr	r2, [pc, #128]	@ (8001fa4 <HAL_FDCAN_MspInit+0xac>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d138      	bne.n	8001f9a <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001f28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f2c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001f2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f32:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f34:	f107 0310 	add.w	r3, r7, #16
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f007 facf 	bl	80094dc <HAL_RCCEx_PeriphCLKConfig>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001f44:	f000 fad0 	bl	80024e8 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001f48:	4b17      	ldr	r3, [pc, #92]	@ (8001fa8 <HAL_FDCAN_MspInit+0xb0>)
 8001f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4c:	4a16      	ldr	r2, [pc, #88]	@ (8001fa8 <HAL_FDCAN_MspInit+0xb0>)
 8001f4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f54:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <HAL_FDCAN_MspInit+0xb0>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <HAL_FDCAN_MspInit+0xb0>)
 8001f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f64:	4a10      	ldr	r2, [pc, #64]	@ (8001fa8 <HAL_FDCAN_MspInit+0xb0>)
 8001f66:	f043 0302 	orr.w	r3, r3, #2
 8001f6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <HAL_FDCAN_MspInit+0xb0>)
 8001f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f7c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f86:	2300      	movs	r3, #0
 8001f88:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001f8a:	2309      	movs	r3, #9
 8001f8c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f8e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f92:	4619      	mov	r1, r3
 8001f94:	4805      	ldr	r0, [pc, #20]	@ (8001fac <HAL_FDCAN_MspInit+0xb4>)
 8001f96:	f004 fea3 	bl	8006ce0 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001f9a:	bf00      	nop
 8001f9c:	3778      	adds	r7, #120	@ 0x78
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40006400 	.word	0x40006400
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	48000400 	.word	0x48000400

08001fb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	@ 0x28
 8001fb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb6:	f107 0314 	add.w	r3, r7, #20
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
 8001fc2:	60da      	str	r2, [r3, #12]
 8001fc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fc6:	4b34      	ldr	r3, [pc, #208]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fca:	4a33      	ldr	r2, [pc, #204]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001fcc:	f043 0320 	orr.w	r3, r3, #32
 8001fd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fd2:	4b31      	ldr	r3, [pc, #196]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd6:	f003 0320 	and.w	r3, r3, #32
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	4b2e      	ldr	r3, [pc, #184]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe2:	4a2d      	ldr	r2, [pc, #180]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fea:	4b2b      	ldr	r3, [pc, #172]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ff6:	4b28      	ldr	r3, [pc, #160]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffa:	4a27      	ldr	r2, [pc, #156]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8001ffc:	f043 0304 	orr.w	r3, r3, #4
 8002000:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002002:	4b25      	ldr	r3, [pc, #148]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002006:	f003 0304 	and.w	r3, r3, #4
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800200e:	4b22      	ldr	r3, [pc, #136]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8002010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002012:	4a21      	ldr	r2, [pc, #132]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8002014:	f043 0308 	orr.w	r3, r3, #8
 8002018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800201a:	4b1f      	ldr	r3, [pc, #124]	@ (8002098 <MX_GPIO_Init+0xe8>)
 800201c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002026:	4b1c      	ldr	r3, [pc, #112]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8002028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202a:	4a1b      	ldr	r2, [pc, #108]	@ (8002098 <MX_GPIO_Init+0xe8>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002032:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <MX_GPIO_Init+0xe8>)
 8002034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	603b      	str	r3, [r7, #0]
 800203c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	2120      	movs	r1, #32
 8002042:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002046:	f004 ffcd 	bl	8006fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	2104      	movs	r1, #4
 800204e:	4813      	ldr	r0, [pc, #76]	@ (800209c <MX_GPIO_Init+0xec>)
 8002050:	f004 ffc8 	bl	8006fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8002054:	2320      	movs	r3, #32
 8002056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002058:	2301      	movs	r3, #1
 800205a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800206e:	f004 fe37 	bl	8006ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002072:	2304      	movs	r3, #4
 8002074:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002076:	2301      	movs	r3, #1
 8002078:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207e:	2300      	movs	r3, #0
 8002080:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002082:	f107 0314 	add.w	r3, r7, #20
 8002086:	4619      	mov	r1, r3
 8002088:	4804      	ldr	r0, [pc, #16]	@ (800209c <MX_GPIO_Init+0xec>)
 800208a:	f004 fe29 	bl	8006ce0 <HAL_GPIO_Init>

}
 800208e:	bf00      	nop
 8002090:	3728      	adds	r7, #40	@ 0x28
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40021000 	.word	0x40021000
 800209c:	48000c00 	.word	0x48000c00

080020a0 <MX_I2C4_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80020a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002118 <MX_I2C4_Init+0x78>)
 80020a8:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00702991;
 80020aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020ac:	4a1b      	ldr	r2, [pc, #108]	@ (800211c <MX_I2C4_Init+0x7c>)
 80020ae:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80020b0:	4b18      	ldr	r3, [pc, #96]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020b6:	4b17      	ldr	r3, [pc, #92]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020bc:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020be:	2200      	movs	r2, #0
 80020c0:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80020c2:	4b14      	ldr	r3, [pc, #80]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020ce:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80020da:	480e      	ldr	r0, [pc, #56]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020dc:	f004 ffb4 	bl	8007048 <HAL_I2C_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80020e6:	f000 f9ff 	bl	80024e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020ea:	2100      	movs	r1, #0
 80020ec:	4809      	ldr	r0, [pc, #36]	@ (8002114 <MX_I2C4_Init+0x74>)
 80020ee:	f006 fb1d 	bl	800872c <HAL_I2CEx_ConfigAnalogFilter>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80020f8:	f000 f9f6 	bl	80024e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80020fc:	2100      	movs	r1, #0
 80020fe:	4805      	ldr	r0, [pc, #20]	@ (8002114 <MX_I2C4_Init+0x74>)
 8002100:	f006 fb5f 	bl	80087c2 <HAL_I2CEx_ConfigDigitalFilter>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 800210a:	f000 f9ed 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	200002a4 	.word	0x200002a4
 8002118:	40008400 	.word	0x40008400
 800211c:	00702991 	.word	0x00702991

08002120 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b0a0      	sub	sp, #128	@ 0x80
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002138:	f107 0318 	add.w	r3, r7, #24
 800213c:	2254      	movs	r2, #84	@ 0x54
 800213e:	2100      	movs	r1, #0
 8002140:	4618      	mov	r0, r3
 8002142:	f00c fd94 	bl	800ec6e <memset>
  if(i2cHandle->Instance==I2C4)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a5e      	ldr	r2, [pc, #376]	@ (80022c4 <HAL_I2C_MspInit+0x1a4>)
 800214c:	4293      	cmp	r3, r2
 800214e:	f040 80b5 	bne.w	80022bc <HAL_I2C_MspInit+0x19c>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002152:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002156:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8002158:	2300      	movs	r3, #0
 800215a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800215c:	f107 0318 	add.w	r3, r7, #24
 8002160:	4618      	mov	r0, r3
 8002162:	f007 f9bb 	bl	80094dc <HAL_RCCEx_PeriphCLKConfig>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 800216c:	f000 f9bc 	bl	80024e8 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002170:	4b55      	ldr	r3, [pc, #340]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 8002172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002174:	4a54      	ldr	r2, [pc, #336]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 8002176:	f043 0304 	orr.w	r3, r3, #4
 800217a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217c:	4b52      	ldr	r3, [pc, #328]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 800217e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	617b      	str	r3, [r7, #20]
 8002186:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002188:	4b4f      	ldr	r3, [pc, #316]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 800218a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218c:	4a4e      	ldr	r2, [pc, #312]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 800218e:	f043 0302 	orr.w	r3, r3, #2
 8002192:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002194:	4b4c      	ldr	r3, [pc, #304]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 8002196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	613b      	str	r3, [r7, #16]
 800219e:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PC6     ------> I2C4_SCL
    PB7     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80021a0:	2340      	movs	r3, #64	@ 0x40
 80021a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021a4:	2312      	movs	r3, #18
 80021a6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ac:	2300      	movs	r3, #0
 80021ae:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 80021b0:	2308      	movs	r3, #8
 80021b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80021b8:	4619      	mov	r1, r3
 80021ba:	4844      	ldr	r0, [pc, #272]	@ (80022cc <HAL_I2C_MspInit+0x1ac>)
 80021bc:	f004 fd90 	bl	8006ce0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80021c0:	2380      	movs	r3, #128	@ 0x80
 80021c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c4:	2312      	movs	r3, #18
 80021c6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021cc:	2300      	movs	r3, #0
 80021ce:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 80021d0:	2303      	movs	r3, #3
 80021d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80021d8:	4619      	mov	r1, r3
 80021da:	483d      	ldr	r0, [pc, #244]	@ (80022d0 <HAL_I2C_MspInit+0x1b0>)
 80021dc:	f004 fd80 	bl	8006ce0 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 80021e0:	4b39      	ldr	r3, [pc, #228]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 80021e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e4:	4a38      	ldr	r2, [pc, #224]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 80021e6:	f043 0302 	orr.w	r3, r3, #2
 80021ea:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80021ec:	4b36      	ldr	r3, [pc, #216]	@ (80022c8 <HAL_I2C_MspInit+0x1a8>)
 80021ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	68fb      	ldr	r3, [r7, #12]

    /* I2C4 DMA Init */
    /* I2C4_RX Init */
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 80021f8:	4b36      	ldr	r3, [pc, #216]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 80021fa:	4a37      	ldr	r2, [pc, #220]	@ (80022d8 <HAL_I2C_MspInit+0x1b8>)
 80021fc:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 80021fe:	4b35      	ldr	r3, [pc, #212]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002200:	2216      	movs	r2, #22
 8002202:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002204:	4b33      	ldr	r3, [pc, #204]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800220a:	4b32      	ldr	r3, [pc, #200]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 800220c:	2200      	movs	r2, #0
 800220e:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002210:	4b30      	ldr	r3, [pc, #192]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002212:	2280      	movs	r2, #128	@ 0x80
 8002214:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002216:	4b2f      	ldr	r3, [pc, #188]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002218:	2200      	movs	r2, #0
 800221a:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800221c:	4b2d      	ldr	r3, [pc, #180]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 800221e:	2200      	movs	r2, #0
 8002220:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8002222:	4b2c      	ldr	r3, [pc, #176]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002224:	2200      	movs	r2, #0
 8002226:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002228:	4b2a      	ldr	r3, [pc, #168]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 800222a:	2200      	movs	r2, #0
 800222c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 800222e:	4829      	ldr	r0, [pc, #164]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002230:	f003 fd62 	bl	8005cf8 <HAL_DMA_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_I2C_MspInit+0x11e>
    {
      Error_Handler();
 800223a:	f000 f955 	bl	80024e8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a24      	ldr	r2, [pc, #144]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002242:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002244:	4a23      	ldr	r2, [pc, #140]	@ (80022d4 <HAL_I2C_MspInit+0x1b4>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4_TX Init */
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 800224a:	4b24      	ldr	r3, [pc, #144]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 800224c:	4a24      	ldr	r2, [pc, #144]	@ (80022e0 <HAL_I2C_MspInit+0x1c0>)
 800224e:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8002250:	4b22      	ldr	r3, [pc, #136]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002252:	2217      	movs	r2, #23
 8002254:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002256:	4b21      	ldr	r3, [pc, #132]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002258:	2210      	movs	r2, #16
 800225a:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800225c:	4b1f      	ldr	r3, [pc, #124]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 800225e:	2200      	movs	r2, #0
 8002260:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002262:	4b1e      	ldr	r3, [pc, #120]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002264:	2280      	movs	r2, #128	@ 0x80
 8002266:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002268:	4b1c      	ldr	r3, [pc, #112]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 800226a:	2200      	movs	r2, #0
 800226c:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800226e:	4b1b      	ldr	r3, [pc, #108]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002270:	2200      	movs	r2, #0
 8002272:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8002274:	4b19      	ldr	r3, [pc, #100]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002276:	2200      	movs	r2, #0
 8002278:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800227a:	4b18      	ldr	r3, [pc, #96]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 800227c:	2200      	movs	r2, #0
 800227e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8002280:	4816      	ldr	r0, [pc, #88]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002282:	f003 fd39 	bl	8005cf8 <HAL_DMA_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <HAL_I2C_MspInit+0x170>
    {
      Error_Handler();
 800228c:	f000 f92c 	bl	80024e8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a12      	ldr	r2, [pc, #72]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002294:	639a      	str	r2, [r3, #56]	@ 0x38
 8002296:	4a11      	ldr	r2, [pc, #68]	@ (80022dc <HAL_I2C_MspInit+0x1bc>)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 800229c:	2200      	movs	r2, #0
 800229e:	2100      	movs	r1, #0
 80022a0:	2052      	movs	r0, #82	@ 0x52
 80022a2:	f003 fcf4 	bl	8005c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 80022a6:	2052      	movs	r0, #82	@ 0x52
 80022a8:	f003 fd0b 	bl	8005cc2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 80022ac:	2200      	movs	r2, #0
 80022ae:	2100      	movs	r1, #0
 80022b0:	2053      	movs	r0, #83	@ 0x53
 80022b2:	f003 fcec 	bl	8005c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 80022b6:	2053      	movs	r0, #83	@ 0x53
 80022b8:	f003 fd03 	bl	8005cc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 80022bc:	bf00      	nop
 80022be:	3780      	adds	r7, #128	@ 0x80
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40008400 	.word	0x40008400
 80022c8:	40021000 	.word	0x40021000
 80022cc:	48000800 	.word	0x48000800
 80022d0:	48000400 	.word	0x48000400
 80022d4:	200002f8 	.word	0x200002f8
 80022d8:	40020008 	.word	0x40020008
 80022dc:	20000358 	.word	0x20000358
 80022e0:	4002001c 	.word	0x4002001c

080022e4 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80022e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002318 <MX_IWDG_Init+0x34>)
 80022ea:	4a0c      	ldr	r2, [pc, #48]	@ (800231c <MX_IWDG_Init+0x38>)
 80022ec:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80022ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002318 <MX_IWDG_Init+0x34>)
 80022f0:	2203      	movs	r2, #3
 80022f2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4000;
 80022f4:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <MX_IWDG_Init+0x34>)
 80022f6:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80022fa:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4000;
 80022fc:	4b06      	ldr	r3, [pc, #24]	@ (8002318 <MX_IWDG_Init+0x34>)
 80022fe:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8002302:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002304:	4804      	ldr	r0, [pc, #16]	@ (8002318 <MX_IWDG_Init+0x34>)
 8002306:	f006 faa8 	bl	800885a <HAL_IWDG_Init>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8002310:	f000 f8ea 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002314:	bf00      	nop
 8002316:	bd80      	pop	{r7, pc}
 8002318:	200003b8 	.word	0x200003b8
 800231c:	40003000 	.word	0x40003000

08002320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b09b      	sub	sp, #108	@ 0x6c
 8002324:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002326:	f003 fb44 	bl	80059b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800232a:	f000 f885 	bl	8002438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800232e:	f7ff fe3f 	bl	8001fb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002332:	f7ff fd67 	bl	8001e04 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8002336:	f7ff fd97 	bl	8001e68 <MX_FDCAN1_Init>
  MX_I2C4_Init();
 800233a:	f7ff feb1 	bl	80020a0 <MX_I2C4_Init>
  MX_USART2_UART_Init();
 800233e:	f003 fa63 	bl	8005808 <MX_USART2_UART_Init>
  MX_IWDG_Init();
 8002342:	f7ff ffcf 	bl	80022e4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  cyphal_can_starter(&hfdcan1);
 8002346:	483a      	ldr	r0, [pc, #232]	@ (8002430 <main+0x110>)
 8002348:	f001 fbc0 	bl	8003acc <cyphal_can_starter>
  setup_cyphal(&hfdcan1);
 800234c:	4838      	ldr	r0, [pc, #224]	@ (8002430 <main+0x110>)
 800234e:	f001 fb6b 	bl	8003a28 <setup_cyphal>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint8_t msg[10];
  int i = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	647b      	str	r3, [r7, #68]	@ 0x44
  //uint16_t addr9250=0xD0; //0x68<<1

  HAL_StatusTypeDef rv;


  uint32_t last_hbeat = HAL_GetTick();
 8002356:	f003 fb91 	bl	8005a7c <HAL_GetTick>
 800235a:	64f8      	str	r0, [r7, #76]	@ 0x4c
  uint32_t last_imu_send = HAL_GetTick();
 800235c:	f003 fb8e 	bl	8005a7c <HAL_GetTick>
 8002360:	64b8      	str	r0, [r7, #72]	@ 0x48

  vec_4ax linear = {0};
 8002362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	60da      	str	r2, [r3, #12]
  vec_4ax quat = {0};
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
  vec_4ax gyro = {0};
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]


  IMU_setup();
 800238a:	f7ff fc49 	bl	8001c20 <IMU_setup>

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 800238e:	2201      	movs	r2, #1
 8002390:	2104      	movs	r1, #4
 8002392:	4828      	ldr	r0, [pc, #160]	@ (8002434 <main+0x114>)
 8002394:	f004 fe26 	bl	8006fe4 <HAL_GPIO_WritePin>

  while (1)
  {
      uint32_t now = HAL_GetTick();
 8002398:	f003 fb70 	bl	8005a7c <HAL_GetTick>
 800239c:	6438      	str	r0, [r7, #64]	@ 0x40
      if ( (now - last_imu_send) >= 50) //50 milliseconds soft delay
 800239e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80023a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b31      	cmp	r3, #49	@ 0x31
 80023a6:	d936      	bls.n	8002416 <main+0xf6>
      {
      	  imu_get_quat(&quat);
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff fb3b 	bl	8001a28 <imu_get_quat>
      	  imu_get_linear(&linear);
 80023b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff fb9a 	bl	8001af0 <imu_get_linear>
      	  imu_get_gyro(&gyro);
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff fbe2 	bl	8001b88 <imu_get_gyro>
      	  last_imu_send = now;
 80023c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023c6:	64bb      	str	r3, [r7, #72]	@ 0x48
          //sprintf(msg,"%d\n\0", q[1]);
          //HAL_UART_Transmit_IT(&huart2, msg, sizeof(msg));
          send_IMU(&quat.w, &quat.x, &quat.y, &quat.z, &linear.x, &linear.y, &linear.z, &gyro.x, &gyro.y, &gyro.z);
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	f103 0408 	add.w	r4, r3, #8
 80023d0:	f107 0314 	add.w	r3, r7, #20
 80023d4:	1d1a      	adds	r2, r3, #4
 80023d6:	f107 0114 	add.w	r1, r7, #20
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	f103 000c 	add.w	r0, r3, #12
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	3308      	adds	r3, #8
 80023e6:	9305      	str	r3, [sp, #20]
 80023e8:	1d3b      	adds	r3, r7, #4
 80023ea:	3304      	adds	r3, #4
 80023ec:	9304      	str	r3, [sp, #16]
 80023ee:	1d3b      	adds	r3, r7, #4
 80023f0:	9303      	str	r3, [sp, #12]
 80023f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023f6:	3308      	adds	r3, #8
 80023f8:	9302      	str	r3, [sp, #8]
 80023fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023fe:	3304      	adds	r3, #4
 8002400:	9301      	str	r3, [sp, #4]
 8002402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	4623      	mov	r3, r4
 800240a:	f001 fa79 	bl	8003900 <send_IMU>
          HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800240e:	2104      	movs	r1, #4
 8002410:	4808      	ldr	r0, [pc, #32]	@ (8002434 <main+0x114>)
 8002412:	f004 fdff 	bl	8007014 <HAL_GPIO_TogglePin>
      }
      if ( (now - last_hbeat) >= 1000) //1 second soft delay
 8002416:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002420:	d303      	bcc.n	800242a <main+0x10a>
      {
          heartbeat();
 8002422:	f001 fad1 	bl	80039c8 <heartbeat>
          last_hbeat = now;
 8002426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002428:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      cyphal_loop();
 800242a:	f001 fb41 	bl	8003ab0 <cyphal_loop>
  {
 800242e:	e7b3      	b.n	8002398 <main+0x78>
 8002430:	20000240 	.word	0x20000240
 8002434:	48000c00 	.word	0x48000c00

08002438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b094      	sub	sp, #80	@ 0x50
 800243c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800243e:	f107 0318 	add.w	r3, r7, #24
 8002442:	2238      	movs	r2, #56	@ 0x38
 8002444:	2100      	movs	r1, #0
 8002446:	4618      	mov	r0, r3
 8002448:	f00c fc11 	bl	800ec6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800244c:	1d3b      	adds	r3, r7, #4
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]
 8002454:	609a      	str	r2, [r3, #8]
 8002456:	60da      	str	r2, [r3, #12]
 8002458:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800245a:	2000      	movs	r0, #0
 800245c:	f006 fa5c 	bl	8008918 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002460:	2309      	movs	r3, #9
 8002462:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002464:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002468:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800246a:	2301      	movs	r3, #1
 800246c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800246e:	2302      	movs	r3, #2
 8002470:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002472:	2303      	movs	r3, #3
 8002474:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002476:	2301      	movs	r3, #1
 8002478:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800247a:	2328      	movs	r3, #40	@ 0x28
 800247c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800247e:	2302      	movs	r3, #2
 8002480:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002482:	2302      	movs	r3, #2
 8002484:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002486:	2302      	movs	r3, #2
 8002488:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800248a:	f107 0318 	add.w	r3, r7, #24
 800248e:	4618      	mov	r0, r3
 8002490:	f006 faf6 	bl	8008a80 <HAL_RCC_OscConfig>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800249a:	f000 f825 	bl	80024e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800249e:	230f      	movs	r3, #15
 80024a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024a2:	2303      	movs	r3, #3
 80024a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80024b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80024b6:	1d3b      	adds	r3, r7, #4
 80024b8:	2104      	movs	r1, #4
 80024ba:	4618      	mov	r0, r3
 80024bc:	f006 fdf2 	bl	80090a4 <HAL_RCC_ClockConfig>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <SystemClock_Config+0x92>
  {
    Error_Handler();
 80024c6:	f000 f80f 	bl	80024e8 <Error_Handler>
  }
}
 80024ca:	bf00      	nop
 80024cc:	3750      	adds	r7, #80	@ 0x50
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <delay>:

/* USER CODE BEGIN 4 */
void delay(uint32_t delay)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
	HAL_Delay(delay);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f003 fada 	bl	8005a94 <HAL_Delay>
}
 80024e0:	bf00      	nop
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024ec:	b672      	cpsid	i
}
 80024ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024f0:	bf00      	nop
 80024f2:	e7fd      	b.n	80024f0 <Error_Handler+0x8>

080024f4 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>:
    }

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_add_ref_copy()
    { ++_M_use_count; }
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	605a      	str	r2, [r3, #4]
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>:

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_release() noexcept
    {
 800252a:	b580      	push	{r7, lr}
 800252c:	b082      	sub	sp, #8
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
      if (--_M_use_count == 0)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	1e5a      	subs	r2, r3, #1
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	605a      	str	r2, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	bf0c      	ite	eq
 8002544:	2301      	moveq	r3, #1
 8002546:	2300      	movne	r3, #0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d019      	beq.n	8002582 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
        {
          _M_dispose();
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	3308      	adds	r3, #8
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	4798      	blx	r3
          if (--_M_weak_count == 0)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	1e5a      	subs	r2, r3, #1
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	bf0c      	ite	eq
 800256c:	2301      	moveq	r3, #1
 800256e:	2300      	movne	r3, #0
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d005      	beq.n	8002582 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
            _M_destroy();
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	330c      	adds	r3, #12
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	4798      	blx	r3
        }
    }
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       noexcept { return &_M_pod_data[0]; }
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4618      	mov	r0, r3
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const noexcept { return &_M_pod_data[0]; }
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4618      	mov	r0, r3
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b082      	sub	sp, #8
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d005      	beq.n	80025d2 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	2203      	movs	r2, #3
 80025d0:	4798      	blx	r3
    }
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4618      	mov	r0, r3
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	bf0c      	ite	eq
 80025ec:	2301      	moveq	r3, #1
 80025ee:	2300      	movne	r3, #0
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <_ZNSt8functionIFyvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff ffd4 	bl	80025b6 <_ZNSt14_Function_baseD1Ev>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4618      	mov	r0, r3
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <_ZNSt8functionIFvvEED1Ev>:
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff ffc7 	bl	80025b6 <_ZNSt14_Function_baseD1Ev>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>:

struct UtilityConfig {
    const std::function<uint64_t()> micros_64;
    const std::function<void()> error_handler;

    explicit UtilityConfig(std::function<uint64_t()>&& micros, std::function<void()>&& handler):
 8002632:	b580      	push	{r7, lr}
 8002634:	b084      	sub	sp, #16
 8002636:	af00      	add	r7, sp, #0
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
        micros_64(micros),
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	68b9      	ldr	r1, [r7, #8]
 8002642:	4618      	mov	r0, r3
 8002644:	f001 fae8 	bl	8003c18 <_ZNSt8functionIFyvEEC1ERKS1_>
        error_handler(handler)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	3310      	adds	r3, #16
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	4618      	mov	r0, r3
 8002650:	f001 fb0d 	bl	8003c6e <_ZNSt8functionIFvvEEC1ERKS1_>
    {};
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>:

class AbstractAllocator {
protected:
    UtilityConfig& utilities;
public:
    AbstractAllocator(size_t size, UtilityConfig& utilities): utilities(utilities) {};
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	4a06      	ldr	r2, [pc, #24]	@ (8002688 <_ZN17AbstractAllocatorC1EjR13UtilityConfig+0x28>)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4618      	mov	r0, r3
 800267c:	3714      	adds	r7, #20
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	08012cec 	.word	0x08012cec

0800268c <_Z7alloc_fP14CanardInstancej>:
#include <cyphal/definitions.h>
#include <libcanard/canard.h>

extern std::unique_ptr<AbstractAllocator> _alloc_ptr;

inline void* alloc_f (CanardInstance* ins, size_t amount) {
 800268c:	b590      	push	{r4, r7, lr}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 8002696:	480d      	ldr	r0, [pc, #52]	@ (80026cc <_Z7alloc_fP14CanardInstancej+0x40>)
 8002698:	f001 fb14 	bl	8003cc4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 800269c:	4603      	mov	r3, r0
 800269e:	f083 0301 	eor.w	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d002      	beq.n	80026ae <_Z7alloc_fP14CanardInstancej+0x22>
        #ifdef __linux__
        std::cerr << "Tried to allocate canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 80026a8:	2001      	movs	r0, #1
 80026aa:	f00b fa53 	bl	800db54 <exit>
    }
    return _alloc_ptr->allocate(ins, amount);
 80026ae:	4807      	ldr	r0, [pc, #28]	@ (80026cc <_Z7alloc_fP14CanardInstancej+0x40>)
 80026b0:	f001 fb19 	bl	8003ce6 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 80026b4:	4603      	mov	r3, r0
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	6814      	ldr	r4, [r2, #0]
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	6879      	ldr	r1, [r7, #4]
 80026be:	4618      	mov	r0, r3
 80026c0:	47a0      	blx	r4
 80026c2:	4603      	mov	r3, r0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd90      	pop	{r4, r7, pc}
 80026cc:	20000590 	.word	0x20000590

080026d0 <_Z6free_fP14CanardInstancePv>:
inline void free_f (CanardInstance* ins, void* pointer) {
 80026d0:	b590      	push	{r4, r7, lr}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 80026da:	480d      	ldr	r0, [pc, #52]	@ (8002710 <_Z6free_fP14CanardInstancePv+0x40>)
 80026dc:	f001 faf2 	bl	8003cc4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f083 0301 	eor.w	r3, r3, #1
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d002      	beq.n	80026f2 <_Z6free_fP14CanardInstancePv+0x22>
        #ifdef __linux__
        std::cerr << "Tried to free (?) canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 80026ec:	2001      	movs	r0, #1
 80026ee:	f00b fa31 	bl	800db54 <exit>
    }
    return _alloc_ptr->free(ins, pointer);
 80026f2:	4807      	ldr	r0, [pc, #28]	@ (8002710 <_Z6free_fP14CanardInstancePv+0x40>)
 80026f4:	f001 faf7 	bl	8003ce6 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 80026f8:	4603      	mov	r3, r0
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	3204      	adds	r2, #4
 80026fe:	6814      	ldr	r4, [r2, #0]
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	6879      	ldr	r1, [r7, #4]
 8002704:	4618      	mov	r0, r3
 8002706:	47a0      	blx	r4
 8002708:	bf00      	nop
}
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	bd90      	pop	{r4, r7, pc}
 8002710:	20000590 	.word	0x20000590

08002714 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>:
    CanardInstance canard;
    UtilityConfig& utilities;

    AbstractCANProvider() = delete;
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, UtilityConfig& utilities) : AbstractCANProvider(canard_mtu, wire_mtu, 200, utilities) {};
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, size_t queue_len, UtilityConfig& utilities) :
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
 8002720:	603b      	str	r3, [r7, #0]
        CANARD_MTU(canard_mtu),
        WIRE_MTU(wire_mtu),
        queue(canardTxInit(queue_len, CANARD_MTU)),
        utilities(utilities)
 8002722:	4a0c      	ldr	r2, [pc, #48]	@ (8002754 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig+0x40>)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	601a      	str	r2, [r3, #0]
        CANARD_MTU(canard_mtu),
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	605a      	str	r2, [r3, #4]
        WIRE_MTU(wire_mtu),
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	609a      	str	r2, [r3, #8]
        queue(canardTxInit(queue_len, CANARD_MTU)),
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	330c      	adds	r3, #12
 800273c:	6839      	ldr	r1, [r7, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f00a fefc 	bl	800d53c <canardTxInit>
        utilities(utilities)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	63da      	str	r2, [r3, #60]	@ 0x3c
    {};
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	4618      	mov	r0, r3
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	08012eb0 	.word	0x08012eb0

08002758 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>:
private:
    const CanardNodeID node_id;
    UtilityConfig& utilities;
    std::unique_ptr<AbstractCANProvider> provider;
public:
    CyphalInterface(CanardNodeID node_id, UtilityConfig& config, AbstractCANProvider* provider) :
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	607a      	str	r2, [r7, #4]
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	460b      	mov	r3, r1
 8002766:	72fb      	strb	r3, [r7, #11]
		node_id(node_id), utilities(config), provider(provider) {};
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	7afa      	ldrb	r2, [r7, #11]
 800276c:	701a      	strb	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	605a      	str	r2, [r3, #4]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	3308      	adds	r3, #8
 8002778:	6839      	ldr	r1, [r7, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f001 facf 	bl	8003d1e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4618      	mov	r0, r3
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>:
class G4CAN : public AbstractCANProvider {
public:
    typedef FDCAN_HandleTypeDef* Handler;
private:
    FDCAN_HandleTypeDef* handler;
    G4CAN(Handler handler, size_t queue_len, UtilityConfig& utilities):
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af02      	add	r7, sp, #8
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
 8002798:	603b      	str	r3, [r7, #0]
        AbstractCANProvider(CANARD_MTU_CAN_FD, 72, queue_len, utilities), handler(handler) {};
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2248      	movs	r2, #72	@ 0x48
 80027a4:	2140      	movs	r1, #64	@ 0x40
 80027a6:	f7ff ffb5 	bl	8002714 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>
 80027aa:	4a05      	ldr	r2, [pc, #20]	@ (80027c0 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig+0x34>)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	08012e8c 	.word	0x08012e8c

080027c4 <_ZN15SystemAllocatorC1EjR13UtilityConfig>:
#include <cyphal/allocators/allocator.h>

class SystemAllocator : public AbstractAllocator {
public:
	// TODO: do something with size value?
	explicit SystemAllocator(size_t size, UtilityConfig& utilities): AbstractAllocator(size, utilities) {};
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	68b9      	ldr	r1, [r7, #8]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ff42 	bl	8002660 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>
 80027dc:	4a03      	ldr	r2, [pc, #12]	@ (80027ec <_ZN15SystemAllocatorC1EjR13UtilityConfig+0x28>)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4618      	mov	r0, r3
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	08012d70 	.word	0x08012d70

080027f0 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d201      	bcs.n	8002806 <nunavutChooseMin+0x16>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	e000      	b.n	8002808 <nunavutChooseMin+0x18>
 8002806:	683b      	ldr	r3, [r7, #0]
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	00db      	lsls	r3, r3, #3
 8002824:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 8002826:	68b9      	ldr	r1, [r7, #8]
 8002828:	6978      	ldr	r0, [r7, #20]
 800282a:	f7ff ffe1 	bl	80027f0 <nunavutChooseMin>
 800282e:	4602      	mov	r2, r0
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	1a9b      	subs	r3, r3, r2
 8002834:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 8002836:	6939      	ldr	r1, [r7, #16]
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7ff ffd9 	bl	80027f0 <nunavutChooseMin>
 800283e:	4603      	mov	r3, r0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b092      	sub	sp, #72	@ 0x48
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
 8002854:	603b      	str	r3, [r7, #0]



    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 8002856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002858:	f003 0307 	and.w	r3, r3, #7
 800285c:	2b00      	cmp	r3, #0
 800285e:	d145      	bne.n	80028ec <nunavutCopyBits+0xa4>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	2b00      	cmp	r3, #0
 8002868:	d140      	bne.n	80028ec <nunavutCopyBits+0xa4>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	08db      	lsrs	r3, r3, #3
 800286e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 8002870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002872:	08db      	lsrs	r3, r3, #3
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	4413      	add	r3, r2
 8002878:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	08db      	lsrs	r3, r3, #3
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	4413      	add	r3, r2
 8002882:	637b      	str	r3, [r7, #52]	@ 0x34
        (void) memmove(pdst, psrc, length_bytes);
 8002884:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002886:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002888:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800288a:	f00c f9d6 	bl	800ec3a <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	b2db      	uxtb	r3, r3
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 800289a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 808a 	beq.w	80029b8 <nunavutCopyBits+0x170>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 80028a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80028a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028a8:	4413      	add	r3, r2
 80028aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 80028ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80028ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028b0:	4413      	add	r3, r2
 80028b2:	62bb      	str	r3, [r7, #40]	@ 0x28

            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 80028b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028b8:	2201      	movs	r2, #1
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	3b01      	subs	r3, #1
 80028c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 80028c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c8:	781a      	ldrb	r2, [r3, #0]
 80028ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028ce:	43db      	mvns	r3, r3
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	4013      	ands	r3, r2
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028d8:	7819      	ldrb	r1, [r3, #0]
 80028da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028de:	400b      	ands	r3, r1
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	4313      	orrs	r3, r2
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e8:	701a      	strb	r2, [r3, #0]
        }
    }
 80028ea:	e065      	b.n	80029b8 <nunavutCopyBits+0x170>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 80028f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028f6:	647b      	str	r3, [r7, #68]	@ 0x44
        size_t       dst_off  = dst_offset_bits;
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	643b      	str	r3, [r7, #64]	@ 0x40
        const size_t last_bit = src_off + length_bits;
 80028fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4413      	add	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]


        while (last_bit > src_off)
 8002904:	e053      	b.n	80029ae <nunavutCopyBits+0x166>
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 8002906:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002908:	b2db      	uxtb	r3, r3
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 8002910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f003 0307 	and.w	r3, r3, #7
 8002918:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 800291a:	7dfa      	ldrb	r2, [r7, #23]
 800291c:	7dbb      	ldrb	r3, [r7, #22]
 800291e:	429a      	cmp	r2, r3
 8002920:	d901      	bls.n	8002926 <nunavutCopyBits+0xde>
 8002922:	7dfb      	ldrb	r3, [r7, #23]
 8002924:	e000      	b.n	8002928 <nunavutCopyBits+0xe0>
 8002926:	7dbb      	ldrb	r3, [r7, #22]
 8002928:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 800292a:	7d7b      	ldrb	r3, [r7, #21]
 800292c:	f1c3 0008 	rsb	r0, r3, #8
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	4619      	mov	r1, r3
 8002938:	f7ff ff5a 	bl	80027f0 <nunavutChooseMin>
 800293c:	4603      	mov	r3, r0
 800293e:	753b      	strb	r3, [r7, #20]


            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 8002940:	7d3b      	ldrb	r3, [r7, #20]
 8002942:	2201      	movs	r2, #1
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	1e5a      	subs	r2, r3, #1
 800294a:	7dbb      	ldrb	r3, [r7, #22]
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	74fb      	strb	r3, [r7, #19]

            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 8002952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002954:	08db      	lsrs	r3, r3, #3
 8002956:	6a3a      	ldr	r2, [r7, #32]
 8002958:	4413      	add	r3, r2
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	461a      	mov	r2, r3
 800295e:	7dfb      	ldrb	r3, [r7, #23]
 8002960:	fa42 f303 	asr.w	r3, r2, r3
 8002964:	b2db      	uxtb	r3, r3
 8002966:	461a      	mov	r2, r3
 8002968:	7dbb      	ldrb	r3, [r7, #22]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 8002970:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002972:	08db      	lsrs	r3, r3, #3
 8002974:	69fa      	ldr	r2, [r7, #28]
 8002976:	4413      	add	r3, r2
 8002978:	781a      	ldrb	r2, [r3, #0]
 800297a:	7cfb      	ldrb	r3, [r7, #19]
 800297c:	43db      	mvns	r3, r3
 800297e:	b2db      	uxtb	r3, r3
 8002980:	4013      	ands	r3, r2
 8002982:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 8002984:	7cba      	ldrb	r2, [r7, #18]
 8002986:	7cfb      	ldrb	r3, [r7, #19]
 8002988:	4013      	ands	r3, r2
 800298a:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 800298c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800298e:	08db      	lsrs	r3, r3, #3
 8002990:	69fa      	ldr	r2, [r7, #28]
 8002992:	4413      	add	r3, r2
 8002994:	7c79      	ldrb	r1, [r7, #17]
 8002996:	7c3a      	ldrb	r2, [r7, #16]
 8002998:	430a      	orrs	r2, r1
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	701a      	strb	r2, [r3, #0]
            src_off += size;
 800299e:	7d3b      	ldrb	r3, [r7, #20]
 80029a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80029a2:	4413      	add	r3, r2
 80029a4:	647b      	str	r3, [r7, #68]	@ 0x44
            dst_off += size;
 80029a6:	7d3b      	ldrb	r3, [r7, #20]
 80029a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029aa:	4413      	add	r3, r2
 80029ac:	643b      	str	r3, [r7, #64]	@ 0x40
        while (last_bit > src_off)
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d8a7      	bhi.n	8002906 <nunavutCopyBits+0xbe>
        }

    }
}
 80029b6:	e000      	b.n	80029ba <nunavutCopyBits+0x172>
    }
 80029b8:	bf00      	nop
}
 80029ba:	bf00      	nop
 80029bc:	3748      	adds	r7, #72	@ 0x48
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b088      	sub	sp, #32
 80029c6:	af02      	add	r7, sp, #8
 80029c8:	60f8      	str	r0, [r7, #12]
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");

    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	00da      	lsls	r2, r3, #3
 80029d2:	f897 1028 	ldrb.w	r1, [r7, #40]	@ 0x28
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	440b      	add	r3, r1
 80029da:	429a      	cmp	r2, r3
 80029dc:	d202      	bcs.n	80029e4 <nunavutSetUxx+0x22>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80029de:	f06f 0302 	mvn.w	r3, #2
 80029e2:	e010      	b.n	8002a06 <nunavutSetUxx+0x44>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 80029e4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80029e8:	2140      	movs	r1, #64	@ 0x40
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff00 	bl	80027f0 <nunavutChooseMin>
 80029f0:	6178      	str	r0, [r7, #20]
    nunavutCopyBits(buf, off_bits, saturated_len_bits, (const uint8_t*) &value, 0U);
 80029f2:	2300      	movs	r3, #0
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	f107 0320 	add.w	r3, r7, #32
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	6879      	ldr	r1, [r7, #4]
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f7ff ff22 	bl	8002848 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <nunavutGetU32>:

static inline uint32_t nunavutGetU32(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b088      	sub	sp, #32
 8002a12:	af02      	add	r7, sp, #8
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 32U));
 8002a1c:	78fb      	ldrb	r3, [r7, #3]
 8002a1e:	2120      	movs	r1, #32
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff fee5 	bl	80027f0 <nunavutChooseMin>
 8002a26:	4603      	mov	r3, r0
 8002a28:	461a      	mov	r2, r3
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	68b8      	ldr	r0, [r7, #8]
 8002a2e:	f7ff fef1 	bl	8002814 <nunavutSaturateBufferFragmentBitLength>
 8002a32:	6178      	str	r0, [r7, #20]

    uint32_t val = 0U;
 8002a34:	2300      	movs	r3, #0
 8002a36:	613b      	str	r3, [r7, #16]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 8002a38:	f107 0010 	add.w	r0, r7, #16
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	2100      	movs	r1, #0
 8002a46:	f7ff feff 	bl	8002848 <nunavutCopyBits>
    return val;
 8002a4a:	693b      	ldr	r3, [r7, #16]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08c      	sub	sp, #48	@ 0x30
 8002a58:	af04      	add	r7, sp, #16
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d005      	beq.n	8002a72 <uavcan_node_Health_1_0_serialize_+0x1e>
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <uavcan_node_Health_1_0_serialize_+0x1e>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d102      	bne.n	8002a78 <uavcan_node_Health_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002a72:	f06f 0301 	mvn.w	r3, #1
 8002a76:	e048      	b.n	8002b0a <uavcan_node_Health_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	2b07      	cmp	r3, #7
 8002a84:	d802      	bhi.n	8002a8c <uavcan_node_Health_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002a86:	f06f 0302 	mvn.w	r3, #2
 8002a8a:	e03e      	b.n	8002b0a <uavcan_node_Health_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	61fb      	str	r3, [r7, #28]


    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 8002a96:	7efb      	ldrb	r3, [r7, #27]
 8002a98:	2b03      	cmp	r3, #3
 8002a9a:	d901      	bls.n	8002aa0 <uavcan_node_Health_1_0_serialize_+0x4c>
        {
            _sat0_ = 3U;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	08db      	lsrs	r3, r3, #3
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	7efa      	ldrb	r2, [r7, #27]
 8002aaa:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	3302      	adds	r3, #2
 8002ab0:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d021      	beq.n	8002b00 <uavcan_node_Health_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	f1c3 0308 	rsb	r3, r3, #8
 8002aca:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002acc:	7cfb      	ldrb	r3, [r7, #19]
 8002ace:	9302      	str	r3, [sp, #8]
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	e9cd 2300 	strd	r2, r3, [sp]
 8002adc:	69fa      	ldr	r2, [r7, #28]
 8002ade:	6979      	ldr	r1, [r7, #20]
 8002ae0:	68b8      	ldr	r0, [r7, #8]
 8002ae2:	f7ff ff6e 	bl	80029c2 <nunavutSetUxx>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 8002aea:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	da02      	bge.n	8002af8 <uavcan_node_Health_1_0_serialize_+0xa4>
        {
            return _err0_;
 8002af2:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002af6:	e008      	b.n	8002b0a <uavcan_node_Health_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 8002af8:	7cfb      	ldrb	r3, [r7, #19]
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	4413      	add	r3, r2
 8002afe:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	08da      	lsrs	r2, r3, #3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3720      	adds	r7, #32
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <uavcan_node_Health_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_deserialize_(
    uavcan_node_Health_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d009      	beq.n	8002b3a <uavcan_node_Health_1_0_deserialize_+0x26>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d006      	beq.n	8002b3a <uavcan_node_Health_1_0_deserialize_+0x26>
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d106      	bne.n	8002b40 <uavcan_node_Health_1_0_deserialize_+0x2c>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d002      	beq.n	8002b40 <uavcan_node_Health_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002b3a:	f06f 0301 	mvn.w	r3, #1
 8002b3e:	e030      	b.n	8002ba2 <uavcan_node_Health_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <uavcan_node_Health_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002b46:	4b19      	ldr	r3, [pc, #100]	@ (8002bac <uavcan_node_Health_1_0_deserialize_+0x98>)
 8002b48:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]



    // saturated uint2 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 2U) <= capacity_bits)
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	3302      	adds	r3, #2
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d30a      	bcc.n	8002b7a <uavcan_node_Health_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 3U;
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	08db      	lsrs	r3, r3, #3
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	b2da      	uxtb	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	701a      	strb	r2, [r3, #0]
 8002b78:	e002      	b.n	8002b80 <uavcan_node_Health_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 2U;
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	3302      	adds	r3, #2
 8002b84:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	3307      	adds	r3, #7
 8002b8a:	f023 0307 	bic.w	r3, r3, #7
 8002b8e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002b90:	69b9      	ldr	r1, [r7, #24]
 8002b92:	6978      	ldr	r0, [r7, #20]
 8002b94:	f7ff fe2c 	bl	80027f0 <nunavutChooseMin>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	08da      	lsrs	r2, r3, #3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3720      	adds	r7, #32
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	08012c98 	.word	0x08012c98

08002bb0 <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08c      	sub	sp, #48	@ 0x30
 8002bb4:	af04      	add	r7, sp, #16
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d005      	beq.n	8002bce <uavcan_node_Mode_1_0_serialize_+0x1e>
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <uavcan_node_Mode_1_0_serialize_+0x1e>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d102      	bne.n	8002bd4 <uavcan_node_Mode_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002bce:	f06f 0301 	mvn.w	r3, #1
 8002bd2:	e048      	b.n	8002c66 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	00db      	lsls	r3, r3, #3
 8002bde:	2b07      	cmp	r3, #7
 8002be0:	d802      	bhi.n	8002be8 <uavcan_node_Mode_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002be2:	f06f 0302 	mvn.w	r3, #2
 8002be6:	e03e      	b.n	8002c66 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61fb      	str	r3, [r7, #28]


    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 8002bf2:	7efb      	ldrb	r3, [r7, #27]
 8002bf4:	2b07      	cmp	r3, #7
 8002bf6:	d901      	bls.n	8002bfc <uavcan_node_Mode_1_0_serialize_+0x4c>
        {
            _sat0_ = 7U;
 8002bf8:	2307      	movs	r3, #7
 8002bfa:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	08db      	lsrs	r3, r3, #3
 8002c00:	68ba      	ldr	r2, [r7, #8]
 8002c02:	4413      	add	r3, r2
 8002c04:	7efa      	ldrb	r2, [r7, #27]
 8002c06:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	3303      	adds	r3, #3
 8002c0c:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d021      	beq.n	8002c5c <uavcan_node_Mode_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	f003 0307 	and.w	r3, r3, #7
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	f1c3 0308 	rsb	r3, r3, #8
 8002c26:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002c28:	7cfb      	ldrb	r3, [r7, #19]
 8002c2a:	9302      	str	r3, [sp, #8]
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	f04f 0300 	mov.w	r3, #0
 8002c34:	e9cd 2300 	strd	r2, r3, [sp]
 8002c38:	69fa      	ldr	r2, [r7, #28]
 8002c3a:	6979      	ldr	r1, [r7, #20]
 8002c3c:	68b8      	ldr	r0, [r7, #8]
 8002c3e:	f7ff fec0 	bl	80029c2 <nunavutSetUxx>
 8002c42:	4603      	mov	r3, r0
 8002c44:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 8002c46:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	da02      	bge.n	8002c54 <uavcan_node_Mode_1_0_serialize_+0xa4>
        {
            return _err0_;
 8002c4e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002c52:	e008      	b.n	8002c66 <uavcan_node_Mode_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 8002c54:	7cfb      	ldrb	r3, [r7, #19]
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	4413      	add	r3, r2
 8002c5a:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	08da      	lsrs	r2, r3, #3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3720      	adds	r7, #32
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <uavcan_node_Mode_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_deserialize_(
    uavcan_node_Mode_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b088      	sub	sp, #32
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d009      	beq.n	8002c96 <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d006      	beq.n	8002c96 <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d106      	bne.n	8002c9c <uavcan_node_Mode_1_0_deserialize_+0x2c>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d002      	beq.n	8002c9c <uavcan_node_Mode_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002c96:	f06f 0301 	mvn.w	r3, #1
 8002c9a:	e030      	b.n	8002cfe <uavcan_node_Mode_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <uavcan_node_Mode_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002ca2:	4b19      	ldr	r3, [pc, #100]	@ (8002d08 <uavcan_node_Mode_1_0_deserialize_+0x98>)
 8002ca4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	617b      	str	r3, [r7, #20]



    // saturated uint3 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 3U) <= capacity_bits)
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	3303      	adds	r3, #3
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d30a      	bcc.n	8002cd6 <uavcan_node_Mode_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 7U;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	08db      	lsrs	r3, r3, #3
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	701a      	strb	r2, [r3, #0]
 8002cd4:	e002      	b.n	8002cdc <uavcan_node_Mode_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 3U;
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	3303      	adds	r3, #3
 8002ce0:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	3307      	adds	r3, #7
 8002ce6:	f023 0307 	bic.w	r3, r3, #7
 8002cea:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002cec:	69b9      	ldr	r1, [r7, #24]
 8002cee:	6978      	ldr	r0, [r7, #20]
 8002cf0:	f7ff fd7e 	bl	80027f0 <nunavutChooseMin>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	08da      	lsrs	r2, r3, #3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3720      	adds	r7, #32
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	08012c98 	.word	0x08012c98

08002d0c <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08e      	sub	sp, #56	@ 0x38
 8002d10:	af04      	add	r7, sp, #16
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d005      	beq.n	8002d2a <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d102      	bne.n	8002d30 <uavcan_node_Heartbeat_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002d2a:	f06f 0301 	mvn.w	r3, #1
 8002d2e:	e0cf      	b.n	8002ed0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	2b37      	cmp	r3, #55	@ 0x37
 8002d3c:	d802      	bhi.n	8002d44 <uavcan_node_Heartbeat_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002d3e:	f06f 0302 	mvn.w	r3, #2
 8002d42:	e0c5      	b.n	8002ed0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->uptime, 4U);
 8002d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4a:	08db      	lsrs	r3, r3, #3
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	4413      	add	r3, r2
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	6812      	ldr	r2, [r2, #0]
 8002d54:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	3320      	adds	r3, #32
 8002d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d021      	beq.n	8002daa <uavcan_node_Heartbeat_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	f1c3 0308 	rsb	r3, r3, #8
 8002d74:	77fb      	strb	r3, [r7, #31]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002d76:	7ffb      	ldrb	r3, [r7, #31]
 8002d78:	9302      	str	r3, [sp, #8]
 8002d7a:	f04f 0200 	mov.w	r2, #0
 8002d7e:	f04f 0300 	mov.w	r3, #0
 8002d82:	e9cd 2300 	strd	r2, r3, [sp]
 8002d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d88:	6a39      	ldr	r1, [r7, #32]
 8002d8a:	68b8      	ldr	r0, [r7, #8]
 8002d8c:	f7ff fe19 	bl	80029c2 <nunavutSetUxx>
 8002d90:	4603      	mov	r3, r0
 8002d92:	77bb      	strb	r3, [r7, #30]
        if (_err0_ < 0)
 8002d94:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	da02      	bge.n	8002da2 <uavcan_node_Heartbeat_1_0_serialize_+0x96>
        {
            return _err0_;
 8002d9c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002da0:	e096      	b.n	8002ed0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad0_;
 8002da2:	7ffb      	ldrb	r3, [r7, #31]
 8002da4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002da6:	4413      	add	r3, r2
 8002da8:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 8002daa:	2301      	movs	r3, #1
 8002dac:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 8002db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db4:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	4413      	add	r3, r2
 8002dba:	f107 0214 	add.w	r2, r7, #20
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	f7ff fe48 	bl	8002a54 <uavcan_node_Health_1_0_serialize_>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8002dc8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	da02      	bge.n	8002dd6 <uavcan_node_Heartbeat_1_0_serialize_+0xca>
        {
            return _err1_;
 8002dd0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002dd4:	e07c      	b.n	8002ed0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ddc:	4413      	add	r3, r2
 8002dde:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d021      	beq.n	8002e2e <uavcan_node_Heartbeat_1_0_serialize_+0x122>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	f1c3 0308 	rsb	r3, r3, #8
 8002df8:	773b      	strb	r3, [r7, #28]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err2_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8002dfa:	7f3b      	ldrb	r3, [r7, #28]
 8002dfc:	9302      	str	r3, [sp, #8]
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	e9cd 2300 	strd	r2, r3, [sp]
 8002e0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e0c:	6a39      	ldr	r1, [r7, #32]
 8002e0e:	68b8      	ldr	r0, [r7, #8]
 8002e10:	f7ff fdd7 	bl	80029c2 <nunavutSetUxx>
 8002e14:	4603      	mov	r3, r0
 8002e16:	76fb      	strb	r3, [r7, #27]
        if (_err2_ < 0)
 8002e18:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	da02      	bge.n	8002e26 <uavcan_node_Heartbeat_1_0_serialize_+0x11a>
        {
            return _err2_;
 8002e20:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e24:	e054      	b.n	8002ed0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad1_;
 8002e26:	7f3b      	ldrb	r3, [r7, #28]
 8002e28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e2a:	4413      	add	r3, r2
 8002e2c:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8002e2e:	2301      	movs	r3, #1
 8002e30:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e38:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	f107 0210 	add.w	r2, r7, #16
 8002e42:	4619      	mov	r1, r3
 8002e44:	f7ff feb4 	bl	8002bb0 <uavcan_node_Mode_1_0_serialize_>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8002e4c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	da02      	bge.n	8002e5a <uavcan_node_Heartbeat_1_0_serialize_+0x14e>
        {
            return _err3_;
 8002e54:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002e58:	e03a      	b.n	8002ed0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e60:	4413      	add	r3, r2
 8002e62:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8002e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e66:	08db      	lsrs	r3, r3, #3
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	7992      	ldrb	r2, [r2, #6]
 8002e70:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	3308      	adds	r3, #8
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d021      	beq.n	8002ec6 <uavcan_node_Heartbeat_1_0_serialize_+0x1ba>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8002e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	f1c3 0308 	rsb	r3, r3, #8
 8002e90:	767b      	strb	r3, [r7, #25]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err4_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8002e92:	7e7b      	ldrb	r3, [r7, #25]
 8002e94:	9302      	str	r3, [sp, #8]
 8002e96:	f04f 0200 	mov.w	r2, #0
 8002e9a:	f04f 0300 	mov.w	r3, #0
 8002e9e:	e9cd 2300 	strd	r2, r3, [sp]
 8002ea2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ea4:	6a39      	ldr	r1, [r7, #32]
 8002ea6:	68b8      	ldr	r0, [r7, #8]
 8002ea8:	f7ff fd8b 	bl	80029c2 <nunavutSetUxx>
 8002eac:	4603      	mov	r3, r0
 8002eae:	763b      	strb	r3, [r7, #24]
        if (_err4_ < 0)
 8002eb0:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	da02      	bge.n	8002ebe <uavcan_node_Heartbeat_1_0_serialize_+0x1b2>
        {
            return _err4_;
 8002eb8:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002ebc:	e008      	b.n	8002ed0 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad2_;
 8002ebe:	7e7b      	ldrb	r3, [r7, #25]
 8002ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ec2:	4413      	add	r3, r2
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec8:	08da      	lsrs	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3728      	adds	r7, #40	@ 0x28
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <uavcan_node_Heartbeat_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_deserialize_(
    uavcan_node_Heartbeat_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08a      	sub	sp, #40	@ 0x28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d009      	beq.n	8002efe <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d006      	beq.n	8002efe <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d106      	bne.n	8002f04 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002efe:	f06f 0301 	mvn.w	r3, #1
 8002f02:	e089      	b.n	8003018 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <uavcan_node_Heartbeat_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002f0a:	4b45      	ldr	r3, [pc, #276]	@ (8003020 <uavcan_node_Heartbeat_1_0_deserialize_+0x148>)
 8002f0c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	627b      	str	r3, [r7, #36]	@ 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61fb      	str	r3, [r7, #28]



    // saturated uint32 uptime
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->uptime = nunavutGetU32(&buffer[0], capacity_bytes, offset_bits, 32);
 8002f1e:	2320      	movs	r3, #32
 8002f20:	69fa      	ldr	r2, [r7, #28]
 8002f22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f24:	68b8      	ldr	r0, [r7, #8]
 8002f26:	f7ff fd72 	bl	8002a0e <nunavutGetU32>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	601a      	str	r2, [r3, #0]
    offset_bits += 32U;
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	3320      	adds	r3, #32
 8002f34:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3307      	adds	r3, #7
 8002f3a:	f023 0307 	bic.w	r3, r3, #7
 8002f3e:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Health.1.0 health
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	08db      	lsrs	r3, r3, #3
 8002f44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fc52 	bl	80027f0 <nunavutChooseMin>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1d18      	adds	r0, r3, #4
            &out_obj->health, &buffer[offset_bits / 8U], &_size_bytes2_);
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	4413      	add	r3, r2
 8002f60:	f107 0214 	add.w	r2, r7, #20
 8002f64:	4619      	mov	r1, r3
 8002f66:	f7ff fdd5 	bl	8002b14 <uavcan_node_Health_1_0_deserialize_>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	76fb      	strb	r3, [r7, #27]
        if (_err5_ < 0)
 8002f6e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	da02      	bge.n	8002f7c <uavcan_node_Heartbeat_1_0_deserialize_+0xa4>
        {
            return _err5_;
 8002f76:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002f7a:	e04d      	b.n	8003018 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	4413      	add	r3, r2
 8002f84:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	3307      	adds	r3, #7
 8002f8a:	f023 0307 	bic.w	r3, r3, #7
 8002f8e:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Mode.1.0 mode
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	08db      	lsrs	r3, r3, #3
 8002f94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7ff fc2a 	bl	80027f0 <nunavutChooseMin>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa0:	1a9b      	subs	r3, r3, r2
 8002fa2:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	1d58      	adds	r0, r3, #5
            &out_obj->mode, &buffer[offset_bits / 8U], &_size_bytes3_);
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	4413      	add	r3, r2
 8002fb0:	f107 0210 	add.w	r2, r7, #16
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	f7ff fe5b 	bl	8002c70 <uavcan_node_Mode_1_0_deserialize_>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	76bb      	strb	r3, [r7, #26]
        if (_err6_ < 0)
 8002fbe:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	da02      	bge.n	8002fcc <uavcan_node_Heartbeat_1_0_deserialize_+0xf4>
        {
            return _err6_;
 8002fc6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002fca:	e025      	b.n	8003018 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	61fb      	str	r3, [r7, #28]



    // saturated uint8 vendor_specific_status_code
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 8U) <= capacity_bits)
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	3308      	adds	r3, #8
 8002fda:	6a3a      	ldr	r2, [r7, #32]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d307      	bcc.n	8002ff0 <uavcan_node_Heartbeat_1_0_deserialize_+0x118>
    {
        out_obj->vendor_specific_status_code = buffer[offset_bits / 8U] & 255U;
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	08db      	lsrs	r3, r3, #3
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	781a      	ldrb	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	719a      	strb	r2, [r3, #6]
 8002fee:	e002      	b.n	8002ff6 <uavcan_node_Heartbeat_1_0_deserialize_+0x11e>
    }
    else
    {
        out_obj->vendor_specific_status_code = 0U;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	719a      	strb	r2, [r3, #6]
    }
    offset_bits += 8U;
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	3308      	adds	r3, #8
 8002ffa:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	3307      	adds	r3, #7
 8003000:	f023 0307 	bic.w	r3, r3, #7
 8003004:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003006:	6a39      	ldr	r1, [r7, #32]
 8003008:	69f8      	ldr	r0, [r7, #28]
 800300a:	f7ff fbf1 	bl	80027f0 <nunavutChooseMin>
 800300e:	4603      	mov	r3, r0
 8003010:	08da      	lsrs	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3728      	adds	r7, #40	@ 0x28
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	08012c98 	.word	0x08012c98

08003024 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_(
    const uavcan_si_unit_angular_velocity_Vector3_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08c      	sub	sp, #48	@ 0x30
 8003028:	af04      	add	r7, sp, #16
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d005      	beq.n	8003042 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x1e>
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d002      	beq.n	8003042 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x1e>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d102      	bne.n	8003048 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003042:	f06f 0301 	mvn.w	r3, #1
 8003046:	e042      	b.n	80030ce <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 96UL)
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	2b5f      	cmp	r3, #95	@ 0x5f
 8003054:	d802      	bhi.n	800305c <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003056:	f06f 0302 	mvn.w	r3, #2
 800305a:	e038      	b.n	80030ce <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800305c:	2300      	movs	r3, #0
 800305e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 3UL * 32UL, &obj->radian_per_second[0], 0U);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	9200      	str	r2, [sp, #0]
 8003066:	2260      	movs	r2, #96	@ 0x60
 8003068:	69f9      	ldr	r1, [r7, #28]
 800306a:	68b8      	ldr	r0, [r7, #8]
 800306c:	f7ff fbec 	bl	8002848 <nunavutCopyBits>
        offset_bits += 3UL * 32UL;
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	3360      	adds	r3, #96	@ 0x60
 8003074:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	2b00      	cmp	r3, #0
 800307e:	d021      	beq.n	80030c4 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	f003 0307 	and.w	r3, r3, #7
 8003088:	b2db      	uxtb	r3, r3
 800308a:	f1c3 0308 	rsb	r3, r3, #8
 800308e:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003090:	7dfb      	ldrb	r3, [r7, #23]
 8003092:	9302      	str	r3, [sp, #8]
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	e9cd 2300 	strd	r2, r3, [sp]
 80030a0:	69fa      	ldr	r2, [r7, #28]
 80030a2:	69b9      	ldr	r1, [r7, #24]
 80030a4:	68b8      	ldr	r0, [r7, #8]
 80030a6:	f7ff fc8c 	bl	80029c2 <nunavutSetUxx>
 80030aa:	4603      	mov	r3, r0
 80030ac:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80030ae:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	da02      	bge.n	80030bc <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x98>
        {
            return _err0_;
 80030b6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80030ba:	e008      	b.n	80030ce <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 80030bc:	7dfb      	ldrb	r3, [r7, #23]
 80030be:	69fa      	ldr	r2, [r7, #28]
 80030c0:	4413      	add	r3, r2
 80030c2:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	08da      	lsrs	r2, r3, #3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3720      	adds	r7, #32
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <uavcan_si_unit_velocity_Vector3_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_velocity_Vector3_1_0_serialize_(
    const uavcan_si_unit_velocity_Vector3_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b08c      	sub	sp, #48	@ 0x30
 80030da:	af04      	add	r7, sp, #16
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d005      	beq.n	80030f4 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x1e>
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d002      	beq.n	80030f4 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x1e>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d102      	bne.n	80030fa <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80030f4:	f06f 0301 	mvn.w	r3, #1
 80030f8:	e042      	b.n	8003180 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 96UL)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	00db      	lsls	r3, r3, #3
 8003104:	2b5f      	cmp	r3, #95	@ 0x5f
 8003106:	d802      	bhi.n	800310e <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003108:	f06f 0302 	mvn.w	r3, #2
 800310c:	e038      	b.n	8003180 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800310e:	2300      	movs	r3, #0
 8003110:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 3UL * 32UL, &obj->meter_per_second[0], 0U);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	9200      	str	r2, [sp, #0]
 8003118:	2260      	movs	r2, #96	@ 0x60
 800311a:	69f9      	ldr	r1, [r7, #28]
 800311c:	68b8      	ldr	r0, [r7, #8]
 800311e:	f7ff fb93 	bl	8002848 <nunavutCopyBits>
        offset_bits += 3UL * 32UL;
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	3360      	adds	r3, #96	@ 0x60
 8003126:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	f003 0307 	and.w	r3, r3, #7
 800312e:	2b00      	cmp	r3, #0
 8003130:	d021      	beq.n	8003176 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	b2db      	uxtb	r3, r3
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	b2db      	uxtb	r3, r3
 800313c:	f1c3 0308 	rsb	r3, r3, #8
 8003140:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003142:	7dfb      	ldrb	r3, [r7, #23]
 8003144:	9302      	str	r3, [sp, #8]
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	e9cd 2300 	strd	r2, r3, [sp]
 8003152:	69fa      	ldr	r2, [r7, #28]
 8003154:	69b9      	ldr	r1, [r7, #24]
 8003156:	68b8      	ldr	r0, [r7, #8]
 8003158:	f7ff fc33 	bl	80029c2 <nunavutSetUxx>
 800315c:	4603      	mov	r3, r0
 800315e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003160:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003164:	2b00      	cmp	r3, #0
 8003166:	da02      	bge.n	800316e <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x98>
        {
            return _err0_;
 8003168:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800316c:	e008      	b.n	8003180 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 800316e:	7dfb      	ldrb	r3, [r7, #23]
 8003170:	69fa      	ldr	r2, [r7, #28]
 8003172:	4413      	add	r3, r2
 8003174:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	08da      	lsrs	r2, r3, #3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3720      	adds	r7, #32
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_Twist_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b08e      	sub	sp, #56	@ 0x38
 800318c:	af04      	add	r7, sp, #16
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x1e>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d002      	beq.n	80031a6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x1e>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d102      	bne.n	80031ac <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80031a6:	f06f 0301 	mvn.w	r3, #1
 80031aa:	e094      	b.n	80032d6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 192UL)
 80031b2:	6a3b      	ldr	r3, [r7, #32]
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	2bbf      	cmp	r3, #191	@ 0xbf
 80031b8:	d802      	bhi.n	80031c0 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80031ba:	f06f 0302 	mvn.w	r3, #2
 80031be:	e08a      	b.n	80032d6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.si.unit.velocity.Vector3.1.0 linear
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 12UL;  // Nested object (max) size, in bytes.
 80031c4:	230c      	movs	r3, #12
 80031c6:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_velocity_Vector3_1_0_serialize_(
 80031c8:	68f8      	ldr	r0, [r7, #12]
            &obj->linear, &buffer[offset_bits / 8U], &_size_bytes0_);
 80031ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031cc:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_velocity_Vector3_1_0_serialize_(
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	4413      	add	r3, r2
 80031d2:	f107 0214 	add.w	r2, r7, #20
 80031d6:	4619      	mov	r1, r3
 80031d8:	f7ff ff7d 	bl	80030d6 <uavcan_si_unit_velocity_Vector3_1_0_serialize_>
 80031dc:	4603      	mov	r3, r0
 80031de:	77fb      	strb	r3, [r7, #31]
        if (_err0_ < 0)
 80031e0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	da02      	bge.n	80031ee <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x66>
        {
            return _err0_;
 80031e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80031ec:	e073      	b.n	80032d6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 96ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031f4:	4413      	add	r3, r2
 80031f6:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d021      	beq.n	8003246 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0xbe>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003204:	b2db      	uxtb	r3, r3
 8003206:	f003 0307 	and.w	r3, r3, #7
 800320a:	b2db      	uxtb	r3, r3
 800320c:	f1c3 0308 	rsb	r3, r3, #8
 8003210:	77bb      	strb	r3, [r7, #30]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003212:	7fbb      	ldrb	r3, [r7, #30]
 8003214:	9302      	str	r3, [sp, #8]
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	e9cd 2300 	strd	r2, r3, [sp]
 8003222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003224:	6a39      	ldr	r1, [r7, #32]
 8003226:	68b8      	ldr	r0, [r7, #8]
 8003228:	f7ff fbcb 	bl	80029c2 <nunavutSetUxx>
 800322c:	4603      	mov	r3, r0
 800322e:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8003230:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003234:	2b00      	cmp	r3, #0
 8003236:	da02      	bge.n	800323e <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0xb6>
        {
            return _err1_;
 8003238:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800323c:	e04b      	b.n	80032d6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        offset_bits += _pad0_;
 800323e:	7fbb      	ldrb	r3, [r7, #30]
 8003240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003242:	4413      	add	r3, r2
 8003244:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.si.unit.angular_velocity.Vector3.1.0 angular
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 12UL;  // Nested object (max) size, in bytes.
 8003246:	230c      	movs	r3, #12
 8003248:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_(
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f103 000c 	add.w	r0, r3, #12
            &obj->angular, &buffer[offset_bits / 8U], &_size_bytes1_);
 8003250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003252:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_(
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	4413      	add	r3, r2
 8003258:	f107 0210 	add.w	r2, r7, #16
 800325c:	4619      	mov	r1, r3
 800325e:	f7ff fee1 	bl	8003024 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_>
 8003262:	4603      	mov	r3, r0
 8003264:	773b      	strb	r3, [r7, #28]
        if (_err2_ < 0)
 8003266:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800326a:	2b00      	cmp	r3, #0
 800326c:	da02      	bge.n	8003274 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0xec>
        {
            return _err2_;
 800326e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8003272:	e030      	b.n	80032d6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 96ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800327a:	4413      	add	r3, r2
 800327c:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	2b00      	cmp	r3, #0
 8003286:	d021      	beq.n	80032cc <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x144>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	b2db      	uxtb	r3, r3
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	b2db      	uxtb	r3, r3
 8003292:	f1c3 0308 	rsb	r3, r3, #8
 8003296:	76fb      	strb	r3, [r7, #27]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8003298:	7efb      	ldrb	r3, [r7, #27]
 800329a:	9302      	str	r3, [sp, #8]
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	f04f 0300 	mov.w	r3, #0
 80032a4:	e9cd 2300 	strd	r2, r3, [sp]
 80032a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032aa:	6a39      	ldr	r1, [r7, #32]
 80032ac:	68b8      	ldr	r0, [r7, #8]
 80032ae:	f7ff fb88 	bl	80029c2 <nunavutSetUxx>
 80032b2:	4603      	mov	r3, r0
 80032b4:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 80032b6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	da02      	bge.n	80032c4 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x13c>
        {
            return _err3_;
 80032be:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80032c2:	e008      	b.n	80032d6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        offset_bits += _pad1_;
 80032c4:	7efb      	ldrb	r3, [r7, #27]
 80032c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032c8:	4413      	add	r3, r2
 80032ca:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 192ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80032cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ce:	08da      	lsrs	r2, r3, #3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3728      	adds	r7, #40	@ 0x28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <uavcan_si_unit_length_WideVector3_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_length_WideVector3_1_0_serialize_(
    const uavcan_si_unit_length_WideVector3_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b08c      	sub	sp, #48	@ 0x30
 80032e2:	af04      	add	r7, sp, #16
 80032e4:	60f8      	str	r0, [r7, #12]
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d005      	beq.n	80032fc <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x1e>
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d002      	beq.n	80032fc <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x1e>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d102      	bne.n	8003302 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80032fc:	f06f 0301 	mvn.w	r3, #1
 8003300:	e042      	b.n	8003388 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 192UL)
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	2bbf      	cmp	r3, #191	@ 0xbf
 800330e:	d802      	bhi.n	8003316 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003310:	f06f 0302 	mvn.w	r3, #2
 8003314:	e038      	b.n	8003388 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003316:	2300      	movs	r3, #0
 8003318:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 3UL * 64UL, &obj->meter[0], 0U);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	9200      	str	r2, [sp, #0]
 8003320:	22c0      	movs	r2, #192	@ 0xc0
 8003322:	69f9      	ldr	r1, [r7, #28]
 8003324:	68b8      	ldr	r0, [r7, #8]
 8003326:	f7ff fa8f 	bl	8002848 <nunavutCopyBits>
        offset_bits += 3UL * 64UL;
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	33c0      	adds	r3, #192	@ 0xc0
 800332e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	2b00      	cmp	r3, #0
 8003338:	d021      	beq.n	800337e <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	b2db      	uxtb	r3, r3
 8003344:	f1c3 0308 	rsb	r3, r3, #8
 8003348:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800334a:	7dfb      	ldrb	r3, [r7, #23]
 800334c:	9302      	str	r3, [sp, #8]
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	e9cd 2300 	strd	r2, r3, [sp]
 800335a:	69fa      	ldr	r2, [r7, #28]
 800335c:	69b9      	ldr	r1, [r7, #24]
 800335e:	68b8      	ldr	r0, [r7, #8]
 8003360:	f7ff fb2f 	bl	80029c2 <nunavutSetUxx>
 8003364:	4603      	mov	r3, r0
 8003366:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003368:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800336c:	2b00      	cmp	r3, #0
 800336e:	da02      	bge.n	8003376 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x98>
        {
            return _err0_;
 8003370:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003374:	e008      	b.n	8003388 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 8003376:	7dfb      	ldrb	r3, [r7, #23]
 8003378:	69fa      	ldr	r2, [r7, #28]
 800337a:	4413      	add	r3, r2
 800337c:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 192ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	08da      	lsrs	r2, r3, #3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3720      	adds	r7, #32
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_Point_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08c      	sub	sp, #48	@ 0x30
 8003394:	af04      	add	r7, sp, #16
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d005      	beq.n	80033ae <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x1e>
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d002      	beq.n	80033ae <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x1e>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d102      	bne.n	80033b4 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80033ae:	f06f 0301 	mvn.w	r3, #1
 80033b2:	e051      	b.n	8003458 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 192UL)
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	2bbf      	cmp	r3, #191	@ 0xbf
 80033c0:	d802      	bhi.n	80033c8 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80033c2:	f06f 0302 	mvn.w	r3, #2
 80033c6:	e047      	b.n	8003458 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	61fb      	str	r3, [r7, #28]

    {   // uavcan.si.unit.length.WideVector3.1.0 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 24UL;  // Nested object (max) size, in bytes.
 80033cc:	2318      	movs	r3, #24
 80033ce:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_length_WideVector3_1_0_serialize_(
 80033d0:	68f8      	ldr	r0, [r7, #12]
            &obj->value, &buffer[offset_bits / 8U], &_size_bytes0_);
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_length_WideVector3_1_0_serialize_(
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	4413      	add	r3, r2
 80033da:	f107 0210 	add.w	r2, r7, #16
 80033de:	4619      	mov	r1, r3
 80033e0:	f7ff ff7d 	bl	80032de <uavcan_si_unit_length_WideVector3_1_0_serialize_>
 80033e4:	4603      	mov	r3, r0
 80033e6:	75fb      	strb	r3, [r7, #23]
        if (_err0_ < 0)
 80033e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	da02      	bge.n	80033f6 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x66>
        {
            return _err0_;
 80033f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033f4:	e030      	b.n	8003458 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 192ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	69fa      	ldr	r2, [r7, #28]
 80033fc:	4413      	add	r3, r2
 80033fe:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	2b00      	cmp	r3, #0
 8003408:	d021      	beq.n	800344e <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xbe>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	b2db      	uxtb	r3, r3
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	b2db      	uxtb	r3, r3
 8003414:	f1c3 0308 	rsb	r3, r3, #8
 8003418:	75bb      	strb	r3, [r7, #22]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800341a:	7dbb      	ldrb	r3, [r7, #22]
 800341c:	9302      	str	r3, [sp, #8]
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	f04f 0300 	mov.w	r3, #0
 8003426:	e9cd 2300 	strd	r2, r3, [sp]
 800342a:	69fa      	ldr	r2, [r7, #28]
 800342c:	69b9      	ldr	r1, [r7, #24]
 800342e:	68b8      	ldr	r0, [r7, #8]
 8003430:	f7ff fac7 	bl	80029c2 <nunavutSetUxx>
 8003434:	4603      	mov	r3, r0
 8003436:	757b      	strb	r3, [r7, #21]
        if (_err1_ < 0)
 8003438:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800343c:	2b00      	cmp	r3, #0
 800343e:	da02      	bge.n	8003446 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xb6>
        {
            return _err1_;
 8003440:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003444:	e008      	b.n	8003458 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
        }
        offset_bits += _pad0_;
 8003446:	7dbb      	ldrb	r3, [r7, #22]
 8003448:	69fa      	ldr	r2, [r7, #28]
 800344a:	4413      	add	r3, r2
 800344c:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 192ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	08da      	lsrs	r2, r3, #3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3720      	adds	r7, #32
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <uavcan_si_unit_angle_Quaternion_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Quaternion_1_0_serialize_(
    const uavcan_si_unit_angle_Quaternion_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b08c      	sub	sp, #48	@ 0x30
 8003464:	af04      	add	r7, sp, #16
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d005      	beq.n	800347e <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x1e>
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d002      	beq.n	800347e <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x1e>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d102      	bne.n	8003484 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800347e:	f06f 0301 	mvn.w	r3, #1
 8003482:	e042      	b.n	800350a <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 128UL)
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	00db      	lsls	r3, r3, #3
 800348e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003490:	d802      	bhi.n	8003498 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003492:	f06f 0302 	mvn.w	r3, #2
 8003496:	e038      	b.n	800350a <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 4UL * 32UL, &obj->wxyz[0], 0U);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	9200      	str	r2, [sp, #0]
 80034a2:	2280      	movs	r2, #128	@ 0x80
 80034a4:	69f9      	ldr	r1, [r7, #28]
 80034a6:	68b8      	ldr	r0, [r7, #8]
 80034a8:	f7ff f9ce 	bl	8002848 <nunavutCopyBits>
        offset_bits += 4UL * 32UL;
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	3380      	adds	r3, #128	@ 0x80
 80034b0:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d021      	beq.n	8003500 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	f1c3 0308 	rsb	r3, r3, #8
 80034ca:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80034cc:	7dfb      	ldrb	r3, [r7, #23]
 80034ce:	9302      	str	r3, [sp, #8]
 80034d0:	f04f 0200 	mov.w	r2, #0
 80034d4:	f04f 0300 	mov.w	r3, #0
 80034d8:	e9cd 2300 	strd	r2, r3, [sp]
 80034dc:	69fa      	ldr	r2, [r7, #28]
 80034de:	69b9      	ldr	r1, [r7, #24]
 80034e0:	68b8      	ldr	r0, [r7, #8]
 80034e2:	f7ff fa6e 	bl	80029c2 <nunavutSetUxx>
 80034e6:	4603      	mov	r3, r0
 80034e8:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80034ea:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	da02      	bge.n	80034f8 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x98>
        {
            return _err0_;
 80034f2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80034f6:	e008      	b.n	800350a <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 80034f8:	7dfb      	ldrb	r3, [r7, #23]
 80034fa:	69fa      	ldr	r2, [r7, #28]
 80034fc:	4413      	add	r3, r2
 80034fe:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 128ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	08da      	lsrs	r2, r3, #3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3720      	adds	r7, #32
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_Pose_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b08e      	sub	sp, #56	@ 0x38
 8003516:	af04      	add	r7, sp, #16
 8003518:	60f8      	str	r0, [r7, #12]
 800351a:	60b9      	str	r1, [r7, #8]
 800351c:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d005      	beq.n	8003530 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x1e>
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d002      	beq.n	8003530 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x1e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003530:	f06f 0301 	mvn.w	r3, #1
 8003534:	e095      	b.n	8003662 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 320UL)
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003544:	d202      	bcs.n	800354c <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003546:	f06f 0302 	mvn.w	r3, #2
 800354a:	e08a      	b.n	8003662 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // reg.udral.physics.kinematics.cartesian.Point.0.1 position
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 24UL;  // Nested object (max) size, in bytes.
 8003550:	2318      	movs	r3, #24
 8003552:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_(
 8003554:	68f8      	ldr	r0, [r7, #12]
            &obj->position, &buffer[offset_bits / 8U], &_size_bytes0_);
 8003556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003558:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_(
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	4413      	add	r3, r2
 800355e:	f107 0214 	add.w	r2, r7, #20
 8003562:	4619      	mov	r1, r3
 8003564:	f7ff ff14 	bl	8003390 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_>
 8003568:	4603      	mov	r3, r0
 800356a:	77fb      	strb	r3, [r7, #31]
        if (_err0_ < 0)
 800356c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003570:	2b00      	cmp	r3, #0
 8003572:	da02      	bge.n	800357a <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x68>
        {
            return _err0_;
 8003574:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003578:	e073      	b.n	8003662 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 192ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003580:	4413      	add	r3, r2
 8003582:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	2b00      	cmp	r3, #0
 800358c:	d021      	beq.n	80035d2 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0xc0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003590:	b2db      	uxtb	r3, r3
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	b2db      	uxtb	r3, r3
 8003598:	f1c3 0308 	rsb	r3, r3, #8
 800359c:	77bb      	strb	r3, [r7, #30]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800359e:	7fbb      	ldrb	r3, [r7, #30]
 80035a0:	9302      	str	r3, [sp, #8]
 80035a2:	f04f 0200 	mov.w	r2, #0
 80035a6:	f04f 0300 	mov.w	r3, #0
 80035aa:	e9cd 2300 	strd	r2, r3, [sp]
 80035ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b0:	6a39      	ldr	r1, [r7, #32]
 80035b2:	68b8      	ldr	r0, [r7, #8]
 80035b4:	f7ff fa05 	bl	80029c2 <nunavutSetUxx>
 80035b8:	4603      	mov	r3, r0
 80035ba:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 80035bc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	da02      	bge.n	80035ca <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0xb8>
        {
            return _err1_;
 80035c4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80035c8:	e04b      	b.n	8003662 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        offset_bits += _pad0_;
 80035ca:	7fbb      	ldrb	r3, [r7, #30]
 80035cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ce:	4413      	add	r3, r2
 80035d0:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.si.unit.angle.Quaternion.1.0 orientation
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 16UL;  // Nested object (max) size, in bytes.
 80035d2:	2310      	movs	r3, #16
 80035d4:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angle_Quaternion_1_0_serialize_(
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f103 0018 	add.w	r0, r3, #24
            &obj->orientation, &buffer[offset_bits / 8U], &_size_bytes1_);
 80035dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035de:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angle_Quaternion_1_0_serialize_(
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	4413      	add	r3, r2
 80035e4:	f107 0210 	add.w	r2, r7, #16
 80035e8:	4619      	mov	r1, r3
 80035ea:	f7ff ff39 	bl	8003460 <uavcan_si_unit_angle_Quaternion_1_0_serialize_>
 80035ee:	4603      	mov	r3, r0
 80035f0:	773b      	strb	r3, [r7, #28]
        if (_err2_ < 0)
 80035f2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	da02      	bge.n	8003600 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0xee>
        {
            return _err2_;
 80035fa:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80035fe:	e030      	b.n	8003662 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 128ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003606:	4413      	add	r3, r2
 8003608:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	2b00      	cmp	r3, #0
 8003612:	d021      	beq.n	8003658 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x146>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8003614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003616:	b2db      	uxtb	r3, r3
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	b2db      	uxtb	r3, r3
 800361e:	f1c3 0308 	rsb	r3, r3, #8
 8003622:	76fb      	strb	r3, [r7, #27]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8003624:	7efb      	ldrb	r3, [r7, #27]
 8003626:	9302      	str	r3, [sp, #8]
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	e9cd 2300 	strd	r2, r3, [sp]
 8003634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003636:	6a39      	ldr	r1, [r7, #32]
 8003638:	68b8      	ldr	r0, [r7, #8]
 800363a:	f7ff f9c2 	bl	80029c2 <nunavutSetUxx>
 800363e:	4603      	mov	r3, r0
 8003640:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8003642:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003646:	2b00      	cmp	r3, #0
 8003648:	da02      	bge.n	8003650 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x13e>
        {
            return _err3_;
 800364a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800364e:	e008      	b.n	8003662 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        offset_bits += _pad1_;
 8003650:	7efb      	ldrb	r3, [r7, #27]
 8003652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003654:	4413      	add	r3, r2
 8003656:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 320ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365a:	08da      	lsrs	r2, r3, #3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3728      	adds	r7, #40	@ 0x28
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_State_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_State_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b08e      	sub	sp, #56	@ 0x38
 800366e:	af04      	add	r7, sp, #16
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	60b9      	str	r1, [r7, #8]
 8003674:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x1e>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x1e>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d102      	bne.n	800368e <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003688:	f06f 0301 	mvn.w	r3, #1
 800368c:	e095      	b.n	80037ba <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 512UL)
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800369c:	d202      	bcs.n	80036a4 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800369e:	f06f 0302 	mvn.w	r3, #2
 80036a2:	e08a      	b.n	80037ba <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // reg.udral.physics.kinematics.cartesian.Pose.0.1 pose
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 320ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 40UL;  // Nested object (max) size, in bytes.
 80036a8:	2328      	movs	r3, #40	@ 0x28
 80036aa:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_(
 80036ac:	68f8      	ldr	r0, [r7, #12]
            &obj->pose, &buffer[offset_bits / 8U], &_size_bytes0_);
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_(
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	4413      	add	r3, r2
 80036b6:	f107 0214 	add.w	r2, r7, #20
 80036ba:	4619      	mov	r1, r3
 80036bc:	f7ff ff29 	bl	8003512 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_>
 80036c0:	4603      	mov	r3, r0
 80036c2:	77fb      	strb	r3, [r7, #31]
        if (_err0_ < 0)
 80036c4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	da02      	bge.n	80036d2 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x68>
        {
            return _err0_;
 80036cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80036d0:	e073      	b.n	80037ba <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 320ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036d8:	4413      	add	r3, r2
 80036da:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80036dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d021      	beq.n	800372a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0xc0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80036e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	f1c3 0308 	rsb	r3, r3, #8
 80036f4:	77bb      	strb	r3, [r7, #30]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80036f6:	7fbb      	ldrb	r3, [r7, #30]
 80036f8:	9302      	str	r3, [sp, #8]
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	f04f 0300 	mov.w	r3, #0
 8003702:	e9cd 2300 	strd	r2, r3, [sp]
 8003706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003708:	6a39      	ldr	r1, [r7, #32]
 800370a:	68b8      	ldr	r0, [r7, #8]
 800370c:	f7ff f959 	bl	80029c2 <nunavutSetUxx>
 8003710:	4603      	mov	r3, r0
 8003712:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8003714:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003718:	2b00      	cmp	r3, #0
 800371a:	da02      	bge.n	8003722 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0xb8>
        {
            return _err1_;
 800371c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003720:	e04b      	b.n	80037ba <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        offset_bits += _pad0_;
 8003722:	7fbb      	ldrb	r3, [r7, #30]
 8003724:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003726:	4413      	add	r3, r2
 8003728:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // reg.udral.physics.kinematics.cartesian.Twist.0.1 twist
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 24UL;  // Nested object (max) size, in bytes.
 800372a:	2318      	movs	r3, #24
 800372c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_(
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f103 0028 	add.w	r0, r3, #40	@ 0x28
            &obj->twist, &buffer[offset_bits / 8U], &_size_bytes1_);
 8003734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003736:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_(
 8003738:	68ba      	ldr	r2, [r7, #8]
 800373a:	4413      	add	r3, r2
 800373c:	f107 0210 	add.w	r2, r7, #16
 8003740:	4619      	mov	r1, r3
 8003742:	f7ff fd21 	bl	8003188 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_>
 8003746:	4603      	mov	r3, r0
 8003748:	773b      	strb	r3, [r7, #28]
        if (_err2_ < 0)
 800374a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800374e:	2b00      	cmp	r3, #0
 8003750:	da02      	bge.n	8003758 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0xee>
        {
            return _err2_;
 8003752:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8003756:	e030      	b.n	80037ba <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 192ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	00db      	lsls	r3, r3, #3
 800375c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800375e:	4413      	add	r3, r2
 8003760:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	2b00      	cmp	r3, #0
 800376a:	d021      	beq.n	80037b0 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x146>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 800376c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376e:	b2db      	uxtb	r3, r3
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	b2db      	uxtb	r3, r3
 8003776:	f1c3 0308 	rsb	r3, r3, #8
 800377a:	76fb      	strb	r3, [r7, #27]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 800377c:	7efb      	ldrb	r3, [r7, #27]
 800377e:	9302      	str	r3, [sp, #8]
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	f04f 0300 	mov.w	r3, #0
 8003788:	e9cd 2300 	strd	r2, r3, [sp]
 800378c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800378e:	6a39      	ldr	r1, [r7, #32]
 8003790:	68b8      	ldr	r0, [r7, #8]
 8003792:	f7ff f916 	bl	80029c2 <nunavutSetUxx>
 8003796:	4603      	mov	r3, r0
 8003798:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 800379a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	da02      	bge.n	80037a8 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x13e>
        {
            return _err3_;
 80037a2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80037a6:	e008      	b.n	80037ba <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        offset_bits += _pad1_;
 80037a8:	7efb      	ldrb	r3, [r7, #27]
 80037aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ac:	4413      	add	r3, r2
 80037ae:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 512ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80037b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b2:	08da      	lsrs	r2, r3, #3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3728      	adds	r7, #40	@ 0x28
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
	  __r._M_ptr = nullptr;
	}

      __shared_ptr(const __shared_ptr&) noexcept = default;
      __shared_ptr& operator=(const __shared_ptr&) noexcept = default;
      ~__shared_ptr() = default;
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b082      	sub	sp, #8
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	3304      	adds	r3, #4
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fad6 	bl	8003d80 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      constexpr __shared_count() noexcept : _M_pi(0)
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
      { }
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4618      	mov	r0, r3
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <error_handler>:


std::byte buffer[sizeof(CyphalInterface) + sizeof(G4CAN) + sizeof(SystemAllocator)];
std::shared_ptr<CyphalInterface> interface;

void error_handler() { Error_Handler(); }
 80037fa:	b580      	push	{r7, lr}
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	f7fe fe73 	bl	80024e8 <Error_Handler>
 8003802:	bf00      	nop
 8003804:	bd80      	pop	{r7, pc}

08003806 <micros_64>:
uint64_t micros_64() { return HAL_GetTick() * 1000; }
 8003806:	b5b0      	push	{r4, r5, r7, lr}
 8003808:	af00      	add	r7, sp, #0
 800380a:	f002 f937 	bl	8005a7c <HAL_GetTick>
 800380e:	4603      	mov	r3, r0
 8003810:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003814:	fb02 f303 	mul.w	r3, r2, r3
 8003818:	2200      	movs	r2, #0
 800381a:	461c      	mov	r4, r3
 800381c:	4615      	mov	r5, r2
 800381e:	4622      	mov	r2, r4
 8003820:	462b      	mov	r3, r5
 8003822:	4610      	mov	r0, r2
 8003824:	4619      	mov	r1, r3
 8003826:	bdb0      	pop	{r4, r5, r7, pc}

08003828 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>:
      __shared_ptr(const __shared_ptr&) noexcept = default;
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	1d1a      	adds	r2, r3, #4
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	3304      	adds	r3, #4
 8003842:	4619      	mov	r1, r3
 8003844:	4610      	mov	r0, r2
 8003846:	f000 fb0d 	bl	8003e64 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4618      	mov	r0, r3
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>:
       *  @brief  Construct an empty %shared_ptr.
       *  @post   use_count()==0 && get()==0
       */
      constexpr shared_ptr() noexcept : __shared_ptr<_Tp>() { }

      shared_ptr(const shared_ptr&) noexcept = default; ///< Copy constructor
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	4611      	mov	r1, r2
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff ffdf 	bl	8003828 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4618      	mov	r0, r3
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>:
    class shared_ptr : public __shared_ptr<_Tp>
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff ff9f 	bl	80037c2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4618      	mov	r0, r3
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
UtilityConfig utilities(micros_64, error_handler);

class HBeatReader: public AbstractSubscription<HBeat> {
public:
    HBeatReader(InterfacePtr interface): AbstractSubscription<HBeat>(interface,
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
        uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_
    ) {};
 800389a:	687c      	ldr	r4, [r7, #4]
 800389c:	f107 0308 	add.w	r3, r7, #8
 80038a0:	6839      	ldr	r1, [r7, #0]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff ffd6 	bl	8003854 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80038a8:	f107 0308 	add.w	r3, r7, #8
 80038ac:	f641 5255 	movw	r2, #7509	@ 0x1d55
 80038b0:	4619      	mov	r1, r3
 80038b2:	4620      	mov	r0, r4
 80038b4:	f000 faed 	bl	8003e92 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>
 80038b8:	f107 0308 	add.w	r3, r7, #8
 80038bc:	4618      	mov	r0, r3
 80038be:	f7ff ffd9 	bl	8003874 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80038c2:	4a04      	ldr	r2, [pc, #16]	@ (80038d4 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4618      	mov	r0, r3
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd90      	pop	{r4, r7, pc}
 80038d2:	bf00      	nop
 80038d4:	08012cc0 	.word	0x08012cc0

080038d8 <_ZN11HBeatReader7handlerERK25uavcan_node_Heartbeat_1_0P16CanardRxTransfer>:
    void handler(const uavcan_node_Heartbeat_1_0& hbeat, CanardRxTransfer* transfer) override {
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
    	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80038e4:	2120      	movs	r1, #32
 80038e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038ea:	f003 fb93 	bl	8007014 <HAL_GPIO_TogglePin>
    	HAL_IWDG_Refresh(&hiwdg);
 80038ee:	4803      	ldr	r0, [pc, #12]	@ (80038fc <_ZN11HBeatReader7handlerERK25uavcan_node_Heartbeat_1_0P16CanardRxTransfer+0x24>)
 80038f0:	f005 f802 	bl	80088f8 <HAL_IWDG_Refresh>
    }
 80038f4:	bf00      	nop
 80038f6:	3710      	adds	r7, #16
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	200003b8 	.word	0x200003b8

08003900 <send_IMU>:
};



void send_IMU(float* qw, float* qx, float* qy, float* qz, float* ax, float* ay, float* az, float* gx, float* gy, float* gz)
{
 8003900:	b5b0      	push	{r4, r5, r7, lr}
 8003902:	b0aa      	sub	sp, #168	@ 0xa8
 8003904:	af06      	add	r7, sp, #24
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
	static uint8_t state_buffer[State::buffer_size];
	static CanardTransferID int_transfer_id = 0;

	reg_udral_physics_kinematics_cartesian_Pose_0_1 imu_pose;
	imu_pose.orientation = {*qw, *qx, *qy, *qz};
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6818      	ldr	r0, [r3, #0]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	6819      	ldr	r1, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
 8003922:	f8c7 1084 	str.w	r1, [r7, #132]	@ 0x84
 8003926:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800392a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

	reg_udral_physics_kinematics_cartesian_Twist_0_1 imu_twist;
	imu_twist.angular = {*ax, *ay, *az};
 800392e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003932:	6819      	ldr	r1, [r3, #0]
 8003934:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8003942:	663a      	str	r2, [r7, #96]	@ 0x60
 8003944:	667b      	str	r3, [r7, #100]	@ 0x64
	imu_twist.linear = {*gx, *gy, *gz};
 8003946:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800394a:	6819      	ldr	r1, [r3, #0]
 800394c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6539      	str	r1, [r7, #80]	@ 0x50
 800395a:	657a      	str	r2, [r7, #84]	@ 0x54
 800395c:	65bb      	str	r3, [r7, #88]	@ 0x58

	reg_udral_physics_kinematics_cartesian_State_0_1 state_msg =
	{
			.pose = imu_pose,
			.twist = imu_twist
	};
 800395e:	f107 0410 	add.w	r4, r7, #16
 8003962:	f107 0568 	add.w	r5, r7, #104	@ 0x68
 8003966:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003968:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800396a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800396c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800396e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003972:	e884 0003 	stmia.w	r4, {r0, r1}
 8003976:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800397a:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800397e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003980:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003982:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003986:	e884 0003 	stmia.w	r4, {r0, r1}
    interface->send_msg<State>(
 800398a:	480b      	ldr	r0, [pc, #44]	@ (80039b8 <send_IMU+0xb8>)
 800398c:	f000 fab0 	bl	8003ef0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8003990:	f107 0110 	add.w	r1, r7, #16
 8003994:	2304      	movs	r3, #4
 8003996:	9304      	str	r3, [sp, #16]
 8003998:	4a08      	ldr	r2, [pc, #32]	@ (80039bc <send_IMU+0xbc>)
 800399a:	f04f 0300 	mov.w	r3, #0
 800399e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039a2:	4b07      	ldr	r3, [pc, #28]	@ (80039c0 <send_IMU+0xc0>)
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	f240 5339 	movw	r3, #1337	@ 0x539
 80039aa:	4a06      	ldr	r2, [pc, #24]	@ (80039c4 <send_IMU+0xc4>)
 80039ac:	f000 faac 	bl	8003f08 <_ZNK15CyphalInterface8send_msgI5StateEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&state_msg,
		state_buffer,
		AGENT_IMU_PORT,
		&int_transfer_id
	);
}
 80039b0:	bf00      	nop
 80039b2:	3790      	adds	r7, #144	@ 0x90
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bdb0      	pop	{r4, r5, r7, pc}
 80039b8:	20000420 	.word	0x20000420
 80039bc:	000f4240 	.word	0x000f4240
 80039c0:	2000048c 	.word	0x2000048c
 80039c4:	2000044c 	.word	0x2000044c

080039c8 <heartbeat>:

void heartbeat() {
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b088      	sub	sp, #32
 80039cc:	af06      	add	r7, sp, #24
	static uint8_t hbeat_buffer[HBeat::buffer_size];
	static CanardTransferID hbeat_transfer_id = 0;
	static uint32_t uptime = 0;
    uavcan_node_Heartbeat_1_0 heartbeat_msg = {
 80039ce:	463b      	mov	r3, r7
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	605a      	str	r2, [r3, #4]
        .uptime = uptime,
        .health = {uavcan_node_Health_1_0_NOMINAL},
        .mode = {uavcan_node_Mode_1_0_OPERATIONAL}
    };
 80039d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a14 <heartbeat+0x4c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	603b      	str	r3, [r7, #0]
    interface->send_msg<HBeat>(
 80039dc:	480e      	ldr	r0, [pc, #56]	@ (8003a18 <heartbeat+0x50>)
 80039de:	f000 fa87 	bl	8003ef0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80039e2:	4639      	mov	r1, r7
 80039e4:	2304      	movs	r3, #4
 80039e6:	9304      	str	r3, [sp, #16]
 80039e8:	4a0c      	ldr	r2, [pc, #48]	@ (8003a1c <heartbeat+0x54>)
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <heartbeat+0x58>)
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	f641 5355 	movw	r3, #7509	@ 0x1d55
 80039fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003a24 <heartbeat+0x5c>)
 80039fc:	f000 faa3 	bl	8003f46 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&heartbeat_msg,
		hbeat_buffer,
		uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
		&hbeat_transfer_id
	);
    uptime += 1;
 8003a00:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <heartbeat+0x4c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	3301      	adds	r3, #1
 8003a06:	4a03      	ldr	r2, [pc, #12]	@ (8003a14 <heartbeat+0x4c>)
 8003a08:	6013      	str	r3, [r2, #0]

}
 8003a0a:	bf00      	nop
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000498 	.word	0x20000498
 8003a18:	20000420 	.word	0x20000420
 8003a1c:	000f4240 	.word	0x000f4240
 8003a20:	20000497 	.word	0x20000497
 8003a24:	20000490 	.word	0x20000490

08003a28 <setup_cyphal>:

void setup_cyphal(FDCAN_HandleTypeDef* handler) {
 8003a28:	b590      	push	{r4, r7, lr}
 8003a2a:	b089      	sub	sp, #36	@ 0x24
 8003a2c:	af02      	add	r7, sp, #8
 8003a2e:	6078      	str	r0, [r7, #4]
	interface = std::shared_ptr<CyphalInterface>(
 8003a30:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa0 <setup_cyphal+0x78>)
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	2107      	movs	r1, #7
 8003a3c:	4819      	ldr	r0, [pc, #100]	@ (8003aa4 <setup_cyphal+0x7c>)
 8003a3e:	f000 faa1 	bl	8003f84 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>
 8003a42:	4602      	mov	r2, r0
 8003a44:	f107 0308 	add.w	r3, r7, #8
 8003a48:	4611      	mov	r1, r2
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 fac3 	bl	8003fd6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>
		CyphalInterface::create_bss<G4CAN, SystemAllocator>(buffer, JOINT_N, handler, 400, utilities)
	);
 8003a50:	f107 0308 	add.w	r3, r7, #8
 8003a54:	4619      	mov	r1, r3
 8003a56:	4814      	ldr	r0, [pc, #80]	@ (8003aa8 <setup_cyphal+0x80>)
 8003a58:	f000 facc 	bl	8003ff4 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>
	interface = std::shared_ptr<CyphalInterface>(
 8003a5c:	f107 0308 	add.w	r3, r7, #8
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff ff07 	bl	8003874 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	h_reader = new HBeatReader(interface);
 8003a66:	f44f 700e 	mov.w	r0, #568	@ 0x238
 8003a6a:	f00a f82e 	bl	800daca <_Znwj>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	461c      	mov	r4, r3
 8003a72:	f107 0310 	add.w	r3, r7, #16
 8003a76:	490c      	ldr	r1, [pc, #48]	@ (8003aa8 <setup_cyphal+0x80>)
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff feeb 	bl	8003854 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8003a7e:	f107 0310 	add.w	r3, r7, #16
 8003a82:	4619      	mov	r1, r3
 8003a84:	4620      	mov	r0, r4
 8003a86:	f7ff ff03 	bl	8003890 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 8003a8a:	4b08      	ldr	r3, [pc, #32]	@ (8003aac <setup_cyphal+0x84>)
 8003a8c:	601c      	str	r4, [r3, #0]
 8003a8e:	f107 0310 	add.w	r3, r7, #16
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7ff feee 	bl	8003874 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 8003a98:	bf00      	nop
 8003a9a:	371c      	adds	r7, #28
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd90      	pop	{r4, r7, pc}
 8003aa0:	20000428 	.word	0x20000428
 8003aa4:	200003c8 	.word	0x200003c8
 8003aa8:	20000420 	.word	0x20000420
 8003aac:	20000448 	.word	0x20000448

08003ab0 <cyphal_loop>:

void cyphal_loop() {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
    interface->loop();
 8003ab4:	4804      	ldr	r0, [pc, #16]	@ (8003ac8 <cyphal_loop+0x18>)
 8003ab6:	f000 fa1b 	bl	8003ef0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8003aba:	4603      	mov	r3, r0
 8003abc:	4618      	mov	r0, r3
 8003abe:	f007 fa43 	bl	800af48 <_ZN15CyphalInterface4loopEv>
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20000420 	.word	0x20000420

08003acc <cyphal_can_starter>:

void cyphal_can_starter(FDCAN_HandleTypeDef* hfdcan)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b08a      	sub	sp, #40	@ 0x28
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	6078      	str	r0, [r7, #4]

	CanardFilter cyphal_filter_for_node_id = canardMakeFilterForServices(JOINT_N);
 8003ad4:	f107 0318 	add.w	r3, r7, #24
 8003ad8:	2107      	movs	r1, #7
 8003ada:	4618      	mov	r0, r3
 8003adc:	f009 ffa6 	bl	800da2c <canardMakeFilterForServices>
	CanardFilter cyphal_filter_for_HB = canardMakeFilterForSubject(uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_);
 8003ae0:	f107 0310 	add.w	r3, r7, #16
 8003ae4:	f641 5155 	movw	r1, #7509	@ 0x1d55
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f009 ff7f 	bl	800d9ec <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_consolidated = canardConsolidateFilters(&cyphal_filter_for_node_id, &cyphal_filter_for_HB);
 8003aee:	f107 0308 	add.w	r3, r7, #8
 8003af2:	f107 0210 	add.w	r2, r7, #16
 8003af6:	f107 0118 	add.w	r1, r7, #24
 8003afa:	4618      	mov	r0, r3
 8003afc:	f009 ffb8 	bl	800da70 <canardConsolidateFilters>

	static FDCAN_FilterTypeDef consFilterConfig;

	consFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8003b00:	4b32      	ldr	r3, [pc, #200]	@ (8003bcc <cyphal_can_starter+0x100>)
 8003b02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b06:	601a      	str	r2, [r3, #0]
	consFilterConfig.FilterIndex = 0;
 8003b08:	4b30      	ldr	r3, [pc, #192]	@ (8003bcc <cyphal_can_starter+0x100>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	605a      	str	r2, [r3, #4]
	consFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8003b0e:	4b2f      	ldr	r3, [pc, #188]	@ (8003bcc <cyphal_can_starter+0x100>)
 8003b10:	2202      	movs	r2, #2
 8003b12:	609a      	str	r2, [r3, #8]
	consFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8003b14:	4b2d      	ldr	r3, [pc, #180]	@ (8003bcc <cyphal_can_starter+0x100>)
 8003b16:	2201      	movs	r2, #1
 8003b18:	60da      	str	r2, [r3, #12]
	consFilterConfig.FilterID1 =  cyphal_filter_consolidated.extended_can_id;
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	4a2b      	ldr	r2, [pc, #172]	@ (8003bcc <cyphal_can_starter+0x100>)
 8003b1e:	6113      	str	r3, [r2, #16]
	consFilterConfig.FilterID2 =  cyphal_filter_consolidated.extended_mask;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4a2a      	ldr	r2, [pc, #168]	@ (8003bcc <cyphal_can_starter+0x100>)
 8003b24:	6153      	str	r3, [r2, #20]

	if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8003b26:	2300      	movs	r3, #0
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	2102      	movs	r1, #2
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f002 fd1d 	bl	8006570 <HAL_FDCAN_ConfigGlobalFilter>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	bf14      	ite	ne
 8003b3c:	2301      	movne	r3, #1
 8003b3e:	2300      	moveq	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <cyphal_can_starter+0x7e>
	{
	  Error_Handler();
 8003b46:	f7fe fccf 	bl	80024e8 <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &consFilterConfig) != HAL_OK) {
 8003b4a:	4920      	ldr	r1, [pc, #128]	@ (8003bcc <cyphal_can_starter+0x100>)
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f002 fcb5 	bl	80064bc <HAL_FDCAN_ConfigFilter>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	bf14      	ite	ne
 8003b58:	2301      	movne	r3, #1
 8003b5a:	2300      	moveq	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <cyphal_can_starter+0x9a>
	  Error_Handler();
 8003b62:	f7fe fcc1 	bl	80024e8 <Error_Handler>
	}

	if (HAL_FDCAN_ConfigTxDelayCompensation(hfdcan, 5, 0) != HAL_OK) {
 8003b66:	2200      	movs	r2, #0
 8003b68:	2105      	movs	r1, #5
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f002 fd31 	bl	80065d2 <HAL_FDCAN_ConfigTxDelayCompensation>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	bf14      	ite	ne
 8003b76:	2301      	movne	r3, #1
 8003b78:	2300      	moveq	r3, #0
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <cyphal_can_starter+0xb8>
	  Error_Handler();
 8003b80:	f7fe fcb2 	bl	80024e8 <Error_Handler>
	}
	if (HAL_FDCAN_EnableTxDelayCompensation(hfdcan) != HAL_OK) {
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f002 fd46 	bl	8006616 <HAL_FDCAN_EnableTxDelayCompensation>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	bf14      	ite	ne
 8003b90:	2301      	movne	r3, #1
 8003b92:	2300      	moveq	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <cyphal_can_starter+0xd2>
	  Error_Handler();
 8003b9a:	f7fe fca5 	bl	80024e8 <Error_Handler>
	}
	if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f002 fece 	bl	8006944 <HAL_FDCAN_ActivateNotification>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	bf14      	ite	ne
 8003bae:	2301      	movne	r3, #1
 8003bb0:	2300      	moveq	r3, #0
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <cyphal_can_starter+0xf0>
	{
	  Error_Handler();
 8003bb8:	f7fe fc96 	bl	80024e8 <Error_Handler>
	}

	HAL_FDCAN_Start(hfdcan);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f002 fd4b 	bl	8006658 <HAL_FDCAN_Start>
}
 8003bc2:	bf00      	nop
 8003bc4:	3720      	adds	r7, #32
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	2000049c 	.word	0x2000049c

08003bd0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
      { delete this; }
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d005      	beq.n	8003bea <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x1a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	3304      	adds	r3, #4
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	4798      	blx	r3
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	2300      	movs	r3, #0
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	6053      	str	r3, [r2, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	609a      	str	r2, [r3, #8]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <_ZNSt8functionIFyvEEC1ERKS1_>:
       *  @post `bool(*this) == bool(__x)`
       *
       *  The newly-created %function contains a copy of the target of
       *  `__x` (if it has one).
       */
      function(const function& __x)
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	461a      	mov	r2, r3
 8003c26:	2300      	movs	r3, #0
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	6053      	str	r3, [r2, #4]
 8003c2c:	6093      	str	r3, [r2, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff ffde 	bl	8003bf2 <_ZNSt14_Function_baseC1Ev>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	60da      	str	r2, [r3, #12]
      {
	if (static_cast<bool>(__x))
 8003c3c:	6838      	ldr	r0, [r7, #0]
 8003c3e:	f000 fa0d 	bl	800405c <_ZNKSt8functionIFyvEEcvbEv>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00d      	beq.n	8003c64 <_ZNSt8functionIFyvEEC1ERKS1_+0x4c>
	  {
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	6839      	ldr	r1, [r7, #0]
 8003c50:	2202      	movs	r2, #2
 8003c52:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	609a      	str	r2, [r3, #8]
	  }
      }
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4618      	mov	r0, r3
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b082      	sub	sp, #8
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
 8003c76:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	6013      	str	r3, [r2, #0]
 8003c80:	6053      	str	r3, [r2, #4]
 8003c82:	6093      	str	r3, [r2, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7ff ffb3 	bl	8003bf2 <_ZNSt14_Function_baseC1Ev>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 8003c92:	6838      	ldr	r0, [r7, #0]
 8003c94:	f000 f9f2 	bl	800407c <_ZNKSt8functionIFvvEEcvbEv>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00d      	beq.n	8003cba <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	6839      	ldr	r1, [r7, #0]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	689a      	ldr	r2, [r3, #8]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	609a      	str	r2, [r3, #8]
      }
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>:
      get_deleter() const noexcept
      { return _M_t._M_deleter(); }

      /// Return @c true if the stored pointer is not null.
      _GLIBCXX23_CONSTEXPR
      explicit operator bool() const noexcept
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 f9e5 	bl	800409c <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	bf14      	ite	ne
 8003cd8:	2301      	movne	r3, #1
 8003cda:	2300      	moveq	r3, #0
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b082      	sub	sp, #8
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
	return get();
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 f9d4 	bl	800409c <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8003cf4:	4603      	mov	r3, r0
      }
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b082      	sub	sp, #8
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
 8003d06:	6039      	str	r1, [r7, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 f9d1 	bl	80040b6 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6839      	ldr	r1, [r7, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ffe6 	bl	8003cfe <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8003d3c:	b590      	push	{r4, r7, lr}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 f9c9 	bl	80040de <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8003d4c:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00c      	beq.n	8003d70 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f9ce 	bl	80040f8 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>
 8003d5c:	4604      	mov	r4, r0
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f9d7 	bl	8004112 <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>
 8003d64:	4603      	mov	r3, r0
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4619      	mov	r1, r3
 8003d6a:	4620      	mov	r0, r4
 8003d6c:	f000 f9dc 	bl	8004128 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>
	__ptr = pointer();
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	601a      	str	r2, [r3, #0]
      }
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd90      	pop	{r4, r7, pc}

08003d80 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~__shared_count() noexcept
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
	if (_M_pi != nullptr)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d004      	beq.n	8003d9a <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1a>
	  _M_pi->_M_release();
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fe fbc8 	bl	800252a <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>
      }
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3708      	adds	r7, #8
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>:
       */
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2774. std::function construction vs assignment
      template<typename _Functor,
	       typename _Constraints = _Requires<_Callable<_Functor>>>
	function(_Functor&& __f)
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
	noexcept(_Handler<_Functor>::template _S_nothrow_init<_Functor>())
	: _Function_base()
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	461a      	mov	r2, r3
 8003db2:	2300      	movs	r3, #0
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	6053      	str	r3, [r2, #4]
 8003db8:	6093      	str	r3, [r2, #8]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff ff18 	bl	8003bf2 <_ZNSt14_Function_baseC1Ev>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	60da      	str	r2, [r3, #12]
	      "std::function target must be constructible from the "
	      "constructor argument");

	  using _My_handler = _Handler<_Functor>;

	  if (_My_handler::_M_not_empty_function(__f))
 8003dc8:	6838      	ldr	r0, [r7, #0]
 8003dca:	f000 f9be 	bl	800414a <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00e      	beq.n	8003df2 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x4e>
	    {
	      _My_handler::_M_init_functor(_M_functor,
 8003dd4:	687c      	ldr	r4, [r7, #4]
 8003dd6:	6838      	ldr	r0, [r7, #0]
 8003dd8:	f000 f9c7 	bl	800416a <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	4619      	mov	r1, r3
 8003de0:	4620      	mov	r0, r4
 8003de2:	f000 f9cd 	bl	8004180 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
					   std::forward<_Functor>(__f));
	      _M_invoker = &_My_handler::_M_invoke;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a04      	ldr	r2, [pc, #16]	@ (8003dfc <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x58>)
 8003dea:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a04      	ldr	r2, [pc, #16]	@ (8003e00 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x5c>)
 8003df0:	609a      	str	r2, [r3, #8]
	    }
	}
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4618      	mov	r0, r3
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd90      	pop	{r4, r7, pc}
 8003dfc:	080041a5 	.word	0x080041a5
 8003e00:	080041c9 	.word	0x080041c9

08003e04 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 8003e04:	b590      	push	{r4, r7, lr}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
	: _Function_base()
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	461a      	mov	r2, r3
 8003e12:	2300      	movs	r3, #0
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	6053      	str	r3, [r2, #4]
 8003e18:	6093      	str	r3, [r2, #8]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fee8 	bl	8003bf2 <_ZNSt14_Function_baseC1Ev>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 8003e28:	6838      	ldr	r0, [r7, #0]
 8003e2a:	f000 f9ec 	bl	8004206 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00e      	beq.n	8003e52 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 8003e34:	687c      	ldr	r4, [r7, #4]
 8003e36:	6838      	ldr	r0, [r7, #0]
 8003e38:	f000 f9f5 	bl	8004226 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4620      	mov	r0, r4
 8003e42:	f000 f9fb 	bl	800423c <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a04      	ldr	r2, [pc, #16]	@ (8003e5c <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 8003e4a:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a04      	ldr	r2, [pc, #16]	@ (8003e60 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 8003e50:	609a      	str	r2, [r3, #8]
	}
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4618      	mov	r0, r3
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd90      	pop	{r4, r7, pc}
 8003e5c:	08004261 	.word	0x08004261
 8003e60:	0800427f 	.word	0x0800427f

08003e64 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>:
      __shared_count(const __shared_count& __r) noexcept
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
      : _M_pi(__r._M_pi)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	601a      	str	r2, [r3, #0]
	if (_M_pi != nullptr)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_+0x24>
	  _M_pi->_M_add_ref_copy();
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe fb42 	bl	800250c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>
      }
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3708      	adds	r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>:
        interface->subscribe(port_id, T::extent, kind, &sub);
    }

    virtual void handler(const Type&, CanardRxTransfer*) = 0;
public:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b086      	sub	sp, #24
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 8003ea0:	f107 0310 	add.w	r3, r7, #16
 8003ea4:	68b9      	ldr	r1, [r7, #8]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff fcd4 	bl	8003854 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8003eac:	88fa      	ldrh	r2, [r7, #6]
 8003eae:	f107 0110 	add.w	r1, r7, #16
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 fa01 	bl	80042bc <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8003eba:	f107 0310 	add.w	r3, r7, #16
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7ff fcd8 	bl	8003874 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
	...

08003ed0 <_ZN9IListenerIP16CanardRxTransferEC1Ev>:
#pragma once

template <typename T>
class IListener {
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	4a04      	ldr	r2, [pc, #16]	@ (8003eec <_ZN9IListenerIP16CanardRxTransferEC1Ev+0x1c>)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	08012ce0 	.word	0x08012ce0

08003ef0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>:
      operator->() const noexcept
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
	return _M_get();
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 fa11 	bl	8004320 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>
 8003efe:	4603      	mov	r3, r0
      }
 8003f00:	4618      	mov	r0, r3
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <_ZNK15CyphalInterface8send_msgI5StateEEvPNT_4TypeEPhtS5_y14CanardPriority>:
    );
    (*transfer_id)++;
}

template <typename TypeAlias>
inline void CyphalInterface::send_msg(
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	@ 0x28
 8003f0c:	af06      	add	r7, sp, #24
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
 8003f14:	807b      	strh	r3, [r7, #2]
    CanardPortID port,
    CanardTransferID *transfer_id,
    uint64_t timeout_delta,
    CanardPriority priority
) const {
    send<TypeAlias>(
 8003f16:	8879      	ldrh	r1, [r7, #2]
 8003f18:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f1c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003f20:	23ff      	movs	r3, #255	@ 0xff
 8003f22:	9303      	str	r3, [sp, #12]
 8003f24:	2300      	movs	r3, #0
 8003f26:	9302      	str	r3, [sp, #8]
 8003f28:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003f2c:	9301      	str	r3, [sp, #4]
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	460b      	mov	r3, r1
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 f9fd 	bl	8004338 <_ZNK15CyphalInterface4sendI5StateEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
        priority,
        CanardTransferKindMessage,
        CANARD_NODE_ID_UNSET,
        timeout_delta
    );
}
 8003f3e:	bf00      	nop
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b08a      	sub	sp, #40	@ 0x28
 8003f4a:	af06      	add	r7, sp, #24
 8003f4c:	60f8      	str	r0, [r7, #12]
 8003f4e:	60b9      	str	r1, [r7, #8]
 8003f50:	607a      	str	r2, [r7, #4]
 8003f52:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 8003f54:	8879      	ldrh	r1, [r7, #2]
 8003f56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003f5e:	23ff      	movs	r3, #255	@ 0xff
 8003f60:	9303      	str	r3, [sp, #12]
 8003f62:	2300      	movs	r3, #0
 8003f64:	9302      	str	r3, [sp, #8]
 8003f66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003f6a:	9301      	str	r3, [sp, #4]
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	9300      	str	r3, [sp, #0]
 8003f70:	460b      	mov	r3, r1
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	68b9      	ldr	r1, [r7, #8]
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f000 fa28 	bl	80043cc <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 8003f7c:	bf00      	nop
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>:
    template <typename Provider, class Allocator, class... Args> static CyphalInterface* create_bss(
 8003f84:	b590      	push	{r4, r7, lr}
 8003f86:	b08b      	sub	sp, #44	@ 0x2c
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	607a      	str	r2, [r7, #4]
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	460b      	mov	r3, r1
 8003f92:	72fb      	strb	r3, [r7, #11]
        typename Provider::Handler handler,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& config
    ) {
        std::byte** inout_buffer = &buffer;
 8003f94:	f107 030c 	add.w	r3, r7, #12
 8003f98:	61fb      	str	r3, [r7, #28]
        AbstractCANProvider* provider  = Provider::template create_bss<Allocator>(inout_buffer, handler, node_id, queue_len, args..., config);
 8003f9a:	7afa      	ldrb	r2, [r7, #11]
 8003f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	69f8      	ldr	r0, [r7, #28]
 8003fa6:	f000 fa5b 	bl	8004460 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>
 8003faa:	61b8      	str	r0, [r7, #24]

        std::byte* interface_ptr = *inout_buffer;
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	617b      	str	r3, [r7, #20]
        auto interface = new (interface_ptr) CyphalInterface(node_id, config, provider);
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	200c      	movs	r0, #12
 8003fb8:	f7fe fa9c 	bl	80024f4 <_ZnwjPv>
 8003fbc:	4604      	mov	r4, r0
 8003fbe:	7af9      	ldrb	r1, [r7, #11]
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fc4:	4620      	mov	r0, r4
 8003fc6:	f7fe fbc7 	bl	8002758 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>
 8003fca:	613c      	str	r4, [r7, #16]

        return interface;
 8003fcc:	693b      	ldr	r3, [r7, #16]
    }
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3724      	adds	r7, #36	@ 0x24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd90      	pop	{r4, r7, pc}

08003fd6 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>:
       *  @post   use_count() == 1 && get() == __p
       *  @throw  std::bad_alloc, in which case @c delete @a __p is called.
       */
      template<typename _Yp, typename = _Constructible<_Yp*>>
	explicit
	shared_ptr(_Yp* __p) : __shared_ptr<_Tp>(__p) { }
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b082      	sub	sp, #8
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
 8003fde:	6039      	str	r1, [r7, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6839      	ldr	r1, [r7, #0]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f000 fa89 	bl	80044fc <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4618      	mov	r0, r3
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>:
	}
#pragma GCC diagnostic pop
#endif

      shared_ptr&
      operator=(shared_ptr&& __r) noexcept
 8003ff4:	b590      	push	{r4, r7, lr}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
      {
	this->__shared_ptr<_Tp>::operator=(std::move(__r));
 8003ffe:	687c      	ldr	r4, [r7, #4]
 8004000:	6838      	ldr	r0, [r7, #0]
 8004002:	f000 fa93 	bl	800452c <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>
 8004006:	4603      	mov	r3, r0
 8004008:	4619      	mov	r1, r3
 800400a:	4620      	mov	r0, r4
 800400c:	f000 fa99 	bl	8004542 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>
	return *this;
 8004010:	687b      	ldr	r3, [r7, #4]
      }
 8004012:	4618      	mov	r0, r3
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	bd90      	pop	{r4, r7, pc}
	...

0800401c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~_Sp_counted_base() noexcept
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
      { }
 8004024:	4a04      	ldr	r2, [pc, #16]	@ (8004038 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1c>)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4618      	mov	r0, r3
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	08012d04 	.word	0x08012d04

0800403c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED0Ev>:
      ~_Sp_counted_base() noexcept
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
      { }
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f7ff ffe9 	bl	800401c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 800404a:	210c      	movs	r1, #12
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f009 fd3a 	bl	800dac6 <_ZdlPvj>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4618      	mov	r0, r3
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <_ZNKSt8functionIFyvEEcvbEv>:
       *  @return `true` when this function object contains a target,
       *  or `false` when it is empty.
       *
       *  This function will not throw exceptions.
       */
      explicit operator bool() const noexcept
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4618      	mov	r0, r3
 8004068:	f7fe fab8 	bl	80025dc <_ZNKSt14_Function_base8_M_emptyEv>
 800406c:	4603      	mov	r3, r0
 800406e:	f083 0301 	eor.w	r3, r3, #1
 8004072:	b2db      	uxtb	r3, r3
 8004074:	4618      	mov	r0, r3
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <_ZNKSt8functionIFvvEEcvbEv>:
      explicit operator bool() const noexcept
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4618      	mov	r0, r3
 8004088:	f7fe faa8 	bl	80025dc <_ZNKSt14_Function_base8_M_emptyEv>
 800408c:	4603      	mov	r3, r0
 800408e:	f083 0301 	eor.w	r3, r3, #1
 8004092:	b2db      	uxtb	r3, r3
 8004094:	4618      	mov	r0, r3
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 fa6a 	bl	8004580 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80040ac:	4603      	mov	r3, r0
 80040ae:	4618      	mov	r0, r3
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 80040b6:	b590      	push	{r4, r7, lr}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
 80040be:	6039      	str	r1, [r7, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f000 fa6a 	bl	800459c <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 80040c8:	683c      	ldr	r4, [r7, #0]
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 f807 	bl	80040de <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 80040d0:	4603      	mov	r3, r0
 80040d2:	601c      	str	r4, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4618      	mov	r0, r3
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd90      	pop	{r4, r7, pc}

080040de <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 80040de:	b580      	push	{r7, lr}
 80040e0:	b082      	sub	sp, #8
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f000 fa64 	bl	80045b6 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80040ee:	4603      	mov	r3, r0
 80040f0:	4618      	mov	r0, r3
 80040f2:	3708      	adds	r7, #8
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4618      	mov	r0, r3
 8004104:	f000 fa64 	bl	80045d0 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>
 8004108:	4603      	mov	r3, r0
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8004112:	b480      	push	{r7}
 8004114:	b083      	sub	sp, #12
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4618      	mov	r0, r3
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>:
      operator()(_Tp* __ptr) const
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d004      	beq.n	8004142 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_+0x1a>
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	3218      	adds	r2, #24
 800413c:	6812      	ldr	r2, [r2, #0]
 800413e:	4618      	mov	r0, r3
 8004140:	4790      	blx	r2
      }
 8004142:	bf00      	nop
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 800414a:	b480      	push	{r7}
 800414c:	b083      	sub	sp, #12
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	bf14      	ite	ne
 8004158:	2301      	movne	r3, #1
 800415a:	2300      	moveq	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	4618      	mov	r0, r3
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr

0800416a <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800416a:	b480      	push	{r7}
 800416c:	b083      	sub	sp, #12
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4618      	mov	r0, r3
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8004180:	b590      	push	{r4, r7, lr}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 800418a:	6838      	ldr	r0, [r7, #0]
 800418c:	f7ff ffed 	bl	800416a <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8004190:	4603      	mov	r3, r0
 8004192:	4622      	mov	r2, r4
 8004194:	4619      	mov	r1, r3
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 fa27 	bl	80045ea <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd90      	pop	{r4, r7, pc}

080041a4 <_ZNSt17_Function_handlerIFyvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fa34 	bl	800461a <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 80041b2:	4603      	mov	r3, r0
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 fa40 	bl	800463a <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
      }
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 80041c8:	b590      	push	{r4, r7, lr}
 80041ca:	b085      	sub	sp, #20
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	4613      	mov	r3, r2
 80041d4:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 80041d6:	79fb      	ldrb	r3, [r7, #7]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d109      	bne.n	80041f0 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 80041dc:	68b8      	ldr	r0, [r7, #8]
 80041de:	f000 fa1c 	bl	800461a <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 80041e2:	4604      	mov	r4, r0
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fa3b 	bl	8004660 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 80041ea:	4603      	mov	r3, r0
 80041ec:	601c      	str	r4, [r3, #0]
	    break;
 80041ee:	e005      	b.n	80041fc <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 80041f0:	79fb      	ldrb	r3, [r7, #7]
 80041f2:	461a      	mov	r2, r3
 80041f4:	68b9      	ldr	r1, [r7, #8]
 80041f6:	68f8      	ldr	r0, [r7, #12]
 80041f8:	f000 fa3e 	bl	8004678 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 80041fc:	2300      	movs	r3, #0
      }
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	bd90      	pop	{r4, r7, pc}

08004206 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8004206:	b480      	push	{r7}
 8004208:	b083      	sub	sp, #12
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	bf14      	ite	ne
 8004214:	2301      	movne	r3, #1
 8004216:	2300      	moveq	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	4618      	mov	r0, r3
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr

08004226 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004226:	b480      	push	{r7}
 8004228:	b083      	sub	sp, #12
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4618      	mov	r0, r3
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 800423c:	b590      	push	{r4, r7, lr}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8004246:	6838      	ldr	r0, [r7, #0]
 8004248:	f7ff ffed 	bl	8004226 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 800424c:	4603      	mov	r3, r0
 800424e:	4622      	mov	r2, r4
 8004250:	4619      	mov	r1, r3
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 fa4a 	bl	80046ec <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	bd90      	pop	{r4, r7, pc}

08004260 <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f000 fa57 	bl	800471c <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 800426e:	4603      	mov	r3, r0
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fa63 	bl	800473c <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
				     std::forward<_ArgTypes>(__args)...);
 8004276:	bf00      	nop
      }
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 800427e:	b590      	push	{r4, r7, lr}
 8004280:	b085      	sub	sp, #20
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	4613      	mov	r3, r2
 800428a:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d109      	bne.n	80042a6 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8004292:	68b8      	ldr	r0, [r7, #8]
 8004294:	f000 fa42 	bl	800471c <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8004298:	4604      	mov	r4, r0
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 fa5e 	bl	800475c <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 80042a0:	4603      	mov	r3, r0
 80042a2:	601c      	str	r4, [r3, #0]
	    break;
 80042a4:	e005      	b.n	80042b2 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 80042a6:	79fb      	ldrb	r3, [r7, #7]
 80042a8:	461a      	mov	r2, r3
 80042aa:	68b9      	ldr	r1, [r7, #8]
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 fa61 	bl	8004774 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 80042b2:	2300      	movs	r3, #0
      }
 80042b4:	4618      	mov	r0, r3
 80042b6:	3714      	adds	r7, #20
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd90      	pop	{r4, r7, pc}

080042bc <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	4611      	mov	r1, r2
 80042c8:	461a      	mov	r2, r3
 80042ca:	460b      	mov	r3, r1
 80042cc:	80fb      	strh	r3, [r7, #6]
 80042ce:	4613      	mov	r3, r2
 80042d0:	717b      	strb	r3, [r7, #5]
        InterfacePtr interface,
        CanardPortID port_id,
        CanardTransferKind kind
    ): interface(interface), kind(kind) {
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7ff fdfb 	bl	8003ed0 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 80042da:	4a10      	ldr	r2, [pc, #64]	@ (800431c <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	797a      	ldrb	r2, [r7, #5]
 80042e4:	711a      	strb	r2, [r3, #4]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	3308      	adds	r3, #8
 80042ea:	f44f 720a 	mov.w	r2, #552	@ 0x228
 80042ee:	2100      	movs	r1, #0
 80042f0:	4618      	mov	r0, r3
 80042f2:	f00a fcbc 	bl	800ec6e <memset>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80042fc:	68b9      	ldr	r1, [r7, #8]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff faa8 	bl	8003854 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8004304:	797a      	ldrb	r2, [r7, #5]
 8004306:	88fb      	ldrh	r3, [r7, #6]
 8004308:	4619      	mov	r1, r3
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f000 fa6c 	bl	80047e8 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>
    };
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	08012cd0 	.word	0x08012cd0

08004320 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>:
      _M_get() const noexcept
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
      { return static_cast<const __shared_ptr<_Tp, _Lp>*>(this)->get(); }
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 fa7b 	bl	8004824 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>
 800432e:	4603      	mov	r3, r0
 8004330:	4618      	mov	r0, r3
 8004332:	3708      	adds	r7, #8
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <_ZNK15CyphalInterface4sendI5StateEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 8004338:	b5b0      	push	{r4, r5, r7, lr}
 800433a:	b08c      	sub	sp, #48	@ 0x30
 800433c:	af04      	add	r7, sp, #16
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
 8004344:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8004346:	2340      	movs	r3, #64	@ 0x40
 8004348:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 800434a:	f107 031c 	add.w	r3, r7, #28
 800434e:	461a      	mov	r2, r3
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	68b8      	ldr	r0, [r7, #8]
 8004354:	f7ff f989 	bl	800366a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_>
 8004358:	4603      	mov	r3, r0
 800435a:	b2db      	uxtb	r3, r3
 800435c:	09db      	lsrs	r3, r3, #7
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <_ZNK15CyphalInterface4sendI5StateEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	3310      	adds	r3, #16
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fa66 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8004370:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004374:	753b      	strb	r3, [r7, #20]
 8004376:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800437a:	757b      	strb	r3, [r7, #21]
 800437c:	887b      	ldrh	r3, [r7, #2]
 800437e:	82fb      	strh	r3, [r7, #22]
 8004380:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004384:	763b      	strb	r3, [r7, #24]
 8004386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	4618      	mov	r0, r3
 8004392:	f000 fa69 	bl	8004868 <_ZNKSt8functionIFyvEEclEv>
    push(
 8004396:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800439a:	1884      	adds	r4, r0, r2
 800439c:	eb41 0503 	adc.w	r5, r1, r3
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	9202      	str	r2, [sp, #8]
 80043a6:	9301      	str	r3, [sp, #4]
 80043a8:	f107 0314 	add.w	r3, r7, #20
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	4622      	mov	r2, r4
 80043b0:	462b      	mov	r3, r5
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f006 fd5a 	bl	800ae6c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 80043b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	3301      	adds	r3, #1
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c2:	701a      	strb	r2, [r3, #0]
}
 80043c4:	bf00      	nop
 80043c6:	3720      	adds	r7, #32
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bdb0      	pop	{r4, r5, r7, pc}

080043cc <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 80043cc:	b5b0      	push	{r4, r5, r7, lr}
 80043ce:	b08c      	sub	sp, #48	@ 0x30
 80043d0:	af04      	add	r7, sp, #16
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
 80043d8:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 80043da:	2307      	movs	r3, #7
 80043dc:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 80043de:	f107 031c 	add.w	r3, r7, #28
 80043e2:	461a      	mov	r2, r3
 80043e4:	6879      	ldr	r1, [r7, #4]
 80043e6:	68b8      	ldr	r0, [r7, #8]
 80043e8:	f7fe fc90 	bl	8002d0c <uavcan_node_Heartbeat_1_0_serialize_>
 80043ec:	4603      	mov	r3, r0
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	09db      	lsrs	r3, r3, #7
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d005      	beq.n	8004404 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	3310      	adds	r3, #16
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 fa1c 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8004404:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004408:	753b      	strb	r3, [r7, #20]
 800440a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800440e:	757b      	strb	r3, [r7, #21]
 8004410:	887b      	ldrh	r3, [r7, #2]
 8004412:	82fb      	strh	r3, [r7, #22]
 8004414:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004418:	763b      	strb	r3, [r7, #24]
 800441a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4618      	mov	r0, r3
 8004426:	f000 fa1f 	bl	8004868 <_ZNKSt8functionIFyvEEclEv>
    push(
 800442a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800442e:	1884      	adds	r4, r0, r2
 8004430:	eb41 0503 	adc.w	r5, r1, r3
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	9202      	str	r2, [sp, #8]
 800443a:	9301      	str	r3, [sp, #4]
 800443c:	f107 0314 	add.w	r3, r7, #20
 8004440:	9300      	str	r3, [sp, #0]
 8004442:	4622      	mov	r2, r4
 8004444:	462b      	mov	r3, r5
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f006 fd10 	bl	800ae6c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 800444c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	3301      	adds	r3, #1
 8004452:	b2da      	uxtb	r2, r3
 8004454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004456:	701a      	strb	r2, [r3, #0]
}
 8004458:	bf00      	nop
 800445a:	3720      	adds	r7, #32
 800445c:	46bd      	mov	sp, r7
 800445e:	bdb0      	pop	{r4, r5, r7, pc}

08004460 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>:
public:
    
    template <class T, class... Args> static G4CAN* create_bss(
 8004460:	b590      	push	{r4, r7, lr}
 8004462:	b089      	sub	sp, #36	@ 0x24
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	603b      	str	r3, [r7, #0]
 800446c:	4613      	mov	r3, r2
 800446e:	71fb      	strb	r3, [r7, #7]
        CanardNodeID node_id,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& utilities
    ) {
        std::byte* allocator_loc = *inout_buffer;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	61fb      	str	r3, [r7, #28]
        auto allocator_ptr = new (allocator_loc) T(queue_len * sizeof(CanardTxQueueItem) * 2.5, args..., utilities);
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	4619      	mov	r1, r3
 800447a:	2008      	movs	r0, #8
 800447c:	f7fe f83a 	bl	80024f4 <_ZnwjPv>
 8004480:	4604      	mov	r4, r0
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	4613      	mov	r3, r2
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	4413      	add	r3, r2
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	4618      	mov	r0, r3
 800448e:	f7fc f861 	bl	8000554 <__aeabi_ui2d>
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	4b18      	ldr	r3, [pc, #96]	@ (80044f8 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig+0x98>)
 8004498:	f7fc f8d6 	bl	8000648 <__aeabi_dmul>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	4610      	mov	r0, r2
 80044a2:	4619      	mov	r1, r3
 80044a4:	f7fc fba8 	bl	8000bf8 <__aeabi_d2uiz>
 80044a8:	4603      	mov	r3, r0
 80044aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044ac:	4619      	mov	r1, r3
 80044ae:	4620      	mov	r0, r4
 80044b0:	f7fe f988 	bl	80027c4 <_ZN15SystemAllocatorC1EjR13UtilityConfig>
 80044b4:	61bc      	str	r4, [r7, #24]
    
        std::byte* provider_loc = allocator_loc + sizeof(T);
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	3308      	adds	r3, #8
 80044ba:	617b      	str	r3, [r7, #20]
        auto ptr = new (provider_loc) G4CAN(handler, queue_len, utilities);
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	4619      	mov	r1, r3
 80044c0:	2044      	movs	r0, #68	@ 0x44
 80044c2:	f7fe f817 	bl	80024f4 <_ZnwjPv>
 80044c6:	4604      	mov	r4, r0
 80044c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ca:	683a      	ldr	r2, [r7, #0]
 80044cc:	68b9      	ldr	r1, [r7, #8]
 80044ce:	4620      	mov	r0, r4
 80044d0:	f7fe f95c 	bl	800278c <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>
 80044d4:	613c      	str	r4, [r7, #16]
    
        ptr->setup<T>(allocator_ptr, node_id);
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	79fa      	ldrb	r2, [r7, #7]
 80044da:	69b9      	ldr	r1, [r7, #24]
 80044dc:	4618      	mov	r0, r3
 80044de:	f000 f9dd 	bl	800489c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>

        *inout_buffer = provider_loc + sizeof(G4CAN);
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	601a      	str	r2, [r3, #0]
        return ptr;
 80044ec:	693b      	ldr	r3, [r7, #16]
    }
 80044ee:	4618      	mov	r0, r3
 80044f0:	3724      	adds	r7, #36	@ 0x24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd90      	pop	{r4, r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40040000 	.word	0x40040000

080044fc <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>:
	__shared_ptr(_Yp* __p)
 80044fc:	b590      	push	{r4, r7, lr}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
	: _M_ptr(__p), _M_refcount(__p, typename is_array<_Tp>::type())
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	3304      	adds	r3, #4
 8004510:	4622      	mov	r2, r4
 8004512:	6839      	ldr	r1, [r7, #0]
 8004514:	4618      	mov	r0, r3
 8004516:	f000 fa05 	bl	8004924 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>
	  _M_enable_shared_from_this_with(__p);
 800451a:	6839      	ldr	r1, [r7, #0]
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 fa10 	bl	8004942 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>
	}
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4618      	mov	r0, r3
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bd90      	pop	{r4, r7, pc}

0800452c <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4618      	mov	r0, r3
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>:
	}
#pragma GCC diagnostic pop
#endif

      __shared_ptr&
      operator=(__shared_ptr&& __r) noexcept
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
 800454a:	6039      	str	r1, [r7, #0]
      {
	__shared_ptr(std::move(__r)).swap(*this);
 800454c:	6838      	ldr	r0, [r7, #0]
 800454e:	f000 fa03 	bl	8004958 <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>
 8004552:	4602      	mov	r2, r0
 8004554:	f107 0308 	add.w	r3, r7, #8
 8004558:	4611      	mov	r1, r2
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fa07 	bl	800496e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>
 8004560:	f107 0308 	add.w	r3, r7, #8
 8004564:	6879      	ldr	r1, [r7, #4]
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fa1f 	bl	80049aa <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>
 800456c:	f107 0308 	add.w	r3, r7, #8
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff f926 	bl	80037c2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
	return *this;
 8004576:	687b      	ldr	r3, [r7, #4]
      }
 8004578:	4618      	mov	r0, r3
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fa24 	bl	80049d8 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8004590:	4603      	mov	r3, r0
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:

    public:
      template<bool _Dummy = true,
	       _ImplicitDefaultCtor<_Dummy, _T1, _T2> = true>
	constexpr
	tuple()
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
	noexcept(__nothrow_default_constructible())
	: _Inherited() { }
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fa23 	bl	80049f2 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4618      	mov	r0, r3
 80045b0:	3708      	adds	r7, #8
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b082      	sub	sp, #8
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f000 fa26 	bl	8004a12 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80045c6:	4603      	mov	r3, r0
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 fa25 	bl	8004a2a <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80045e0:	4603      	mov	r3, r0
 80045e2:	4618      	mov	r0, r3
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 80045ea:	b590      	push	{r4, r7, lr}
 80045ec:	b085      	sub	sp, #20
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f7fd ffc7 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 80045fc:	4603      	mov	r3, r0
 80045fe:	4619      	mov	r1, r3
 8004600:	2004      	movs	r0, #4
 8004602:	f7fd ff77 	bl	80024f4 <_ZnwjPv>
 8004606:	4604      	mov	r4, r0
 8004608:	68b8      	ldr	r0, [r7, #8]
 800460a:	f7ff fdae 	bl	800416a <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 800460e:	4603      	mov	r3, r0
 8004610:	6023      	str	r3, [r4, #0]
	  }
 8004612:	bf00      	nop
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	bd90      	pop	{r4, r7, pc}

0800461a <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 800461a:	b580      	push	{r7, lr}
 800461c:	b084      	sub	sp, #16
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 fa0d 	bl	8004a42 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>
 8004628:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 fa15 	bl	8004a5a <_ZSt11__addressofIKPFyvEEPT_RS3_>
 8004630:	4603      	mov	r3, r0
	}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:

#if __cplusplus >= 201703L
  // INVOKE<R>: Invoke a callable object and convert the result to R.
  template<typename _Res, typename _Callable, typename... _Args>
    constexpr enable_if_t<is_invocable_r_v<_Res, _Callable, _Args...>, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 800463a:	b590      	push	{r4, r7, lr}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
      using __tag = typename __result::__invoke_type;
      if constexpr (is_void_v<_Res>)
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
					std::forward<_Args>(__args)...);
      else
	return std::__invoke_impl<__type>(__tag{},
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fa14 	bl	8004a70 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004648:	4603      	mov	r3, r0
 800464a:	4619      	mov	r1, r3
 800464c:	4620      	mov	r0, r4
 800464e:	f000 fa1a 	bl	8004a86 <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
					  std::forward<_Callable>(__fn),
					  std::forward<_Args>(__args)...);
    }
 8004656:	4610      	mov	r0, r2
 8004658:	4619      	mov	r1, r3
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	bd90      	pop	{r4, r7, pc}

08004660 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>:
      _M_access() noexcept
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7fd ff8e 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 800466e:	4603      	mov	r3, r0
 8004670:	4618      	mov	r0, r3
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8004678:	b590      	push	{r4, r7, lr}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	4613      	mov	r3, r2
 8004684:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	2b03      	cmp	r3, #3
 800468a:	d82a      	bhi.n	80046e2 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 800468c:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 800468e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004692:	bf00      	nop
 8004694:	080046a5 	.word	0x080046a5
 8004698:	080046b3 	.word	0x080046b3
 800469c:	080046c7 	.word	0x080046c7
 80046a0:	080046d9 	.word	0x080046d9
	      __dest._M_access<const type_info*>() = nullptr;
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 fa00 	bl	8004aaa <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]
	      break;
 80046b0:	e017      	b.n	80046e2 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80046b2:	68b8      	ldr	r0, [r7, #8]
 80046b4:	f7ff ffb1 	bl	800461a <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 80046b8:	4604      	mov	r4, r0
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f7ff ffd0 	bl	8004660 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 80046c0:	4603      	mov	r3, r0
 80046c2:	601c      	str	r4, [r3, #0]
	      break;
 80046c4:	e00d      	b.n	80046e2 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 80046c6:	68b8      	ldr	r0, [r7, #8]
 80046c8:	f7ff ffa7 	bl	800461a <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 80046cc:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 80046ce:	4619      	mov	r1, r3
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 f9f6 	bl	8004ac2 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 80046d6:	e004      	b.n	80046e2 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 80046d8:	4621      	mov	r1, r4
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 fa03 	bl	8004ae6 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 80046e0:	bf00      	nop
	  return false;
 80046e2:	2300      	movs	r3, #0
	}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3714      	adds	r7, #20
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd90      	pop	{r4, r7, pc}

080046ec <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 80046ec:	b590      	push	{r4, r7, lr}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f7fd ff46 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 80046fe:	4603      	mov	r3, r0
 8004700:	4619      	mov	r1, r3
 8004702:	2004      	movs	r0, #4
 8004704:	f7fd fef6 	bl	80024f4 <_ZnwjPv>
 8004708:	4604      	mov	r4, r0
 800470a:	68b8      	ldr	r0, [r7, #8]
 800470c:	f7ff fd8b 	bl	8004226 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8004710:	4603      	mov	r3, r0
 8004712:	6023      	str	r3, [r4, #0]
	  }
 8004714:	bf00      	nop
 8004716:	3714      	adds	r7, #20
 8004718:	46bd      	mov	sp, r7
 800471a:	bd90      	pop	{r4, r7, pc}

0800471c <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f9ea 	bl	8004afe <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 800472a:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f000 f9f2 	bl	8004b16 <_ZSt11__addressofIKPFvvEEPT_RS3_>
 8004732:	4603      	mov	r3, r0
	}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 800473c:	b590      	push	{r4, r7, lr}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 f9f1 	bl	8004b2c <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 800474a:	4603      	mov	r3, r0
 800474c:	4619      	mov	r1, r3
 800474e:	4620      	mov	r0, r4
 8004750:	f000 f9f7 	bl	8004b42 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
    }
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	bd90      	pop	{r4, r7, pc}

0800475c <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access() noexcept
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7fd ff10 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 800476a:	4603      	mov	r3, r0
 800476c:	4618      	mov	r0, r3
 800476e:	3708      	adds	r7, #8
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8004774:	b590      	push	{r4, r7, lr}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	4613      	mov	r3, r2
 8004780:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	2b03      	cmp	r3, #3
 8004786:	d82a      	bhi.n	80047de <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8004788:	a201      	add	r2, pc, #4	@ (adr r2, 8004790 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 800478a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478e:	bf00      	nop
 8004790:	080047a1 	.word	0x080047a1
 8004794:	080047af 	.word	0x080047af
 8004798:	080047c3 	.word	0x080047c3
 800479c:	080047d5 	.word	0x080047d5
	      __dest._M_access<const type_info*>() = nullptr;
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 f982 	bl	8004aaa <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]
	      break;
 80047ac:	e017      	b.n	80047de <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80047ae:	68b8      	ldr	r0, [r7, #8]
 80047b0:	f7ff ffb4 	bl	800471c <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 80047b4:	4604      	mov	r4, r0
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f7ff ffd0 	bl	800475c <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 80047bc:	4603      	mov	r3, r0
 80047be:	601c      	str	r4, [r3, #0]
	      break;
 80047c0:	e00d      	b.n	80047de <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 80047c2:	68b8      	ldr	r0, [r7, #8]
 80047c4:	f7ff ffaa 	bl	800471c <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 80047c8:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 80047ca:	4619      	mov	r1, r3
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 f9c7 	bl	8004b60 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 80047d2:	e004      	b.n	80047de <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 80047d4:	4621      	mov	r1, r4
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f9d4 	bl	8004b84 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 80047dc:	bf00      	nop
	  return false;
 80047de:	2300      	movs	r3, #0
	}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3714      	adds	r7, #20
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd90      	pop	{r4, r7, pc}

080047e8 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af02      	add	r7, sp, #8
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	460b      	mov	r3, r1
 80047f2:	807b      	strh	r3, [r7, #2]
 80047f4:	4613      	mov	r3, r2
 80047f6:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8004804:	4618      	mov	r0, r3
 8004806:	f7ff fb73 	bl	8003ef0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	3308      	adds	r3, #8
 800480e:	787a      	ldrb	r2, [r7, #1]
 8004810:	8879      	ldrh	r1, [r7, #2]
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	4613      	mov	r3, r2
 8004816:	220c      	movs	r2, #12
 8004818:	f006 fb62 	bl	800aee0 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 800481c:	bf00      	nop
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>:
	reset(_Yp* __p, _Deleter __d, _Alloc __a)
        { __shared_ptr(__p, std::move(__d), std::move(__a)).swap(*this); }

      /// Return the stored pointer.
      element_type*
      get() const noexcept
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
      { return _M_ptr; }
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4618      	mov	r0, r3
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by `this`.
       */
      _Res
      operator()(_ArgTypes... __args) const
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4618      	mov	r0, r3
 8004848:	f7fd fec8 	bl	80025dc <_ZNKSt14_Function_base8_M_emptyEv>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 8004852:	f009 f94b 	bl	800daec <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	4610      	mov	r0, r2
 800485e:	4798      	blx	r3
 8004860:	bf00      	nop
      }
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <_ZNKSt8functionIFyvEEclEv>:
      operator()(_ArgTypes... __args) const
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	if (_M_empty())
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4618      	mov	r0, r3
 8004874:	f7fd feb2 	bl	80025dc <_ZNKSt14_Function_base8_M_emptyEv>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <_ZNKSt8functionIFyvEEclEv+0x1a>
	  __throw_bad_function_call();
 800487e:	f009 f935 	bl	800daec <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	4610      	mov	r0, r2
 800488a:	4798      	blx	r3
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
      }
 8004890:	4610      	mov	r0, r2
 8004892:	4619      	mov	r1, r3
 8004894:	3708      	adds	r7, #8
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>:

    template <class T>
    void setup(T* ptr, CanardNodeID node_id) {
 800489c:	b5b0      	push	{r4, r5, r7, lr}
 800489e:	b08e      	sub	sp, #56	@ 0x38
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80048a4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80048a6:	4613      	mov	r3, r2
 80048a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        using namespace std::placeholders;

        if (_alloc_ptr) {
 80048ac:	481a      	ldr	r0, [pc, #104]	@ (8004918 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 80048ae:	f7ff fa09 	bl	8003cc4 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x28>
#ifdef __linux__
            std::cerr << "Tried to call setup in provider twice!" << std::endl;
#endif
            utilities.error_handler();
 80048b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048bc:	3310      	adds	r3, #16
 80048be:	4618      	mov	r0, r3
 80048c0:	f7ff ffbc 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
        }
        _alloc_ptr = std::unique_ptr<T>(ptr);
 80048c4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80048c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048ca:	4618      	mov	r0, r3
 80048cc:	f000 f976 	bl	8004bbc <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 80048d0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80048d4:	4619      	mov	r1, r3
 80048d6:	4810      	ldr	r0, [pc, #64]	@ (8004918 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 80048d8:	f000 f9a1 	bl	8004c1e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>
 80048dc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 f97a 	bl	8004bda <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>

        canard = canardInit(alloc_f, free_f);
 80048e6:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 80048e8:	463b      	mov	r3, r7
 80048ea:	4a0c      	ldr	r2, [pc, #48]	@ (800491c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x80>)
 80048ec:	490c      	ldr	r1, [pc, #48]	@ (8004920 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x84>)
 80048ee:	4618      	mov	r0, r3
 80048f0:	f008 fde6 	bl	800d4c0 <canardInit>
 80048f4:	3420      	adds	r4, #32
 80048f6:	463d      	mov	r5, r7
 80048f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004900:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        canard.node_id = node_id;
 8004904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004906:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800490a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
 800490e:	bf00      	nop
 8004910:	3738      	adds	r7, #56	@ 0x38
 8004912:	46bd      	mov	sp, r7
 8004914:	bdb0      	pop	{r4, r5, r7, pc}
 8004916:	bf00      	nop
 8004918:	20000590 	.word	0x20000590
 800491c:	080026d1 	.word	0x080026d1
 8004920:	0800268d 	.word	0x0800268d

08004924 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>:
	__shared_count(_Ptr __p, /* is_array = */ false_type)
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	713a      	strb	r2, [r7, #4]
	: __shared_count(__p)
 8004930:	68b9      	ldr	r1, [r7, #8]
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 f9a4 	bl	8004c80 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>
	{ }
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>:
	    __base->_M_weak_assign(const_cast<_Yp2*>(__p), _M_refcount);
	}

      template<typename _Yp, typename _Yp2 = typename remove_cv<_Yp>::type>
	typename enable_if<!__has_esft_base<_Yp2>::value>::type
	_M_enable_shared_from_this_with(_Yp*) noexcept
 8004942:	b480      	push	{r7}
 8004944:	b083      	sub	sp, #12
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
 800494a:	6039      	str	r1, [r7, #0]
	{ }
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4618      	mov	r0, r3
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr

0800496e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>:
      __shared_ptr(__shared_ptr&& __r) noexcept
 800496e:	b580      	push	{r7, lr}
 8004970:	b082      	sub	sp, #8
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
 8004976:	6039      	str	r1, [r7, #0]
      : _M_ptr(__r._M_ptr), _M_refcount()
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	601a      	str	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3304      	adds	r3, #4
 8004984:	4618      	mov	r0, r3
 8004986:	f7fe ff2a 	bl	80037de <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
	_M_refcount._M_swap(__r._M_refcount);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	1d1a      	adds	r2, r3, #4
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	3304      	adds	r3, #4
 8004992:	4619      	mov	r1, r3
 8004994:	4610      	mov	r0, r2
 8004996:	f000 f98b 	bl	8004cb0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
	__r._M_ptr = nullptr;
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	2200      	movs	r2, #0
 800499e:	601a      	str	r2, [r3, #0]
      }
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4618      	mov	r0, r3
 80049a4:	3708      	adds	r7, #8
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>:
      swap(__shared_ptr<_Tp, _Lp>& __other) noexcept
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b082      	sub	sp, #8
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
 80049b2:	6039      	str	r1, [r7, #0]
	std::swap(_M_ptr, __other._M_ptr);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	683a      	ldr	r2, [r7, #0]
 80049b8:	4611      	mov	r1, r2
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 f98d 	bl	8004cda <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>
	_M_refcount._M_swap(__other._M_refcount);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	1d1a      	adds	r2, r3, #4
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	3304      	adds	r3, #4
 80049c8:	4619      	mov	r1, r3
 80049ca:	4610      	mov	r0, r2
 80049cc:	f000 f970 	bl	8004cb0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
      }
 80049d0:	bf00      	nop
 80049d2:	3708      	adds	r7, #8
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 f998 	bl	8004d18 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80049e8:	4603      	mov	r3, r0
 80049ea:	4618      	mov	r0, r3
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 80049f2:	b580      	push	{r7, lr}
 80049f4:	b082      	sub	sp, #8
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f998 	bl	8004d30 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 f9a0 	bl	8004d48 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b082      	sub	sp, #8
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f9a2 	bl	8004d64 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>
 8004a20:	4603      	mov	r3, r0
 8004a22:	4618      	mov	r0, r3
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b082      	sub	sp, #8
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f9a3 	bl	8004d7e <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>:
      _M_access() const noexcept
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b082      	sub	sp, #8
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7fd fda8 	bl	80025a0 <_ZNKSt9_Any_data9_M_accessEv>
 8004a50:	4603      	mov	r3, r0
 8004a52:	4618      	mov	r0, r3
 8004a54:	3708      	adds	r7, #8
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <_ZSt11__addressofIKPFyvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4618      	mov	r0, r3
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	7138      	strb	r0, [r7, #4]
 8004a8e:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8004a90:	6838      	ldr	r0, [r7, #0]
 8004a92:	f7ff ffed 	bl	8004a70 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004a96:	4603      	mov	r3, r0
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4798      	blx	r3
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4610      	mov	r0, r2
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access() noexcept
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b082      	sub	sp, #8
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7fd fd69 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	4618      	mov	r0, r3
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8004ac2:	b590      	push	{r4, r7, lr}
 8004ac4:	b083      	sub	sp, #12
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
 8004aca:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8004acc:	6838      	ldr	r0, [r7, #0]
 8004ace:	f000 f962 	bl	8004d96 <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	4622      	mov	r2, r4
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f967 	bl	8004dac <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd90      	pop	{r4, r7, pc}

08004ae6 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b082      	sub	sp, #8
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f974 	bl	8004dde <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>
	}
 8004af6:	bf00      	nop
 8004af8:	3708      	adds	r7, #8
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const noexcept
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b082      	sub	sp, #8
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fd fd4a 	bl	80025a0 <_ZNKSt9_Any_data9_M_accessEv>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3708      	adds	r7, #8
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8004b16:	b480      	push	{r7}
 8004b18:	b083      	sub	sp, #12
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4618      	mov	r0, r3
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4618      	mov	r0, r3
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b082      	sub	sp, #8
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	7138      	strb	r0, [r7, #4]
 8004b4a:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8004b4c:	6838      	ldr	r0, [r7, #0]
 8004b4e:	f7ff ffed 	bl	8004b2c <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004b52:	4603      	mov	r3, r0
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4798      	blx	r3
 8004b58:	bf00      	nop
 8004b5a:	3708      	adds	r7, #8
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8004b60:	b590      	push	{r4, r7, lr}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8004b6a:	6838      	ldr	r0, [r7, #0]
 8004b6c:	f000 f943 	bl	8004df6 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004b70:	4603      	mov	r3, r0
 8004b72:	4622      	mov	r2, r4
 8004b74:	4619      	mov	r1, r3
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f948 	bl	8004e0c <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd90      	pop	{r4, r7, pc}

08004b84 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f955 	bl	8004e3e <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 8004b94:	bf00      	nop
 8004b96:	3708      	adds	r7, #8
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	683a      	ldr	r2, [r7, #0]
 8004baa:	4611      	mov	r1, r2
 8004bac:	4618      	mov	r0, r3
 8004bae:	f000 f952 	bl	8004e56 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3708      	adds	r7, #8
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6839      	ldr	r1, [r7, #0]
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff ffe6 	bl	8004b9c <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3708      	adds	r7, #8
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8004bda:	b590      	push	{r4, r7, lr}
 8004bdc:	b085      	sub	sp, #20
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 f94a 	bl	8004e7e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8004bea:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00c      	beq.n	8004c0e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 f94f 	bl	8004e98 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8004bfa:	4604      	mov	r4, r0
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 f958 	bl	8004eb2 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8004c02:	4603      	mov	r3, r0
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4619      	mov	r1, r3
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f000 f95d 	bl	8004ec8 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>
	__ptr = pointer();
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]
      }
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4618      	mov	r0, r3
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd90      	pop	{r4, r7, pc}

08004c1e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>:
	operator=(unique_ptr<_Up, _Ep>&& __u) noexcept
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b084      	sub	sp, #16
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
 8004c26:	6039      	str	r1, [r7, #0]
	  reset(__u.release());
 8004c28:	6838      	ldr	r0, [r7, #0]
 8004c2a:	f000 f972 	bl	8004f12 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	4619      	mov	r1, r3
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 f959 	bl	8004eea <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
	  get_deleter() = std::forward<_Ep>(__u.get_deleter());
 8004c38:	6838      	ldr	r0, [r7, #0]
 8004c3a:	f000 f92d 	bl	8004e98 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4618      	mov	r0, r3
 8004c42:	f000 f980 	bl	8004f46 <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004c46:	4602      	mov	r2, r0
 8004c48:	f107 030c 	add.w	r3, r7, #12
 8004c4c:	4611      	mov	r1, r2
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f000 f984 	bl	8004f5c <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 f969 	bl	8004f2c <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
	  return *this;
 8004c5a:	687b      	ldr	r3, [r7, #4]
	}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <_ZN15CyphalInterfaceD1Ev>:
class CyphalInterface {
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	3308      	adds	r3, #8
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7ff f863 	bl	8003d3c <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3708      	adds	r7, #8
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>:
	__shared_count(_Ptr __p) : _M_pi(0)
 8004c80:	b590      	push	{r4, r7, lr}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
	      _M_pi = new _Sp_counted_ptr<_Ptr, _Lp>(__p);
 8004c90:	2010      	movs	r0, #16
 8004c92:	f008 ff1a 	bl	800daca <_Znwj>
 8004c96:	4603      	mov	r3, r0
 8004c98:	461c      	mov	r4, r3
 8004c9a:	6839      	ldr	r1, [r7, #0]
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f000 f969 	bl	8004f74 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	601c      	str	r4, [r3, #0]
	}
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd90      	pop	{r4, r7, pc}

08004cb0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>:
      _M_swap(__shared_count& __r) noexcept
 8004cb0:	b480      	push	{r7}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
	_Sp_counted_base<_Lp>* __tmp = __r._M_pi;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	60fb      	str	r3, [r7, #12]
	__r._M_pi = _M_pi;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	601a      	str	r2, [r3, #0]
	_M_pi = __tmp;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	601a      	str	r2, [r3, #0]
      }
 8004cce:	bf00      	nop
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr

08004cda <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b084      	sub	sp, #16
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f95b 	bl	8004fa0 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8004cea:	4603      	mov	r3, r0
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8004cf0:	6838      	ldr	r0, [r7, #0]
 8004cf2:	f000 f955 	bl	8004fa0 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8004cfe:	f107 030c 	add.w	r3, r7, #12
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 f94c 	bl	8004fa0 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	601a      	str	r2, [r3, #0]
    }
 8004d10:	bf00      	nop
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 f948 	bl	8004fb6 <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>
 8004d26:	4603      	mov	r3, r0
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3708      	adds	r7, #8
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>:
      _Tuple_impl()
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f949 	bl	8004fd0 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4618      	mov	r0, r3
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>:
      constexpr _Head_base()
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	601a      	str	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 f939 	bl	8004fe6 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>
 8004d74:	4603      	mov	r3, r0
 8004d76:	4618      	mov	r0, r3
 8004d78:	3708      	adds	r7, #8
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b082      	sub	sp, #8
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f938 	bl	8004ffc <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4618      	mov	r0, r3
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8004dac:	b590      	push	{r4, r7, lr}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f7fd fbe6 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	2004      	movs	r0, #4
 8004dc4:	f7fd fb96 	bl	80024f4 <_ZnwjPv>
 8004dc8:	4604      	mov	r4, r0
 8004dca:	68b8      	ldr	r0, [r7, #8]
 8004dcc:	f7ff ffe3 	bl	8004d96 <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6023      	str	r3, [r4, #0]
	  }
 8004dd6:	bf00      	nop
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd90      	pop	{r4, r7, pc}

08004dde <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>:
      _M_access() noexcept
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b082      	sub	sp, #8
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f7fd fbcf 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 8004dec:	4603      	mov	r3, r0
 8004dee:	4618      	mov	r0, r3
 8004df0:	3708      	adds	r7, #8
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004df6:	b480      	push	{r7}
 8004df8:	b083      	sub	sp, #12
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4618      	mov	r0, r3
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8004e0c:	b590      	push	{r4, r7, lr}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f7fd fbb6 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	4619      	mov	r1, r3
 8004e22:	2004      	movs	r0, #4
 8004e24:	f7fd fb66 	bl	80024f4 <_ZnwjPv>
 8004e28:	4604      	mov	r4, r0
 8004e2a:	68b8      	ldr	r0, [r7, #8]
 8004e2c:	f7ff ffe3 	bl	8004df6 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004e30:	4603      	mov	r3, r0
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6023      	str	r3, [r4, #0]
	  }
 8004e36:	bf00      	nop
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd90      	pop	{r4, r7, pc}

08004e3e <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access() noexcept
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b082      	sub	sp, #8
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fd fb9f 	bl	800258a <_ZNSt9_Any_data9_M_accessEv>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8004e56:	b590      	push	{r4, r7, lr}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
 8004e5e:	6039      	str	r1, [r7, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 f8d6 	bl	8005014 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8004e68:	683c      	ldr	r4, [r7, #0]
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 f807 	bl	8004e7e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8004e70:	4603      	mov	r3, r0
 8004e72:	601c      	str	r4, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4618      	mov	r0, r3
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd90      	pop	{r4, r7, pc}

08004e7e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b082      	sub	sp, #8
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f000 f8d0 	bl	800502e <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	4618      	mov	r0, r3
 8004e92:	3708      	adds	r7, #8
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 f8d0 	bl	8005048 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3708      	adds	r7, #8
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d004      	beq.n	8004ee2 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_+0x1a>
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	320c      	adds	r2, #12
 8004edc:	6812      	ldr	r2, [r2, #0]
 8004ede:	4618      	mov	r0, r3
 8004ee0:	4790      	blx	r2
      }
 8004ee2:	bf00      	nop
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
       *
       * The deleter will be invoked if a pointer is already owned.
       */
      _GLIBCXX23_CONSTEXPR
      void
      reset(pointer __p = pointer()) noexcept
 8004eea:	b590      	push	{r4, r7, lr}
 8004eec:	b083      	sub	sp, #12
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	6039      	str	r1, [r7, #0]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	_M_t.reset(std::move(__p));
 8004ef4:	687c      	ldr	r4, [r7, #4]
 8004ef6:	463b      	mov	r3, r7
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 f8b2 	bl	8005062 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8004efe:	4603      	mov	r3, r0
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4619      	mov	r1, r3
 8004f04:	4620      	mov	r0, r4
 8004f06:	f000 f8b7 	bl	8005078 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
      }
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd90      	pop	{r4, r7, pc}

08004f12 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      release() noexcept
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b082      	sub	sp, #8
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 f8cb 	bl	80050b8 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8004f22:	4603      	mov	r3, r0
 8004f24:	4618      	mov	r0, r3
 8004f26:	3708      	adds	r7, #8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 f8d3 	bl	80050e2 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}

08004f46 <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4618      	mov	r0, r3
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>:
        default_delete(const default_delete<_Up>&) noexcept { }
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>:
      _Sp_counted_ptr(_Ptr __p) noexcept
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
      : _M_ptr(__p) { }
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 f8bb 	bl	80050fc <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
 8004f86:	4a05      	ldr	r2, [pc, #20]	@ (8004f9c <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_+0x28>)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	601a      	str	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	683a      	ldr	r2, [r7, #0]
 8004f90:	60da      	str	r2, [r3, #12]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4618      	mov	r0, r3
 8004f96:	3708      	adds	r7, #8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	08012ca4 	.word	0x08012ca4

08004fa0 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4618      	mov	r0, r3
 8004fac:	370c      	adds	r7, #12
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr

08004fb6 <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b082      	sub	sp, #8
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 f8b1 	bl	8005128 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>:
      constexpr _Head_base()
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 f89a 	bl	800513e <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>
 800500a:	4603      	mov	r3, r0
 800500c:	4618      	mov	r0, r3
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4618      	mov	r0, r3
 8005020:	f000 f898 	bl	8005154 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4618      	mov	r0, r3
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800502e:	b580      	push	{r7, lr}
 8005030:	b082      	sub	sp, #8
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 f89b 	bl	8005174 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800503e:	4603      	mov	r3, r0
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4618      	mov	r0, r3
 8005054:	f000 f89a 	bl	800518c <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8005058:	4603      	mov	r3, r0
 800505a:	4618      	mov	r0, r3
 800505c:	3708      	adds	r7, #8
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4618      	mov	r0, r3
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
      void reset(pointer __p) noexcept
 8005078:	b590      	push	{r4, r7, lr}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
	const pointer __old_p = _M_ptr();
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f88e 	bl	80051a4 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8005088:	4603      	mov	r3, r0
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	60fb      	str	r3, [r7, #12]
	_M_ptr() = __p;
 800508e:	683c      	ldr	r4, [r7, #0]
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f887 	bl	80051a4 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8005096:	4603      	mov	r3, r0
 8005098:	601c      	str	r4, [r3, #0]
	if (__old_p)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_+0x38>
	  _M_deleter()(__old_p);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f000 f81e 	bl	80050e2 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 80050a6:	4603      	mov	r3, r0
 80050a8:	68f9      	ldr	r1, [r7, #12]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f000 f887 	bl	80051be <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
      }
 80050b0:	bf00      	nop
 80050b2:	3714      	adds	r7, #20
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd90      	pop	{r4, r7, pc}

080050b8 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      pointer release() noexcept
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f7ff fedc 	bl	8004e7e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80050c6:	4603      	mov	r3, r0
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f7ff fed6 	bl	8004e7e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2200      	movs	r2, #0
 80050d6:	601a      	str	r2, [r3, #0]
	return __p;
 80050d8:	68fb      	ldr	r3, [r7, #12]
      }
 80050da:	4618      	mov	r0, r3
 80050dc:	3710      	adds	r7, #16
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}

080050e2 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b082      	sub	sp, #8
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f000 f877 	bl	80051e0 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80050f2:	4603      	mov	r3, r0
 80050f4:	4618      	mov	r0, r3
 80050f6:	3708      	adds	r7, #8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      _Sp_counted_base() noexcept
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
      : _M_use_count(1), _M_weak_count(1) { }
 8005104:	4a07      	ldr	r2, [pc, #28]	@ (8005124 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev+0x28>)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	605a      	str	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	609a      	str	r2, [r3, #8]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4618      	mov	r0, r3
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	08012d04 	.word	0x08012d04

08005128 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4618      	mov	r0, r3
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4618      	mov	r0, r3
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f84b 	bl	80051f8 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4618      	mov	r0, r3
 8005166:	f000 f853 	bl	8005210 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4618      	mov	r0, r3
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 f855 	bl	800522c <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8005182:	4603      	mov	r3, r0
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f856 	bl	8005246 <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 800519a:	4603      	mov	r3, r0
 800519c:	4618      	mov	r0, r3
 800519e:	3708      	adds	r7, #8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 f855 	bl	800525e <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80051b4:	4603      	mov	r3, r0
 80051b6:	4618      	mov	r0, r3
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 80051be:	b580      	push	{r7, lr}
 80051c0:	b082      	sub	sp, #8
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	6078      	str	r0, [r7, #4]
 80051c6:	6039      	str	r1, [r7, #0]
	delete __ptr;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d004      	beq.n	80051d8 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_+0x1a>
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	320c      	adds	r2, #12
 80051d2:	6812      	ldr	r2, [r2, #0]
 80051d4:	4618      	mov	r0, r3
 80051d6:	4790      	blx	r2
      }
 80051d8:	bf00      	nop
 80051da:	3708      	adds	r7, #8
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f845 	bl	8005278 <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 80051ee:	4603      	mov	r3, r0
 80051f0:	4618      	mov	r0, r3
 80051f2:	3708      	adds	r7, #8
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>:
      _Tuple_impl()
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f845 	bl	8005290 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4618      	mov	r0, r3
 800520a:	3708      	adds	r7, #8
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>:
      constexpr _Head_base()
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4618      	mov	r0, r3
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4618      	mov	r0, r3
 8005238:	f000 f835 	bl	80052a6 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>
 800523c:	4603      	mov	r3, r0
 800523e:	4618      	mov	r0, r3
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8005246:	b580      	push	{r7, lr}
 8005248:	b082      	sub	sp, #8
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 f834 	bl	80052bc <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>
 8005254:	4603      	mov	r3, r0
 8005256:	4618      	mov	r0, r3
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800525e:	b580      	push	{r7, lr}
 8005260:	b082      	sub	sp, #8
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4618      	mov	r0, r3
 800526a:	f000 f833 	bl	80052d4 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800526e:	4603      	mov	r3, r0
 8005270:	4618      	mov	r0, r3
 8005272:	3708      	adds	r7, #8
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 f833 	bl	80052ec <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>
 8005286:	4603      	mov	r3, r0
 8005288:	4618      	mov	r0, r3
 800528a:	3708      	adds	r7, #8
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>:
      constexpr _Head_base()
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4618      	mov	r0, r3
 800529c:	370c      	adds	r7, #12
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80052a6:	b480      	push	{r7}
 80052a8:	b083      	sub	sp, #12
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4618      	mov	r0, r3
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 f81d 	bl	8005304 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>
 80052ca:	4603      	mov	r3, r0
 80052cc:	4618      	mov	r0, r3
 80052ce:	3708      	adds	r7, #8
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 f81c 	bl	800531a <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 80052e2:	4603      	mov	r3, r0
 80052e4:	4618      	mov	r0, r3
 80052e6:	3708      	adds	r7, #8
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f81d 	bl	8005334 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>
 80052fa:	4603      	mov	r3, r0
 80052fc:	4618      	mov	r0, r3
 80052fe:	3708      	adds	r7, #8
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4618      	mov	r0, r3
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800531a:	b580      	push	{r7, lr}
 800531c:	b082      	sub	sp, #8
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4618      	mov	r0, r3
 8005326:	f000 f810 	bl	800534a <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>
 800532a:	4603      	mov	r3, r0
 800532c:	4618      	mov	r0, r3
 800532e:	3708      	adds	r7, #8
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4618      	mov	r0, r3
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800534a:	b480      	push	{r7}
 800534c:	b083      	sub	sp, #12
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4618      	mov	r0, r3
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
    class _Sp_counted_ptr final : public _Sp_counted_base<_Lp>
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	4a05      	ldr	r2, [pc, #20]	@ (8005380 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev+0x20>)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	601a      	str	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4618      	mov	r0, r3
 8005372:	f7fe fe53 	bl	800401c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4618      	mov	r0, r3
 800537a:	3708      	adds	r7, #8
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	08012ca4 	.word	0x08012ca4

08005384 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>:
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f7ff ffe7 	bl	8005360 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8005392:	2110      	movs	r1, #16
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f008 fb96 	bl	800dac6 <_ZdlPvj>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4618      	mov	r0, r3
 800539e:	3708      	adds	r7, #8
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <_ZN13UtilityConfigD1Ev>:
struct UtilityConfig {
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3310      	adds	r3, #16
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7fd f931 	bl	8002618 <_ZNSt8functionIFvvEED1Ev>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7fd f920 	bl	80025fe <_ZNSt8functionIFyvEED1Ev>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4618      	mov	r0, r3
 80053c2:	3708      	adds	r7, #8
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <_Z41__static_initialization_and_destruction_0ii>:

}
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b08a      	sub	sp, #40	@ 0x28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d122      	bne.n	800541e <_Z41__static_initialization_and_destruction_0ii+0x56>
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80053de:	4293      	cmp	r3, r2
 80053e0:	d11d      	bne.n	800541e <_Z41__static_initialization_and_destruction_0ii+0x56>
UtilityConfig utilities(micros_64, error_handler);
 80053e2:	f107 0308 	add.w	r3, r7, #8
 80053e6:	4917      	ldr	r1, [pc, #92]	@ (8005444 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fe fcdb 	bl	8003da4 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>
 80053ee:	f107 0318 	add.w	r3, r7, #24
 80053f2:	4915      	ldr	r1, [pc, #84]	@ (8005448 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7fe fd05 	bl	8003e04 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 80053fa:	f107 0218 	add.w	r2, r7, #24
 80053fe:	f107 0308 	add.w	r3, r7, #8
 8005402:	4619      	mov	r1, r3
 8005404:	4811      	ldr	r0, [pc, #68]	@ (800544c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8005406:	f7fd f914 	bl	8002632 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>
 800540a:	f107 0318 	add.w	r3, r7, #24
 800540e:	4618      	mov	r0, r3
 8005410:	f7fd f902 	bl	8002618 <_ZNSt8functionIFvvEED1Ev>
 8005414:	f107 0308 	add.w	r3, r7, #8
 8005418:	4618      	mov	r0, r3
 800541a:	f7fd f8f0 	bl	80025fe <_ZNSt8functionIFyvEED1Ev>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d10a      	bne.n	800543a <_Z41__static_initialization_and_destruction_0ii+0x72>
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800542a:	4293      	cmp	r3, r2
 800542c:	d105      	bne.n	800543a <_Z41__static_initialization_and_destruction_0ii+0x72>
 800542e:	4807      	ldr	r0, [pc, #28]	@ (800544c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8005430:	f7ff ffb8 	bl	80053a4 <_ZN13UtilityConfigD1Ev>
std::shared_ptr<CyphalInterface> interface;
 8005434:	4806      	ldr	r0, [pc, #24]	@ (8005450 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8005436:	f7fe fa1d 	bl	8003874 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 800543a:	bf00      	nop
 800543c:	3728      	adds	r7, #40	@ 0x28
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	08003807 	.word	0x08003807
 8005448:	080037fb 	.word	0x080037fb
 800544c:	20000428 	.word	0x20000428
 8005450:	20000420 	.word	0x20000420

08005454 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv>:
      _M_dispose() noexcept
 8005454:	b590      	push	{r4, r7, lr}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
      { delete _M_ptr; }
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	68dc      	ldr	r4, [r3, #12]
 8005460:	2c00      	cmp	r4, #0
 8005462:	d006      	beq.n	8005472 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv+0x1e>
 8005464:	4620      	mov	r0, r4
 8005466:	f7ff fbfd 	bl	8004c64 <_ZN15CyphalInterfaceD1Ev>
 800546a:	210c      	movs	r1, #12
 800546c:	4620      	mov	r0, r4
 800546e:	f008 fb2a 	bl	800dac6 <_ZdlPvj>
 8005472:	bf00      	nop
 8005474:	370c      	adds	r7, #12
 8005476:	46bd      	mov	sp, r7
 8005478:	bd90      	pop	{r4, r7, pc}

0800547a <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 800547a:	b580      	push	{r7, lr}
 800547c:	b082      	sub	sp, #8
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
      { delete this; }
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d002      	beq.n	800548e <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x14>
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f7ff ff7b 	bl	8005384 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>
 800548e:	bf00      	nop
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE14_M_get_deleterERKSt9type_info>:
      _M_get_deleter(const std::type_info&) noexcept
 8005496:	b480      	push	{r7}
 8005498:	b083      	sub	sp, #12
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
 800549e:	6039      	str	r1, [r7, #0]
      { return nullptr; }
 80054a0:	2300      	movs	r3, #0
 80054a2:	4618      	mov	r0, r3
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr

080054ae <_ZN20AbstractSubscriptionI5HBeatE6acceptEP16CanardRxTransfer>:
                break;
        }

        return out;
    }
    void accept(CanardRxTransfer* transfer) {
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b084      	sub	sp, #16
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
 80054b6:	6039      	str	r1, [r7, #0]
        Type object;
        interface->deserialize_transfer<T>(&object, transfer);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fe fd16 	bl	8003ef0 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80054c4:	f107 0308 	add.w	r3, r7, #8
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	4619      	mov	r1, r3
 80054cc:	f000 f80d 	bl	80054ea <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	3304      	adds	r3, #4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f107 0108 	add.w	r1, r7, #8
 80054dc:	683a      	ldr	r2, [r7, #0]
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	4798      	blx	r3
    }
 80054e2:	bf00      	nop
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::deserialize_transfer(
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b086      	sub	sp, #24
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	60f8      	str	r0, [r7, #12]
 80054f2:	60b9      	str	r1, [r7, #8]
 80054f4:	607a      	str	r2, [r7, #4]
    typename TypeAlias::Type *obj,
    CanardRxTransfer* transfer
) const {
    size_t inout_buf_size = TypeAlias::extent;
 80054f6:	230c      	movs	r3, #12
 80054f8:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	f107 0214 	add.w	r2, r7, #20
 8005502:	4619      	mov	r1, r3
 8005504:	68b8      	ldr	r0, [r7, #8]
 8005506:	f7fd fce7 	bl	8002ed8 <uavcan_node_Heartbeat_1_0_deserialize_>
 800550a:	4603      	mov	r3, r0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	09db      	lsrs	r3, r3, #7
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d005      	beq.n	8005522 <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	3310      	adds	r3, #16
 800551c:	4618      	mov	r0, r3
 800551e:	f7ff f98d 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
    }
}
 8005522:	bf00      	nop
 8005524:	3718      	adds	r7, #24
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <_GLOBAL__sub_I_buffer>:
 800552a:	b580      	push	{r7, lr}
 800552c:	af00      	add	r7, sp, #0
 800552e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005532:	2001      	movs	r0, #1
 8005534:	f7ff ff48 	bl	80053c8 <_Z41__static_initialization_and_destruction_0ii>
 8005538:	bd80      	pop	{r7, pc}

0800553a <_GLOBAL__sub_D_buffer>:
 800553a:	b580      	push	{r7, lr}
 800553c:	af00      	add	r7, sp, #0
 800553e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005542:	2000      	movs	r0, #0
 8005544:	f7ff ff40 	bl	80053c8 <_Z41__static_initialization_and_destruction_0ii>
 8005548:	bd80      	pop	{r7, pc}
	...

0800554c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005552:	4b0f      	ldr	r3, [pc, #60]	@ (8005590 <HAL_MspInit+0x44>)
 8005554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005556:	4a0e      	ldr	r2, [pc, #56]	@ (8005590 <HAL_MspInit+0x44>)
 8005558:	f043 0301 	orr.w	r3, r3, #1
 800555c:	6613      	str	r3, [r2, #96]	@ 0x60
 800555e:	4b0c      	ldr	r3, [pc, #48]	@ (8005590 <HAL_MspInit+0x44>)
 8005560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	607b      	str	r3, [r7, #4]
 8005568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800556a:	4b09      	ldr	r3, [pc, #36]	@ (8005590 <HAL_MspInit+0x44>)
 800556c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800556e:	4a08      	ldr	r2, [pc, #32]	@ (8005590 <HAL_MspInit+0x44>)
 8005570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005574:	6593      	str	r3, [r2, #88]	@ 0x58
 8005576:	4b06      	ldr	r3, [pc, #24]	@ (8005590 <HAL_MspInit+0x44>)
 8005578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800557a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800557e:	603b      	str	r3, [r7, #0]
 8005580:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005582:	f003 fa6d 	bl	8008a60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005586:	bf00      	nop
 8005588:	3708      	adds	r7, #8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40021000 	.word	0x40021000

08005594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005594:	b480      	push	{r7}
 8005596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005598:	bf00      	nop
 800559a:	e7fd      	b.n	8005598 <NMI_Handler+0x4>

0800559c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800559c:	b480      	push	{r7}
 800559e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055a0:	bf00      	nop
 80055a2:	e7fd      	b.n	80055a0 <HardFault_Handler+0x4>

080055a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055a8:	bf00      	nop
 80055aa:	e7fd      	b.n	80055a8 <MemManage_Handler+0x4>

080055ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055b0:	bf00      	nop
 80055b2:	e7fd      	b.n	80055b0 <BusFault_Handler+0x4>

080055b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055b8:	bf00      	nop
 80055ba:	e7fd      	b.n	80055b8 <UsageFault_Handler+0x4>

080055bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80055c0:	bf00      	nop
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr

080055ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055ca:	b480      	push	{r7}
 80055cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055ce:	bf00      	nop
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80055dc:	bf00      	nop
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr

080055e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80055ea:	f000 fa35 	bl	8005a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80055ee:	bf00      	nop
 80055f0:	bd80      	pop	{r7, pc}
	...

080055f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 80055f8:	4802      	ldr	r0, [pc, #8]	@ (8005604 <DMA1_Channel1_IRQHandler+0x10>)
 80055fa:	f000 fce5 	bl	8005fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80055fe:	bf00      	nop
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	200002f8 	.word	0x200002f8

08005608 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 800560c:	4802      	ldr	r0, [pc, #8]	@ (8005618 <DMA1_Channel2_IRQHandler+0x10>)
 800560e:	f000 fcdb 	bl	8005fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005612:	bf00      	nop
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	20000358 	.word	0x20000358

0800561c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005620:	4802      	ldr	r0, [pc, #8]	@ (800562c <USART2_IRQHandler+0x10>)
 8005622:	f004 f9f9 	bl	8009a18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005626:	bf00      	nop
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	200004b8 	.word	0x200004b8

08005630 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8005634:	4802      	ldr	r0, [pc, #8]	@ (8005640 <I2C4_EV_IRQHandler+0x10>)
 8005636:	f001 ffd1 	bl	80075dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	200002a4 	.word	0x200002a4

08005644 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8005648:	4802      	ldr	r0, [pc, #8]	@ (8005654 <I2C4_ER_IRQHandler+0x10>)
 800564a:	f001 ffe1 	bl	8007610 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800564e:	bf00      	nop
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	200002a4 	.word	0x200002a4

08005658 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  return 1;
 800565c:	2301      	movs	r3, #1
}
 800565e:	4618      	mov	r0, r3
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <_kill>:

int _kill(int pid, int sig)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005672:	f009 fbb5 	bl	800ede0 <__errno>
 8005676:	4603      	mov	r3, r0
 8005678:	2216      	movs	r2, #22
 800567a:	601a      	str	r2, [r3, #0]
  return -1;
 800567c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005680:	4618      	mov	r0, r3
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <_exit>:

void _exit (int status)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005690:	f04f 31ff 	mov.w	r1, #4294967295
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7ff ffe7 	bl	8005668 <_kill>
  while (1) {}    /* Make sure we hang here */
 800569a:	bf00      	nop
 800569c:	e7fd      	b.n	800569a <_exit+0x12>

0800569e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800569e:	b580      	push	{r7, lr}
 80056a0:	b086      	sub	sp, #24
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	60f8      	str	r0, [r7, #12]
 80056a6:	60b9      	str	r1, [r7, #8]
 80056a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056aa:	2300      	movs	r3, #0
 80056ac:	617b      	str	r3, [r7, #20]
 80056ae:	e00a      	b.n	80056c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80056b0:	f3af 8000 	nop.w
 80056b4:	4601      	mov	r1, r0
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	1c5a      	adds	r2, r3, #1
 80056ba:	60ba      	str	r2, [r7, #8]
 80056bc:	b2ca      	uxtb	r2, r1
 80056be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	3301      	adds	r3, #1
 80056c4:	617b      	str	r3, [r7, #20]
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	dbf0      	blt.n	80056b0 <_read+0x12>
  }

  return len;
 80056ce:	687b      	ldr	r3, [r7, #4]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3718      	adds	r7, #24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	e009      	b.n	80056fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	60ba      	str	r2, [r7, #8]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	4618      	mov	r0, r3
 80056f4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	3301      	adds	r3, #1
 80056fc:	617b      	str	r3, [r7, #20]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	429a      	cmp	r2, r3
 8005704:	dbf1      	blt.n	80056ea <_write+0x12>
  }
  return len;
 8005706:	687b      	ldr	r3, [r7, #4]
}
 8005708:	4618      	mov	r0, r3
 800570a:	3718      	adds	r7, #24
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <_close>:

int _close(int file)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005718:	f04f 33ff 	mov.w	r3, #4294967295
}
 800571c:	4618      	mov	r0, r3
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005738:	605a      	str	r2, [r3, #4]
  return 0;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <_isatty>:

int _isatty(int file)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005750:	2301      	movs	r3, #1
}
 8005752:	4618      	mov	r0, r3
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800575e:	b480      	push	{r7}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	60f8      	str	r0, [r7, #12]
 8005766:	60b9      	str	r1, [r7, #8]
 8005768:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005780:	4a14      	ldr	r2, [pc, #80]	@ (80057d4 <_sbrk+0x5c>)
 8005782:	4b15      	ldr	r3, [pc, #84]	@ (80057d8 <_sbrk+0x60>)
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800578c:	4b13      	ldr	r3, [pc, #76]	@ (80057dc <_sbrk+0x64>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d102      	bne.n	800579a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005794:	4b11      	ldr	r3, [pc, #68]	@ (80057dc <_sbrk+0x64>)
 8005796:	4a12      	ldr	r2, [pc, #72]	@ (80057e0 <_sbrk+0x68>)
 8005798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800579a:	4b10      	ldr	r3, [pc, #64]	@ (80057dc <_sbrk+0x64>)
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4413      	add	r3, r2
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d207      	bcs.n	80057b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80057a8:	f009 fb1a 	bl	800ede0 <__errno>
 80057ac:	4603      	mov	r3, r0
 80057ae:	220c      	movs	r2, #12
 80057b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80057b2:	f04f 33ff 	mov.w	r3, #4294967295
 80057b6:	e009      	b.n	80057cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80057b8:	4b08      	ldr	r3, [pc, #32]	@ (80057dc <_sbrk+0x64>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80057be:	4b07      	ldr	r3, [pc, #28]	@ (80057dc <_sbrk+0x64>)
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4413      	add	r3, r2
 80057c6:	4a05      	ldr	r2, [pc, #20]	@ (80057dc <_sbrk+0x64>)
 80057c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80057ca:	68fb      	ldr	r3, [r7, #12]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	20020000 	.word	0x20020000
 80057d8:	00000400 	.word	0x00000400
 80057dc:	200004b4 	.word	0x200004b4
 80057e0:	200006e8 	.word	0x200006e8

080057e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80057e4:	b480      	push	{r7}
 80057e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80057e8:	4b06      	ldr	r3, [pc, #24]	@ (8005804 <SystemInit+0x20>)
 80057ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ee:	4a05      	ldr	r2, [pc, #20]	@ (8005804 <SystemInit+0x20>)
 80057f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80057f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80057f8:	bf00      	nop
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	e000ed00 	.word	0xe000ed00

08005808 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800580c:	4b22      	ldr	r3, [pc, #136]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 800580e:	4a23      	ldr	r2, [pc, #140]	@ (800589c <MX_USART2_UART_Init+0x94>)
 8005810:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005812:	4b21      	ldr	r3, [pc, #132]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005814:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005818:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800581a:	4b1f      	ldr	r3, [pc, #124]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 800581c:	2200      	movs	r2, #0
 800581e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005820:	4b1d      	ldr	r3, [pc, #116]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005822:	2200      	movs	r2, #0
 8005824:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005826:	4b1c      	ldr	r3, [pc, #112]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005828:	2200      	movs	r2, #0
 800582a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800582c:	4b1a      	ldr	r3, [pc, #104]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 800582e:	220c      	movs	r2, #12
 8005830:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005832:	4b19      	ldr	r3, [pc, #100]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005834:	2200      	movs	r2, #0
 8005836:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005838:	4b17      	ldr	r3, [pc, #92]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 800583a:	2200      	movs	r2, #0
 800583c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800583e:	4b16      	ldr	r3, [pc, #88]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005840:	2200      	movs	r2, #0
 8005842:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005844:	4b14      	ldr	r3, [pc, #80]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005846:	2200      	movs	r2, #0
 8005848:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800584a:	4b13      	ldr	r3, [pc, #76]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 800584c:	2200      	movs	r2, #0
 800584e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005850:	4811      	ldr	r0, [pc, #68]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005852:	f004 f891 	bl	8009978 <HAL_UART_Init>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800585c:	f7fc fe44 	bl	80024e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005860:	2100      	movs	r1, #0
 8005862:	480d      	ldr	r0, [pc, #52]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005864:	f005 f9cf 	bl	800ac06 <HAL_UARTEx_SetTxFifoThreshold>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800586e:	f7fc fe3b 	bl	80024e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005872:	2100      	movs	r1, #0
 8005874:	4808      	ldr	r0, [pc, #32]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005876:	f005 fa04 	bl	800ac82 <HAL_UARTEx_SetRxFifoThreshold>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005880:	f7fc fe32 	bl	80024e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005884:	4804      	ldr	r0, [pc, #16]	@ (8005898 <MX_USART2_UART_Init+0x90>)
 8005886:	f005 f985 	bl	800ab94 <HAL_UARTEx_DisableFifoMode>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d001      	beq.n	8005894 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005890:	f7fc fe2a 	bl	80024e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005894:	bf00      	nop
 8005896:	bd80      	pop	{r7, pc}
 8005898:	200004b8 	.word	0x200004b8
 800589c:	40004400 	.word	0x40004400

080058a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b09e      	sub	sp, #120	@ 0x78
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058a8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80058ac:	2200      	movs	r2, #0
 80058ae:	601a      	str	r2, [r3, #0]
 80058b0:	605a      	str	r2, [r3, #4]
 80058b2:	609a      	str	r2, [r3, #8]
 80058b4:	60da      	str	r2, [r3, #12]
 80058b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80058b8:	f107 0310 	add.w	r3, r7, #16
 80058bc:	2254      	movs	r2, #84	@ 0x54
 80058be:	2100      	movs	r1, #0
 80058c0:	4618      	mov	r0, r3
 80058c2:	f009 f9d4 	bl	800ec6e <memset>
  if(uartHandle->Instance==USART2)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a23      	ldr	r2, [pc, #140]	@ (8005958 <HAL_UART_MspInit+0xb8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d13e      	bne.n	800594e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80058d0:	2302      	movs	r3, #2
 80058d2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80058d4:	2300      	movs	r3, #0
 80058d6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80058d8:	f107 0310 	add.w	r3, r7, #16
 80058dc:	4618      	mov	r0, r3
 80058de:	f003 fdfd 	bl	80094dc <HAL_RCCEx_PeriphCLKConfig>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80058e8:	f7fc fdfe 	bl	80024e8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80058ec:	4b1b      	ldr	r3, [pc, #108]	@ (800595c <HAL_UART_MspInit+0xbc>)
 80058ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f0:	4a1a      	ldr	r2, [pc, #104]	@ (800595c <HAL_UART_MspInit+0xbc>)
 80058f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80058f8:	4b18      	ldr	r3, [pc, #96]	@ (800595c <HAL_UART_MspInit+0xbc>)
 80058fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005900:	60fb      	str	r3, [r7, #12]
 8005902:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005904:	4b15      	ldr	r3, [pc, #84]	@ (800595c <HAL_UART_MspInit+0xbc>)
 8005906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005908:	4a14      	ldr	r2, [pc, #80]	@ (800595c <HAL_UART_MspInit+0xbc>)
 800590a:	f043 0301 	orr.w	r3, r3, #1
 800590e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005910:	4b12      	ldr	r3, [pc, #72]	@ (800595c <HAL_UART_MspInit+0xbc>)
 8005912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	60bb      	str	r3, [r7, #8]
 800591a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800591c:	230c      	movs	r3, #12
 800591e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005920:	2302      	movs	r3, #2
 8005922:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005924:	2300      	movs	r3, #0
 8005926:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005928:	2300      	movs	r3, #0
 800592a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800592c:	2307      	movs	r3, #7
 800592e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005930:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005934:	4619      	mov	r1, r3
 8005936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800593a:	f001 f9d1 	bl	8006ce0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800593e:	2200      	movs	r2, #0
 8005940:	2100      	movs	r1, #0
 8005942:	2026      	movs	r0, #38	@ 0x26
 8005944:	f000 f9a3 	bl	8005c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005948:	2026      	movs	r0, #38	@ 0x26
 800594a:	f000 f9ba 	bl	8005cc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800594e:	bf00      	nop
 8005950:	3778      	adds	r7, #120	@ 0x78
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	40004400 	.word	0x40004400
 800595c:	40021000 	.word	0x40021000

08005960 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005960:	480d      	ldr	r0, [pc, #52]	@ (8005998 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005962:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005964:	f7ff ff3e 	bl	80057e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005968:	480c      	ldr	r0, [pc, #48]	@ (800599c <LoopForever+0x6>)
  ldr r1, =_edata
 800596a:	490d      	ldr	r1, [pc, #52]	@ (80059a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800596c:	4a0d      	ldr	r2, [pc, #52]	@ (80059a4 <LoopForever+0xe>)
  movs r3, #0
 800596e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005970:	e002      	b.n	8005978 <LoopCopyDataInit>

08005972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005976:	3304      	adds	r3, #4

08005978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800597a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800597c:	d3f9      	bcc.n	8005972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800597e:	4a0a      	ldr	r2, [pc, #40]	@ (80059a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005980:	4c0a      	ldr	r4, [pc, #40]	@ (80059ac <LoopForever+0x16>)
  movs r3, #0
 8005982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005984:	e001      	b.n	800598a <LoopFillZerobss>

08005986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005988:	3204      	adds	r2, #4

0800598a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800598a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800598c:	d3fb      	bcc.n	8005986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800598e:	f009 fa2d 	bl	800edec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005992:	f7fc fcc5 	bl	8002320 <main>

08005996 <LoopForever>:

LoopForever:
    b LoopForever
 8005996:	e7fe      	b.n	8005996 <LoopForever>
  ldr   r0, =_estack
 8005998:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800599c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80059a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80059a4:	080137cc 	.word	0x080137cc
  ldr r2, =_sbss
 80059a8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80059ac:	200006e4 	.word	0x200006e4

080059b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80059b0:	e7fe      	b.n	80059b0 <ADC1_2_IRQHandler>

080059b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b082      	sub	sp, #8
 80059b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80059b8:	2300      	movs	r3, #0
 80059ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059bc:	2003      	movs	r0, #3
 80059be:	f000 f95b 	bl	8005c78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80059c2:	200f      	movs	r0, #15
 80059c4:	f000 f80e 	bl	80059e4 <HAL_InitTick>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d002      	beq.n	80059d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	71fb      	strb	r3, [r7, #7]
 80059d2:	e001      	b.n	80059d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80059d4:	f7ff fdba 	bl	800554c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80059d8:	79fb      	ldrb	r3, [r7, #7]

}
 80059da:	4618      	mov	r0, r3
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
	...

080059e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80059ec:	2300      	movs	r3, #0
 80059ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80059f0:	4b16      	ldr	r3, [pc, #88]	@ (8005a4c <HAL_InitTick+0x68>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d022      	beq.n	8005a3e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80059f8:	4b15      	ldr	r3, [pc, #84]	@ (8005a50 <HAL_InitTick+0x6c>)
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	4b13      	ldr	r3, [pc, #76]	@ (8005a4c <HAL_InitTick+0x68>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005a04:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f000 f966 	bl	8005cde <HAL_SYSTICK_Config>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d10f      	bne.n	8005a38 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b0f      	cmp	r3, #15
 8005a1c:	d809      	bhi.n	8005a32 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a1e:	2200      	movs	r2, #0
 8005a20:	6879      	ldr	r1, [r7, #4]
 8005a22:	f04f 30ff 	mov.w	r0, #4294967295
 8005a26:	f000 f932 	bl	8005c8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8005a54 <HAL_InitTick+0x70>)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6013      	str	r3, [r2, #0]
 8005a30:	e007      	b.n	8005a42 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	73fb      	strb	r3, [r7, #15]
 8005a36:	e004      	b.n	8005a42 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	73fb      	strb	r3, [r7, #15]
 8005a3c:	e001      	b.n	8005a42 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}
 8005a4c:	20000008 	.word	0x20000008
 8005a50:	20000000 	.word	0x20000000
 8005a54:	20000004 	.word	0x20000004

08005a58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a5c:	4b05      	ldr	r3, [pc, #20]	@ (8005a74 <HAL_IncTick+0x1c>)
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	4b05      	ldr	r3, [pc, #20]	@ (8005a78 <HAL_IncTick+0x20>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4413      	add	r3, r2
 8005a66:	4a03      	ldr	r2, [pc, #12]	@ (8005a74 <HAL_IncTick+0x1c>)
 8005a68:	6013      	str	r3, [r2, #0]
}
 8005a6a:	bf00      	nop
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr
 8005a74:	2000054c 	.word	0x2000054c
 8005a78:	20000008 	.word	0x20000008

08005a7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8005a80:	4b03      	ldr	r3, [pc, #12]	@ (8005a90 <HAL_GetTick+0x14>)
 8005a82:	681b      	ldr	r3, [r3, #0]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	2000054c 	.word	0x2000054c

08005a94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a9c:	f7ff ffee 	bl	8005a7c <HAL_GetTick>
 8005aa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aac:	d004      	beq.n	8005ab8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005aae:	4b09      	ldr	r3, [pc, #36]	@ (8005ad4 <HAL_Delay+0x40>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	4413      	add	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005ab8:	bf00      	nop
 8005aba:	f7ff ffdf 	bl	8005a7c <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d8f7      	bhi.n	8005aba <HAL_Delay+0x26>
  {
  }
}
 8005aca:	bf00      	nop
 8005acc:	bf00      	nop
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	20000008 	.word	0x20000008

08005ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f003 0307 	and.w	r3, r3, #7
 8005ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8005b1c <__NVIC_SetPriorityGrouping+0x44>)
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005af4:	4013      	ands	r3, r2
 8005af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b0a:	4a04      	ldr	r2, [pc, #16]	@ (8005b1c <__NVIC_SetPriorityGrouping+0x44>)
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	60d3      	str	r3, [r2, #12]
}
 8005b10:	bf00      	nop
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr
 8005b1c:	e000ed00 	.word	0xe000ed00

08005b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b24:	4b04      	ldr	r3, [pc, #16]	@ (8005b38 <__NVIC_GetPriorityGrouping+0x18>)
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	0a1b      	lsrs	r3, r3, #8
 8005b2a:	f003 0307 	and.w	r3, r3, #7
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	e000ed00 	.word	0xe000ed00

08005b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	4603      	mov	r3, r0
 8005b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	db0b      	blt.n	8005b66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b4e:	79fb      	ldrb	r3, [r7, #7]
 8005b50:	f003 021f 	and.w	r2, r3, #31
 8005b54:	4907      	ldr	r1, [pc, #28]	@ (8005b74 <__NVIC_EnableIRQ+0x38>)
 8005b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b5a:	095b      	lsrs	r3, r3, #5
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8005b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	e000e100 	.word	0xe000e100

08005b78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	6039      	str	r1, [r7, #0]
 8005b82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	db0a      	blt.n	8005ba2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	490c      	ldr	r1, [pc, #48]	@ (8005bc4 <__NVIC_SetPriority+0x4c>)
 8005b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b96:	0112      	lsls	r2, r2, #4
 8005b98:	b2d2      	uxtb	r2, r2
 8005b9a:	440b      	add	r3, r1
 8005b9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ba0:	e00a      	b.n	8005bb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	b2da      	uxtb	r2, r3
 8005ba6:	4908      	ldr	r1, [pc, #32]	@ (8005bc8 <__NVIC_SetPriority+0x50>)
 8005ba8:	79fb      	ldrb	r3, [r7, #7]
 8005baa:	f003 030f 	and.w	r3, r3, #15
 8005bae:	3b04      	subs	r3, #4
 8005bb0:	0112      	lsls	r2, r2, #4
 8005bb2:	b2d2      	uxtb	r2, r2
 8005bb4:	440b      	add	r3, r1
 8005bb6:	761a      	strb	r2, [r3, #24]
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr
 8005bc4:	e000e100 	.word	0xe000e100
 8005bc8:	e000ed00 	.word	0xe000ed00

08005bcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b089      	sub	sp, #36	@ 0x24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f003 0307 	and.w	r3, r3, #7
 8005bde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	f1c3 0307 	rsb	r3, r3, #7
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	bf28      	it	cs
 8005bea:	2304      	movcs	r3, #4
 8005bec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	3304      	adds	r3, #4
 8005bf2:	2b06      	cmp	r3, #6
 8005bf4:	d902      	bls.n	8005bfc <NVIC_EncodePriority+0x30>
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	3b03      	subs	r3, #3
 8005bfa:	e000      	b.n	8005bfe <NVIC_EncodePriority+0x32>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c00:	f04f 32ff 	mov.w	r2, #4294967295
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0a:	43da      	mvns	r2, r3
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	401a      	ands	r2, r3
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c14:	f04f 31ff 	mov.w	r1, #4294967295
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c1e:	43d9      	mvns	r1, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c24:	4313      	orrs	r3, r2
         );
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3724      	adds	r7, #36	@ 0x24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
	...

08005c34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c44:	d301      	bcc.n	8005c4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005c46:	2301      	movs	r3, #1
 8005c48:	e00f      	b.n	8005c6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c74 <SysTick_Config+0x40>)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005c52:	210f      	movs	r1, #15
 8005c54:	f04f 30ff 	mov.w	r0, #4294967295
 8005c58:	f7ff ff8e 	bl	8005b78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c5c:	4b05      	ldr	r3, [pc, #20]	@ (8005c74 <SysTick_Config+0x40>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c62:	4b04      	ldr	r3, [pc, #16]	@ (8005c74 <SysTick_Config+0x40>)
 8005c64:	2207      	movs	r2, #7
 8005c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3708      	adds	r7, #8
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	e000e010 	.word	0xe000e010

08005c78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f7ff ff29 	bl	8005ad8 <__NVIC_SetPriorityGrouping>
}
 8005c86:	bf00      	nop
 8005c88:	3708      	adds	r7, #8
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b086      	sub	sp, #24
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	4603      	mov	r3, r0
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	607a      	str	r2, [r7, #4]
 8005c9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005c9c:	f7ff ff40 	bl	8005b20 <__NVIC_GetPriorityGrouping>
 8005ca0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	68b9      	ldr	r1, [r7, #8]
 8005ca6:	6978      	ldr	r0, [r7, #20]
 8005ca8:	f7ff ff90 	bl	8005bcc <NVIC_EncodePriority>
 8005cac:	4602      	mov	r2, r0
 8005cae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cb2:	4611      	mov	r1, r2
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7ff ff5f 	bl	8005b78 <__NVIC_SetPriority>
}
 8005cba:	bf00      	nop
 8005cbc:	3718      	adds	r7, #24
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b082      	sub	sp, #8
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	4603      	mov	r3, r0
 8005cca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7ff ff33 	bl	8005b3c <__NVIC_EnableIRQ>
}
 8005cd6:	bf00      	nop
 8005cd8:	3708      	adds	r7, #8
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	b082      	sub	sp, #8
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7ff ffa4 	bl	8005c34 <SysTick_Config>
 8005cec:	4603      	mov	r3, r0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
	...

08005cf8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e08d      	b.n	8005e26 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	4b47      	ldr	r3, [pc, #284]	@ (8005e30 <HAL_DMA_Init+0x138>)
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d80f      	bhi.n	8005d36 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	4b45      	ldr	r3, [pc, #276]	@ (8005e34 <HAL_DMA_Init+0x13c>)
 8005d1e:	4413      	add	r3, r2
 8005d20:	4a45      	ldr	r2, [pc, #276]	@ (8005e38 <HAL_DMA_Init+0x140>)
 8005d22:	fba2 2303 	umull	r2, r3, r2, r3
 8005d26:	091b      	lsrs	r3, r3, #4
 8005d28:	009a      	lsls	r2, r3, #2
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a42      	ldr	r2, [pc, #264]	@ (8005e3c <HAL_DMA_Init+0x144>)
 8005d32:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d34:	e00e      	b.n	8005d54 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	4b40      	ldr	r3, [pc, #256]	@ (8005e40 <HAL_DMA_Init+0x148>)
 8005d3e:	4413      	add	r3, r2
 8005d40:	4a3d      	ldr	r2, [pc, #244]	@ (8005e38 <HAL_DMA_Init+0x140>)
 8005d42:	fba2 2303 	umull	r2, r3, r2, r3
 8005d46:	091b      	lsrs	r3, r3, #4
 8005d48:	009a      	lsls	r2, r3, #2
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a3c      	ldr	r2, [pc, #240]	@ (8005e44 <HAL_DMA_Init+0x14c>)
 8005d52:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f9cc 	bl	8006144 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005db4:	d102      	bne.n	8005dbc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dc4:	b2d2      	uxtb	r2, r2
 8005dc6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005dd0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d010      	beq.n	8005dfc <HAL_DMA_Init+0x104>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d80c      	bhi.n	8005dfc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 f9ec 	bl	80061c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dec:	2200      	movs	r2, #0
 8005dee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	e008      	b.n	8005e0e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	40020407 	.word	0x40020407
 8005e34:	bffdfff8 	.word	0xbffdfff8
 8005e38:	cccccccd 	.word	0xcccccccd
 8005e3c:	40020000 	.word	0x40020000
 8005e40:	bffdfbf8 	.word	0xbffdfbf8
 8005e44:	40020400 	.word	0x40020400

08005e48 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e50:	2300      	movs	r3, #0
 8005e52:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d005      	beq.n	8005e6c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2204      	movs	r2, #4
 8005e64:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	73fb      	strb	r3, [r7, #15]
 8005e6a:	e037      	b.n	8005edc <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 020e 	bic.w	r2, r2, #14
 8005e7a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e8a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f022 0201 	bic.w	r2, r2, #1
 8005e9a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ea0:	f003 021f 	and.w	r2, r3, #31
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	fa01 f202 	lsl.w	r2, r1, r2
 8005eae:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005eb8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00c      	beq.n	8005edc <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ecc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ed0:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005eda:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f02:	2300      	movs	r3, #0
 8005f04:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d00d      	beq.n	8005f2e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2204      	movs	r2, #4
 8005f16:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	73fb      	strb	r3, [r7, #15]
 8005f2c:	e047      	b.n	8005fbe <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f022 020e 	bic.w	r2, r2, #14
 8005f3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 0201 	bic.w	r2, r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f62:	f003 021f 	and.w	r2, r3, #31
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8005f70:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005f7a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d00c      	beq.n	8005f9e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f92:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005f9c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	4798      	blx	r3
    }
  }
  return status;
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fe4:	f003 031f 	and.w	r3, r3, #31
 8005fe8:	2204      	movs	r2, #4
 8005fea:	409a      	lsls	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d026      	beq.n	8006042 <HAL_DMA_IRQHandler+0x7a>
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0304 	and.w	r3, r3, #4
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d021      	beq.n	8006042 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0320 	and.w	r3, r3, #32
 8006008:	2b00      	cmp	r3, #0
 800600a:	d107      	bne.n	800601c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f022 0204 	bic.w	r2, r2, #4
 800601a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006020:	f003 021f 	and.w	r2, r3, #31
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006028:	2104      	movs	r1, #4
 800602a:	fa01 f202 	lsl.w	r2, r1, r2
 800602e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006034:	2b00      	cmp	r3, #0
 8006036:	d071      	beq.n	800611c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006040:	e06c      	b.n	800611c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006046:	f003 031f 	and.w	r3, r3, #31
 800604a:	2202      	movs	r2, #2
 800604c:	409a      	lsls	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	4013      	ands	r3, r2
 8006052:	2b00      	cmp	r3, #0
 8006054:	d02e      	beq.n	80060b4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f003 0302 	and.w	r3, r3, #2
 800605c:	2b00      	cmp	r3, #0
 800605e:	d029      	beq.n	80060b4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0320 	and.w	r3, r3, #32
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10b      	bne.n	8006086 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f022 020a 	bic.w	r2, r2, #10
 800607c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2201      	movs	r2, #1
 8006082:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800608a:	f003 021f 	and.w	r2, r3, #31
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006092:	2102      	movs	r1, #2
 8006094:	fa01 f202 	lsl.w	r2, r1, r2
 8006098:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d038      	beq.n	800611c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80060b2:	e033      	b.n	800611c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060b8:	f003 031f 	and.w	r3, r3, #31
 80060bc:	2208      	movs	r2, #8
 80060be:	409a      	lsls	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4013      	ands	r3, r2
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d02a      	beq.n	800611e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	f003 0308 	and.w	r3, r3, #8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d025      	beq.n	800611e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 020e 	bic.w	r2, r2, #14
 80060e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e6:	f003 021f 	and.w	r2, r3, #31
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ee:	2101      	movs	r1, #1
 80060f0:	fa01 f202 	lsl.w	r2, r1, r2
 80060f4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2201      	movs	r2, #1
 80060fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006110:	2b00      	cmp	r3, #0
 8006112:	d004      	beq.n	800611e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800611c:	bf00      	nop
 800611e:	bf00      	nop
}
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006126:	b480      	push	{r7}
 8006128:	b083      	sub	sp, #12
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006134:	b2db      	uxtb	r3, r3
}
 8006136:	4618      	mov	r0, r3
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
	...

08006144 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006144:	b480      	push	{r7}
 8006146:	b087      	sub	sp, #28
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	461a      	mov	r2, r3
 8006152:	4b16      	ldr	r3, [pc, #88]	@ (80061ac <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006154:	429a      	cmp	r2, r3
 8006156:	d802      	bhi.n	800615e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006158:	4b15      	ldr	r3, [pc, #84]	@ (80061b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800615a:	617b      	str	r3, [r7, #20]
 800615c:	e001      	b.n	8006162 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800615e:	4b15      	ldr	r3, [pc, #84]	@ (80061b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006160:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	b2db      	uxtb	r3, r3
 800616c:	3b08      	subs	r3, #8
 800616e:	4a12      	ldr	r2, [pc, #72]	@ (80061b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006170:	fba2 2303 	umull	r2, r3, r2, r3
 8006174:	091b      	lsrs	r3, r3, #4
 8006176:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617c:	089b      	lsrs	r3, r3, #2
 800617e:	009a      	lsls	r2, r3, #2
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	4413      	add	r3, r2
 8006184:	461a      	mov	r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a0b      	ldr	r2, [pc, #44]	@ (80061bc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800618e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f003 031f 	and.w	r3, r3, #31
 8006196:	2201      	movs	r2, #1
 8006198:	409a      	lsls	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800619e:	bf00      	nop
 80061a0:	371c      	adds	r7, #28
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	40020407 	.word	0x40020407
 80061b0:	40020800 	.word	0x40020800
 80061b4:	40020820 	.word	0x40020820
 80061b8:	cccccccd 	.word	0xcccccccd
 80061bc:	40020880 	.word	0x40020880

080061c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006200 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80061d4:	4413      	add	r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	461a      	mov	r2, r3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a08      	ldr	r2, [pc, #32]	@ (8006204 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80061e2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	f003 031f 	and.w	r3, r3, #31
 80061ec:	2201      	movs	r2, #1
 80061ee:	409a      	lsls	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80061f4:	bf00      	nop
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr
 8006200:	1000823f 	.word	0x1000823f
 8006204:	40020940 	.word	0x40020940

08006208 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e147      	b.n	80064aa <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fb fe62 	bl	8001ef8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	699a      	ldr	r2, [r3, #24]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0210 	bic.w	r2, r2, #16
 8006242:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006244:	f7ff fc1a 	bl	8005a7c <HAL_GetTick>
 8006248:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800624a:	e012      	b.n	8006272 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800624c:	f7ff fc16 	bl	8005a7c <HAL_GetTick>
 8006250:	4602      	mov	r2, r0
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	2b0a      	cmp	r3, #10
 8006258:	d90b      	bls.n	8006272 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800625e:	f043 0201 	orr.w	r2, r3, #1
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2203      	movs	r2, #3
 800626a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e11b      	b.n	80064aa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	f003 0308 	and.w	r3, r3, #8
 800627c:	2b08      	cmp	r3, #8
 800627e:	d0e5      	beq.n	800624c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	699a      	ldr	r2, [r3, #24]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f042 0201 	orr.w	r2, r2, #1
 800628e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006290:	f7ff fbf4 	bl	8005a7c <HAL_GetTick>
 8006294:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006296:	e012      	b.n	80062be <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006298:	f7ff fbf0 	bl	8005a7c <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	2b0a      	cmp	r3, #10
 80062a4:	d90b      	bls.n	80062be <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062aa:	f043 0201 	orr.w	r2, r3, #1
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2203      	movs	r2, #3
 80062b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e0f5      	b.n	80064aa <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	699b      	ldr	r3, [r3, #24]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0e5      	beq.n	8006298 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	699a      	ldr	r2, [r3, #24]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f042 0202 	orr.w	r2, r2, #2
 80062da:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a74      	ldr	r2, [pc, #464]	@ (80064b4 <HAL_FDCAN_Init+0x2ac>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d103      	bne.n	80062ee <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80062e6:	4a74      	ldr	r2, [pc, #464]	@ (80064b8 <HAL_FDCAN_Init+0x2b0>)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	7c1b      	ldrb	r3, [r3, #16]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d108      	bne.n	8006308 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	699a      	ldr	r2, [r3, #24]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006304:	619a      	str	r2, [r3, #24]
 8006306:	e007      	b.n	8006318 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	699a      	ldr	r2, [r3, #24]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006316:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	7c5b      	ldrb	r3, [r3, #17]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d108      	bne.n	8006332 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699a      	ldr	r2, [r3, #24]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800632e:	619a      	str	r2, [r3, #24]
 8006330:	e007      	b.n	8006342 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	699a      	ldr	r2, [r3, #24]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006340:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	7c9b      	ldrb	r3, [r3, #18]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d108      	bne.n	800635c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	699a      	ldr	r2, [r3, #24]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006358:	619a      	str	r2, [r3, #24]
 800635a:	e007      	b.n	800636c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699a      	ldr	r2, [r3, #24]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800636a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	689a      	ldr	r2, [r3, #8]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	430a      	orrs	r2, r1
 8006380:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	699a      	ldr	r2, [r3, #24]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006390:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	691a      	ldr	r2, [r3, #16]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 0210 	bic.w	r2, r2, #16
 80063a0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d108      	bne.n	80063bc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	699a      	ldr	r2, [r3, #24]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f042 0204 	orr.w	r2, r2, #4
 80063b8:	619a      	str	r2, [r3, #24]
 80063ba:	e02c      	b.n	8006416 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d028      	beq.n	8006416 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d01c      	beq.n	8006406 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699a      	ldr	r2, [r3, #24]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80063da:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	691a      	ldr	r2, [r3, #16]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f042 0210 	orr.w	r2, r2, #16
 80063ea:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	2b03      	cmp	r3, #3
 80063f2:	d110      	bne.n	8006416 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	699a      	ldr	r2, [r3, #24]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f042 0220 	orr.w	r2, r2, #32
 8006402:	619a      	str	r2, [r3, #24]
 8006404:	e007      	b.n	8006416 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	699a      	ldr	r2, [r3, #24]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f042 0220 	orr.w	r2, r2, #32
 8006414:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	3b01      	subs	r3, #1
 800641c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	3b01      	subs	r3, #1
 8006424:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006426:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a1b      	ldr	r3, [r3, #32]
 800642c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800642e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	3b01      	subs	r3, #1
 8006438:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800643e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006440:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800644a:	d115      	bne.n	8006478 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006450:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006456:	3b01      	subs	r3, #1
 8006458:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800645a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006460:	3b01      	subs	r3, #1
 8006462:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006464:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646c:	3b01      	subs	r3, #1
 800646e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006474:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006476:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	430a      	orrs	r2, r1
 800648a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 fb3e 	bl	8006b10 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	40006400 	.word	0x40006400
 80064b8:	40006500 	.word	0x40006500

080064bc <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80064cc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80064ce:	7dfb      	ldrb	r3, [r7, #23]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d002      	beq.n	80064da <HAL_FDCAN_ConfigFilter+0x1e>
 80064d4:	7dfb      	ldrb	r3, [r7, #23]
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d13d      	bne.n	8006556 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d119      	bne.n	8006516 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80064ee:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80064f6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80064fc:	4313      	orrs	r3, r2
 80064fe:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	4413      	add	r3, r2
 800650c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	e01d      	b.n	8006552 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	075a      	lsls	r2, r3, #29
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	4313      	orrs	r3, r2
 8006522:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	079a      	lsls	r2, r3, #30
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	695b      	ldr	r3, [r3, #20]
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	00db      	lsls	r3, r3, #3
 800653c:	4413      	add	r3, r2
 800653e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	693a      	ldr	r2, [r7, #16]
 8006544:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	3304      	adds	r3, #4
 800654a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006552:	2300      	movs	r3, #0
 8006554:	e006      	b.n	8006564 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800655a:	f043 0202 	orr.w	r2, r3, #2
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
  }
}
 8006564:	4618      	mov	r0, r3
 8006566:	371c      	adds	r7, #28
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
 800657c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b01      	cmp	r3, #1
 8006588:	d116      	bne.n	80065b8 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006592:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	011a      	lsls	r2, r3, #4
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	431a      	orrs	r2, r3
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	005b      	lsls	r3, r3, #1
 80065a4:	431a      	orrs	r2, r3
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	431a      	orrs	r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 80065b4:	2300      	movs	r3, #0
 80065b6:	e006      	b.n	80065c6 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065bc:	f043 0204 	orr.w	r2, r3, #4
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
  }
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b085      	sub	sp, #20
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
 80065da:	60b9      	str	r1, [r7, #8]
 80065dc:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d108      	bne.n	80065fc <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	0219      	lsls	r1, r3, #8
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	430a      	orrs	r2, r1
 80065f6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Return function status */
    return HAL_OK;
 80065f8:	2300      	movs	r3, #0
 80065fa:	e006      	b.n	800660a <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006600:	f043 0204 	orr.w	r2, r3, #4
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
  }
}
 800660a:	4618      	mov	r0, r3
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 8006616:	b480      	push	{r7}
 8006618:	b083      	sub	sp, #12
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006624:	b2db      	uxtb	r3, r3
 8006626:	2b01      	cmp	r3, #1
 8006628:	d109      	bne.n	800663e <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68da      	ldr	r2, [r3, #12]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006638:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 800663a:	2300      	movs	r3, #0
 800663c:	e006      	b.n	800664c <HAL_FDCAN_EnableTxDelayCompensation+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006642:	f043 0204 	orr.w	r2, r3, #4
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
  }
}
 800664c:	4618      	mov	r0, r3
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006666:	b2db      	uxtb	r3, r3
 8006668:	2b01      	cmp	r3, #1
 800666a:	d110      	bne.n	800668e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699a      	ldr	r2, [r3, #24]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 0201 	bic.w	r2, r2, #1
 8006682:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800668a:	2300      	movs	r3, #0
 800668c:	e006      	b.n	800669c <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006692:	f043 0204 	orr.w	r2, r3, #4
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
  }
}
 800669c:	4618      	mov	r0, r3
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b086      	sub	sp, #24
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d12c      	bne.n	800671a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80066c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d007      	beq.n	80066e0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e023      	b.n	8006728 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80066e8:	0c1b      	lsrs	r3, r3, #16
 80066ea:	f003 0303 	and.w	r3, r3, #3
 80066ee:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	68b9      	ldr	r1, [r7, #8]
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	f000 fa76 	bl	8006be8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2101      	movs	r1, #1
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	fa01 f202 	lsl.w	r2, r1, r2
 8006708:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800670c:	2201      	movs	r2, #1
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	409a      	lsls	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	e006      	b.n	8006728 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800671e:	f043 0208 	orr.w	r2, r3, #8
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
  }
}
 8006728:	4618      	mov	r0, r3
 800672a:	3718      	adds	r7, #24
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006730:	b480      	push	{r7}
 8006732:	b08b      	sub	sp, #44	@ 0x2c
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
 800673c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006744:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006746:	7efb      	ldrb	r3, [r7, #27]
 8006748:	2b02      	cmp	r3, #2
 800674a:	f040 80bc 	bne.w	80068c6 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	2b40      	cmp	r3, #64	@ 0x40
 8006752:	d121      	bne.n	8006798 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800675c:	f003 030f 	and.w	r3, r3, #15
 8006760:	2b00      	cmp	r3, #0
 8006762:	d107      	bne.n	8006774 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006768:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e0af      	b.n	80068d4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800677c:	0a1b      	lsrs	r3, r3, #8
 800677e:	f003 0303 	and.w	r3, r3, #3
 8006782:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8006788:	69fa      	ldr	r2, [r7, #28]
 800678a:	4613      	mov	r3, r2
 800678c:	00db      	lsls	r3, r3, #3
 800678e:	4413      	add	r3, r2
 8006790:	00db      	lsls	r3, r3, #3
 8006792:	440b      	add	r3, r1
 8006794:	627b      	str	r3, [r7, #36]	@ 0x24
 8006796:	e020      	b.n	80067da <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067a0:	f003 030f 	and.w	r3, r3, #15
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d107      	bne.n	80067b8 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e08d      	b.n	80068d4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067c0:	0a1b      	lsrs	r3, r3, #8
 80067c2:	f003 0303 	and.w	r3, r3, #3
 80067c6:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80067cc:	69fa      	ldr	r2, [r7, #28]
 80067ce:	4613      	mov	r3, r2
 80067d0:	00db      	lsls	r3, r3, #3
 80067d2:	4413      	add	r3, r2
 80067d4:	00db      	lsls	r3, r3, #3
 80067d6:	440b      	add	r3, r1
 80067d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80067da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d107      	bne.n	80067fe <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80067ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	0c9b      	lsrs	r3, r3, #18
 80067f4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	601a      	str	r2, [r3, #0]
 80067fc:	e005      	b.n	800680a <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80067fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006824:	3304      	adds	r3, #4
 8006826:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	b29a      	uxth	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8006832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800683e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	0e1b      	lsrs	r3, r3, #24
 800685c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	0fda      	lsrs	r2, r3, #31
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	3304      	adds	r3, #4
 8006872:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006878:	2300      	movs	r3, #0
 800687a:	623b      	str	r3, [r7, #32]
 800687c:	e00a      	b.n	8006894 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	6a3b      	ldr	r3, [r7, #32]
 8006882:	441a      	add	r2, r3
 8006884:	6839      	ldr	r1, [r7, #0]
 8006886:	6a3b      	ldr	r3, [r7, #32]
 8006888:	440b      	add	r3, r1
 800688a:	7812      	ldrb	r2, [r2, #0]
 800688c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800688e:	6a3b      	ldr	r3, [r7, #32]
 8006890:	3301      	adds	r3, #1
 8006892:	623b      	str	r3, [r7, #32]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	0c1b      	lsrs	r3, r3, #16
 800689a:	4a11      	ldr	r2, [pc, #68]	@ (80068e0 <HAL_FDCAN_GetRxMessage+0x1b0>)
 800689c:	5cd3      	ldrb	r3, [r2, r3]
 800689e:	461a      	mov	r2, r3
 80068a0:	6a3b      	ldr	r3, [r7, #32]
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d3eb      	bcc.n	800687e <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	2b40      	cmp	r3, #64	@ 0x40
 80068aa:	d105      	bne.n	80068b8 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	69fa      	ldr	r2, [r7, #28]
 80068b2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80068b6:	e004      	b.n	80068c2 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69fa      	ldr	r2, [r7, #28]
 80068be:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	e006      	b.n	80068d4 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ca:	f043 0208 	orr.w	r2, r3, #8
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
  }
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	372c      	adds	r7, #44	@ 0x2c
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr
 80068e0:	08012d30 	.word	0x08012d30

080068e4 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2b40      	cmp	r3, #64	@ 0x40
 80068f2:	d107      	bne.n	8006904 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068fc:	f003 030f 	and.w	r3, r3, #15
 8006900:	60fb      	str	r3, [r7, #12]
 8006902:	e006      	b.n	8006912 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800690c:	f003 030f 	and.w	r3, r3, #15
 8006910:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8006912:	68fb      	ldr	r3, [r7, #12]
}
 8006914:	4618      	mov	r0, r3
 8006916:	3714      	adds	r7, #20
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006930:	f003 0307 	and.w	r3, r3, #7
 8006934:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8006936:	68fb      	ldr	r3, [r7, #12]
}
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8006944:	b480      	push	{r7}
 8006946:	b087      	sub	sp, #28
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006956:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006958:	7dfb      	ldrb	r3, [r7, #23]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d003      	beq.n	8006966 <HAL_FDCAN_ActivateNotification+0x22>
 800695e:	7dfb      	ldrb	r3, [r7, #23]
 8006960:	2b02      	cmp	r3, #2
 8006962:	f040 80c8 	bne.w	8006af6 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800696c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	f003 0307 	and.w	r3, r3, #7
 8006974:	2b00      	cmp	r3, #0
 8006976:	d004      	beq.n	8006982 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d03b      	beq.n	80069fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006988:	2b00      	cmp	r3, #0
 800698a:	d004      	beq.n	8006996 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b00      	cmp	r3, #0
 8006994:	d031      	beq.n	80069fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800699c:	2b00      	cmp	r3, #0
 800699e:	d004      	beq.n	80069aa <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f003 0304 	and.w	r3, r3, #4
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d027      	beq.n	80069fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d004      	beq.n	80069be <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	f003 0308 	and.w	r3, r3, #8
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d01d      	beq.n	80069fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d004      	beq.n	80069d2 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	f003 0310 	and.w	r3, r3, #16
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d013      	beq.n	80069fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d004      	beq.n	80069e6 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f003 0320 	and.w	r3, r3, #32
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d009      	beq.n	80069fa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00c      	beq.n	8006a0a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d107      	bne.n	8006a0a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f042 0201 	orr.w	r2, r2, #1
 8006a08:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d004      	beq.n	8006a1e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d13b      	bne.n	8006a96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d004      	beq.n	8006a32 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d131      	bne.n	8006a96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d004      	beq.n	8006a46 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f003 0304 	and.w	r3, r3, #4
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d127      	bne.n	8006a96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d004      	beq.n	8006a5a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	f003 0308 	and.w	r3, r3, #8
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d11d      	bne.n	8006a96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d004      	beq.n	8006a6e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f003 0310 	and.w	r3, r3, #16
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d113      	bne.n	8006a96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d004      	beq.n	8006a82 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f003 0320 	and.w	r3, r3, #32
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d109      	bne.n	8006a96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d00c      	beq.n	8006aa6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d007      	beq.n	8006aa6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f042 0202 	orr.w	r2, r2, #2
 8006aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d009      	beq.n	8006ac4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d009      	beq.n	8006ae2 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68ba      	ldr	r2, [r7, #8]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8006af2:	2300      	movs	r3, #0
 8006af4:	e006      	b.n	8006b04 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006afa:	f043 0202 	orr.w	r2, r3, #2
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
  }
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	371c      	adds	r7, #28
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006b18:	4b30      	ldr	r3, [pc, #192]	@ (8006bdc <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8006b1a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a2f      	ldr	r2, [pc, #188]	@ (8006be0 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d103      	bne.n	8006b2e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006b2c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a2c      	ldr	r2, [pc, #176]	@ (8006be4 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d103      	bne.n	8006b40 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8006b3e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	68ba      	ldr	r2, [r7, #8]
 8006b44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b4e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b56:	041a      	lsls	r2, r3, #16
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b74:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b7c:	061a      	lsls	r2, r3, #24
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	e005      	b.n	8006bc2 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	3304      	adds	r3, #4
 8006bc0:	60fb      	str	r3, [r7, #12]
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d3f3      	bcc.n	8006bb6 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8006bce:	bf00      	nop
 8006bd0:	bf00      	nop
 8006bd2:	3714      	adds	r7, #20
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	4000a400 	.word	0x4000a400
 8006be0:	40006800 	.word	0x40006800
 8006be4:	40006c00 	.word	0x40006c00

08006be8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b089      	sub	sp, #36	@ 0x24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10a      	bne.n	8006c14 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006c06:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	61fb      	str	r3, [r7, #28]
 8006c12:	e00a      	b.n	8006c2a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006c1c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8006c22:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006c24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c28:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006c34:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006c3a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8006c40:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006c46:	4313      	orrs	r3, r2
 8006c48:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	4613      	mov	r3, r2
 8006c52:	00db      	lsls	r3, r3, #3
 8006c54:	4413      	add	r3, r2
 8006c56:	00db      	lsls	r3, r3, #3
 8006c58:	440b      	add	r3, r1
 8006c5a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006c5c:	69bb      	ldr	r3, [r7, #24]
 8006c5e:	69fa      	ldr	r2, [r7, #28]
 8006c60:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	3304      	adds	r3, #4
 8006c66:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	3304      	adds	r3, #4
 8006c72:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006c74:	2300      	movs	r3, #0
 8006c76:	617b      	str	r3, [r7, #20]
 8006c78:	e020      	b.n	8006cbc <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	3303      	adds	r3, #3
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	4413      	add	r3, r2
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	3302      	adds	r3, #2
 8006c8a:	6879      	ldr	r1, [r7, #4]
 8006c8c:	440b      	add	r3, r1
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006c92:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	3301      	adds	r3, #1
 8006c98:	6879      	ldr	r1, [r7, #4]
 8006c9a:	440b      	add	r3, r1
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006ca0:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006ca2:	6879      	ldr	r1, [r7, #4]
 8006ca4:	697a      	ldr	r2, [r7, #20]
 8006ca6:	440a      	add	r2, r1
 8006ca8:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006caa:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	3304      	adds	r3, #4
 8006cba:	617b      	str	r3, [r7, #20]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	0c1b      	lsrs	r3, r3, #16
 8006cc2:	4a06      	ldr	r2, [pc, #24]	@ (8006cdc <FDCAN_CopyMessageToRAM+0xf4>)
 8006cc4:	5cd3      	ldrb	r3, [r2, r3]
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d3d5      	bcc.n	8006c7a <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8006cce:	bf00      	nop
 8006cd0:	bf00      	nop
 8006cd2:	3724      	adds	r7, #36	@ 0x24
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	08012d30 	.word	0x08012d30

08006ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006cea:	2300      	movs	r3, #0
 8006cec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006cee:	e15a      	b.n	8006fa6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	2101      	movs	r1, #1
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f000 814c 	beq.w	8006fa0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f003 0303 	and.w	r3, r3, #3
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d005      	beq.n	8006d20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d130      	bne.n	8006d82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	005b      	lsls	r3, r3, #1
 8006d2a:	2203      	movs	r2, #3
 8006d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d30:	43db      	mvns	r3, r3
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	4013      	ands	r3, r2
 8006d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	68da      	ldr	r2, [r3, #12]
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	005b      	lsls	r3, r3, #1
 8006d40:	fa02 f303 	lsl.w	r3, r2, r3
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	693a      	ldr	r2, [r7, #16]
 8006d4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006d56:	2201      	movs	r2, #1
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5e:	43db      	mvns	r3, r3
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	4013      	ands	r3, r2
 8006d64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	091b      	lsrs	r3, r3, #4
 8006d6c:	f003 0201 	and.w	r2, r3, #1
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	693a      	ldr	r2, [r7, #16]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	693a      	ldr	r2, [r7, #16]
 8006d80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f003 0303 	and.w	r3, r3, #3
 8006d8a:	2b03      	cmp	r3, #3
 8006d8c:	d017      	beq.n	8006dbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	005b      	lsls	r3, r3, #1
 8006d98:	2203      	movs	r2, #3
 8006d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9e:	43db      	mvns	r3, r3
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	4013      	ands	r3, r2
 8006da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	689a      	ldr	r2, [r3, #8]
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	005b      	lsls	r3, r3, #1
 8006dae:	fa02 f303 	lsl.w	r3, r2, r3
 8006db2:	693a      	ldr	r2, [r7, #16]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f003 0303 	and.w	r3, r3, #3
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d123      	bne.n	8006e12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	08da      	lsrs	r2, r3, #3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	3208      	adds	r2, #8
 8006dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	f003 0307 	and.w	r3, r3, #7
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	220f      	movs	r2, #15
 8006de2:	fa02 f303 	lsl.w	r3, r2, r3
 8006de6:	43db      	mvns	r3, r3
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	4013      	ands	r3, r2
 8006dec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	691a      	ldr	r2, [r3, #16]
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f003 0307 	and.w	r3, r3, #7
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	08da      	lsrs	r2, r3, #3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	3208      	adds	r2, #8
 8006e0c:	6939      	ldr	r1, [r7, #16]
 8006e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	005b      	lsls	r3, r3, #1
 8006e1c:	2203      	movs	r2, #3
 8006e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e22:	43db      	mvns	r3, r3
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	4013      	ands	r3, r2
 8006e28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f003 0203 	and.w	r2, r3, #3
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	005b      	lsls	r3, r3, #1
 8006e36:	fa02 f303 	lsl.w	r3, r2, r3
 8006e3a:	693a      	ldr	r2, [r7, #16]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 80a6 	beq.w	8006fa0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e54:	4b5b      	ldr	r3, [pc, #364]	@ (8006fc4 <HAL_GPIO_Init+0x2e4>)
 8006e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e58:	4a5a      	ldr	r2, [pc, #360]	@ (8006fc4 <HAL_GPIO_Init+0x2e4>)
 8006e5a:	f043 0301 	orr.w	r3, r3, #1
 8006e5e:	6613      	str	r3, [r2, #96]	@ 0x60
 8006e60:	4b58      	ldr	r3, [pc, #352]	@ (8006fc4 <HAL_GPIO_Init+0x2e4>)
 8006e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e64:	f003 0301 	and.w	r3, r3, #1
 8006e68:	60bb      	str	r3, [r7, #8]
 8006e6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006e6c:	4a56      	ldr	r2, [pc, #344]	@ (8006fc8 <HAL_GPIO_Init+0x2e8>)
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	089b      	lsrs	r3, r3, #2
 8006e72:	3302      	adds	r3, #2
 8006e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f003 0303 	and.w	r3, r3, #3
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	220f      	movs	r2, #15
 8006e84:	fa02 f303 	lsl.w	r3, r2, r3
 8006e88:	43db      	mvns	r3, r3
 8006e8a:	693a      	ldr	r2, [r7, #16]
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006e96:	d01f      	beq.n	8006ed8 <HAL_GPIO_Init+0x1f8>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a4c      	ldr	r2, [pc, #304]	@ (8006fcc <HAL_GPIO_Init+0x2ec>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d019      	beq.n	8006ed4 <HAL_GPIO_Init+0x1f4>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a4b      	ldr	r2, [pc, #300]	@ (8006fd0 <HAL_GPIO_Init+0x2f0>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d013      	beq.n	8006ed0 <HAL_GPIO_Init+0x1f0>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a4a      	ldr	r2, [pc, #296]	@ (8006fd4 <HAL_GPIO_Init+0x2f4>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d00d      	beq.n	8006ecc <HAL_GPIO_Init+0x1ec>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a49      	ldr	r2, [pc, #292]	@ (8006fd8 <HAL_GPIO_Init+0x2f8>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d007      	beq.n	8006ec8 <HAL_GPIO_Init+0x1e8>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a48      	ldr	r2, [pc, #288]	@ (8006fdc <HAL_GPIO_Init+0x2fc>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d101      	bne.n	8006ec4 <HAL_GPIO_Init+0x1e4>
 8006ec0:	2305      	movs	r3, #5
 8006ec2:	e00a      	b.n	8006eda <HAL_GPIO_Init+0x1fa>
 8006ec4:	2306      	movs	r3, #6
 8006ec6:	e008      	b.n	8006eda <HAL_GPIO_Init+0x1fa>
 8006ec8:	2304      	movs	r3, #4
 8006eca:	e006      	b.n	8006eda <HAL_GPIO_Init+0x1fa>
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e004      	b.n	8006eda <HAL_GPIO_Init+0x1fa>
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	e002      	b.n	8006eda <HAL_GPIO_Init+0x1fa>
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e000      	b.n	8006eda <HAL_GPIO_Init+0x1fa>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	f002 0203 	and.w	r2, r2, #3
 8006ee0:	0092      	lsls	r2, r2, #2
 8006ee2:	4093      	lsls	r3, r2
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006eea:	4937      	ldr	r1, [pc, #220]	@ (8006fc8 <HAL_GPIO_Init+0x2e8>)
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	089b      	lsrs	r3, r3, #2
 8006ef0:	3302      	adds	r3, #2
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006ef8:	4b39      	ldr	r3, [pc, #228]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	43db      	mvns	r3, r3
 8006f02:	693a      	ldr	r2, [r7, #16]
 8006f04:	4013      	ands	r3, r2
 8006f06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d003      	beq.n	8006f1c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006f1c:	4a30      	ldr	r2, [pc, #192]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006f22:	4b2f      	ldr	r3, [pc, #188]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	43db      	mvns	r3, r3
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	4013      	ands	r3, r2
 8006f30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006f46:	4a26      	ldr	r2, [pc, #152]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006f4c:	4b24      	ldr	r3, [pc, #144]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	43db      	mvns	r3, r3
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d003      	beq.n	8006f70 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006f70:	4a1b      	ldr	r2, [pc, #108]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006f76:	4b1a      	ldr	r3, [pc, #104]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	43db      	mvns	r3, r3
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	4013      	ands	r3, r2
 8006f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006f92:	693a      	ldr	r2, [r7, #16]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006f9a:	4a11      	ldr	r2, [pc, #68]	@ (8006fe0 <HAL_GPIO_Init+0x300>)
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	fa22 f303 	lsr.w	r3, r2, r3
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f47f ae9d 	bne.w	8006cf0 <HAL_GPIO_Init+0x10>
  }
}
 8006fb6:	bf00      	nop
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	40021000 	.word	0x40021000
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	48000400 	.word	0x48000400
 8006fd0:	48000800 	.word	0x48000800
 8006fd4:	48000c00 	.word	0x48000c00
 8006fd8:	48001000 	.word	0x48001000
 8006fdc:	48001400 	.word	0x48001400
 8006fe0:	40010400 	.word	0x40010400

08006fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	460b      	mov	r3, r1
 8006fee:	807b      	strh	r3, [r7, #2]
 8006ff0:	4613      	mov	r3, r2
 8006ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ff4:	787b      	ldrb	r3, [r7, #1]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006ffa:	887a      	ldrh	r2, [r7, #2]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007000:	e002      	b.n	8007008 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007002:	887a      	ldrh	r2, [r7, #2]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	460b      	mov	r3, r1
 800701e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	695b      	ldr	r3, [r3, #20]
 8007024:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007026:	887a      	ldrh	r2, [r7, #2]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	4013      	ands	r3, r2
 800702c:	041a      	lsls	r2, r3, #16
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	43d9      	mvns	r1, r3
 8007032:	887b      	ldrh	r3, [r7, #2]
 8007034:	400b      	ands	r3, r1
 8007036:	431a      	orrs	r2, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	619a      	str	r2, [r3, #24]
}
 800703c:	bf00      	nop
 800703e:	3714      	adds	r7, #20
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d101      	bne.n	800705a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e08d      	b.n	8007176 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007060:	b2db      	uxtb	r3, r3
 8007062:	2b00      	cmp	r3, #0
 8007064:	d106      	bne.n	8007074 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7fb f856 	bl	8002120 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2224      	movs	r2, #36	@ 0x24
 8007078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f022 0201 	bic.w	r2, r2, #1
 800708a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007098:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80070a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d107      	bne.n	80070c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	689a      	ldr	r2, [r3, #8]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070be:	609a      	str	r2, [r3, #8]
 80070c0:	e006      	b.n	80070d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	689a      	ldr	r2, [r3, #8]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80070ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d108      	bne.n	80070ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	685a      	ldr	r2, [r3, #4]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070e6:	605a      	str	r2, [r3, #4]
 80070e8:	e007      	b.n	80070fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	685a      	ldr	r2, [r3, #4]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	6812      	ldr	r2, [r2, #0]
 8007104:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007108:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800710c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68da      	ldr	r2, [r3, #12]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800711c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	691a      	ldr	r2, [r3, #16]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	430a      	orrs	r2, r1
 8007136:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	69d9      	ldr	r1, [r3, #28]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a1a      	ldr	r2, [r3, #32]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	430a      	orrs	r2, r1
 8007146:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 0201 	orr.w	r2, r2, #1
 8007156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2220      	movs	r2, #32
 8007162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3708      	adds	r7, #8
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
	...

08007180 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b088      	sub	sp, #32
 8007184:	af02      	add	r7, sp, #8
 8007186:	60f8      	str	r0, [r7, #12]
 8007188:	4608      	mov	r0, r1
 800718a:	4611      	mov	r1, r2
 800718c:	461a      	mov	r2, r3
 800718e:	4603      	mov	r3, r0
 8007190:	817b      	strh	r3, [r7, #10]
 8007192:	460b      	mov	r3, r1
 8007194:	813b      	strh	r3, [r7, #8]
 8007196:	4613      	mov	r3, r2
 8007198:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b20      	cmp	r3, #32
 80071a4:	f040 80f9 	bne.w	800739a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80071a8:	6a3b      	ldr	r3, [r7, #32]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d002      	beq.n	80071b4 <HAL_I2C_Mem_Write+0x34>
 80071ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d105      	bne.n	80071c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e0ed      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d101      	bne.n	80071ce <HAL_I2C_Mem_Write+0x4e>
 80071ca:	2302      	movs	r3, #2
 80071cc:	e0e6      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80071d6:	f7fe fc51 	bl	8005a7c <HAL_GetTick>
 80071da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	9300      	str	r3, [sp, #0]
 80071e0:	2319      	movs	r3, #25
 80071e2:	2201      	movs	r2, #1
 80071e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f001 f84c 	bl	8008286 <I2C_WaitOnFlagUntilTimeout>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d001      	beq.n	80071f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e0d1      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2221      	movs	r2, #33	@ 0x21
 80071fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2240      	movs	r2, #64	@ 0x40
 8007204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	6a3a      	ldr	r2, [r7, #32]
 8007212:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007218:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007220:	88f8      	ldrh	r0, [r7, #6]
 8007222:	893a      	ldrh	r2, [r7, #8]
 8007224:	8979      	ldrh	r1, [r7, #10]
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	9301      	str	r3, [sp, #4]
 800722a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	4603      	mov	r3, r0
 8007230:	68f8      	ldr	r0, [r7, #12]
 8007232:	f000 fb8f 	bl	8007954 <I2C_RequestMemoryWrite>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d005      	beq.n	8007248 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	e0a9      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800724c:	b29b      	uxth	r3, r3
 800724e:	2bff      	cmp	r3, #255	@ 0xff
 8007250:	d90e      	bls.n	8007270 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	22ff      	movs	r2, #255	@ 0xff
 8007256:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800725c:	b2da      	uxtb	r2, r3
 800725e:	8979      	ldrh	r1, [r7, #10]
 8007260:	2300      	movs	r3, #0
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f001 f9cf 	bl	800860c <I2C_TransferConfig>
 800726e:	e00f      	b.n	8007290 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007274:	b29a      	uxth	r2, r3
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800727e:	b2da      	uxtb	r2, r3
 8007280:	8979      	ldrh	r1, [r7, #10]
 8007282:	2300      	movs	r3, #0
 8007284:	9300      	str	r3, [sp, #0]
 8007286:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f001 f9be 	bl	800860c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007290:	697a      	ldr	r2, [r7, #20]
 8007292:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f001 f84f 	bl	8008338 <I2C_WaitOnTXISFlagUntilTimeout>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d001      	beq.n	80072a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e07b      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a8:	781a      	ldrb	r2, [r3, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b4:	1c5a      	adds	r2, r3, #1
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072be:	b29b      	uxth	r3, r3
 80072c0:	3b01      	subs	r3, #1
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072cc:	3b01      	subs	r3, #1
 80072ce:	b29a      	uxth	r2, r3
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072d8:	b29b      	uxth	r3, r3
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d034      	beq.n	8007348 <HAL_I2C_Mem_Write+0x1c8>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d130      	bne.n	8007348 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ec:	2200      	movs	r2, #0
 80072ee:	2180      	movs	r1, #128	@ 0x80
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f000 ffc8 	bl	8008286 <I2C_WaitOnFlagUntilTimeout>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d001      	beq.n	8007300 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e04d      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007304:	b29b      	uxth	r3, r3
 8007306:	2bff      	cmp	r3, #255	@ 0xff
 8007308:	d90e      	bls.n	8007328 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	22ff      	movs	r2, #255	@ 0xff
 800730e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007314:	b2da      	uxtb	r2, r3
 8007316:	8979      	ldrh	r1, [r7, #10]
 8007318:	2300      	movs	r3, #0
 800731a:	9300      	str	r3, [sp, #0]
 800731c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f001 f973 	bl	800860c <I2C_TransferConfig>
 8007326:	e00f      	b.n	8007348 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800732c:	b29a      	uxth	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007336:	b2da      	uxtb	r2, r3
 8007338:	8979      	ldrh	r1, [r7, #10]
 800733a:	2300      	movs	r3, #0
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007342:	68f8      	ldr	r0, [r7, #12]
 8007344:	f001 f962 	bl	800860c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800734c:	b29b      	uxth	r3, r3
 800734e:	2b00      	cmp	r3, #0
 8007350:	d19e      	bne.n	8007290 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007352:	697a      	ldr	r2, [r7, #20]
 8007354:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f001 f835 	bl	80083c6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e01a      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2220      	movs	r2, #32
 800736c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	6859      	ldr	r1, [r3, #4]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	4b0a      	ldr	r3, [pc, #40]	@ (80073a4 <HAL_I2C_Mem_Write+0x224>)
 800737a:	400b      	ands	r3, r1
 800737c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2220      	movs	r2, #32
 8007382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007396:	2300      	movs	r3, #0
 8007398:	e000      	b.n	800739c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800739a:	2302      	movs	r3, #2
  }
}
 800739c:	4618      	mov	r0, r3
 800739e:	3718      	adds	r7, #24
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	fe00e800 	.word	0xfe00e800

080073a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b088      	sub	sp, #32
 80073ac:	af02      	add	r7, sp, #8
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	4608      	mov	r0, r1
 80073b2:	4611      	mov	r1, r2
 80073b4:	461a      	mov	r2, r3
 80073b6:	4603      	mov	r3, r0
 80073b8:	817b      	strh	r3, [r7, #10]
 80073ba:	460b      	mov	r3, r1
 80073bc:	813b      	strh	r3, [r7, #8]
 80073be:	4613      	mov	r3, r2
 80073c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b20      	cmp	r3, #32
 80073cc:	f040 80fd 	bne.w	80075ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80073d0:	6a3b      	ldr	r3, [r7, #32]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d002      	beq.n	80073dc <HAL_I2C_Mem_Read+0x34>
 80073d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d105      	bne.n	80073e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	e0f1      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d101      	bne.n	80073f6 <HAL_I2C_Mem_Read+0x4e>
 80073f2:	2302      	movs	r3, #2
 80073f4:	e0ea      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80073fe:	f7fe fb3d 	bl	8005a7c <HAL_GetTick>
 8007402:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	2319      	movs	r3, #25
 800740a:	2201      	movs	r2, #1
 800740c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007410:	68f8      	ldr	r0, [r7, #12]
 8007412:	f000 ff38 	bl	8008286 <I2C_WaitOnFlagUntilTimeout>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d001      	beq.n	8007420 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e0d5      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2222      	movs	r2, #34	@ 0x22
 8007424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2240      	movs	r2, #64	@ 0x40
 800742c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6a3a      	ldr	r2, [r7, #32]
 800743a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007440:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007448:	88f8      	ldrh	r0, [r7, #6]
 800744a:	893a      	ldrh	r2, [r7, #8]
 800744c:	8979      	ldrh	r1, [r7, #10]
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	9301      	str	r3, [sp, #4]
 8007452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	4603      	mov	r3, r0
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f000 facf 	bl	80079fc <I2C_RequestMemoryRead>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d005      	beq.n	8007470 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e0ad      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007474:	b29b      	uxth	r3, r3
 8007476:	2bff      	cmp	r3, #255	@ 0xff
 8007478:	d90e      	bls.n	8007498 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	22ff      	movs	r2, #255	@ 0xff
 800747e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007484:	b2da      	uxtb	r2, r3
 8007486:	8979      	ldrh	r1, [r7, #10]
 8007488:	4b52      	ldr	r3, [pc, #328]	@ (80075d4 <HAL_I2C_Mem_Read+0x22c>)
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f001 f8bb 	bl	800860c <I2C_TransferConfig>
 8007496:	e00f      	b.n	80074b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800749c:	b29a      	uxth	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074a6:	b2da      	uxtb	r2, r3
 80074a8:	8979      	ldrh	r1, [r7, #10]
 80074aa:	4b4a      	ldr	r3, [pc, #296]	@ (80075d4 <HAL_I2C_Mem_Read+0x22c>)
 80074ac:	9300      	str	r3, [sp, #0]
 80074ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f001 f8aa 	bl	800860c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074be:	2200      	movs	r2, #0
 80074c0:	2104      	movs	r1, #4
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 fedf 	bl	8008286 <I2C_WaitOnFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e07c      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074dc:	b2d2      	uxtb	r2, r2
 80074de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e4:	1c5a      	adds	r2, r3, #1
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074ee:	3b01      	subs	r3, #1
 80074f0:	b29a      	uxth	r2, r3
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	3b01      	subs	r3, #1
 80074fe:	b29a      	uxth	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007508:	b29b      	uxth	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d034      	beq.n	8007578 <HAL_I2C_Mem_Read+0x1d0>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007512:	2b00      	cmp	r3, #0
 8007514:	d130      	bne.n	8007578 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800751c:	2200      	movs	r2, #0
 800751e:	2180      	movs	r1, #128	@ 0x80
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f000 feb0 	bl	8008286 <I2C_WaitOnFlagUntilTimeout>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d001      	beq.n	8007530 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	e04d      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007534:	b29b      	uxth	r3, r3
 8007536:	2bff      	cmp	r3, #255	@ 0xff
 8007538:	d90e      	bls.n	8007558 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	22ff      	movs	r2, #255	@ 0xff
 800753e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007544:	b2da      	uxtb	r2, r3
 8007546:	8979      	ldrh	r1, [r7, #10]
 8007548:	2300      	movs	r3, #0
 800754a:	9300      	str	r3, [sp, #0]
 800754c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f001 f85b 	bl	800860c <I2C_TransferConfig>
 8007556:	e00f      	b.n	8007578 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800755c:	b29a      	uxth	r2, r3
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007566:	b2da      	uxtb	r2, r3
 8007568:	8979      	ldrh	r1, [r7, #10]
 800756a:	2300      	movs	r3, #0
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f001 f84a 	bl	800860c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800757c:	b29b      	uxth	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d19a      	bne.n	80074b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007582:	697a      	ldr	r2, [r7, #20]
 8007584:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f000 ff1d 	bl	80083c6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e01a      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2220      	movs	r2, #32
 800759c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6859      	ldr	r1, [r3, #4]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	4b0b      	ldr	r3, [pc, #44]	@ (80075d8 <HAL_I2C_Mem_Read+0x230>)
 80075aa:	400b      	ands	r3, r1
 80075ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2220      	movs	r2, #32
 80075b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	e000      	b.n	80075cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80075ca:	2302      	movs	r3, #2
  }
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3718      	adds	r7, #24
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	80002400 	.word	0x80002400
 80075d8:	fe00e800 	.word	0xfe00e800

080075dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	699b      	ldr	r3, [r3, #24]
 80075ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d005      	beq.n	8007608 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	68f9      	ldr	r1, [r7, #12]
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	4798      	blx	r3
  }
}
 8007608:	bf00      	nop
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800762e:	2b00      	cmp	r3, #0
 8007630:	d00f      	beq.n	8007652 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00a      	beq.n	8007652 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007640:	f043 0201 	orr.w	r2, r3, #1
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007650:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00f      	beq.n	800767c <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00a      	beq.n	800767c <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800766a:	f043 0208 	orr.w	r2, r3, #8
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800767a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00f      	beq.n	80076a6 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800768c:	2b00      	cmp	r3, #0
 800768e:	d00a      	beq.n	80076a6 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007694:	f043 0202 	orr.w	r2, r3, #2
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076a4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076aa:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f003 030b 	and.w	r3, r3, #11
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d003      	beq.n	80076be <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80076b6:	68f9      	ldr	r1, [r7, #12]
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f000 fc8b 	bl	8007fd4 <I2C_ITError>
  }
}
 80076be:	bf00      	nop
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80076ce:	bf00      	nop
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80076e2:	bf00      	nop
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
 80076f6:	460b      	mov	r3, r1
 80076f8:	70fb      	strb	r3, [r7, #3]
 80076fa:	4613      	mov	r3, r2
 80076fc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80076fe:	bf00      	nop
 8007700:	370c      	adds	r7, #12
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr

0800770a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800770a:	b480      	push	{r7}
 800770c:	b083      	sub	sp, #12
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007712:	bf00      	nop
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800771e:	b480      	push	{r7}
 8007720:	b083      	sub	sp, #12
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007726:	bf00      	nop
 8007728:	370c      	adds	r7, #12
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr

08007732 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007732:	b480      	push	{r7}
 8007734:	b083      	sub	sp, #12
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800773a:	bf00      	nop
 800773c:	370c      	adds	r7, #12
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr

08007746 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8007746:	b480      	push	{r7}
 8007748:	b083      	sub	sp, #12
 800774a:	af00      	add	r7, sp, #0
 800774c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007754:	b2db      	uxtb	r3, r3
}
 8007756:	4618      	mov	r0, r3
 8007758:	370c      	adds	r7, #12
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr

08007762 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007762:	b580      	push	{r7, lr}
 8007764:	b086      	sub	sp, #24
 8007766:	af00      	add	r7, sp, #0
 8007768:	60f8      	str	r0, [r7, #12]
 800776a:	60b9      	str	r1, [r7, #8]
 800776c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007772:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800777e:	2b01      	cmp	r3, #1
 8007780:	d101      	bne.n	8007786 <I2C_Slave_ISR_IT+0x24>
 8007782:	2302      	movs	r3, #2
 8007784:	e0e2      	b.n	800794c <I2C_Slave_ISR_IT+0x1ea>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	f003 0320 	and.w	r3, r3, #32
 8007794:	2b00      	cmp	r3, #0
 8007796:	d009      	beq.n	80077ac <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d004      	beq.n	80077ac <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80077a2:	6939      	ldr	r1, [r7, #16]
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f000 fa5d 	bl	8007c64 <I2C_ITSlaveCplt>
 80077aa:	e0ca      	b.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	f003 0310 	and.w	r3, r3, #16
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d04b      	beq.n	800784e <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d046      	beq.n	800784e <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d128      	bne.n	800781c <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	2b28      	cmp	r3, #40	@ 0x28
 80077d4:	d108      	bne.n	80077e8 <I2C_Slave_ISR_IT+0x86>
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80077dc:	d104      	bne.n	80077e8 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80077de:	6939      	ldr	r1, [r7, #16]
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 fba3 	bl	8007f2c <I2C_ITListenCplt>
 80077e6:	e031      	b.n	800784c <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	2b29      	cmp	r3, #41	@ 0x29
 80077f2:	d10e      	bne.n	8007812 <I2C_Slave_ISR_IT+0xb0>
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80077fa:	d00a      	beq.n	8007812 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	2210      	movs	r2, #16
 8007802:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007804:	68f8      	ldr	r0, [r7, #12]
 8007806:	f000 fcfc 	bl	8008202 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800780a:	68f8      	ldr	r0, [r7, #12]
 800780c:	f000 f9ce 	bl	8007bac <I2C_ITSlaveSeqCplt>
 8007810:	e01c      	b.n	800784c <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2210      	movs	r2, #16
 8007818:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800781a:	e08f      	b.n	800793c <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2210      	movs	r2, #16
 8007822:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007828:	f043 0204 	orr.w	r2, r3, #4
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d003      	beq.n	800783e <I2C_Slave_ISR_IT+0xdc>
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800783c:	d17e      	bne.n	800793c <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007842:	4619      	mov	r1, r3
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fbc5 	bl	8007fd4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800784a:	e077      	b.n	800793c <I2C_Slave_ISR_IT+0x1da>
 800784c:	e076      	b.n	800793c <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	f003 0304 	and.w	r3, r3, #4
 8007854:	2b00      	cmp	r3, #0
 8007856:	d02f      	beq.n	80078b8 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800785e:	2b00      	cmp	r3, #0
 8007860:	d02a      	beq.n	80078b8 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007866:	b29b      	uxth	r3, r3
 8007868:	2b00      	cmp	r3, #0
 800786a:	d018      	beq.n	800789e <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007876:	b2d2      	uxtb	r2, r2
 8007878:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800787e:	1c5a      	adds	r2, r3, #1
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007888:	3b01      	subs	r3, #1
 800788a:	b29a      	uxth	r2, r3
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007894:	b29b      	uxth	r3, r3
 8007896:	3b01      	subs	r3, #1
 8007898:	b29a      	uxth	r2, r3
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d14b      	bne.n	8007940 <I2C_Slave_ISR_IT+0x1de>
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80078ae:	d047      	beq.n	8007940 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80078b0:	68f8      	ldr	r0, [r7, #12]
 80078b2:	f000 f97b 	bl	8007bac <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80078b6:	e043      	b.n	8007940 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	f003 0308 	and.w	r3, r3, #8
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d009      	beq.n	80078d6 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d004      	beq.n	80078d6 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80078cc:	6939      	ldr	r1, [r7, #16]
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f000 f8e8 	bl	8007aa4 <I2C_ITAddrCplt>
 80078d4:	e035      	b.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	f003 0302 	and.w	r3, r3, #2
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d030      	beq.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d02b      	beq.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d018      	beq.n	8007926 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078f8:	781a      	ldrb	r2, [r3, #0]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007904:	1c5a      	adds	r2, r3, #1
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800790e:	b29b      	uxth	r3, r3
 8007910:	3b01      	subs	r3, #1
 8007912:	b29a      	uxth	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800791c:	3b01      	subs	r3, #1
 800791e:	b29a      	uxth	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007924:	e00d      	b.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800792c:	d002      	beq.n	8007934 <I2C_Slave_ISR_IT+0x1d2>
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d106      	bne.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 f939 	bl	8007bac <I2C_ITSlaveSeqCplt>
 800793a:	e002      	b.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800793c:	bf00      	nop
 800793e:	e000      	b.n	8007942 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8007940:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3718      	adds	r7, #24
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b086      	sub	sp, #24
 8007958:	af02      	add	r7, sp, #8
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	4608      	mov	r0, r1
 800795e:	4611      	mov	r1, r2
 8007960:	461a      	mov	r2, r3
 8007962:	4603      	mov	r3, r0
 8007964:	817b      	strh	r3, [r7, #10]
 8007966:	460b      	mov	r3, r1
 8007968:	813b      	strh	r3, [r7, #8]
 800796a:	4613      	mov	r3, r2
 800796c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800796e:	88fb      	ldrh	r3, [r7, #6]
 8007970:	b2da      	uxtb	r2, r3
 8007972:	8979      	ldrh	r1, [r7, #10]
 8007974:	4b20      	ldr	r3, [pc, #128]	@ (80079f8 <I2C_RequestMemoryWrite+0xa4>)
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 fe45 	bl	800860c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007982:	69fa      	ldr	r2, [r7, #28]
 8007984:	69b9      	ldr	r1, [r7, #24]
 8007986:	68f8      	ldr	r0, [r7, #12]
 8007988:	f000 fcd6 	bl	8008338 <I2C_WaitOnTXISFlagUntilTimeout>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e02c      	b.n	80079f0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007996:	88fb      	ldrh	r3, [r7, #6]
 8007998:	2b01      	cmp	r3, #1
 800799a:	d105      	bne.n	80079a8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800799c:	893b      	ldrh	r3, [r7, #8]
 800799e:	b2da      	uxtb	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80079a6:	e015      	b.n	80079d4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80079a8:	893b      	ldrh	r3, [r7, #8]
 80079aa:	0a1b      	lsrs	r3, r3, #8
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	b2da      	uxtb	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079b6:	69fa      	ldr	r2, [r7, #28]
 80079b8:	69b9      	ldr	r1, [r7, #24]
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f000 fcbc 	bl	8008338 <I2C_WaitOnTXISFlagUntilTimeout>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e012      	b.n	80079f0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80079ca:	893b      	ldrh	r3, [r7, #8]
 80079cc:	b2da      	uxtb	r2, r3
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	9300      	str	r3, [sp, #0]
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	2200      	movs	r2, #0
 80079dc:	2180      	movs	r1, #128	@ 0x80
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 fc51 	bl	8008286 <I2C_WaitOnFlagUntilTimeout>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d001      	beq.n	80079ee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	e000      	b.n	80079f0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	80002000 	.word	0x80002000

080079fc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b086      	sub	sp, #24
 8007a00:	af02      	add	r7, sp, #8
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	4608      	mov	r0, r1
 8007a06:	4611      	mov	r1, r2
 8007a08:	461a      	mov	r2, r3
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	817b      	strh	r3, [r7, #10]
 8007a0e:	460b      	mov	r3, r1
 8007a10:	813b      	strh	r3, [r7, #8]
 8007a12:	4613      	mov	r3, r2
 8007a14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007a16:	88fb      	ldrh	r3, [r7, #6]
 8007a18:	b2da      	uxtb	r2, r3
 8007a1a:	8979      	ldrh	r1, [r7, #10]
 8007a1c:	4b20      	ldr	r3, [pc, #128]	@ (8007aa0 <I2C_RequestMemoryRead+0xa4>)
 8007a1e:	9300      	str	r3, [sp, #0]
 8007a20:	2300      	movs	r3, #0
 8007a22:	68f8      	ldr	r0, [r7, #12]
 8007a24:	f000 fdf2 	bl	800860c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a28:	69fa      	ldr	r2, [r7, #28]
 8007a2a:	69b9      	ldr	r1, [r7, #24]
 8007a2c:	68f8      	ldr	r0, [r7, #12]
 8007a2e:	f000 fc83 	bl	8008338 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e02c      	b.n	8007a96 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a3c:	88fb      	ldrh	r3, [r7, #6]
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d105      	bne.n	8007a4e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a42:	893b      	ldrh	r3, [r7, #8]
 8007a44:	b2da      	uxtb	r2, r3
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a4c:	e015      	b.n	8007a7a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007a4e:	893b      	ldrh	r3, [r7, #8]
 8007a50:	0a1b      	lsrs	r3, r3, #8
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	b2da      	uxtb	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a5c:	69fa      	ldr	r2, [r7, #28]
 8007a5e:	69b9      	ldr	r1, [r7, #24]
 8007a60:	68f8      	ldr	r0, [r7, #12]
 8007a62:	f000 fc69 	bl	8008338 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d001      	beq.n	8007a70 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e012      	b.n	8007a96 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a70:	893b      	ldrh	r3, [r7, #8]
 8007a72:	b2da      	uxtb	r2, r3
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	2200      	movs	r2, #0
 8007a82:	2140      	movs	r1, #64	@ 0x40
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f000 fbfe 	bl	8008286 <I2C_WaitOnFlagUntilTimeout>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d001      	beq.n	8007a94 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	e000      	b.n	8007a96 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3710      	adds	r7, #16
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	80002000 	.word	0x80002000

08007aa4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007aba:	2b28      	cmp	r3, #40	@ 0x28
 8007abc:	d16a      	bne.n	8007b94 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	699b      	ldr	r3, [r3, #24]
 8007ac4:	0c1b      	lsrs	r3, r3, #16
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	f003 0301 	and.w	r3, r3, #1
 8007acc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	0c1b      	lsrs	r3, r3, #16
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007adc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007aea:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007af8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d138      	bne.n	8007b74 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007b02:	897b      	ldrh	r3, [r7, #10]
 8007b04:	09db      	lsrs	r3, r3, #7
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	89bb      	ldrh	r3, [r7, #12]
 8007b0a:	4053      	eors	r3, r2
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	f003 0306 	and.w	r3, r3, #6
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d11c      	bne.n	8007b50 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007b16:	897b      	ldrh	r3, [r7, #10]
 8007b18:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b1e:	1c5a      	adds	r2, r3, #1
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d13b      	bne.n	8007ba4 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2208      	movs	r2, #8
 8007b38:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007b42:	89ba      	ldrh	r2, [r7, #12]
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
 8007b46:	4619      	mov	r1, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f7ff fdd0 	bl	80076ee <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007b4e:	e029      	b.n	8007ba4 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007b50:	893b      	ldrh	r3, [r7, #8]
 8007b52:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007b54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f000 fd89 	bl	8008670 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007b66:	89ba      	ldrh	r2, [r7, #12]
 8007b68:	7bfb      	ldrb	r3, [r7, #15]
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7ff fdbe 	bl	80076ee <HAL_I2C_AddrCallback>
}
 8007b72:	e017      	b.n	8007ba4 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007b74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fd79 	bl	8008670 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007b86:	89ba      	ldrh	r2, [r7, #12]
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f7ff fdae 	bl	80076ee <HAL_I2C_AddrCallback>
}
 8007b92:	e007      	b.n	8007ba4 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2208      	movs	r2, #8
 8007b9a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007ba4:	bf00      	nop
 8007ba6:	3710      	adds	r7, #16
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d008      	beq.n	8007be0 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007bdc:	601a      	str	r2, [r3, #0]
 8007bde:	e00c      	b.n	8007bfa <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d007      	beq.n	8007bfa <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007bf8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	2b29      	cmp	r3, #41	@ 0x29
 8007c04:	d112      	bne.n	8007c2c <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2228      	movs	r2, #40	@ 0x28
 8007c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2221      	movs	r2, #33	@ 0x21
 8007c12:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007c14:	2101      	movs	r1, #1
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f000 fd2a 	bl	8008670 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7ff fd4e 	bl	80076c6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007c2a:	e017      	b.n	8007c5c <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c36:	d111      	bne.n	8007c5c <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2228      	movs	r2, #40	@ 0x28
 8007c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2222      	movs	r2, #34	@ 0x22
 8007c44:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007c46:	2102      	movs	r1, #2
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fd11 	bl	8008670 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f7ff fd3f 	bl	80076da <HAL_I2C_SlaveRxCpltCallback>
}
 8007c5c:	bf00      	nop
 8007c5e:	3710      	adds	r7, #16
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c86:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007c90:	7afb      	ldrb	r3, [r7, #11]
 8007c92:	2b21      	cmp	r3, #33	@ 0x21
 8007c94:	d002      	beq.n	8007c9c <I2C_ITSlaveCplt+0x38>
 8007c96:	7afb      	ldrb	r3, [r7, #11]
 8007c98:	2b29      	cmp	r3, #41	@ 0x29
 8007c9a:	d108      	bne.n	8007cae <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007c9c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f000 fce5 	bl	8008670 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2221      	movs	r2, #33	@ 0x21
 8007caa:	631a      	str	r2, [r3, #48]	@ 0x30
 8007cac:	e019      	b.n	8007ce2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007cae:	7afb      	ldrb	r3, [r7, #11]
 8007cb0:	2b22      	cmp	r3, #34	@ 0x22
 8007cb2:	d002      	beq.n	8007cba <I2C_ITSlaveCplt+0x56>
 8007cb4:	7afb      	ldrb	r3, [r7, #11]
 8007cb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cb8:	d108      	bne.n	8007ccc <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007cba:	f248 0102 	movw	r1, #32770	@ 0x8002
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 fcd6 	bl	8008670 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2222      	movs	r2, #34	@ 0x22
 8007cc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8007cca:	e00a      	b.n	8007ce2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007ccc:	7afb      	ldrb	r3, [r7, #11]
 8007cce:	2b28      	cmp	r3, #40	@ 0x28
 8007cd0:	d107      	bne.n	8007ce2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007cd2:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 fcca 	bl	8008670 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007cf0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6859      	ldr	r1, [r3, #4]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	4b89      	ldr	r3, [pc, #548]	@ (8007f24 <I2C_ITSlaveCplt+0x2c0>)
 8007cfe:	400b      	ands	r3, r1
 8007d00:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fa7d 	bl	8008202 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d013      	beq.n	8007d3a <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007d20:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d01f      	beq.n	8007d6a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007d38:	e017      	b.n	8007d6a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d012      	beq.n	8007d6a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007d52:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d006      	beq.n	8007d6a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	f003 0304 	and.w	r3, r3, #4
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d020      	beq.n	8007db6 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	f023 0304 	bic.w	r3, r3, #4
 8007d7a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d86:	b2d2      	uxtb	r2, r2
 8007d88:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d8e:	1c5a      	adds	r2, r3, #1
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00c      	beq.n	8007db6 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007da0:	3b01      	subs	r3, #1
 8007da2:	b29a      	uxth	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	3b01      	subs	r3, #1
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d005      	beq.n	8007dcc <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dc4:	f043 0204 	orr.w	r2, r3, #4
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	f003 0310 	and.w	r3, r3, #16
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d049      	beq.n	8007e6a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d044      	beq.n	8007e6a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d128      	bne.n	8007e3c <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	2b28      	cmp	r3, #40	@ 0x28
 8007df4:	d108      	bne.n	8007e08 <I2C_ITSlaveCplt+0x1a4>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007dfc:	d104      	bne.n	8007e08 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007dfe:	6979      	ldr	r1, [r7, #20]
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 f893 	bl	8007f2c <I2C_ITListenCplt>
 8007e06:	e030      	b.n	8007e6a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	2b29      	cmp	r3, #41	@ 0x29
 8007e12:	d10e      	bne.n	8007e32 <I2C_ITSlaveCplt+0x1ce>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007e1a:	d00a      	beq.n	8007e32 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2210      	movs	r2, #16
 8007e22:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f9ec 	bl	8008202 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7ff febe 	bl	8007bac <I2C_ITSlaveSeqCplt>
 8007e30:	e01b      	b.n	8007e6a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2210      	movs	r2, #16
 8007e38:	61da      	str	r2, [r3, #28]
 8007e3a:	e016      	b.n	8007e6a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2210      	movs	r2, #16
 8007e42:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e48:	f043 0204 	orr.w	r2, r3, #4
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d003      	beq.n	8007e5e <I2C_ITSlaveCplt+0x1fa>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e5c:	d105      	bne.n	8007e6a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f8b5 	bl	8007fd4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d010      	beq.n	8007ea2 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e84:	4619      	mov	r1, r3
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 f8a4 	bl	8007fd4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	2b28      	cmp	r3, #40	@ 0x28
 8007e96:	d141      	bne.n	8007f1c <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007e98:	6979      	ldr	r1, [r7, #20]
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 f846 	bl	8007f2c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007ea0:	e03c      	b.n	8007f1c <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007eaa:	d014      	beq.n	8007ed6 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f7ff fe7d 	bl	8007bac <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f28 <I2C_ITSlaveCplt+0x2c4>)
 8007eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2220      	movs	r2, #32
 8007ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f7ff fc1b 	bl	800770a <HAL_I2C_ListenCpltCallback>
}
 8007ed4:	e022      	b.n	8007f1c <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	2b22      	cmp	r3, #34	@ 0x22
 8007ee0:	d10e      	bne.n	8007f00 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f7ff fbee 	bl	80076da <HAL_I2C_SlaveRxCpltCallback>
}
 8007efe:	e00d      	b.n	8007f1c <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2220      	movs	r2, #32
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f7ff fbd5 	bl	80076c6 <HAL_I2C_SlaveTxCpltCallback>
}
 8007f1c:	bf00      	nop
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	fe00e800 	.word	0xfe00e800
 8007f28:	ffff0000 	.word	0xffff0000

08007f2c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4a25      	ldr	r2, [pc, #148]	@ (8007fd0 <I2C_ITListenCplt+0xa4>)
 8007f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2220      	movs	r2, #32
 8007f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	f003 0304 	and.w	r3, r3, #4
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d022      	beq.n	8007fa8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f6c:	b2d2      	uxtb	r2, r2
 8007f6e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f74:	1c5a      	adds	r2, r3, #1
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d012      	beq.n	8007fa8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f86:	3b01      	subs	r3, #1
 8007f88:	b29a      	uxth	r2, r3
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	3b01      	subs	r3, #1
 8007f96:	b29a      	uxth	r2, r3
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fa0:	f043 0204 	orr.w	r2, r3, #4
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007fa8:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fb5f 	bl	8008670 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2210      	movs	r2, #16
 8007fb8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f7ff fba1 	bl	800770a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007fc8:	bf00      	nop
 8007fca:	3708      	adds	r7, #8
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	ffff0000 	.word	0xffff0000

08007fd4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fe4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4a6d      	ldr	r2, [pc, #436]	@ (80081a8 <I2C_ITError+0x1d4>)
 8007ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	431a      	orrs	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008006:	7bfb      	ldrb	r3, [r7, #15]
 8008008:	2b28      	cmp	r3, #40	@ 0x28
 800800a:	d005      	beq.n	8008018 <I2C_ITError+0x44>
 800800c:	7bfb      	ldrb	r3, [r7, #15]
 800800e:	2b29      	cmp	r3, #41	@ 0x29
 8008010:	d002      	beq.n	8008018 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008012:	7bfb      	ldrb	r3, [r7, #15]
 8008014:	2b2a      	cmp	r3, #42	@ 0x2a
 8008016:	d10b      	bne.n	8008030 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008018:	2103      	movs	r1, #3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f000 fb28 	bl	8008670 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2228      	movs	r2, #40	@ 0x28
 8008024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a60      	ldr	r2, [pc, #384]	@ (80081ac <I2C_ITError+0x1d8>)
 800802c:	635a      	str	r2, [r3, #52]	@ 0x34
 800802e:	e030      	b.n	8008092 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008030:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 fb1b 	bl	8008670 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 f8e1 	bl	8008202 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008046:	b2db      	uxtb	r3, r3
 8008048:	2b60      	cmp	r3, #96	@ 0x60
 800804a:	d01f      	beq.n	800808c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2220      	movs	r2, #32
 8008050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	f003 0320 	and.w	r3, r3, #32
 800805e:	2b20      	cmp	r3, #32
 8008060:	d114      	bne.n	800808c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	699b      	ldr	r3, [r3, #24]
 8008068:	f003 0310 	and.w	r3, r3, #16
 800806c:	2b10      	cmp	r3, #16
 800806e:	d109      	bne.n	8008084 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2210      	movs	r2, #16
 8008076:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800807c:	f043 0204 	orr.w	r2, r3, #4
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2220      	movs	r2, #32
 800808a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008096:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809c:	2b00      	cmp	r3, #0
 800809e:	d039      	beq.n	8008114 <I2C_ITError+0x140>
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	2b11      	cmp	r3, #17
 80080a4:	d002      	beq.n	80080ac <I2C_ITError+0xd8>
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	2b21      	cmp	r3, #33	@ 0x21
 80080aa:	d133      	bne.n	8008114 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080ba:	d107      	bne.n	80080cc <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80080ca:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7fe f828 	bl	8006126 <HAL_DMA_GetState>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d017      	beq.n	800810c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e0:	4a33      	ldr	r2, [pc, #204]	@ (80081b0 <I2C_ITError+0x1dc>)
 80080e2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7fd ff02 	bl	8005efa <HAL_DMA_Abort_IT>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d04d      	beq.n	8008198 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008106:	4610      	mov	r0, r2
 8008108:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800810a:	e045      	b.n	8008198 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 f851 	bl	80081b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008112:	e041      	b.n	8008198 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008118:	2b00      	cmp	r3, #0
 800811a:	d039      	beq.n	8008190 <I2C_ITError+0x1bc>
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2b12      	cmp	r3, #18
 8008120:	d002      	beq.n	8008128 <I2C_ITError+0x154>
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2b22      	cmp	r3, #34	@ 0x22
 8008126:	d133      	bne.n	8008190 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008132:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008136:	d107      	bne.n	8008148 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008146:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800814c:	4618      	mov	r0, r3
 800814e:	f7fd ffea 	bl	8006126 <HAL_DMA_GetState>
 8008152:	4603      	mov	r3, r0
 8008154:	2b01      	cmp	r3, #1
 8008156:	d017      	beq.n	8008188 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800815c:	4a14      	ldr	r2, [pc, #80]	@ (80081b0 <I2C_ITError+0x1dc>)
 800815e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800816c:	4618      	mov	r0, r3
 800816e:	f7fd fec4 	bl	8005efa <HAL_DMA_Abort_IT>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d011      	beq.n	800819c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800817c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008182:	4610      	mov	r0, r2
 8008184:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008186:	e009      	b.n	800819c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f000 f813 	bl	80081b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800818e:	e005      	b.n	800819c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f000 f80f 	bl	80081b4 <I2C_TreatErrorCallback>
  }
}
 8008196:	e002      	b.n	800819e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008198:	bf00      	nop
 800819a:	e000      	b.n	800819e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800819c:	bf00      	nop
}
 800819e:	bf00      	nop
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	ffff0000 	.word	0xffff0000
 80081ac:	08007763 	.word	0x08007763
 80081b0:	0800824b 	.word	0x0800824b

080081b4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	2b60      	cmp	r3, #96	@ 0x60
 80081c6:	d10e      	bne.n	80081e6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2220      	movs	r2, #32
 80081cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2200      	movs	r2, #0
 80081d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f7ff faa7 	bl	8007732 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80081e4:	e009      	b.n	80081fa <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7ff fa92 	bl	800771e <HAL_I2C_ErrorCallback>
}
 80081fa:	bf00      	nop
 80081fc:	3708      	adds	r7, #8
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}

08008202 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008202:	b480      	push	{r7}
 8008204:	b083      	sub	sp, #12
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	699b      	ldr	r3, [r3, #24]
 8008210:	f003 0302 	and.w	r3, r3, #2
 8008214:	2b02      	cmp	r3, #2
 8008216:	d103      	bne.n	8008220 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2200      	movs	r2, #0
 800821e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	699b      	ldr	r3, [r3, #24]
 8008226:	f003 0301 	and.w	r3, r3, #1
 800822a:	2b01      	cmp	r3, #1
 800822c:	d007      	beq.n	800823e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	699a      	ldr	r2, [r3, #24]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f042 0201 	orr.w	r2, r2, #1
 800823c:	619a      	str	r2, [r3, #24]
  }
}
 800823e:	bf00      	nop
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr

0800824a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800824a:	b580      	push	{r7, lr}
 800824c:	b084      	sub	sp, #16
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008256:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800825c:	2b00      	cmp	r3, #0
 800825e:	d003      	beq.n	8008268 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008264:	2200      	movs	r2, #0
 8008266:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800826c:	2b00      	cmp	r3, #0
 800826e:	d003      	beq.n	8008278 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008274:	2200      	movs	r2, #0
 8008276:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f7ff ff9b 	bl	80081b4 <I2C_TreatErrorCallback>
}
 800827e:	bf00      	nop
 8008280:	3710      	adds	r7, #16
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	60f8      	str	r0, [r7, #12]
 800828e:	60b9      	str	r1, [r7, #8]
 8008290:	603b      	str	r3, [r7, #0]
 8008292:	4613      	mov	r3, r2
 8008294:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008296:	e03b      	b.n	8008310 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008298:	69ba      	ldr	r2, [r7, #24]
 800829a:	6839      	ldr	r1, [r7, #0]
 800829c:	68f8      	ldr	r0, [r7, #12]
 800829e:	f000 f8d5 	bl	800844c <I2C_IsErrorOccurred>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d001      	beq.n	80082ac <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80082a8:	2301      	movs	r3, #1
 80082aa:	e041      	b.n	8008330 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b2:	d02d      	beq.n	8008310 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082b4:	f7fd fbe2 	bl	8005a7c <HAL_GetTick>
 80082b8:	4602      	mov	r2, r0
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	1ad3      	subs	r3, r2, r3
 80082be:	683a      	ldr	r2, [r7, #0]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d302      	bcc.n	80082ca <I2C_WaitOnFlagUntilTimeout+0x44>
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d122      	bne.n	8008310 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	699a      	ldr	r2, [r3, #24]
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	4013      	ands	r3, r2
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	bf0c      	ite	eq
 80082da:	2301      	moveq	r3, #1
 80082dc:	2300      	movne	r3, #0
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	461a      	mov	r2, r3
 80082e2:	79fb      	ldrb	r3, [r7, #7]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d113      	bne.n	8008310 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082ec:	f043 0220 	orr.w	r2, r3, #32
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2220      	movs	r2, #32
 80082f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2200      	movs	r2, #0
 8008300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2200      	movs	r2, #0
 8008308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	e00f      	b.n	8008330 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	699a      	ldr	r2, [r3, #24]
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	4013      	ands	r3, r2
 800831a:	68ba      	ldr	r2, [r7, #8]
 800831c:	429a      	cmp	r2, r3
 800831e:	bf0c      	ite	eq
 8008320:	2301      	moveq	r3, #1
 8008322:	2300      	movne	r3, #0
 8008324:	b2db      	uxtb	r3, r3
 8008326:	461a      	mov	r2, r3
 8008328:	79fb      	ldrb	r3, [r7, #7]
 800832a:	429a      	cmp	r2, r3
 800832c:	d0b4      	beq.n	8008298 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008344:	e033      	b.n	80083ae <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	68b9      	ldr	r1, [r7, #8]
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f000 f87e 	bl	800844c <I2C_IsErrorOccurred>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e031      	b.n	80083be <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008360:	d025      	beq.n	80083ae <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008362:	f7fd fb8b 	bl	8005a7c <HAL_GetTick>
 8008366:	4602      	mov	r2, r0
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	1ad3      	subs	r3, r2, r3
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	429a      	cmp	r2, r3
 8008370:	d302      	bcc.n	8008378 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d11a      	bne.n	80083ae <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	699b      	ldr	r3, [r3, #24]
 800837e:	f003 0302 	and.w	r3, r3, #2
 8008382:	2b02      	cmp	r3, #2
 8008384:	d013      	beq.n	80083ae <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800838a:	f043 0220 	orr.w	r2, r3, #32
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2220      	movs	r2, #32
 8008396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e007      	b.n	80083be <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	699b      	ldr	r3, [r3, #24]
 80083b4:	f003 0302 	and.w	r3, r3, #2
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d1c4      	bne.n	8008346 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b084      	sub	sp, #16
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	60f8      	str	r0, [r7, #12]
 80083ce:	60b9      	str	r1, [r7, #8]
 80083d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80083d2:	e02f      	b.n	8008434 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	68b9      	ldr	r1, [r7, #8]
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f000 f837 	bl	800844c <I2C_IsErrorOccurred>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	e02d      	b.n	8008444 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083e8:	f7fd fb48 	bl	8005a7c <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	68ba      	ldr	r2, [r7, #8]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d302      	bcc.n	80083fe <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d11a      	bne.n	8008434 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	699b      	ldr	r3, [r3, #24]
 8008404:	f003 0320 	and.w	r3, r3, #32
 8008408:	2b20      	cmp	r3, #32
 800840a:	d013      	beq.n	8008434 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008410:	f043 0220 	orr.w	r2, r3, #32
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2220      	movs	r2, #32
 800841c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	e007      	b.n	8008444 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	699b      	ldr	r3, [r3, #24]
 800843a:	f003 0320 	and.w	r3, r3, #32
 800843e:	2b20      	cmp	r3, #32
 8008440:	d1c8      	bne.n	80083d4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008442:	2300      	movs	r3, #0
}
 8008444:	4618      	mov	r0, r3
 8008446:	3710      	adds	r7, #16
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b08a      	sub	sp, #40	@ 0x28
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008458:	2300      	movs	r3, #0
 800845a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	699b      	ldr	r3, [r3, #24]
 8008464:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008466:	2300      	movs	r3, #0
 8008468:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	f003 0310 	and.w	r3, r3, #16
 8008474:	2b00      	cmp	r3, #0
 8008476:	d068      	beq.n	800854a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2210      	movs	r2, #16
 800847e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008480:	e049      	b.n	8008516 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008488:	d045      	beq.n	8008516 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800848a:	f7fd faf7 	bl	8005a7c <HAL_GetTick>
 800848e:	4602      	mov	r2, r0
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	1ad3      	subs	r3, r2, r3
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	429a      	cmp	r2, r3
 8008498:	d302      	bcc.n	80084a0 <I2C_IsErrorOccurred+0x54>
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d13a      	bne.n	8008516 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80084aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	699b      	ldr	r3, [r3, #24]
 80084ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084c2:	d121      	bne.n	8008508 <I2C_IsErrorOccurred+0xbc>
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084ca:	d01d      	beq.n	8008508 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80084cc:	7cfb      	ldrb	r3, [r7, #19]
 80084ce:	2b20      	cmp	r3, #32
 80084d0:	d01a      	beq.n	8008508 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	685a      	ldr	r2, [r3, #4]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80084e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80084e2:	f7fd facb 	bl	8005a7c <HAL_GetTick>
 80084e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80084e8:	e00e      	b.n	8008508 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80084ea:	f7fd fac7 	bl	8005a7c <HAL_GetTick>
 80084ee:	4602      	mov	r2, r0
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	2b19      	cmp	r3, #25
 80084f6:	d907      	bls.n	8008508 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80084f8:	6a3b      	ldr	r3, [r7, #32]
 80084fa:	f043 0320 	orr.w	r3, r3, #32
 80084fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008506:	e006      	b.n	8008516 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	f003 0320 	and.w	r3, r3, #32
 8008512:	2b20      	cmp	r3, #32
 8008514:	d1e9      	bne.n	80084ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	f003 0320 	and.w	r3, r3, #32
 8008520:	2b20      	cmp	r3, #32
 8008522:	d003      	beq.n	800852c <I2C_IsErrorOccurred+0xe0>
 8008524:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008528:	2b00      	cmp	r3, #0
 800852a:	d0aa      	beq.n	8008482 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800852c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008530:	2b00      	cmp	r3, #0
 8008532:	d103      	bne.n	800853c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	2220      	movs	r2, #32
 800853a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	f043 0304 	orr.w	r3, r3, #4
 8008542:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008544:	2301      	movs	r3, #1
 8008546:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	699b      	ldr	r3, [r3, #24]
 8008550:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00b      	beq.n	8008574 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800855c:	6a3b      	ldr	r3, [r7, #32]
 800855e:	f043 0301 	orr.w	r3, r3, #1
 8008562:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800856c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800857a:	2b00      	cmp	r3, #0
 800857c:	d00b      	beq.n	8008596 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800857e:	6a3b      	ldr	r3, [r7, #32]
 8008580:	f043 0308 	orr.w	r3, r3, #8
 8008584:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800858e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800859c:	2b00      	cmp	r3, #0
 800859e:	d00b      	beq.n	80085b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80085a0:	6a3b      	ldr	r3, [r7, #32]
 80085a2:	f043 0302 	orr.w	r3, r3, #2
 80085a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80085b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d01c      	beq.n	80085fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80085c0:	68f8      	ldr	r0, [r7, #12]
 80085c2:	f7ff fe1e 	bl	8008202 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	6859      	ldr	r1, [r3, #4]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	4b0d      	ldr	r3, [pc, #52]	@ (8008608 <I2C_IsErrorOccurred+0x1bc>)
 80085d2:	400b      	ands	r3, r1
 80085d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80085da:	6a3b      	ldr	r3, [r7, #32]
 80085dc:	431a      	orrs	r2, r3
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2220      	movs	r2, #32
 80085e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80085fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3728      	adds	r7, #40	@ 0x28
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	fe00e800 	.word	0xfe00e800

0800860c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800860c:	b480      	push	{r7}
 800860e:	b087      	sub	sp, #28
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	607b      	str	r3, [r7, #4]
 8008616:	460b      	mov	r3, r1
 8008618:	817b      	strh	r3, [r7, #10]
 800861a:	4613      	mov	r3, r2
 800861c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800861e:	897b      	ldrh	r3, [r7, #10]
 8008620:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008624:	7a7b      	ldrb	r3, [r7, #9]
 8008626:	041b      	lsls	r3, r3, #16
 8008628:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800862c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008632:	6a3b      	ldr	r3, [r7, #32]
 8008634:	4313      	orrs	r3, r2
 8008636:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800863a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685a      	ldr	r2, [r3, #4]
 8008642:	6a3b      	ldr	r3, [r7, #32]
 8008644:	0d5b      	lsrs	r3, r3, #21
 8008646:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800864a:	4b08      	ldr	r3, [pc, #32]	@ (800866c <I2C_TransferConfig+0x60>)
 800864c:	430b      	orrs	r3, r1
 800864e:	43db      	mvns	r3, r3
 8008650:	ea02 0103 	and.w	r1, r2, r3
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	697a      	ldr	r2, [r7, #20]
 800865a:	430a      	orrs	r2, r1
 800865c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800865e:	bf00      	nop
 8008660:	371c      	adds	r7, #28
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	03ff63ff 	.word	0x03ff63ff

08008670 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	460b      	mov	r3, r1
 800867a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800867c:	2300      	movs	r3, #0
 800867e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008680:	887b      	ldrh	r3, [r7, #2]
 8008682:	f003 0301 	and.w	r3, r3, #1
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00f      	beq.n	80086aa <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008690:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008698:	b2db      	uxtb	r3, r3
 800869a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800869e:	2b28      	cmp	r3, #40	@ 0x28
 80086a0:	d003      	beq.n	80086aa <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80086a8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80086aa:	887b      	ldrh	r3, [r7, #2]
 80086ac:	f003 0302 	and.w	r3, r3, #2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00f      	beq.n	80086d4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80086ba:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80086c8:	2b28      	cmp	r3, #40	@ 0x28
 80086ca:	d003      	beq.n	80086d4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80086d2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80086d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	da03      	bge.n	80086e4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80086e2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80086e4:	887b      	ldrh	r3, [r7, #2]
 80086e6:	2b10      	cmp	r3, #16
 80086e8:	d103      	bne.n	80086f2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80086f0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80086f2:	887b      	ldrh	r3, [r7, #2]
 80086f4:	2b20      	cmp	r3, #32
 80086f6:	d103      	bne.n	8008700 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f043 0320 	orr.w	r3, r3, #32
 80086fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008700:	887b      	ldrh	r3, [r7, #2]
 8008702:	2b40      	cmp	r3, #64	@ 0x40
 8008704:	d103      	bne.n	800870e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800870c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6819      	ldr	r1, [r3, #0]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	43da      	mvns	r2, r3
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	400a      	ands	r2, r1
 800871e:	601a      	str	r2, [r3, #0]
}
 8008720:	bf00      	nop
 8008722:	3714      	adds	r7, #20
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b20      	cmp	r3, #32
 8008740:	d138      	bne.n	80087b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008748:	2b01      	cmp	r3, #1
 800874a:	d101      	bne.n	8008750 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800874c:	2302      	movs	r3, #2
 800874e:	e032      	b.n	80087b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2224      	movs	r2, #36	@ 0x24
 800875c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f022 0201 	bic.w	r2, r2, #1
 800876e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800877e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	6819      	ldr	r1, [r3, #0]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	683a      	ldr	r2, [r7, #0]
 800878c:	430a      	orrs	r2, r1
 800878e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f042 0201 	orr.w	r2, r2, #1
 800879e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2220      	movs	r2, #32
 80087a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2200      	movs	r2, #0
 80087ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80087b0:	2300      	movs	r3, #0
 80087b2:	e000      	b.n	80087b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80087b4:	2302      	movs	r3, #2
  }
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	370c      	adds	r7, #12
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr

080087c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80087c2:	b480      	push	{r7}
 80087c4:	b085      	sub	sp, #20
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
 80087ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b20      	cmp	r3, #32
 80087d6:	d139      	bne.n	800884c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d101      	bne.n	80087e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80087e2:	2302      	movs	r3, #2
 80087e4:	e033      	b.n	800884e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2224      	movs	r2, #36	@ 0x24
 80087f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f022 0201 	bic.w	r2, r2, #1
 8008804:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008814:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	021b      	lsls	r3, r3, #8
 800881a:	68fa      	ldr	r2, [r7, #12]
 800881c:	4313      	orrs	r3, r2
 800881e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68fa      	ldr	r2, [r7, #12]
 8008826:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f042 0201 	orr.w	r2, r2, #1
 8008836:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2220      	movs	r2, #32
 800883c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008848:	2300      	movs	r3, #0
 800884a:	e000      	b.n	800884e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800884c:	2302      	movs	r3, #2
  }
}
 800884e:	4618      	mov	r0, r3
 8008850:	3714      	adds	r7, #20
 8008852:	46bd      	mov	sp, r7
 8008854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008858:	4770      	bx	lr

0800885a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	b084      	sub	sp, #16
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d101      	bne.n	800886c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e041      	b.n	80088f0 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8008874:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f245 5255 	movw	r2, #21845	@ 0x5555
 800887e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	6852      	ldr	r2, [r2, #4]
 8008888:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	6892      	ldr	r2, [r2, #8]
 8008892:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8008894:	f7fd f8f2 	bl	8005a7c <HAL_GetTick>
 8008898:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800889a:	e00f      	b.n	80088bc <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800889c:	f7fd f8ee 	bl	8005a7c <HAL_GetTick>
 80088a0:	4602      	mov	r2, r0
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	2b31      	cmp	r3, #49	@ 0x31
 80088a8:	d908      	bls.n	80088bc <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	f003 0307 	and.w	r3, r3, #7
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d001      	beq.n	80088bc <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80088b8:	2303      	movs	r3, #3
 80088ba:	e019      	b.n	80088f0 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68db      	ldr	r3, [r3, #12]
 80088c2:	f003 0307 	and.w	r3, r3, #7
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d1e8      	bne.n	800889c <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	691a      	ldr	r2, [r3, #16]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d005      	beq.n	80088e4 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	68d2      	ldr	r2, [r2, #12]
 80088e0:	611a      	str	r2, [r3, #16]
 80088e2:	e004      	b.n	80088ee <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80088ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80088ee:	2300      	movs	r3, #0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8008908:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800890a:	2300      	movs	r3, #0
}
 800890c:	4618      	mov	r0, r3
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d141      	bne.n	80089aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008926:	4b4b      	ldr	r3, [pc, #300]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800892e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008932:	d131      	bne.n	8008998 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008934:	4b47      	ldr	r3, [pc, #284]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800893a:	4a46      	ldr	r2, [pc, #280]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800893c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008940:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008944:	4b43      	ldr	r3, [pc, #268]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800894c:	4a41      	ldr	r2, [pc, #260]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800894e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008952:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008954:	4b40      	ldr	r3, [pc, #256]	@ (8008a58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2232      	movs	r2, #50	@ 0x32
 800895a:	fb02 f303 	mul.w	r3, r2, r3
 800895e:	4a3f      	ldr	r2, [pc, #252]	@ (8008a5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008960:	fba2 2303 	umull	r2, r3, r2, r3
 8008964:	0c9b      	lsrs	r3, r3, #18
 8008966:	3301      	adds	r3, #1
 8008968:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800896a:	e002      	b.n	8008972 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	3b01      	subs	r3, #1
 8008970:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008972:	4b38      	ldr	r3, [pc, #224]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008974:	695b      	ldr	r3, [r3, #20]
 8008976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800897a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800897e:	d102      	bne.n	8008986 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1f2      	bne.n	800896c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008986:	4b33      	ldr	r3, [pc, #204]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008988:	695b      	ldr	r3, [r3, #20]
 800898a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800898e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008992:	d158      	bne.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008994:	2303      	movs	r3, #3
 8008996:	e057      	b.n	8008a48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008998:	4b2e      	ldr	r3, [pc, #184]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800899a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800899e:	4a2d      	ldr	r2, [pc, #180]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80089a8:	e04d      	b.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089b0:	d141      	bne.n	8008a36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80089b2:	4b28      	ldr	r3, [pc, #160]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80089ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089be:	d131      	bne.n	8008a24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80089c0:	4b24      	ldr	r3, [pc, #144]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c6:	4a23      	ldr	r2, [pc, #140]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80089d0:	4b20      	ldr	r3, [pc, #128]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80089d8:	4a1e      	ldr	r2, [pc, #120]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80089de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80089e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2232      	movs	r2, #50	@ 0x32
 80089e6:	fb02 f303 	mul.w	r3, r2, r3
 80089ea:	4a1c      	ldr	r2, [pc, #112]	@ (8008a5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80089ec:	fba2 2303 	umull	r2, r3, r2, r3
 80089f0:	0c9b      	lsrs	r3, r3, #18
 80089f2:	3301      	adds	r3, #1
 80089f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80089f6:	e002      	b.n	80089fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	3b01      	subs	r3, #1
 80089fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80089fe:	4b15      	ldr	r3, [pc, #84]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a00:	695b      	ldr	r3, [r3, #20]
 8008a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a0a:	d102      	bne.n	8008a12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1f2      	bne.n	80089f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008a12:	4b10      	ldr	r3, [pc, #64]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a1e:	d112      	bne.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008a20:	2303      	movs	r3, #3
 8008a22:	e011      	b.n	8008a48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a24:	4b0b      	ldr	r3, [pc, #44]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008a34:	e007      	b.n	8008a46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008a36:	4b07      	ldr	r3, [pc, #28]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008a3e:	4a05      	ldr	r2, [pc, #20]	@ (8008a54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008a44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3714      	adds	r7, #20
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	40007000 	.word	0x40007000
 8008a58:	20000000 	.word	0x20000000
 8008a5c:	431bde83 	.word	0x431bde83

08008a60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008a60:	b480      	push	{r7}
 8008a62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008a64:	4b05      	ldr	r3, [pc, #20]	@ (8008a7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	4a04      	ldr	r2, [pc, #16]	@ (8008a7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008a6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a6e:	6093      	str	r3, [r2, #8]
}
 8008a70:	bf00      	nop
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop
 8008a7c:	40007000 	.word	0x40007000

08008a80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b088      	sub	sp, #32
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d101      	bne.n	8008a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e2fe      	b.n	8009090 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f003 0301 	and.w	r3, r3, #1
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d075      	beq.n	8008b8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a9e:	4b97      	ldr	r3, [pc, #604]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	f003 030c 	and.w	r3, r3, #12
 8008aa6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008aa8:	4b94      	ldr	r3, [pc, #592]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	f003 0303 	and.w	r3, r3, #3
 8008ab0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008ab2:	69bb      	ldr	r3, [r7, #24]
 8008ab4:	2b0c      	cmp	r3, #12
 8008ab6:	d102      	bne.n	8008abe <HAL_RCC_OscConfig+0x3e>
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	2b03      	cmp	r3, #3
 8008abc:	d002      	beq.n	8008ac4 <HAL_RCC_OscConfig+0x44>
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	2b08      	cmp	r3, #8
 8008ac2:	d10b      	bne.n	8008adc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ac4:	4b8d      	ldr	r3, [pc, #564]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d05b      	beq.n	8008b88 <HAL_RCC_OscConfig+0x108>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d157      	bne.n	8008b88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e2d9      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ae4:	d106      	bne.n	8008af4 <HAL_RCC_OscConfig+0x74>
 8008ae6:	4b85      	ldr	r3, [pc, #532]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a84      	ldr	r2, [pc, #528]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008af0:	6013      	str	r3, [r2, #0]
 8008af2:	e01d      	b.n	8008b30 <HAL_RCC_OscConfig+0xb0>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008afc:	d10c      	bne.n	8008b18 <HAL_RCC_OscConfig+0x98>
 8008afe:	4b7f      	ldr	r3, [pc, #508]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a7e      	ldr	r2, [pc, #504]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008b08:	6013      	str	r3, [r2, #0]
 8008b0a:	4b7c      	ldr	r3, [pc, #496]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a7b      	ldr	r2, [pc, #492]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b14:	6013      	str	r3, [r2, #0]
 8008b16:	e00b      	b.n	8008b30 <HAL_RCC_OscConfig+0xb0>
 8008b18:	4b78      	ldr	r3, [pc, #480]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a77      	ldr	r2, [pc, #476]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b22:	6013      	str	r3, [r2, #0]
 8008b24:	4b75      	ldr	r3, [pc, #468]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a74      	ldr	r2, [pc, #464]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d013      	beq.n	8008b60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b38:	f7fc ffa0 	bl	8005a7c <HAL_GetTick>
 8008b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b3e:	e008      	b.n	8008b52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b40:	f7fc ff9c 	bl	8005a7c <HAL_GetTick>
 8008b44:	4602      	mov	r2, r0
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	2b64      	cmp	r3, #100	@ 0x64
 8008b4c:	d901      	bls.n	8008b52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	e29e      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b52:	4b6a      	ldr	r3, [pc, #424]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d0f0      	beq.n	8008b40 <HAL_RCC_OscConfig+0xc0>
 8008b5e:	e014      	b.n	8008b8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b60:	f7fc ff8c 	bl	8005a7c <HAL_GetTick>
 8008b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008b66:	e008      	b.n	8008b7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b68:	f7fc ff88 	bl	8005a7c <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	2b64      	cmp	r3, #100	@ 0x64
 8008b74:	d901      	bls.n	8008b7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e28a      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008b7a:	4b60      	ldr	r3, [pc, #384]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1f0      	bne.n	8008b68 <HAL_RCC_OscConfig+0xe8>
 8008b86:	e000      	b.n	8008b8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d075      	beq.n	8008c82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b96:	4b59      	ldr	r3, [pc, #356]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f003 030c 	and.w	r3, r3, #12
 8008b9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008ba0:	4b56      	ldr	r3, [pc, #344]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	f003 0303 	and.w	r3, r3, #3
 8008ba8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	2b0c      	cmp	r3, #12
 8008bae:	d102      	bne.n	8008bb6 <HAL_RCC_OscConfig+0x136>
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d002      	beq.n	8008bbc <HAL_RCC_OscConfig+0x13c>
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	2b04      	cmp	r3, #4
 8008bba:	d11f      	bne.n	8008bfc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008bbc:	4b4f      	ldr	r3, [pc, #316]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d005      	beq.n	8008bd4 <HAL_RCC_OscConfig+0x154>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	68db      	ldr	r3, [r3, #12]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d101      	bne.n	8008bd4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e25d      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008bd4:	4b49      	ldr	r3, [pc, #292]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	691b      	ldr	r3, [r3, #16]
 8008be0:	061b      	lsls	r3, r3, #24
 8008be2:	4946      	ldr	r1, [pc, #280]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008be4:	4313      	orrs	r3, r2
 8008be6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008be8:	4b45      	ldr	r3, [pc, #276]	@ (8008d00 <HAL_RCC_OscConfig+0x280>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f7fc fef9 	bl	80059e4 <HAL_InitTick>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d043      	beq.n	8008c80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e249      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d023      	beq.n	8008c4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008c04:	4b3d      	ldr	r3, [pc, #244]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a3c      	ldr	r2, [pc, #240]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c10:	f7fc ff34 	bl	8005a7c <HAL_GetTick>
 8008c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c16:	e008      	b.n	8008c2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c18:	f7fc ff30 	bl	8005a7c <HAL_GetTick>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	2b02      	cmp	r3, #2
 8008c24:	d901      	bls.n	8008c2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008c26:	2303      	movs	r3, #3
 8008c28:	e232      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c2a:	4b34      	ldr	r3, [pc, #208]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0f0      	beq.n	8008c18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c36:	4b31      	ldr	r3, [pc, #196]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c38:	685b      	ldr	r3, [r3, #4]
 8008c3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	061b      	lsls	r3, r3, #24
 8008c44:	492d      	ldr	r1, [pc, #180]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c46:	4313      	orrs	r3, r2
 8008c48:	604b      	str	r3, [r1, #4]
 8008c4a:	e01a      	b.n	8008c82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a2a      	ldr	r2, [pc, #168]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c58:	f7fc ff10 	bl	8005a7c <HAL_GetTick>
 8008c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c5e:	e008      	b.n	8008c72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c60:	f7fc ff0c 	bl	8005a7c <HAL_GetTick>
 8008c64:	4602      	mov	r2, r0
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d901      	bls.n	8008c72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008c6e:	2303      	movs	r3, #3
 8008c70:	e20e      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c72:	4b22      	ldr	r3, [pc, #136]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1f0      	bne.n	8008c60 <HAL_RCC_OscConfig+0x1e0>
 8008c7e:	e000      	b.n	8008c82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f003 0308 	and.w	r3, r3, #8
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d041      	beq.n	8008d12 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	695b      	ldr	r3, [r3, #20]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d01c      	beq.n	8008cd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008c96:	4b19      	ldr	r3, [pc, #100]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c9c:	4a17      	ldr	r2, [pc, #92]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008c9e:	f043 0301 	orr.w	r3, r3, #1
 8008ca2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ca6:	f7fc fee9 	bl	8005a7c <HAL_GetTick>
 8008caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008cac:	e008      	b.n	8008cc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008cae:	f7fc fee5 	bl	8005a7c <HAL_GetTick>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	1ad3      	subs	r3, r2, r3
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	d901      	bls.n	8008cc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008cbc:	2303      	movs	r3, #3
 8008cbe:	e1e7      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cc6:	f003 0302 	and.w	r3, r3, #2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d0ef      	beq.n	8008cae <HAL_RCC_OscConfig+0x22e>
 8008cce:	e020      	b.n	8008d12 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008cd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cd6:	4a09      	ldr	r2, [pc, #36]	@ (8008cfc <HAL_RCC_OscConfig+0x27c>)
 8008cd8:	f023 0301 	bic.w	r3, r3, #1
 8008cdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ce0:	f7fc fecc 	bl	8005a7c <HAL_GetTick>
 8008ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008ce6:	e00d      	b.n	8008d04 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ce8:	f7fc fec8 	bl	8005a7c <HAL_GetTick>
 8008cec:	4602      	mov	r2, r0
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d906      	bls.n	8008d04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008cf6:	2303      	movs	r3, #3
 8008cf8:	e1ca      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
 8008cfa:	bf00      	nop
 8008cfc:	40021000 	.word	0x40021000
 8008d00:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008d04:	4b8c      	ldr	r3, [pc, #560]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d0a:	f003 0302 	and.w	r3, r3, #2
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d1ea      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f003 0304 	and.w	r3, r3, #4
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f000 80a6 	beq.w	8008e6c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008d20:	2300      	movs	r3, #0
 8008d22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008d24:	4b84      	ldr	r3, [pc, #528]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <HAL_RCC_OscConfig+0x2b4>
 8008d30:	2301      	movs	r3, #1
 8008d32:	e000      	b.n	8008d36 <HAL_RCC_OscConfig+0x2b6>
 8008d34:	2300      	movs	r3, #0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d00d      	beq.n	8008d56 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008d3a:	4b7f      	ldr	r3, [pc, #508]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d3e:	4a7e      	ldr	r2, [pc, #504]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d46:	4b7c      	ldr	r3, [pc, #496]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d4e:	60fb      	str	r3, [r7, #12]
 8008d50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008d52:	2301      	movs	r3, #1
 8008d54:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d56:	4b79      	ldr	r3, [pc, #484]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d118      	bne.n	8008d94 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d62:	4b76      	ldr	r3, [pc, #472]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a75      	ldr	r2, [pc, #468]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008d6e:	f7fc fe85 	bl	8005a7c <HAL_GetTick>
 8008d72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d74:	e008      	b.n	8008d88 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d76:	f7fc fe81 	bl	8005a7c <HAL_GetTick>
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	1ad3      	subs	r3, r2, r3
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	d901      	bls.n	8008d88 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008d84:	2303      	movs	r3, #3
 8008d86:	e183      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d88:	4b6c      	ldr	r3, [pc, #432]	@ (8008f3c <HAL_RCC_OscConfig+0x4bc>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d0f0      	beq.n	8008d76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d108      	bne.n	8008dae <HAL_RCC_OscConfig+0x32e>
 8008d9c:	4b66      	ldr	r3, [pc, #408]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008da2:	4a65      	ldr	r2, [pc, #404]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008da4:	f043 0301 	orr.w	r3, r3, #1
 8008da8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008dac:	e024      	b.n	8008df8 <HAL_RCC_OscConfig+0x378>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	2b05      	cmp	r3, #5
 8008db4:	d110      	bne.n	8008dd8 <HAL_RCC_OscConfig+0x358>
 8008db6:	4b60      	ldr	r3, [pc, #384]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dbc:	4a5e      	ldr	r2, [pc, #376]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dbe:	f043 0304 	orr.w	r3, r3, #4
 8008dc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008dc6:	4b5c      	ldr	r3, [pc, #368]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dcc:	4a5a      	ldr	r2, [pc, #360]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dce:	f043 0301 	orr.w	r3, r3, #1
 8008dd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008dd6:	e00f      	b.n	8008df8 <HAL_RCC_OscConfig+0x378>
 8008dd8:	4b57      	ldr	r3, [pc, #348]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dde:	4a56      	ldr	r2, [pc, #344]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008de0:	f023 0301 	bic.w	r3, r3, #1
 8008de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008de8:	4b53      	ldr	r3, [pc, #332]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dee:	4a52      	ldr	r2, [pc, #328]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008df0:	f023 0304 	bic.w	r3, r3, #4
 8008df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d016      	beq.n	8008e2e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e00:	f7fc fe3c 	bl	8005a7c <HAL_GetTick>
 8008e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008e06:	e00a      	b.n	8008e1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e08:	f7fc fe38 	bl	8005a7c <HAL_GetTick>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d901      	bls.n	8008e1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e138      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008e1e:	4b46      	ldr	r3, [pc, #280]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e24:	f003 0302 	and.w	r3, r3, #2
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d0ed      	beq.n	8008e08 <HAL_RCC_OscConfig+0x388>
 8008e2c:	e015      	b.n	8008e5a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e2e:	f7fc fe25 	bl	8005a7c <HAL_GetTick>
 8008e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e34:	e00a      	b.n	8008e4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e36:	f7fc fe21 	bl	8005a7c <HAL_GetTick>
 8008e3a:	4602      	mov	r2, r0
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	1ad3      	subs	r3, r2, r3
 8008e40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d901      	bls.n	8008e4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008e48:	2303      	movs	r3, #3
 8008e4a:	e121      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e52:	f003 0302 	and.w	r3, r3, #2
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d1ed      	bne.n	8008e36 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008e5a:	7ffb      	ldrb	r3, [r7, #31]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d105      	bne.n	8008e6c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008e60:	4b35      	ldr	r3, [pc, #212]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e64:	4a34      	ldr	r2, [pc, #208]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e6a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 0320 	and.w	r3, r3, #32
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d03c      	beq.n	8008ef2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	699b      	ldr	r3, [r3, #24]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d01c      	beq.n	8008eba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008e80:	4b2d      	ldr	r3, [pc, #180]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008e86:	4a2c      	ldr	r2, [pc, #176]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008e88:	f043 0301 	orr.w	r3, r3, #1
 8008e8c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e90:	f7fc fdf4 	bl	8005a7c <HAL_GetTick>
 8008e94:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008e96:	e008      	b.n	8008eaa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008e98:	f7fc fdf0 	bl	8005a7c <HAL_GetTick>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	2b02      	cmp	r3, #2
 8008ea4:	d901      	bls.n	8008eaa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e0f2      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008eaa:	4b23      	ldr	r3, [pc, #140]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008eac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008eb0:	f003 0302 	and.w	r3, r3, #2
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d0ef      	beq.n	8008e98 <HAL_RCC_OscConfig+0x418>
 8008eb8:	e01b      	b.n	8008ef2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008eba:	4b1f      	ldr	r3, [pc, #124]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008ebc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008ec2:	f023 0301 	bic.w	r3, r3, #1
 8008ec6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008eca:	f7fc fdd7 	bl	8005a7c <HAL_GetTick>
 8008ece:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ed0:	e008      	b.n	8008ee4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ed2:	f7fc fdd3 	bl	8005a7c <HAL_GetTick>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	1ad3      	subs	r3, r2, r3
 8008edc:	2b02      	cmp	r3, #2
 8008ede:	d901      	bls.n	8008ee4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008ee0:	2303      	movs	r3, #3
 8008ee2:	e0d5      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ee4:	4b14      	ldr	r3, [pc, #80]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008ee6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008eea:	f003 0302 	and.w	r3, r3, #2
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1ef      	bne.n	8008ed2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	69db      	ldr	r3, [r3, #28]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 80c9 	beq.w	800908e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008efc:	4b0e      	ldr	r3, [pc, #56]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	f003 030c 	and.w	r3, r3, #12
 8008f04:	2b0c      	cmp	r3, #12
 8008f06:	f000 8083 	beq.w	8009010 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	2b02      	cmp	r3, #2
 8008f10:	d15e      	bne.n	8008fd0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f12:	4b09      	ldr	r3, [pc, #36]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a08      	ldr	r2, [pc, #32]	@ (8008f38 <HAL_RCC_OscConfig+0x4b8>)
 8008f18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f1e:	f7fc fdad 	bl	8005a7c <HAL_GetTick>
 8008f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f24:	e00c      	b.n	8008f40 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f26:	f7fc fda9 	bl	8005a7c <HAL_GetTick>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	1ad3      	subs	r3, r2, r3
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d905      	bls.n	8008f40 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008f34:	2303      	movs	r3, #3
 8008f36:	e0ab      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
 8008f38:	40021000 	.word	0x40021000
 8008f3c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f40:	4b55      	ldr	r3, [pc, #340]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1ec      	bne.n	8008f26 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008f4c:	4b52      	ldr	r3, [pc, #328]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f4e:	68da      	ldr	r2, [r3, #12]
 8008f50:	4b52      	ldr	r3, [pc, #328]	@ (800909c <HAL_RCC_OscConfig+0x61c>)
 8008f52:	4013      	ands	r3, r2
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	6a11      	ldr	r1, [r2, #32]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008f5c:	3a01      	subs	r2, #1
 8008f5e:	0112      	lsls	r2, r2, #4
 8008f60:	4311      	orrs	r1, r2
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008f66:	0212      	lsls	r2, r2, #8
 8008f68:	4311      	orrs	r1, r2
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008f6e:	0852      	lsrs	r2, r2, #1
 8008f70:	3a01      	subs	r2, #1
 8008f72:	0552      	lsls	r2, r2, #21
 8008f74:	4311      	orrs	r1, r2
 8008f76:	687a      	ldr	r2, [r7, #4]
 8008f78:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008f7a:	0852      	lsrs	r2, r2, #1
 8008f7c:	3a01      	subs	r2, #1
 8008f7e:	0652      	lsls	r2, r2, #25
 8008f80:	4311      	orrs	r1, r2
 8008f82:	687a      	ldr	r2, [r7, #4]
 8008f84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008f86:	06d2      	lsls	r2, r2, #27
 8008f88:	430a      	orrs	r2, r1
 8008f8a:	4943      	ldr	r1, [pc, #268]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008f90:	4b41      	ldr	r3, [pc, #260]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a40      	ldr	r2, [pc, #256]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008f9a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008f9c:	4b3e      	ldr	r3, [pc, #248]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	4a3d      	ldr	r2, [pc, #244]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008fa6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa8:	f7fc fd68 	bl	8005a7c <HAL_GetTick>
 8008fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008fae:	e008      	b.n	8008fc2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fb0:	f7fc fd64 	bl	8005a7c <HAL_GetTick>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	1ad3      	subs	r3, r2, r3
 8008fba:	2b02      	cmp	r3, #2
 8008fbc:	d901      	bls.n	8008fc2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	e066      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008fc2:	4b35      	ldr	r3, [pc, #212]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0f0      	beq.n	8008fb0 <HAL_RCC_OscConfig+0x530>
 8008fce:	e05e      	b.n	800908e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008fd0:	4b31      	ldr	r3, [pc, #196]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a30      	ldr	r2, [pc, #192]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008fd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008fda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fdc:	f7fc fd4e 	bl	8005a7c <HAL_GetTick>
 8008fe0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008fe2:	e008      	b.n	8008ff6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fe4:	f7fc fd4a 	bl	8005a7c <HAL_GetTick>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d901      	bls.n	8008ff6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e04c      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ff6:	4b28      	ldr	r3, [pc, #160]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1f0      	bne.n	8008fe4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009002:	4b25      	ldr	r3, [pc, #148]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8009004:	68da      	ldr	r2, [r3, #12]
 8009006:	4924      	ldr	r1, [pc, #144]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 8009008:	4b25      	ldr	r3, [pc, #148]	@ (80090a0 <HAL_RCC_OscConfig+0x620>)
 800900a:	4013      	ands	r3, r2
 800900c:	60cb      	str	r3, [r1, #12]
 800900e:	e03e      	b.n	800908e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	69db      	ldr	r3, [r3, #28]
 8009014:	2b01      	cmp	r3, #1
 8009016:	d101      	bne.n	800901c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	e039      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800901c:	4b1e      	ldr	r3, [pc, #120]	@ (8009098 <HAL_RCC_OscConfig+0x618>)
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	f003 0203 	and.w	r2, r3, #3
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a1b      	ldr	r3, [r3, #32]
 800902c:	429a      	cmp	r2, r3
 800902e:	d12c      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800903a:	3b01      	subs	r3, #1
 800903c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800903e:	429a      	cmp	r2, r3
 8009040:	d123      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800904c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800904e:	429a      	cmp	r2, r3
 8009050:	d11b      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800905e:	429a      	cmp	r2, r3
 8009060:	d113      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800906c:	085b      	lsrs	r3, r3, #1
 800906e:	3b01      	subs	r3, #1
 8009070:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009072:	429a      	cmp	r2, r3
 8009074:	d109      	bne.n	800908a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009080:	085b      	lsrs	r3, r3, #1
 8009082:	3b01      	subs	r3, #1
 8009084:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009086:	429a      	cmp	r2, r3
 8009088:	d001      	beq.n	800908e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e000      	b.n	8009090 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3720      	adds	r7, #32
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}
 8009098:	40021000 	.word	0x40021000
 800909c:	019f800c 	.word	0x019f800c
 80090a0:	feeefffc 	.word	0xfeeefffc

080090a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80090ae:	2300      	movs	r3, #0
 80090b0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d101      	bne.n	80090bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e11e      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80090bc:	4b91      	ldr	r3, [pc, #580]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f003 030f 	and.w	r3, r3, #15
 80090c4:	683a      	ldr	r2, [r7, #0]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d910      	bls.n	80090ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090ca:	4b8e      	ldr	r3, [pc, #568]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f023 020f 	bic.w	r2, r3, #15
 80090d2:	498c      	ldr	r1, [pc, #560]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80090da:	4b8a      	ldr	r3, [pc, #552]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f003 030f 	and.w	r3, r3, #15
 80090e2:	683a      	ldr	r2, [r7, #0]
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d001      	beq.n	80090ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80090e8:	2301      	movs	r3, #1
 80090ea:	e106      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f003 0301 	and.w	r3, r3, #1
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d073      	beq.n	80091e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	2b03      	cmp	r3, #3
 80090fe:	d129      	bne.n	8009154 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009100:	4b81      	ldr	r3, [pc, #516]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d101      	bne.n	8009110 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800910c:	2301      	movs	r3, #1
 800910e:	e0f4      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009110:	f000 f99e 	bl	8009450 <RCC_GetSysClockFreqFromPLLSource>
 8009114:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	4a7c      	ldr	r2, [pc, #496]	@ (800930c <HAL_RCC_ClockConfig+0x268>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d93f      	bls.n	800919e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800911e:	4b7a      	ldr	r3, [pc, #488]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009126:	2b00      	cmp	r3, #0
 8009128:	d009      	beq.n	800913e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009132:	2b00      	cmp	r3, #0
 8009134:	d033      	beq.n	800919e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800913a:	2b00      	cmp	r3, #0
 800913c:	d12f      	bne.n	800919e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800913e:	4b72      	ldr	r3, [pc, #456]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009146:	4a70      	ldr	r2, [pc, #448]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009148:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800914c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800914e:	2380      	movs	r3, #128	@ 0x80
 8009150:	617b      	str	r3, [r7, #20]
 8009152:	e024      	b.n	800919e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	2b02      	cmp	r3, #2
 800915a:	d107      	bne.n	800916c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800915c:	4b6a      	ldr	r3, [pc, #424]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009164:	2b00      	cmp	r3, #0
 8009166:	d109      	bne.n	800917c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e0c6      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800916c:	4b66      	ldr	r3, [pc, #408]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009174:	2b00      	cmp	r3, #0
 8009176:	d101      	bne.n	800917c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	e0be      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800917c:	f000 f8ce 	bl	800931c <HAL_RCC_GetSysClockFreq>
 8009180:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	4a61      	ldr	r2, [pc, #388]	@ (800930c <HAL_RCC_ClockConfig+0x268>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d909      	bls.n	800919e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800918a:	4b5f      	ldr	r3, [pc, #380]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009192:	4a5d      	ldr	r2, [pc, #372]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009198:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800919a:	2380      	movs	r3, #128	@ 0x80
 800919c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800919e:	4b5a      	ldr	r3, [pc, #360]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	f023 0203 	bic.w	r2, r3, #3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	4957      	ldr	r1, [pc, #348]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091ac:	4313      	orrs	r3, r2
 80091ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091b0:	f7fc fc64 	bl	8005a7c <HAL_GetTick>
 80091b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091b6:	e00a      	b.n	80091ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091b8:	f7fc fc60 	bl	8005a7c <HAL_GetTick>
 80091bc:	4602      	mov	r2, r0
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d901      	bls.n	80091ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80091ca:	2303      	movs	r3, #3
 80091cc:	e095      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ce:	4b4e      	ldr	r3, [pc, #312]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f003 020c 	and.w	r2, r3, #12
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	429a      	cmp	r2, r3
 80091de:	d1eb      	bne.n	80091b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d023      	beq.n	8009234 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d005      	beq.n	8009204 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80091f8:	4b43      	ldr	r3, [pc, #268]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	4a42      	ldr	r2, [pc, #264]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80091fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009202:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 0308 	and.w	r3, r3, #8
 800920c:	2b00      	cmp	r3, #0
 800920e:	d007      	beq.n	8009220 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009210:	4b3d      	ldr	r3, [pc, #244]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009218:	4a3b      	ldr	r2, [pc, #236]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800921a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800921e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009220:	4b39      	ldr	r3, [pc, #228]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	4936      	ldr	r1, [pc, #216]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800922e:	4313      	orrs	r3, r2
 8009230:	608b      	str	r3, [r1, #8]
 8009232:	e008      	b.n	8009246 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	2b80      	cmp	r3, #128	@ 0x80
 8009238:	d105      	bne.n	8009246 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800923a:	4b33      	ldr	r3, [pc, #204]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	4a32      	ldr	r2, [pc, #200]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 8009240:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009244:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009246:	4b2f      	ldr	r3, [pc, #188]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f003 030f 	and.w	r3, r3, #15
 800924e:	683a      	ldr	r2, [r7, #0]
 8009250:	429a      	cmp	r2, r3
 8009252:	d21d      	bcs.n	8009290 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009254:	4b2b      	ldr	r3, [pc, #172]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f023 020f 	bic.w	r2, r3, #15
 800925c:	4929      	ldr	r1, [pc, #164]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	4313      	orrs	r3, r2
 8009262:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009264:	f7fc fc0a 	bl	8005a7c <HAL_GetTick>
 8009268:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800926a:	e00a      	b.n	8009282 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800926c:	f7fc fc06 	bl	8005a7c <HAL_GetTick>
 8009270:	4602      	mov	r2, r0
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	1ad3      	subs	r3, r2, r3
 8009276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800927a:	4293      	cmp	r3, r2
 800927c:	d901      	bls.n	8009282 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800927e:	2303      	movs	r3, #3
 8009280:	e03b      	b.n	80092fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009282:	4b20      	ldr	r3, [pc, #128]	@ (8009304 <HAL_RCC_ClockConfig+0x260>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 030f 	and.w	r3, r3, #15
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	429a      	cmp	r2, r3
 800928e:	d1ed      	bne.n	800926c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f003 0304 	and.w	r3, r3, #4
 8009298:	2b00      	cmp	r3, #0
 800929a:	d008      	beq.n	80092ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800929c:	4b1a      	ldr	r3, [pc, #104]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	4917      	ldr	r1, [pc, #92]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092aa:	4313      	orrs	r3, r2
 80092ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 0308 	and.w	r3, r3, #8
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d009      	beq.n	80092ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80092ba:	4b13      	ldr	r3, [pc, #76]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092bc:	689b      	ldr	r3, [r3, #8]
 80092be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	691b      	ldr	r3, [r3, #16]
 80092c6:	00db      	lsls	r3, r3, #3
 80092c8:	490f      	ldr	r1, [pc, #60]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092ca:	4313      	orrs	r3, r2
 80092cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80092ce:	f000 f825 	bl	800931c <HAL_RCC_GetSysClockFreq>
 80092d2:	4602      	mov	r2, r0
 80092d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009308 <HAL_RCC_ClockConfig+0x264>)
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	091b      	lsrs	r3, r3, #4
 80092da:	f003 030f 	and.w	r3, r3, #15
 80092de:	490c      	ldr	r1, [pc, #48]	@ (8009310 <HAL_RCC_ClockConfig+0x26c>)
 80092e0:	5ccb      	ldrb	r3, [r1, r3]
 80092e2:	f003 031f 	and.w	r3, r3, #31
 80092e6:	fa22 f303 	lsr.w	r3, r2, r3
 80092ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009314 <HAL_RCC_ClockConfig+0x270>)
 80092ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80092ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009318 <HAL_RCC_ClockConfig+0x274>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7fc fb76 	bl	80059e4 <HAL_InitTick>
 80092f8:	4603      	mov	r3, r0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3718      	adds	r7, #24
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	40022000 	.word	0x40022000
 8009308:	40021000 	.word	0x40021000
 800930c:	04c4b400 	.word	0x04c4b400
 8009310:	08012d18 	.word	0x08012d18
 8009314:	20000000 	.word	0x20000000
 8009318:	20000004 	.word	0x20000004

0800931c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800931c:	b480      	push	{r7}
 800931e:	b087      	sub	sp, #28
 8009320:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009322:	4b2c      	ldr	r3, [pc, #176]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	f003 030c 	and.w	r3, r3, #12
 800932a:	2b04      	cmp	r3, #4
 800932c:	d102      	bne.n	8009334 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800932e:	4b2a      	ldr	r3, [pc, #168]	@ (80093d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009330:	613b      	str	r3, [r7, #16]
 8009332:	e047      	b.n	80093c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009334:	4b27      	ldr	r3, [pc, #156]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	f003 030c 	and.w	r3, r3, #12
 800933c:	2b08      	cmp	r3, #8
 800933e:	d102      	bne.n	8009346 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009340:	4b26      	ldr	r3, [pc, #152]	@ (80093dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8009342:	613b      	str	r3, [r7, #16]
 8009344:	e03e      	b.n	80093c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009346:	4b23      	ldr	r3, [pc, #140]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f003 030c 	and.w	r3, r3, #12
 800934e:	2b0c      	cmp	r3, #12
 8009350:	d136      	bne.n	80093c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009352:	4b20      	ldr	r3, [pc, #128]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	f003 0303 	and.w	r3, r3, #3
 800935a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800935c:	4b1d      	ldr	r3, [pc, #116]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	091b      	lsrs	r3, r3, #4
 8009362:	f003 030f 	and.w	r3, r3, #15
 8009366:	3301      	adds	r3, #1
 8009368:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2b03      	cmp	r3, #3
 800936e:	d10c      	bne.n	800938a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009370:	4a1a      	ldr	r2, [pc, #104]	@ (80093dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	fbb2 f3f3 	udiv	r3, r2, r3
 8009378:	4a16      	ldr	r2, [pc, #88]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800937a:	68d2      	ldr	r2, [r2, #12]
 800937c:	0a12      	lsrs	r2, r2, #8
 800937e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009382:	fb02 f303 	mul.w	r3, r2, r3
 8009386:	617b      	str	r3, [r7, #20]
      break;
 8009388:	e00c      	b.n	80093a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800938a:	4a13      	ldr	r2, [pc, #76]	@ (80093d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009392:	4a10      	ldr	r2, [pc, #64]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009394:	68d2      	ldr	r2, [r2, #12]
 8009396:	0a12      	lsrs	r2, r2, #8
 8009398:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800939c:	fb02 f303 	mul.w	r3, r2, r3
 80093a0:	617b      	str	r3, [r7, #20]
      break;
 80093a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80093a4:	4b0b      	ldr	r3, [pc, #44]	@ (80093d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	0e5b      	lsrs	r3, r3, #25
 80093aa:	f003 0303 	and.w	r3, r3, #3
 80093ae:	3301      	adds	r3, #1
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80093bc:	613b      	str	r3, [r7, #16]
 80093be:	e001      	b.n	80093c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80093c4:	693b      	ldr	r3, [r7, #16]
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	371c      	adds	r7, #28
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	40021000 	.word	0x40021000
 80093d8:	00f42400 	.word	0x00f42400
 80093dc:	007a1200 	.word	0x007a1200

080093e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80093e0:	b480      	push	{r7}
 80093e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80093e4:	4b03      	ldr	r3, [pc, #12]	@ (80093f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80093e6:	681b      	ldr	r3, [r3, #0]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr
 80093f2:	bf00      	nop
 80093f4:	20000000 	.word	0x20000000

080093f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80093fc:	f7ff fff0 	bl	80093e0 <HAL_RCC_GetHCLKFreq>
 8009400:	4602      	mov	r2, r0
 8009402:	4b06      	ldr	r3, [pc, #24]	@ (800941c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	0a1b      	lsrs	r3, r3, #8
 8009408:	f003 0307 	and.w	r3, r3, #7
 800940c:	4904      	ldr	r1, [pc, #16]	@ (8009420 <HAL_RCC_GetPCLK1Freq+0x28>)
 800940e:	5ccb      	ldrb	r3, [r1, r3]
 8009410:	f003 031f 	and.w	r3, r3, #31
 8009414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009418:	4618      	mov	r0, r3
 800941a:	bd80      	pop	{r7, pc}
 800941c:	40021000 	.word	0x40021000
 8009420:	08012d28 	.word	0x08012d28

08009424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009428:	f7ff ffda 	bl	80093e0 <HAL_RCC_GetHCLKFreq>
 800942c:	4602      	mov	r2, r0
 800942e:	4b06      	ldr	r3, [pc, #24]	@ (8009448 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	0adb      	lsrs	r3, r3, #11
 8009434:	f003 0307 	and.w	r3, r3, #7
 8009438:	4904      	ldr	r1, [pc, #16]	@ (800944c <HAL_RCC_GetPCLK2Freq+0x28>)
 800943a:	5ccb      	ldrb	r3, [r1, r3]
 800943c:	f003 031f 	and.w	r3, r3, #31
 8009440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009444:	4618      	mov	r0, r3
 8009446:	bd80      	pop	{r7, pc}
 8009448:	40021000 	.word	0x40021000
 800944c:	08012d28 	.word	0x08012d28

08009450 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009450:	b480      	push	{r7}
 8009452:	b087      	sub	sp, #28
 8009454:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009456:	4b1e      	ldr	r3, [pc, #120]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009458:	68db      	ldr	r3, [r3, #12]
 800945a:	f003 0303 	and.w	r3, r3, #3
 800945e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009460:	4b1b      	ldr	r3, [pc, #108]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	091b      	lsrs	r3, r3, #4
 8009466:	f003 030f 	and.w	r3, r3, #15
 800946a:	3301      	adds	r3, #1
 800946c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	2b03      	cmp	r3, #3
 8009472:	d10c      	bne.n	800948e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009474:	4a17      	ldr	r2, [pc, #92]	@ (80094d4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	fbb2 f3f3 	udiv	r3, r2, r3
 800947c:	4a14      	ldr	r2, [pc, #80]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800947e:	68d2      	ldr	r2, [r2, #12]
 8009480:	0a12      	lsrs	r2, r2, #8
 8009482:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009486:	fb02 f303 	mul.w	r3, r2, r3
 800948a:	617b      	str	r3, [r7, #20]
    break;
 800948c:	e00c      	b.n	80094a8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800948e:	4a12      	ldr	r2, [pc, #72]	@ (80094d8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	fbb2 f3f3 	udiv	r3, r2, r3
 8009496:	4a0e      	ldr	r2, [pc, #56]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009498:	68d2      	ldr	r2, [r2, #12]
 800949a:	0a12      	lsrs	r2, r2, #8
 800949c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80094a0:	fb02 f303 	mul.w	r3, r2, r3
 80094a4:	617b      	str	r3, [r7, #20]
    break;
 80094a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80094a8:	4b09      	ldr	r3, [pc, #36]	@ (80094d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	0e5b      	lsrs	r3, r3, #25
 80094ae:	f003 0303 	and.w	r3, r3, #3
 80094b2:	3301      	adds	r3, #1
 80094b4:	005b      	lsls	r3, r3, #1
 80094b6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80094b8:	697a      	ldr	r2, [r7, #20]
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80094c0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80094c2:	687b      	ldr	r3, [r7, #4]
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	371c      	adds	r7, #28
 80094c8:	46bd      	mov	sp, r7
 80094ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ce:	4770      	bx	lr
 80094d0:	40021000 	.word	0x40021000
 80094d4:	007a1200 	.word	0x007a1200
 80094d8:	00f42400 	.word	0x00f42400

080094dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b086      	sub	sp, #24
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80094e4:	2300      	movs	r3, #0
 80094e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80094e8:	2300      	movs	r3, #0
 80094ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	f000 8098 	beq.w	800962a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094fa:	2300      	movs	r3, #0
 80094fc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80094fe:	4b43      	ldr	r3, [pc, #268]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10d      	bne.n	8009526 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800950a:	4b40      	ldr	r3, [pc, #256]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800950c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800950e:	4a3f      	ldr	r2, [pc, #252]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009510:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009514:	6593      	str	r3, [r2, #88]	@ 0x58
 8009516:	4b3d      	ldr	r3, [pc, #244]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800951e:	60bb      	str	r3, [r7, #8]
 8009520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009522:	2301      	movs	r3, #1
 8009524:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009526:	4b3a      	ldr	r3, [pc, #232]	@ (8009610 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a39      	ldr	r2, [pc, #228]	@ (8009610 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800952c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009530:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009532:	f7fc faa3 	bl	8005a7c <HAL_GetTick>
 8009536:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009538:	e009      	b.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800953a:	f7fc fa9f 	bl	8005a7c <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	2b02      	cmp	r3, #2
 8009546:	d902      	bls.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009548:	2303      	movs	r3, #3
 800954a:	74fb      	strb	r3, [r7, #19]
        break;
 800954c:	e005      	b.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800954e:	4b30      	ldr	r3, [pc, #192]	@ (8009610 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009556:	2b00      	cmp	r3, #0
 8009558:	d0ef      	beq.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800955a:	7cfb      	ldrb	r3, [r7, #19]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d159      	bne.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009560:	4b2a      	ldr	r3, [pc, #168]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800956a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d01e      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009576:	697a      	ldr	r2, [r7, #20]
 8009578:	429a      	cmp	r2, r3
 800957a:	d019      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800957c:	4b23      	ldr	r3, [pc, #140]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800957e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009582:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009586:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009588:	4b20      	ldr	r3, [pc, #128]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800958a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800958e:	4a1f      	ldr	r2, [pc, #124]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009590:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009598:	4b1c      	ldr	r3, [pc, #112]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800959a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800959e:	4a1b      	ldr	r2, [pc, #108]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80095a8:	4a18      	ldr	r2, [pc, #96]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f003 0301 	and.w	r3, r3, #1
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d016      	beq.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095ba:	f7fc fa5f 	bl	8005a7c <HAL_GetTick>
 80095be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095c0:	e00b      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095c2:	f7fc fa5b 	bl	8005a7c <HAL_GetTick>
 80095c6:	4602      	mov	r2, r0
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	1ad3      	subs	r3, r2, r3
 80095cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d902      	bls.n	80095da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	74fb      	strb	r3, [r7, #19]
            break;
 80095d8:	e006      	b.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095da:	4b0c      	ldr	r3, [pc, #48]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095e0:	f003 0302 	and.w	r3, r3, #2
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d0ec      	beq.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80095e8:	7cfb      	ldrb	r3, [r7, #19]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d10b      	bne.n	8009606 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80095ee:	4b07      	ldr	r3, [pc, #28]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095fc:	4903      	ldr	r1, [pc, #12]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095fe:	4313      	orrs	r3, r2
 8009600:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009604:	e008      	b.n	8009618 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009606:	7cfb      	ldrb	r3, [r7, #19]
 8009608:	74bb      	strb	r3, [r7, #18]
 800960a:	e005      	b.n	8009618 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800960c:	40021000 	.word	0x40021000
 8009610:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009614:	7cfb      	ldrb	r3, [r7, #19]
 8009616:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009618:	7c7b      	ldrb	r3, [r7, #17]
 800961a:	2b01      	cmp	r3, #1
 800961c:	d105      	bne.n	800962a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800961e:	4ba7      	ldr	r3, [pc, #668]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009622:	4aa6      	ldr	r2, [pc, #664]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009624:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009628:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 0301 	and.w	r3, r3, #1
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00a      	beq.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009636:	4ba1      	ldr	r3, [pc, #644]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800963c:	f023 0203 	bic.w	r2, r3, #3
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	499d      	ldr	r1, [pc, #628]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009646:	4313      	orrs	r3, r2
 8009648:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f003 0302 	and.w	r3, r3, #2
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00a      	beq.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009658:	4b98      	ldr	r3, [pc, #608]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800965a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800965e:	f023 020c 	bic.w	r2, r3, #12
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	689b      	ldr	r3, [r3, #8]
 8009666:	4995      	ldr	r1, [pc, #596]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009668:	4313      	orrs	r3, r2
 800966a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f003 0304 	and.w	r3, r3, #4
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00a      	beq.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800967a:	4b90      	ldr	r3, [pc, #576]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800967c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009680:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	498c      	ldr	r1, [pc, #560]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800968a:	4313      	orrs	r3, r2
 800968c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f003 0308 	and.w	r3, r3, #8
 8009698:	2b00      	cmp	r3, #0
 800969a:	d00a      	beq.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800969c:	4b87      	ldr	r3, [pc, #540]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800969e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	691b      	ldr	r3, [r3, #16]
 80096aa:	4984      	ldr	r1, [pc, #528]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096ac:	4313      	orrs	r3, r2
 80096ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 0310 	and.w	r3, r3, #16
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00a      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80096be:	4b7f      	ldr	r3, [pc, #508]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	695b      	ldr	r3, [r3, #20]
 80096cc:	497b      	ldr	r1, [pc, #492]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096ce:	4313      	orrs	r3, r2
 80096d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f003 0320 	and.w	r3, r3, #32
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00a      	beq.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80096e0:	4b76      	ldr	r3, [pc, #472]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	699b      	ldr	r3, [r3, #24]
 80096ee:	4973      	ldr	r1, [pc, #460]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096f0:	4313      	orrs	r3, r2
 80096f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d00a      	beq.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009702:	4b6e      	ldr	r3, [pc, #440]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009708:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	69db      	ldr	r3, [r3, #28]
 8009710:	496a      	ldr	r1, [pc, #424]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009712:	4313      	orrs	r3, r2
 8009714:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00a      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009724:	4b65      	ldr	r3, [pc, #404]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800972a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a1b      	ldr	r3, [r3, #32]
 8009732:	4962      	ldr	r1, [pc, #392]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009734:	4313      	orrs	r3, r2
 8009736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009742:	2b00      	cmp	r3, #0
 8009744:	d00a      	beq.n	800975c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009746:	4b5d      	ldr	r3, [pc, #372]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800974c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009754:	4959      	ldr	r1, [pc, #356]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009756:	4313      	orrs	r3, r2
 8009758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009764:	2b00      	cmp	r3, #0
 8009766:	d00a      	beq.n	800977e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009768:	4b54      	ldr	r3, [pc, #336]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800976a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800976e:	f023 0203 	bic.w	r2, r3, #3
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009776:	4951      	ldr	r1, [pc, #324]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009778:	4313      	orrs	r3, r2
 800977a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00a      	beq.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800978a:	4b4c      	ldr	r3, [pc, #304]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800978c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009790:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009798:	4948      	ldr	r1, [pc, #288]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800979a:	4313      	orrs	r3, r2
 800979c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d015      	beq.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80097ac:	4b43      	ldr	r3, [pc, #268]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097ba:	4940      	ldr	r1, [pc, #256]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097bc:	4313      	orrs	r3, r2
 80097be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097ca:	d105      	bne.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80097cc:	4b3b      	ldr	r3, [pc, #236]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	4a3a      	ldr	r2, [pc, #232]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097d6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d015      	beq.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80097e4:	4b35      	ldr	r3, [pc, #212]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097f2:	4932      	ldr	r1, [pc, #200]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097f4:	4313      	orrs	r3, r2
 80097f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009802:	d105      	bne.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009804:	4b2d      	ldr	r3, [pc, #180]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	4a2c      	ldr	r2, [pc, #176]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800980a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800980e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009818:	2b00      	cmp	r3, #0
 800981a:	d015      	beq.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800981c:	4b27      	ldr	r3, [pc, #156]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800981e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009822:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800982a:	4924      	ldr	r1, [pc, #144]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800982c:	4313      	orrs	r3, r2
 800982e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009836:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800983a:	d105      	bne.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800983c:	4b1f      	ldr	r3, [pc, #124]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	4a1e      	ldr	r2, [pc, #120]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009842:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009846:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009850:	2b00      	cmp	r3, #0
 8009852:	d015      	beq.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009854:	4b19      	ldr	r3, [pc, #100]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800985a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009862:	4916      	ldr	r1, [pc, #88]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009864:	4313      	orrs	r3, r2
 8009866:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800986e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009872:	d105      	bne.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009874:	4b11      	ldr	r3, [pc, #68]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009876:	68db      	ldr	r3, [r3, #12]
 8009878:	4a10      	ldr	r2, [pc, #64]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800987a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800987e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009888:	2b00      	cmp	r3, #0
 800988a:	d019      	beq.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800988c:	4b0b      	ldr	r3, [pc, #44]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800988e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009892:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800989a:	4908      	ldr	r1, [pc, #32]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800989c:	4313      	orrs	r3, r2
 800989e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098aa:	d109      	bne.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80098ac:	4b03      	ldr	r3, [pc, #12]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	4a02      	ldr	r2, [pc, #8]	@ (80098bc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098b6:	60d3      	str	r3, [r2, #12]
 80098b8:	e002      	b.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80098ba:	bf00      	nop
 80098bc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d015      	beq.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80098cc:	4b29      	ldr	r3, [pc, #164]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098da:	4926      	ldr	r1, [pc, #152]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098dc:	4313      	orrs	r3, r2
 80098de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098ea:	d105      	bne.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80098ec:	4b21      	ldr	r3, [pc, #132]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	4a20      	ldr	r2, [pc, #128]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098f6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009900:	2b00      	cmp	r3, #0
 8009902:	d015      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009904:	4b1b      	ldr	r3, [pc, #108]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800990a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009912:	4918      	ldr	r1, [pc, #96]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009914:	4313      	orrs	r3, r2
 8009916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800991e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009922:	d105      	bne.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009924:	4b13      	ldr	r3, [pc, #76]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009926:	68db      	ldr	r3, [r3, #12]
 8009928:	4a12      	ldr	r2, [pc, #72]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800992a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800992e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009938:	2b00      	cmp	r3, #0
 800993a:	d015      	beq.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800993c:	4b0d      	ldr	r3, [pc, #52]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800993e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009942:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800994a:	490a      	ldr	r1, [pc, #40]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800994c:	4313      	orrs	r3, r2
 800994e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009956:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800995a:	d105      	bne.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800995c:	4b05      	ldr	r3, [pc, #20]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	4a04      	ldr	r2, [pc, #16]	@ (8009974 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009966:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009968:	7cbb      	ldrb	r3, [r7, #18]
}
 800996a:	4618      	mov	r0, r3
 800996c:	3718      	adds	r7, #24
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	40021000 	.word	0x40021000

08009978 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d101      	bne.n	800998a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e042      	b.n	8009a10 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009990:	2b00      	cmp	r3, #0
 8009992:	d106      	bne.n	80099a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f7fb ff7f 	bl	80058a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2224      	movs	r2, #36	@ 0x24
 80099a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f022 0201 	bic.w	r2, r2, #1
 80099b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d002      	beq.n	80099c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fe68 	bl	800a698 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 fb69 	bl	800a0a0 <UART_SetConfig>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d101      	bne.n	80099d8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	e01b      	b.n	8009a10 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	685a      	ldr	r2, [r3, #4]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80099e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	689a      	ldr	r2, [r3, #8]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f042 0201 	orr.w	r2, r2, #1
 8009a06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f000 fee7 	bl	800a7dc <UART_CheckIdleState>
 8009a0e:	4603      	mov	r3, r0
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3708      	adds	r7, #8
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}

08009a18 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b0ba      	sub	sp, #232	@ 0xe8
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	69db      	ldr	r3, [r3, #28]
 8009a26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	689b      	ldr	r3, [r3, #8]
 8009a3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009a3e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009a42:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009a46:	4013      	ands	r3, r2
 8009a48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009a4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d11b      	bne.n	8009a8c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a58:	f003 0320 	and.w	r3, r3, #32
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d015      	beq.n	8009a8c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a64:	f003 0320 	and.w	r3, r3, #32
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d105      	bne.n	8009a78 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d009      	beq.n	8009a8c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 82e3 	beq.w	800a048 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	4798      	blx	r3
      }
      return;
 8009a8a:	e2dd      	b.n	800a048 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009a8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	f000 8123 	beq.w	8009cdc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009a96:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009a9a:	4b8d      	ldr	r3, [pc, #564]	@ (8009cd0 <HAL_UART_IRQHandler+0x2b8>)
 8009a9c:	4013      	ands	r3, r2
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d106      	bne.n	8009ab0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009aa2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009aa6:	4b8b      	ldr	r3, [pc, #556]	@ (8009cd4 <HAL_UART_IRQHandler+0x2bc>)
 8009aa8:	4013      	ands	r3, r2
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	f000 8116 	beq.w	8009cdc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ab4:	f003 0301 	and.w	r3, r3, #1
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d011      	beq.n	8009ae0 <HAL_UART_IRQHandler+0xc8>
 8009abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00b      	beq.n	8009ae0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2201      	movs	r2, #1
 8009ace:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ad6:	f043 0201 	orr.w	r2, r3, #1
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ae4:	f003 0302 	and.w	r3, r3, #2
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d011      	beq.n	8009b10 <HAL_UART_IRQHandler+0xf8>
 8009aec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009af0:	f003 0301 	and.w	r3, r3, #1
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00b      	beq.n	8009b10 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2202      	movs	r2, #2
 8009afe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b06:	f043 0204 	orr.w	r2, r3, #4
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b14:	f003 0304 	and.w	r3, r3, #4
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d011      	beq.n	8009b40 <HAL_UART_IRQHandler+0x128>
 8009b1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b20:	f003 0301 	and.w	r3, r3, #1
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00b      	beq.n	8009b40 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2204      	movs	r2, #4
 8009b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b36:	f043 0202 	orr.w	r2, r3, #2
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b44:	f003 0308 	and.w	r3, r3, #8
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d017      	beq.n	8009b7c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b50:	f003 0320 	and.w	r3, r3, #32
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d105      	bne.n	8009b64 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009b58:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009b5c:	4b5c      	ldr	r3, [pc, #368]	@ (8009cd0 <HAL_UART_IRQHandler+0x2b8>)
 8009b5e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d00b      	beq.n	8009b7c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2208      	movs	r2, #8
 8009b6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b72:	f043 0208 	orr.w	r2, r3, #8
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009b7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d012      	beq.n	8009bae <HAL_UART_IRQHandler+0x196>
 8009b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00c      	beq.n	8009bae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ba4:	f043 0220 	orr.w	r2, r3, #32
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f000 8249 	beq.w	800a04c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bbe:	f003 0320 	and.w	r3, r3, #32
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d013      	beq.n	8009bee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009bc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bca:	f003 0320 	and.w	r3, r3, #32
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d105      	bne.n	8009bde <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009bd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d007      	beq.n	8009bee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d003      	beq.n	8009bee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bf4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	689b      	ldr	r3, [r3, #8]
 8009bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c02:	2b40      	cmp	r3, #64	@ 0x40
 8009c04:	d005      	beq.n	8009c12 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009c06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d054      	beq.n	8009cbc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f000 fef9 	bl	800aa0a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	689b      	ldr	r3, [r3, #8]
 8009c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c22:	2b40      	cmp	r3, #64	@ 0x40
 8009c24:	d146      	bne.n	8009cb4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	3308      	adds	r3, #8
 8009c2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c34:	e853 3f00 	ldrex	r3, [r3]
 8009c38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009c3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	3308      	adds	r3, #8
 8009c4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009c52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009c56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009c5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009c6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1d9      	bne.n	8009c26 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d017      	beq.n	8009cac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c82:	4a15      	ldr	r2, [pc, #84]	@ (8009cd8 <HAL_UART_IRQHandler+0x2c0>)
 8009c84:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7fc f934 	bl	8005efa <HAL_DMA_Abort_IT>
 8009c92:	4603      	mov	r3, r0
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d019      	beq.n	8009ccc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ca0:	687a      	ldr	r2, [r7, #4]
 8009ca2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009ca6:	4610      	mov	r0, r2
 8009ca8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009caa:	e00f      	b.n	8009ccc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 f9e1 	bl	800a074 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cb2:	e00b      	b.n	8009ccc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 f9dd 	bl	800a074 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cba:	e007      	b.n	8009ccc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 f9d9 	bl	800a074 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009cca:	e1bf      	b.n	800a04c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ccc:	bf00      	nop
    return;
 8009cce:	e1bd      	b.n	800a04c <HAL_UART_IRQHandler+0x634>
 8009cd0:	10000001 	.word	0x10000001
 8009cd4:	04000120 	.word	0x04000120
 8009cd8:	0800aad7 	.word	0x0800aad7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	f040 8153 	bne.w	8009f8c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cea:	f003 0310 	and.w	r3, r3, #16
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	f000 814c 	beq.w	8009f8c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cf8:	f003 0310 	and.w	r3, r3, #16
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	f000 8145 	beq.w	8009f8c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2210      	movs	r2, #16
 8009d08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d14:	2b40      	cmp	r3, #64	@ 0x40
 8009d16:	f040 80bb 	bne.w	8009e90 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f000 818f 	beq.w	800a050 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	f080 8187 	bcs.w	800a050 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f003 0320 	and.w	r3, r3, #32
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	f040 8087 	bne.w	8009e6e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d6c:	e853 3f00 	ldrex	r3, [r3]
 8009d70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009d74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	461a      	mov	r2, r3
 8009d86:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009d8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d8e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d92:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009d96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009d9a:	e841 2300 	strex	r3, r2, [r1]
 8009d9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009da2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d1da      	bne.n	8009d60 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	3308      	adds	r3, #8
 8009db0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009db4:	e853 3f00 	ldrex	r3, [r3]
 8009db8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009dba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009dbc:	f023 0301 	bic.w	r3, r3, #1
 8009dc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	3308      	adds	r3, #8
 8009dca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009dce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009dd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009dd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009dda:	e841 2300 	strex	r3, r2, [r1]
 8009dde:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009de0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1e1      	bne.n	8009daa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	3308      	adds	r3, #8
 8009dec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009df0:	e853 3f00 	ldrex	r3, [r3]
 8009df4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009df6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009df8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	3308      	adds	r3, #8
 8009e06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009e0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e0e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009e10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009e12:	e841 2300 	strex	r3, r2, [r1]
 8009e16:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009e18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d1e3      	bne.n	8009de6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2220      	movs	r2, #32
 8009e22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e34:	e853 3f00 	ldrex	r3, [r3]
 8009e38:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e3c:	f023 0310 	bic.w	r3, r3, #16
 8009e40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	461a      	mov	r2, r3
 8009e4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e56:	e841 2300 	strex	r3, r2, [r1]
 8009e5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d1e4      	bne.n	8009e2c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f7fb ffed 	bl	8005e48 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2202      	movs	r2, #2
 8009e72:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	1ad3      	subs	r3, r2, r3
 8009e84:	b29b      	uxth	r3, r3
 8009e86:	4619      	mov	r1, r3
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 f8fd 	bl	800a088 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009e8e:	e0df      	b.n	800a050 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	1ad3      	subs	r3, r2, r3
 8009ea0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f000 80d1 	beq.w	800a054 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8009eb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f000 80cc 	beq.w	800a054 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ec4:	e853 3f00 	ldrex	r3, [r3]
 8009ec8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ecc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ed0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	461a      	mov	r2, r3
 8009eda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009ede:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ee0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ee4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ee6:	e841 2300 	strex	r3, r2, [r1]
 8009eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1e4      	bne.n	8009ebc <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	3308      	adds	r3, #8
 8009ef8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efc:	e853 3f00 	ldrex	r3, [r3]
 8009f00:	623b      	str	r3, [r7, #32]
   return(result);
 8009f02:	6a3b      	ldr	r3, [r7, #32]
 8009f04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f08:	f023 0301 	bic.w	r3, r3, #1
 8009f0c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	3308      	adds	r3, #8
 8009f16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009f1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f22:	e841 2300 	strex	r3, r2, [r1]
 8009f26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1e1      	bne.n	8009ef2 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2220      	movs	r2, #32
 8009f32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	e853 3f00 	ldrex	r3, [r3]
 8009f4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f023 0310 	bic.w	r3, r3, #16
 8009f56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	461a      	mov	r2, r3
 8009f60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009f64:	61fb      	str	r3, [r7, #28]
 8009f66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f68:	69b9      	ldr	r1, [r7, #24]
 8009f6a:	69fa      	ldr	r2, [r7, #28]
 8009f6c:	e841 2300 	strex	r3, r2, [r1]
 8009f70:	617b      	str	r3, [r7, #20]
   return(result);
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1e4      	bne.n	8009f42 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009f82:	4619      	mov	r1, r3
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 f87f 	bl	800a088 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009f8a:	e063      	b.n	800a054 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00e      	beq.n	8009fb6 <HAL_UART_IRQHandler+0x59e>
 8009f98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d008      	beq.n	8009fb6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009fac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 fdd2 	bl	800ab58 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009fb4:	e051      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d014      	beq.n	8009fec <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009fc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d105      	bne.n	8009fda <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d008      	beq.n	8009fec <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d03a      	beq.n	800a058 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	4798      	blx	r3
    }
    return;
 8009fea:	e035      	b.n	800a058 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d009      	beq.n	800a00c <HAL_UART_IRQHandler+0x5f4>
 8009ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a000:	2b00      	cmp	r3, #0
 800a002:	d003      	beq.n	800a00c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 fd7c 	bl	800ab02 <UART_EndTransmit_IT>
    return;
 800a00a:	e026      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a00c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a010:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a014:	2b00      	cmp	r3, #0
 800a016:	d009      	beq.n	800a02c <HAL_UART_IRQHandler+0x614>
 800a018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a01c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d003      	beq.n	800a02c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f000 fdab 	bl	800ab80 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a02a:	e016      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a02c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a030:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a034:	2b00      	cmp	r3, #0
 800a036:	d010      	beq.n	800a05a <HAL_UART_IRQHandler+0x642>
 800a038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	da0c      	bge.n	800a05a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f000 fd93 	bl	800ab6c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a046:	e008      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
      return;
 800a048:	bf00      	nop
 800a04a:	e006      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
    return;
 800a04c:	bf00      	nop
 800a04e:	e004      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
      return;
 800a050:	bf00      	nop
 800a052:	e002      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
      return;
 800a054:	bf00      	nop
 800a056:	e000      	b.n	800a05a <HAL_UART_IRQHandler+0x642>
    return;
 800a058:	bf00      	nop
  }
}
 800a05a:	37e8      	adds	r7, #232	@ 0xe8
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}

0800a060 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a060:	b480      	push	{r7}
 800a062:	b083      	sub	sp, #12
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a068:	bf00      	nop
 800a06a:	370c      	adds	r7, #12
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a07c:	bf00      	nop
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr

0800a088 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	460b      	mov	r3, r1
 800a092:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a094:	bf00      	nop
 800a096:	370c      	adds	r7, #12
 800a098:	46bd      	mov	sp, r7
 800a09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09e:	4770      	bx	lr

0800a0a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0a4:	b08c      	sub	sp, #48	@ 0x30
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	689a      	ldr	r2, [r3, #8]
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	691b      	ldr	r3, [r3, #16]
 800a0b8:	431a      	orrs	r2, r3
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	695b      	ldr	r3, [r3, #20]
 800a0be:	431a      	orrs	r2, r3
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	69db      	ldr	r3, [r3, #28]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	681a      	ldr	r2, [r3, #0]
 800a0ce:	4baa      	ldr	r3, [pc, #680]	@ (800a378 <UART_SetConfig+0x2d8>)
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	6812      	ldr	r2, [r2, #0]
 800a0d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0d8:	430b      	orrs	r3, r1
 800a0da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	68da      	ldr	r2, [r3, #12]
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	430a      	orrs	r2, r1
 800a0f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	699b      	ldr	r3, [r3, #24]
 800a0f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a9f      	ldr	r2, [pc, #636]	@ (800a37c <UART_SetConfig+0x2dc>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d004      	beq.n	800a10c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	6a1b      	ldr	r3, [r3, #32]
 800a106:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a108:	4313      	orrs	r3, r2
 800a10a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a116:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a11a:	697a      	ldr	r2, [r7, #20]
 800a11c:	6812      	ldr	r2, [r2, #0]
 800a11e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a120:	430b      	orrs	r3, r1
 800a122:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a12a:	f023 010f 	bic.w	r1, r3, #15
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	430a      	orrs	r2, r1
 800a138:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a90      	ldr	r2, [pc, #576]	@ (800a380 <UART_SetConfig+0x2e0>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d125      	bne.n	800a190 <UART_SetConfig+0xf0>
 800a144:	4b8f      	ldr	r3, [pc, #572]	@ (800a384 <UART_SetConfig+0x2e4>)
 800a146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a14a:	f003 0303 	and.w	r3, r3, #3
 800a14e:	2b03      	cmp	r3, #3
 800a150:	d81a      	bhi.n	800a188 <UART_SetConfig+0xe8>
 800a152:	a201      	add	r2, pc, #4	@ (adr r2, 800a158 <UART_SetConfig+0xb8>)
 800a154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a158:	0800a169 	.word	0x0800a169
 800a15c:	0800a179 	.word	0x0800a179
 800a160:	0800a171 	.word	0x0800a171
 800a164:	0800a181 	.word	0x0800a181
 800a168:	2301      	movs	r3, #1
 800a16a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a16e:	e116      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a170:	2302      	movs	r3, #2
 800a172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a176:	e112      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a178:	2304      	movs	r3, #4
 800a17a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a17e:	e10e      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a180:	2308      	movs	r3, #8
 800a182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a186:	e10a      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a188:	2310      	movs	r3, #16
 800a18a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a18e:	e106      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a7c      	ldr	r2, [pc, #496]	@ (800a388 <UART_SetConfig+0x2e8>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d138      	bne.n	800a20c <UART_SetConfig+0x16c>
 800a19a:	4b7a      	ldr	r3, [pc, #488]	@ (800a384 <UART_SetConfig+0x2e4>)
 800a19c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1a0:	f003 030c 	and.w	r3, r3, #12
 800a1a4:	2b0c      	cmp	r3, #12
 800a1a6:	d82d      	bhi.n	800a204 <UART_SetConfig+0x164>
 800a1a8:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b0 <UART_SetConfig+0x110>)
 800a1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ae:	bf00      	nop
 800a1b0:	0800a1e5 	.word	0x0800a1e5
 800a1b4:	0800a205 	.word	0x0800a205
 800a1b8:	0800a205 	.word	0x0800a205
 800a1bc:	0800a205 	.word	0x0800a205
 800a1c0:	0800a1f5 	.word	0x0800a1f5
 800a1c4:	0800a205 	.word	0x0800a205
 800a1c8:	0800a205 	.word	0x0800a205
 800a1cc:	0800a205 	.word	0x0800a205
 800a1d0:	0800a1ed 	.word	0x0800a1ed
 800a1d4:	0800a205 	.word	0x0800a205
 800a1d8:	0800a205 	.word	0x0800a205
 800a1dc:	0800a205 	.word	0x0800a205
 800a1e0:	0800a1fd 	.word	0x0800a1fd
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1ea:	e0d8      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1f2:	e0d4      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a1f4:	2304      	movs	r3, #4
 800a1f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1fa:	e0d0      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a1fc:	2308      	movs	r3, #8
 800a1fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a202:	e0cc      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a204:	2310      	movs	r3, #16
 800a206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a20a:	e0c8      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a5e      	ldr	r2, [pc, #376]	@ (800a38c <UART_SetConfig+0x2ec>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d125      	bne.n	800a262 <UART_SetConfig+0x1c2>
 800a216:	4b5b      	ldr	r3, [pc, #364]	@ (800a384 <UART_SetConfig+0x2e4>)
 800a218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a21c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a220:	2b30      	cmp	r3, #48	@ 0x30
 800a222:	d016      	beq.n	800a252 <UART_SetConfig+0x1b2>
 800a224:	2b30      	cmp	r3, #48	@ 0x30
 800a226:	d818      	bhi.n	800a25a <UART_SetConfig+0x1ba>
 800a228:	2b20      	cmp	r3, #32
 800a22a:	d00a      	beq.n	800a242 <UART_SetConfig+0x1a2>
 800a22c:	2b20      	cmp	r3, #32
 800a22e:	d814      	bhi.n	800a25a <UART_SetConfig+0x1ba>
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <UART_SetConfig+0x19a>
 800a234:	2b10      	cmp	r3, #16
 800a236:	d008      	beq.n	800a24a <UART_SetConfig+0x1aa>
 800a238:	e00f      	b.n	800a25a <UART_SetConfig+0x1ba>
 800a23a:	2300      	movs	r3, #0
 800a23c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a240:	e0ad      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a242:	2302      	movs	r3, #2
 800a244:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a248:	e0a9      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a24a:	2304      	movs	r3, #4
 800a24c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a250:	e0a5      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a252:	2308      	movs	r3, #8
 800a254:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a258:	e0a1      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a25a:	2310      	movs	r3, #16
 800a25c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a260:	e09d      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4a4a      	ldr	r2, [pc, #296]	@ (800a390 <UART_SetConfig+0x2f0>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d125      	bne.n	800a2b8 <UART_SetConfig+0x218>
 800a26c:	4b45      	ldr	r3, [pc, #276]	@ (800a384 <UART_SetConfig+0x2e4>)
 800a26e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a272:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a276:	2bc0      	cmp	r3, #192	@ 0xc0
 800a278:	d016      	beq.n	800a2a8 <UART_SetConfig+0x208>
 800a27a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a27c:	d818      	bhi.n	800a2b0 <UART_SetConfig+0x210>
 800a27e:	2b80      	cmp	r3, #128	@ 0x80
 800a280:	d00a      	beq.n	800a298 <UART_SetConfig+0x1f8>
 800a282:	2b80      	cmp	r3, #128	@ 0x80
 800a284:	d814      	bhi.n	800a2b0 <UART_SetConfig+0x210>
 800a286:	2b00      	cmp	r3, #0
 800a288:	d002      	beq.n	800a290 <UART_SetConfig+0x1f0>
 800a28a:	2b40      	cmp	r3, #64	@ 0x40
 800a28c:	d008      	beq.n	800a2a0 <UART_SetConfig+0x200>
 800a28e:	e00f      	b.n	800a2b0 <UART_SetConfig+0x210>
 800a290:	2300      	movs	r3, #0
 800a292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a296:	e082      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a298:	2302      	movs	r3, #2
 800a29a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a29e:	e07e      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a2a0:	2304      	movs	r3, #4
 800a2a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2a6:	e07a      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a2a8:	2308      	movs	r3, #8
 800a2aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ae:	e076      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a2b0:	2310      	movs	r3, #16
 800a2b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2b6:	e072      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a35      	ldr	r2, [pc, #212]	@ (800a394 <UART_SetConfig+0x2f4>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d12a      	bne.n	800a318 <UART_SetConfig+0x278>
 800a2c2:	4b30      	ldr	r3, [pc, #192]	@ (800a384 <UART_SetConfig+0x2e4>)
 800a2c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a2cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2d0:	d01a      	beq.n	800a308 <UART_SetConfig+0x268>
 800a2d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2d6:	d81b      	bhi.n	800a310 <UART_SetConfig+0x270>
 800a2d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2dc:	d00c      	beq.n	800a2f8 <UART_SetConfig+0x258>
 800a2de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2e2:	d815      	bhi.n	800a310 <UART_SetConfig+0x270>
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d003      	beq.n	800a2f0 <UART_SetConfig+0x250>
 800a2e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2ec:	d008      	beq.n	800a300 <UART_SetConfig+0x260>
 800a2ee:	e00f      	b.n	800a310 <UART_SetConfig+0x270>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2f6:	e052      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a2f8:	2302      	movs	r3, #2
 800a2fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2fe:	e04e      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a300:	2304      	movs	r3, #4
 800a302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a306:	e04a      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a308:	2308      	movs	r3, #8
 800a30a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a30e:	e046      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a310:	2310      	movs	r3, #16
 800a312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a316:	e042      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a17      	ldr	r2, [pc, #92]	@ (800a37c <UART_SetConfig+0x2dc>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d13a      	bne.n	800a398 <UART_SetConfig+0x2f8>
 800a322:	4b18      	ldr	r3, [pc, #96]	@ (800a384 <UART_SetConfig+0x2e4>)
 800a324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a328:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a32c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a330:	d01a      	beq.n	800a368 <UART_SetConfig+0x2c8>
 800a332:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a336:	d81b      	bhi.n	800a370 <UART_SetConfig+0x2d0>
 800a338:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a33c:	d00c      	beq.n	800a358 <UART_SetConfig+0x2b8>
 800a33e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a342:	d815      	bhi.n	800a370 <UART_SetConfig+0x2d0>
 800a344:	2b00      	cmp	r3, #0
 800a346:	d003      	beq.n	800a350 <UART_SetConfig+0x2b0>
 800a348:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a34c:	d008      	beq.n	800a360 <UART_SetConfig+0x2c0>
 800a34e:	e00f      	b.n	800a370 <UART_SetConfig+0x2d0>
 800a350:	2300      	movs	r3, #0
 800a352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a356:	e022      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a358:	2302      	movs	r3, #2
 800a35a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a35e:	e01e      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a360:	2304      	movs	r3, #4
 800a362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a366:	e01a      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a368:	2308      	movs	r3, #8
 800a36a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a36e:	e016      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a370:	2310      	movs	r3, #16
 800a372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a376:	e012      	b.n	800a39e <UART_SetConfig+0x2fe>
 800a378:	cfff69f3 	.word	0xcfff69f3
 800a37c:	40008000 	.word	0x40008000
 800a380:	40013800 	.word	0x40013800
 800a384:	40021000 	.word	0x40021000
 800a388:	40004400 	.word	0x40004400
 800a38c:	40004800 	.word	0x40004800
 800a390:	40004c00 	.word	0x40004c00
 800a394:	40005000 	.word	0x40005000
 800a398:	2310      	movs	r3, #16
 800a39a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4aae      	ldr	r2, [pc, #696]	@ (800a65c <UART_SetConfig+0x5bc>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	f040 8097 	bne.w	800a4d8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a3aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a3ae:	2b08      	cmp	r3, #8
 800a3b0:	d823      	bhi.n	800a3fa <UART_SetConfig+0x35a>
 800a3b2:	a201      	add	r2, pc, #4	@ (adr r2, 800a3b8 <UART_SetConfig+0x318>)
 800a3b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b8:	0800a3dd 	.word	0x0800a3dd
 800a3bc:	0800a3fb 	.word	0x0800a3fb
 800a3c0:	0800a3e5 	.word	0x0800a3e5
 800a3c4:	0800a3fb 	.word	0x0800a3fb
 800a3c8:	0800a3eb 	.word	0x0800a3eb
 800a3cc:	0800a3fb 	.word	0x0800a3fb
 800a3d0:	0800a3fb 	.word	0x0800a3fb
 800a3d4:	0800a3fb 	.word	0x0800a3fb
 800a3d8:	0800a3f3 	.word	0x0800a3f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3dc:	f7ff f80c 	bl	80093f8 <HAL_RCC_GetPCLK1Freq>
 800a3e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a3e2:	e010      	b.n	800a406 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3e4:	4b9e      	ldr	r3, [pc, #632]	@ (800a660 <UART_SetConfig+0x5c0>)
 800a3e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a3e8:	e00d      	b.n	800a406 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3ea:	f7fe ff97 	bl	800931c <HAL_RCC_GetSysClockFreq>
 800a3ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a3f0:	e009      	b.n	800a406 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a3f8:	e005      	b.n	800a406 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a3fe:	2301      	movs	r3, #1
 800a400:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a404:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a408:	2b00      	cmp	r3, #0
 800a40a:	f000 8130 	beq.w	800a66e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a412:	4a94      	ldr	r2, [pc, #592]	@ (800a664 <UART_SetConfig+0x5c4>)
 800a414:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a418:	461a      	mov	r2, r3
 800a41a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a41c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a420:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	685a      	ldr	r2, [r3, #4]
 800a426:	4613      	mov	r3, r2
 800a428:	005b      	lsls	r3, r3, #1
 800a42a:	4413      	add	r3, r2
 800a42c:	69ba      	ldr	r2, [r7, #24]
 800a42e:	429a      	cmp	r2, r3
 800a430:	d305      	bcc.n	800a43e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a438:	69ba      	ldr	r2, [r7, #24]
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d903      	bls.n	800a446 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a444:	e113      	b.n	800a66e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a448:	2200      	movs	r2, #0
 800a44a:	60bb      	str	r3, [r7, #8]
 800a44c:	60fa      	str	r2, [r7, #12]
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a452:	4a84      	ldr	r2, [pc, #528]	@ (800a664 <UART_SetConfig+0x5c4>)
 800a454:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a458:	b29b      	uxth	r3, r3
 800a45a:	2200      	movs	r2, #0
 800a45c:	603b      	str	r3, [r7, #0]
 800a45e:	607a      	str	r2, [r7, #4]
 800a460:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a464:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a468:	f7f6 fc36 	bl	8000cd8 <__aeabi_uldivmod>
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	4610      	mov	r0, r2
 800a472:	4619      	mov	r1, r3
 800a474:	f04f 0200 	mov.w	r2, #0
 800a478:	f04f 0300 	mov.w	r3, #0
 800a47c:	020b      	lsls	r3, r1, #8
 800a47e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a482:	0202      	lsls	r2, r0, #8
 800a484:	6979      	ldr	r1, [r7, #20]
 800a486:	6849      	ldr	r1, [r1, #4]
 800a488:	0849      	lsrs	r1, r1, #1
 800a48a:	2000      	movs	r0, #0
 800a48c:	460c      	mov	r4, r1
 800a48e:	4605      	mov	r5, r0
 800a490:	eb12 0804 	adds.w	r8, r2, r4
 800a494:	eb43 0905 	adc.w	r9, r3, r5
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	2200      	movs	r2, #0
 800a49e:	469a      	mov	sl, r3
 800a4a0:	4693      	mov	fp, r2
 800a4a2:	4652      	mov	r2, sl
 800a4a4:	465b      	mov	r3, fp
 800a4a6:	4640      	mov	r0, r8
 800a4a8:	4649      	mov	r1, r9
 800a4aa:	f7f6 fc15 	bl	8000cd8 <__aeabi_uldivmod>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	460b      	mov	r3, r1
 800a4b2:	4613      	mov	r3, r2
 800a4b4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a4b6:	6a3b      	ldr	r3, [r7, #32]
 800a4b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a4bc:	d308      	bcc.n	800a4d0 <UART_SetConfig+0x430>
 800a4be:	6a3b      	ldr	r3, [r7, #32]
 800a4c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4c4:	d204      	bcs.n	800a4d0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	6a3a      	ldr	r2, [r7, #32]
 800a4cc:	60da      	str	r2, [r3, #12]
 800a4ce:	e0ce      	b.n	800a66e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a4d6:	e0ca      	b.n	800a66e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	69db      	ldr	r3, [r3, #28]
 800a4dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4e0:	d166      	bne.n	800a5b0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a4e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a4e6:	2b08      	cmp	r3, #8
 800a4e8:	d827      	bhi.n	800a53a <UART_SetConfig+0x49a>
 800a4ea:	a201      	add	r2, pc, #4	@ (adr r2, 800a4f0 <UART_SetConfig+0x450>)
 800a4ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4f0:	0800a515 	.word	0x0800a515
 800a4f4:	0800a51d 	.word	0x0800a51d
 800a4f8:	0800a525 	.word	0x0800a525
 800a4fc:	0800a53b 	.word	0x0800a53b
 800a500:	0800a52b 	.word	0x0800a52b
 800a504:	0800a53b 	.word	0x0800a53b
 800a508:	0800a53b 	.word	0x0800a53b
 800a50c:	0800a53b 	.word	0x0800a53b
 800a510:	0800a533 	.word	0x0800a533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a514:	f7fe ff70 	bl	80093f8 <HAL_RCC_GetPCLK1Freq>
 800a518:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a51a:	e014      	b.n	800a546 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a51c:	f7fe ff82 	bl	8009424 <HAL_RCC_GetPCLK2Freq>
 800a520:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a522:	e010      	b.n	800a546 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a524:	4b4e      	ldr	r3, [pc, #312]	@ (800a660 <UART_SetConfig+0x5c0>)
 800a526:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a528:	e00d      	b.n	800a546 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a52a:	f7fe fef7 	bl	800931c <HAL_RCC_GetSysClockFreq>
 800a52e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a530:	e009      	b.n	800a546 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a538:	e005      	b.n	800a546 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a53a:	2300      	movs	r3, #0
 800a53c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a544:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a548:	2b00      	cmp	r3, #0
 800a54a:	f000 8090 	beq.w	800a66e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a552:	4a44      	ldr	r2, [pc, #272]	@ (800a664 <UART_SetConfig+0x5c4>)
 800a554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a558:	461a      	mov	r2, r3
 800a55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a55c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a560:	005a      	lsls	r2, r3, #1
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	085b      	lsrs	r3, r3, #1
 800a568:	441a      	add	r2, r3
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a572:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a574:	6a3b      	ldr	r3, [r7, #32]
 800a576:	2b0f      	cmp	r3, #15
 800a578:	d916      	bls.n	800a5a8 <UART_SetConfig+0x508>
 800a57a:	6a3b      	ldr	r3, [r7, #32]
 800a57c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a580:	d212      	bcs.n	800a5a8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a582:	6a3b      	ldr	r3, [r7, #32]
 800a584:	b29b      	uxth	r3, r3
 800a586:	f023 030f 	bic.w	r3, r3, #15
 800a58a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a58c:	6a3b      	ldr	r3, [r7, #32]
 800a58e:	085b      	lsrs	r3, r3, #1
 800a590:	b29b      	uxth	r3, r3
 800a592:	f003 0307 	and.w	r3, r3, #7
 800a596:	b29a      	uxth	r2, r3
 800a598:	8bfb      	ldrh	r3, [r7, #30]
 800a59a:	4313      	orrs	r3, r2
 800a59c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	8bfa      	ldrh	r2, [r7, #30]
 800a5a4:	60da      	str	r2, [r3, #12]
 800a5a6:	e062      	b.n	800a66e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a5ae:	e05e      	b.n	800a66e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a5b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a5b4:	2b08      	cmp	r3, #8
 800a5b6:	d828      	bhi.n	800a60a <UART_SetConfig+0x56a>
 800a5b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c0 <UART_SetConfig+0x520>)
 800a5ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5be:	bf00      	nop
 800a5c0:	0800a5e5 	.word	0x0800a5e5
 800a5c4:	0800a5ed 	.word	0x0800a5ed
 800a5c8:	0800a5f5 	.word	0x0800a5f5
 800a5cc:	0800a60b 	.word	0x0800a60b
 800a5d0:	0800a5fb 	.word	0x0800a5fb
 800a5d4:	0800a60b 	.word	0x0800a60b
 800a5d8:	0800a60b 	.word	0x0800a60b
 800a5dc:	0800a60b 	.word	0x0800a60b
 800a5e0:	0800a603 	.word	0x0800a603
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5e4:	f7fe ff08 	bl	80093f8 <HAL_RCC_GetPCLK1Freq>
 800a5e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5ea:	e014      	b.n	800a616 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5ec:	f7fe ff1a 	bl	8009424 <HAL_RCC_GetPCLK2Freq>
 800a5f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5f2:	e010      	b.n	800a616 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a5f4:	4b1a      	ldr	r3, [pc, #104]	@ (800a660 <UART_SetConfig+0x5c0>)
 800a5f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5f8:	e00d      	b.n	800a616 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a5fa:	f7fe fe8f 	bl	800931c <HAL_RCC_GetSysClockFreq>
 800a5fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a600:	e009      	b.n	800a616 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a606:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a608:	e005      	b.n	800a616 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a60e:	2301      	movs	r3, #1
 800a610:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a614:	bf00      	nop
    }

    if (pclk != 0U)
 800a616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d028      	beq.n	800a66e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a620:	4a10      	ldr	r2, [pc, #64]	@ (800a664 <UART_SetConfig+0x5c4>)
 800a622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a626:	461a      	mov	r2, r3
 800a628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a62a:	fbb3 f2f2 	udiv	r2, r3, r2
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	085b      	lsrs	r3, r3, #1
 800a634:	441a      	add	r2, r3
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a63e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a640:	6a3b      	ldr	r3, [r7, #32]
 800a642:	2b0f      	cmp	r3, #15
 800a644:	d910      	bls.n	800a668 <UART_SetConfig+0x5c8>
 800a646:	6a3b      	ldr	r3, [r7, #32]
 800a648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a64c:	d20c      	bcs.n	800a668 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a64e:	6a3b      	ldr	r3, [r7, #32]
 800a650:	b29a      	uxth	r2, r3
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	60da      	str	r2, [r3, #12]
 800a658:	e009      	b.n	800a66e <UART_SetConfig+0x5ce>
 800a65a:	bf00      	nop
 800a65c:	40008000 	.word	0x40008000
 800a660:	00f42400 	.word	0x00f42400
 800a664:	08012d40 	.word	0x08012d40
      }
      else
      {
        ret = HAL_ERROR;
 800a668:	2301      	movs	r3, #1
 800a66a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	2201      	movs	r2, #1
 800a672:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	2201      	movs	r2, #1
 800a67a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	2200      	movs	r2, #0
 800a682:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	2200      	movs	r2, #0
 800a688:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a68a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3730      	adds	r7, #48	@ 0x30
 800a692:	46bd      	mov	sp, r7
 800a694:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a698 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a698:	b480      	push	{r7}
 800a69a:	b083      	sub	sp, #12
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6a4:	f003 0308 	and.w	r3, r3, #8
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00a      	beq.n	800a6c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	430a      	orrs	r2, r1
 800a6c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6c6:	f003 0301 	and.w	r3, r3, #1
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d00a      	beq.n	800a6e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	430a      	orrs	r2, r1
 800a6e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6e8:	f003 0302 	and.w	r3, r3, #2
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00a      	beq.n	800a706 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	685b      	ldr	r3, [r3, #4]
 800a6f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	430a      	orrs	r2, r1
 800a704:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a70a:	f003 0304 	and.w	r3, r3, #4
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d00a      	beq.n	800a728 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	430a      	orrs	r2, r1
 800a726:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a72c:	f003 0310 	and.w	r3, r3, #16
 800a730:	2b00      	cmp	r3, #0
 800a732:	d00a      	beq.n	800a74a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	430a      	orrs	r2, r1
 800a748:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a74e:	f003 0320 	and.w	r3, r3, #32
 800a752:	2b00      	cmp	r3, #0
 800a754:	d00a      	beq.n	800a76c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	430a      	orrs	r2, r1
 800a76a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a774:	2b00      	cmp	r3, #0
 800a776:	d01a      	beq.n	800a7ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	685b      	ldr	r3, [r3, #4]
 800a77e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	430a      	orrs	r2, r1
 800a78c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a792:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a796:	d10a      	bne.n	800a7ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	430a      	orrs	r2, r1
 800a7ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00a      	beq.n	800a7d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	685b      	ldr	r3, [r3, #4]
 800a7c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	430a      	orrs	r2, r1
 800a7ce:	605a      	str	r2, [r3, #4]
  }
}
 800a7d0:	bf00      	nop
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr

0800a7dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b098      	sub	sp, #96	@ 0x60
 800a7e0:	af02      	add	r7, sp, #8
 800a7e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a7ec:	f7fb f946 	bl	8005a7c <HAL_GetTick>
 800a7f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f003 0308 	and.w	r3, r3, #8
 800a7fc:	2b08      	cmp	r3, #8
 800a7fe:	d12f      	bne.n	800a860 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a800:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a804:	9300      	str	r3, [sp, #0]
 800a806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a808:	2200      	movs	r2, #0
 800a80a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 f88e 	bl	800a930 <UART_WaitOnFlagUntilTimeout>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d022      	beq.n	800a860 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a822:	e853 3f00 	ldrex	r3, [r3]
 800a826:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a82a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a82e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	461a      	mov	r2, r3
 800a836:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a838:	647b      	str	r3, [r7, #68]	@ 0x44
 800a83a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a83c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a83e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a840:	e841 2300 	strex	r3, r2, [r1]
 800a844:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1e6      	bne.n	800a81a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2220      	movs	r2, #32
 800a850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a85c:	2303      	movs	r3, #3
 800a85e:	e063      	b.n	800a928 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f003 0304 	and.w	r3, r3, #4
 800a86a:	2b04      	cmp	r3, #4
 800a86c:	d149      	bne.n	800a902 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a86e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a872:	9300      	str	r3, [sp, #0]
 800a874:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a876:	2200      	movs	r2, #0
 800a878:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 f857 	bl	800a930 <UART_WaitOnFlagUntilTimeout>
 800a882:	4603      	mov	r3, r0
 800a884:	2b00      	cmp	r3, #0
 800a886:	d03c      	beq.n	800a902 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a890:	e853 3f00 	ldrex	r3, [r3]
 800a894:	623b      	str	r3, [r7, #32]
   return(result);
 800a896:	6a3b      	ldr	r3, [r7, #32]
 800a898:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a89c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a8ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8ae:	e841 2300 	strex	r3, r2, [r1]
 800a8b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a8b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1e6      	bne.n	800a888 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	3308      	adds	r3, #8
 800a8c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	e853 3f00 	ldrex	r3, [r3]
 800a8c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f023 0301 	bic.w	r3, r3, #1
 800a8d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	3308      	adds	r3, #8
 800a8d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8da:	61fa      	str	r2, [r7, #28]
 800a8dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8de:	69b9      	ldr	r1, [r7, #24]
 800a8e0:	69fa      	ldr	r2, [r7, #28]
 800a8e2:	e841 2300 	strex	r3, r2, [r1]
 800a8e6:	617b      	str	r3, [r7, #20]
   return(result);
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1e5      	bne.n	800a8ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2220      	movs	r2, #32
 800a8f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8fe:	2303      	movs	r3, #3
 800a900:	e012      	b.n	800a928 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2220      	movs	r2, #32
 800a906:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2220      	movs	r2, #32
 800a90e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2200      	movs	r2, #0
 800a916:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2200      	movs	r2, #0
 800a91c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a926:	2300      	movs	r3, #0
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3758      	adds	r7, #88	@ 0x58
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0
 800a936:	60f8      	str	r0, [r7, #12]
 800a938:	60b9      	str	r1, [r7, #8]
 800a93a:	603b      	str	r3, [r7, #0]
 800a93c:	4613      	mov	r3, r2
 800a93e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a940:	e04f      	b.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a948:	d04b      	beq.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a94a:	f7fb f897 	bl	8005a7c <HAL_GetTick>
 800a94e:	4602      	mov	r2, r0
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	1ad3      	subs	r3, r2, r3
 800a954:	69ba      	ldr	r2, [r7, #24]
 800a956:	429a      	cmp	r2, r3
 800a958:	d302      	bcc.n	800a960 <UART_WaitOnFlagUntilTimeout+0x30>
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d101      	bne.n	800a964 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a960:	2303      	movs	r3, #3
 800a962:	e04e      	b.n	800aa02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f003 0304 	and.w	r3, r3, #4
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d037      	beq.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	2b80      	cmp	r3, #128	@ 0x80
 800a976:	d034      	beq.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	2b40      	cmp	r3, #64	@ 0x40
 800a97c:	d031      	beq.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	69db      	ldr	r3, [r3, #28]
 800a984:	f003 0308 	and.w	r3, r3, #8
 800a988:	2b08      	cmp	r3, #8
 800a98a:	d110      	bne.n	800a9ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2208      	movs	r2, #8
 800a992:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a994:	68f8      	ldr	r0, [r7, #12]
 800a996:	f000 f838 	bl	800aa0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2208      	movs	r2, #8
 800a99e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e029      	b.n	800aa02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	69db      	ldr	r3, [r3, #28]
 800a9b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a9b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9bc:	d111      	bne.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a9c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9c8:	68f8      	ldr	r0, [r7, #12]
 800a9ca:	f000 f81e 	bl	800aa0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	2220      	movs	r2, #32
 800a9d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	e00f      	b.n	800aa02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	69da      	ldr	r2, [r3, #28]
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	4013      	ands	r3, r2
 800a9ec:	68ba      	ldr	r2, [r7, #8]
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	bf0c      	ite	eq
 800a9f2:	2301      	moveq	r3, #1
 800a9f4:	2300      	movne	r3, #0
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	79fb      	ldrb	r3, [r7, #7]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d0a0      	beq.n	800a942 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa00:	2300      	movs	r3, #0
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}

0800aa0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa0a:	b480      	push	{r7}
 800aa0c:	b095      	sub	sp, #84	@ 0x54
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa1a:	e853 3f00 	ldrex	r3, [r3]
 800aa1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aa20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa30:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa38:	e841 2300 	strex	r3, r2, [r1]
 800aa3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d1e6      	bne.n	800aa12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	3308      	adds	r3, #8
 800aa4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa4c:	6a3b      	ldr	r3, [r7, #32]
 800aa4e:	e853 3f00 	ldrex	r3, [r3]
 800aa52:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa54:	69fb      	ldr	r3, [r7, #28]
 800aa56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa5a:	f023 0301 	bic.w	r3, r3, #1
 800aa5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	3308      	adds	r3, #8
 800aa66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa70:	e841 2300 	strex	r3, r2, [r1]
 800aa74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1e3      	bne.n	800aa44 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d118      	bne.n	800aab6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	e853 3f00 	ldrex	r3, [r3]
 800aa90:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	f023 0310 	bic.w	r3, r3, #16
 800aa98:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	461a      	mov	r2, r3
 800aaa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aaa2:	61bb      	str	r3, [r7, #24]
 800aaa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa6:	6979      	ldr	r1, [r7, #20]
 800aaa8:	69ba      	ldr	r2, [r7, #24]
 800aaaa:	e841 2300 	strex	r3, r2, [r1]
 800aaae:	613b      	str	r3, [r7, #16]
   return(result);
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d1e6      	bne.n	800aa84 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2220      	movs	r2, #32
 800aaba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2200      	movs	r2, #0
 800aac2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2200      	movs	r2, #0
 800aac8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aaca:	bf00      	nop
 800aacc:	3754      	adds	r7, #84	@ 0x54
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr

0800aad6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b084      	sub	sp, #16
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aae2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2200      	movs	r2, #0
 800aae8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aaf4:	68f8      	ldr	r0, [r7, #12]
 800aaf6:	f7ff fabd 	bl	800a074 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aafa:	bf00      	nop
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab02:	b580      	push	{r7, lr}
 800ab04:	b088      	sub	sp, #32
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	e853 3f00 	ldrex	r3, [r3]
 800ab16:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab1e:	61fb      	str	r3, [r7, #28]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	461a      	mov	r2, r3
 800ab26:	69fb      	ldr	r3, [r7, #28]
 800ab28:	61bb      	str	r3, [r7, #24]
 800ab2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab2c:	6979      	ldr	r1, [r7, #20]
 800ab2e:	69ba      	ldr	r2, [r7, #24]
 800ab30:	e841 2300 	strex	r3, r2, [r1]
 800ab34:	613b      	str	r3, [r7, #16]
   return(result);
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d1e6      	bne.n	800ab0a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2220      	movs	r2, #32
 800ab40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2200      	movs	r2, #0
 800ab48:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f7ff fa88 	bl	800a060 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab50:	bf00      	nop
 800ab52:	3720      	adds	r7, #32
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bd80      	pop	{r7, pc}

0800ab58 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	b083      	sub	sp, #12
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ab60:	bf00      	nop
 800ab62:	370c      	adds	r7, #12
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr

0800ab6c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ab74:	bf00      	nop
 800ab76:	370c      	adds	r7, #12
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b083      	sub	sp, #12
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d101      	bne.n	800abaa <HAL_UARTEx_DisableFifoMode+0x16>
 800aba6:	2302      	movs	r3, #2
 800aba8:	e027      	b.n	800abfa <HAL_UARTEx_DisableFifoMode+0x66>
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2201      	movs	r2, #1
 800abae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2224      	movs	r2, #36	@ 0x24
 800abb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	681a      	ldr	r2, [r3, #0]
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f022 0201 	bic.w	r2, r2, #1
 800abd0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800abd8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2200      	movs	r2, #0
 800abde:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	68fa      	ldr	r2, [r7, #12]
 800abe6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2220      	movs	r2, #32
 800abec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800abf8:	2300      	movs	r3, #0
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3714      	adds	r7, #20
 800abfe:	46bd      	mov	sp, r7
 800ac00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac04:	4770      	bx	lr

0800ac06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b084      	sub	sp, #16
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	6078      	str	r0, [r7, #4]
 800ac0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac16:	2b01      	cmp	r3, #1
 800ac18:	d101      	bne.n	800ac1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ac1a:	2302      	movs	r3, #2
 800ac1c:	e02d      	b.n	800ac7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2201      	movs	r2, #1
 800ac22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2224      	movs	r2, #36	@ 0x24
 800ac2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	681a      	ldr	r2, [r3, #0]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f022 0201 	bic.w	r2, r2, #1
 800ac44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	683a      	ldr	r2, [r7, #0]
 800ac56:	430a      	orrs	r2, r1
 800ac58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f000 f850 	bl	800ad00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	68fa      	ldr	r2, [r7, #12]
 800ac66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2220      	movs	r2, #32
 800ac6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac78:	2300      	movs	r3, #0
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3710      	adds	r7, #16
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}

0800ac82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac82:	b580      	push	{r7, lr}
 800ac84:	b084      	sub	sp, #16
 800ac86:	af00      	add	r7, sp, #0
 800ac88:	6078      	str	r0, [r7, #4]
 800ac8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d101      	bne.n	800ac9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ac96:	2302      	movs	r3, #2
 800ac98:	e02d      	b.n	800acf6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2224      	movs	r2, #36	@ 0x24
 800aca6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	681a      	ldr	r2, [r3, #0]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f022 0201 	bic.w	r2, r2, #1
 800acc0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	683a      	ldr	r2, [r7, #0]
 800acd2:	430a      	orrs	r2, r1
 800acd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f000 f812 	bl	800ad00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	68fa      	ldr	r2, [r7, #12]
 800ace2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2220      	movs	r2, #32
 800ace8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3710      	adds	r7, #16
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
	...

0800ad00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b085      	sub	sp, #20
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d108      	bne.n	800ad22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2201      	movs	r2, #1
 800ad14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ad20:	e031      	b.n	800ad86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ad22:	2308      	movs	r3, #8
 800ad24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ad26:	2308      	movs	r3, #8
 800ad28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	689b      	ldr	r3, [r3, #8]
 800ad30:	0e5b      	lsrs	r3, r3, #25
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	f003 0307 	and.w	r3, r3, #7
 800ad38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	0f5b      	lsrs	r3, r3, #29
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	f003 0307 	and.w	r3, r3, #7
 800ad48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad4a:	7bbb      	ldrb	r3, [r7, #14]
 800ad4c:	7b3a      	ldrb	r2, [r7, #12]
 800ad4e:	4911      	ldr	r1, [pc, #68]	@ (800ad94 <UARTEx_SetNbDataToProcess+0x94>)
 800ad50:	5c8a      	ldrb	r2, [r1, r2]
 800ad52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad56:	7b3a      	ldrb	r2, [r7, #12]
 800ad58:	490f      	ldr	r1, [pc, #60]	@ (800ad98 <UARTEx_SetNbDataToProcess+0x98>)
 800ad5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad5c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad60:	b29a      	uxth	r2, r3
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad68:	7bfb      	ldrb	r3, [r7, #15]
 800ad6a:	7b7a      	ldrb	r2, [r7, #13]
 800ad6c:	4909      	ldr	r1, [pc, #36]	@ (800ad94 <UARTEx_SetNbDataToProcess+0x94>)
 800ad6e:	5c8a      	ldrb	r2, [r1, r2]
 800ad70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad74:	7b7a      	ldrb	r2, [r7, #13]
 800ad76:	4908      	ldr	r1, [pc, #32]	@ (800ad98 <UARTEx_SetNbDataToProcess+0x98>)
 800ad78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad7a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad7e:	b29a      	uxth	r2, r3
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ad86:	bf00      	nop
 800ad88:	3714      	adds	r7, #20
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad90:	4770      	bx	lr
 800ad92:	bf00      	nop
 800ad94:	08012d58 	.word	0x08012d58
 800ad98:	08012d60 	.word	0x08012d60

0800ad9c <_ZN17AbstractAllocatorD1Ev>:
    virtual void* allocate(CanardInstance* ins, size_t amount) = 0;
    virtual void free(CanardInstance* ins, void* pointer) = 0;
    virtual ~AbstractAllocator() {}
 800ad9c:	b480      	push	{r7}
 800ad9e:	b083      	sub	sp, #12
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	4a04      	ldr	r2, [pc, #16]	@ (800adb8 <_ZN17AbstractAllocatorD1Ev+0x1c>)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	601a      	str	r2, [r3, #0]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	4618      	mov	r0, r3
 800adae:	370c      	adds	r7, #12
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr
 800adb8:	08012cec 	.word	0x08012cec

0800adbc <_ZN17AbstractAllocatorD0Ev>:
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b082      	sub	sp, #8
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f7ff ffe9 	bl	800ad9c <_ZN17AbstractAllocatorD1Ev>
 800adca:	2108      	movs	r1, #8
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f002 fe7a 	bl	800dac6 <_ZdlPvj>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	4618      	mov	r0, r3
 800add6:	3708      	adds	r7, #8
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <_ZN15SystemAllocator8allocateEP14CanardInstancej>:
#include <cyphal/allocators/sys/sys_allocator.h>
#include <cstdlib>

void* SystemAllocator::allocate(CanardInstance* const ins, const size_t amount) {
 800addc:	b580      	push	{r7, lr}
 800adde:	b086      	sub	sp, #24
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	60f8      	str	r0, [r7, #12]
 800ade4:	60b9      	str	r1, [r7, #8]
 800ade6:	607a      	str	r2, [r7, #4]
    (void)ins;
    void* mem;

    CRITICAL_SECTION({ mem = std::malloc(amount); })
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f002 fec5 	bl	800db78 <malloc>
 800adee:	4603      	mov	r3, r0
 800adf0:	617b      	str	r3, [r7, #20]
    if (mem == nullptr) {
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d105      	bne.n	800ae04 <_ZN15SystemAllocator8allocateEP14CanardInstancej+0x28>
        utilities.error_handler();
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	3310      	adds	r3, #16
 800adfe:	4618      	mov	r0, r3
 800ae00:	f7f9 fd1c 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
    }
    return mem;
 800ae04:	697b      	ldr	r3, [r7, #20]
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3718      	adds	r7, #24
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <_ZN15SystemAllocator4freeEP14CanardInstancePv>:

void SystemAllocator::free(CanardInstance* const ins, void* const pointer) {
 800ae0e:	b580      	push	{r7, lr}
 800ae10:	b084      	sub	sp, #16
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	60f8      	str	r0, [r7, #12]
 800ae16:	60b9      	str	r1, [r7, #8]
 800ae18:	607a      	str	r2, [r7, #4]
    (void)ins;
    CRITICAL_SECTION({ std::free(pointer); })
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f002 feb4 	bl	800db88 <free>
}
 800ae20:	bf00      	nop
 800ae22:	3710      	adds	r7, #16
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <_ZN15SystemAllocatorD1Ev>:
class SystemAllocator : public AbstractAllocator {
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	4a05      	ldr	r2, [pc, #20]	@ (800ae48 <_ZN15SystemAllocatorD1Ev+0x20>)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	601a      	str	r2, [r3, #0]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f7ff ffaf 	bl	800ad9c <_ZN17AbstractAllocatorD1Ev>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	4618      	mov	r0, r3
 800ae42:	3708      	adds	r7, #8
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}
 800ae48:	08012d70 	.word	0x08012d70

0800ae4c <_ZN15SystemAllocatorD0Ev>:
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b082      	sub	sp, #8
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f7ff ffe7 	bl	800ae28 <_ZN15SystemAllocatorD1Ev>
 800ae5a:	2108      	movs	r1, #8
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f002 fe32 	bl	800dac6 <_ZdlPvj>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4618      	mov	r0, r3
 800ae66:	3708      	adds	r7, #8
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}

0800ae6c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>:
void CyphalInterface::push(
    const CanardMicrosecond tx_deadline_usec,
    const CanardTransferMetadata* const metadata,
    const size_t payload_size,
    const void* const payload
) const {
 800ae6c:	b590      	push	{r4, r7, lr}
 800ae6e:	b08b      	sub	sp, #44	@ 0x2c
 800ae70:	af04      	add	r7, sp, #16
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t push_state = canardTxPush(
        &provider->queue,
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	3308      	adds	r3, #8
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f000 f876 	bl	800af6e <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800ae82:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 800ae84:	f103 040c 	add.w	r4, r3, #12
        &provider->canard,
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	3308      	adds	r3, #8
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f000 f86e 	bl	800af6e <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800ae92:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 800ae94:	f103 0120 	add.w	r1, r3, #32
 800ae98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae9a:	9302      	str	r3, [sp, #8]
 800ae9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae9e:	9301      	str	r3, [sp, #4]
 800aea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea2:	9300      	str	r3, [sp, #0]
 800aea4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aea8:	4620      	mov	r0, r4
 800aeaa:	f002 fb65 	bl	800d578 <canardTxPush>
 800aeae:	6178      	str	r0, [r7, #20]
        tx_deadline_usec,
        metadata,
        payload_size,
        payload
    );
    if (push_state == -CANARD_ERROR_OUT_OF_MEMORY) {
 800aeb0:	697b      	ldr	r3, [r7, #20]
 800aeb2:	f113 0f03 	cmn.w	r3, #3
 800aeb6:	d106      	bne.n	800aec6 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x5a>
#ifdef __linux__
        std::cerr << "[Error: OOM] Tried to send to port: " << metadata->port_id << ", node: " << +metadata->remote_node_id << std::endl;
#else
        utilities.error_handler();
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	3310      	adds	r3, #16
 800aebe:	4618      	mov	r0, r3
 800aec0:	f7f9 fcbc 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
#endif
        return;
 800aec4:	e008      	b.n	800aed8 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
    }
    if (push_state < 0) {
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	da05      	bge.n	800aed8 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
        utilities.error_handler();
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	3310      	adds	r3, #16
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7f9 fcb2 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
    }
}
 800aed8:	371c      	adds	r7, #28
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd90      	pop	{r4, r7, pc}
	...

0800aee0 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>:
void CyphalInterface::subscribe(
    CanardPortID port_id,
    size_t extent,
    CanardTransferKind kind,
    CanardRxSubscription* subscription
) const {
 800aee0:	b590      	push	{r4, r7, lr}
 800aee2:	b089      	sub	sp, #36	@ 0x24
 800aee4:	af04      	add	r7, sp, #16
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	607a      	str	r2, [r7, #4]
 800aeea:	461a      	mov	r2, r3
 800aeec:	460b      	mov	r3, r1
 800aeee:	817b      	strh	r3, [r7, #10]
 800aef0:	4613      	mov	r3, r2
 800aef2:	727b      	strb	r3, [r7, #9]
    if (canardRxSubscribe(
            (CanardInstance* const)&provider->canard,
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	3308      	adds	r3, #8
 800aef8:	4618      	mov	r0, r3
 800aefa:	f000 f838 	bl	800af6e <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800aefe:	4603      	mov	r3, r0
    if (canardRxSubscribe(
 800af00:	f103 0020 	add.w	r0, r3, #32
 800af04:	897c      	ldrh	r4, [r7, #10]
 800af06:	7a79      	ldrb	r1, [r7, #9]
 800af08:	6a3b      	ldr	r3, [r7, #32]
 800af0a:	9302      	str	r3, [sp, #8]
 800af0c:	4a0d      	ldr	r2, [pc, #52]	@ (800af44 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x64>)
 800af0e:	f04f 0300 	mov.w	r3, #0
 800af12:	e9cd 2300 	strd	r2, r3, [sp]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	4622      	mov	r2, r4
 800af1a:	f002 fc7d 	bl	800d818 <canardRxSubscribe>
 800af1e:	4603      	mov	r3, r0
            kind,
            port_id,
            extent,
            CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
            subscription
        ) != 1) {
 800af20:	2b01      	cmp	r3, #1
 800af22:	bf14      	ite	ne
 800af24:	2301      	movne	r3, #1
 800af26:	2300      	moveq	r3, #0
 800af28:	b2db      	uxtb	r3, r3
    if (canardRxSubscribe(
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d005      	beq.n	800af3a <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x5a>
        utilities.error_handler();
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	685b      	ldr	r3, [r3, #4]
 800af32:	3310      	adds	r3, #16
 800af34:	4618      	mov	r0, r3
 800af36:	f7f9 fc81 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
    }
}
 800af3a:	bf00      	nop
 800af3c:	3714      	adds	r7, #20
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd90      	pop	{r4, r7, pc}
 800af42:	bf00      	nop
 800af44:	001e8480 	.word	0x001e8480

0800af48 <_ZN15CyphalInterface4loopEv>:

void CyphalInterface::loop() {
 800af48:	b580      	push	{r7, lr}
 800af4a:	b082      	sub	sp, #8
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
    provider->can_loop();
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	3308      	adds	r3, #8
 800af54:	4618      	mov	r0, r3
 800af56:	f000 f80a 	bl	800af6e <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800af5a:	4603      	mov	r3, r0
 800af5c:	681a      	ldr	r2, [r3, #0]
 800af5e:	3208      	adds	r2, #8
 800af60:	6812      	ldr	r2, [r2, #0]
 800af62:	4618      	mov	r0, r3
 800af64:	4790      	blx	r2
}
 800af66:	bf00      	nop
 800af68:	3708      	adds	r7, #8
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}

0800af6e <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800af6e:	b580      	push	{r7, lr}
 800af70:	b082      	sub	sp, #8
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
	return get();
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f000 f805 	bl	800af86 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>
 800af7c:	4603      	mov	r3, r0
      }
 800af7e:	4618      	mov	r0, r3
 800af80:	3708      	adds	r7, #8
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 800af86:	b580      	push	{r7, lr}
 800af88:	b082      	sub	sp, #8
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4618      	mov	r0, r3
 800af92:	f000 f805 	bl	800afa0 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 800af96:	4603      	mov	r3, r0
 800af98:	4618      	mov	r0, r3
 800af9a:	3708      	adds	r7, #8
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b082      	sub	sp, #8
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	4618      	mov	r0, r3
 800afac:	f000 f806 	bl	800afbc <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 800afb0:	4603      	mov	r3, r0
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4618      	mov	r0, r3
 800afb6:	3708      	adds	r7, #8
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}

0800afbc <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    get(const tuple<_Elements...>& __t) noexcept
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b082      	sub	sp, #8
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	4618      	mov	r0, r3
 800afc8:	f000 f805 	bl	800afd6 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800afcc:	4603      	mov	r3, r0
 800afce:	4618      	mov	r0, r3
 800afd0:	3708      	adds	r7, #8
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}

0800afd6 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800afd6:	b580      	push	{r7, lr}
 800afd8:	b082      	sub	sp, #8
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 f805 	bl	800afee <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>
 800afe4:	4603      	mov	r3, r0
 800afe6:	4618      	mov	r0, r3
 800afe8:	3708      	adds	r7, #8
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}

0800afee <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800afee:	b580      	push	{r7, lr}
 800aff0:	b082      	sub	sp, #8
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	6078      	str	r0, [r7, #4]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	4618      	mov	r0, r3
 800affa:	f000 f805 	bl	800b008 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>
 800affe:	4603      	mov	r3, r0
 800b000:	4618      	mov	r0, r3
 800b002:	3708      	adds	r7, #8
 800b004:	46bd      	mov	sp, r7
 800b006:	bd80      	pop	{r7, pc}

0800b008 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 800b008:	b480      	push	{r7}
 800b00a:	b083      	sub	sp, #12
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4618      	mov	r0, r3
 800b014:	370c      	adds	r7, #12
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr

0800b01e <_Z16fdcan_dlc_to_lenm>:
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
};

size_t fdcan_dlc_to_len(uint32_t dlc) {
 800b01e:	b480      	push	{r7}
 800b020:	b085      	sub	sp, #20
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
    auto dlc_index = (uint8_t)(dlc / 65536);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	0c1b      	lsrs	r3, r3, #16
 800b02a:	73fb      	strb	r3, [r7, #15]
    if (dlc_index <= 8) {
 800b02c:	7bfb      	ldrb	r3, [r7, #15]
 800b02e:	2b08      	cmp	r3, #8
 800b030:	d801      	bhi.n	800b036 <_Z16fdcan_dlc_to_lenm+0x18>
        return dlc_index;
 800b032:	7bfb      	ldrb	r3, [r7, #15]
 800b034:	e009      	b.n	800b04a <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    if (dlc_index <= 12) {
 800b036:	7bfb      	ldrb	r3, [r7, #15]
 800b038:	2b0c      	cmp	r3, #12
 800b03a:	d803      	bhi.n	800b044 <_Z16fdcan_dlc_to_lenm+0x26>
        return 8 + 4 * (dlc_index - 8);
 800b03c:	7bfb      	ldrb	r3, [r7, #15]
 800b03e:	3b06      	subs	r3, #6
 800b040:	009b      	lsls	r3, r3, #2
 800b042:	e002      	b.n	800b04a <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    return 32 + 16 * (dlc_index - 13);
 800b044:	7bfb      	ldrb	r3, [r7, #15]
 800b046:	3b0b      	subs	r3, #11
 800b048:	011b      	lsls	r3, r3, #4
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3714      	adds	r7, #20
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr
	...

0800b058 <_ZL12delay_cyclest>:
       bne     .L3               // 1 + 1-3 такта, в среднем 2(3?)
     *
     * Всего 5 тактов на цикл + 8 в начале.
     */

    uint8_t real_cycles = (cycles - 8) / 5;
 800b058:	f1a0 0308 	sub.w	r3, r0, #8
 800b05c:	4a07      	ldr	r2, [pc, #28]	@ (800b07c <_ZL12delay_cyclest+0x24>)
 800b05e:	fb82 1203 	smull	r1, r2, r2, r3
 800b062:	17db      	asrs	r3, r3, #31
 800b064:	ebc3 0362 	rsb	r3, r3, r2, asr #1
    while (real_cycles--) {
 800b068:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 800b06c:	d004      	beq.n	800b078 <_ZL12delay_cyclest+0x20>
        __asm__("nop");
 800b06e:	bf00      	nop
    while (real_cycles--) {
 800b070:	3b01      	subs	r3, #1
 800b072:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 800b076:	d1fa      	bne.n	800b06e <_ZL12delay_cyclest+0x16>
    }
}
 800b078:	4770      	bx	lr
 800b07a:	bf00      	nop
 800b07c:	66666667 	.word	0x66666667

0800b080 <_ZN5G4CAN10len_to_dlcEj>:
#if (defined(STM32G474xx) || defined(STM32_G)) && defined(HAL_FDCAN_MODULE_ENABLED)
#include <cstring>

#include <cyphal/providers/FDCAN_generic.h>

uint32_t G4CAN::len_to_dlc(size_t len) {
 800b080:	b480      	push	{r7}
 800b082:	b083      	sub	sp, #12
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	6039      	str	r1, [r7, #0]
    return CanardFDCANLengthToDLC[len];
 800b08a:	4a05      	ldr	r2, [pc, #20]	@ (800b0a0 <_ZN5G4CAN10len_to_dlcEj+0x20>)
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800b092:	4618      	mov	r0, r3
 800b094:	370c      	adds	r7, #12
 800b096:	46bd      	mov	sp, r7
 800b098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09c:	4770      	bx	lr
 800b09e:	bf00      	nop
 800b0a0:	08012d80 	.word	0x08012d80

0800b0a4 <_ZN5G4CAN10dlc_to_lenEm>:

size_t G4CAN::dlc_to_len(uint32_t dlc) {
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
    return fdcan_dlc_to_len(dlc);
 800b0ae:	6838      	ldr	r0, [r7, #0]
 800b0b0:	f7ff ffb5 	bl	800b01e <_Z16fdcan_dlc_to_lenm>
 800b0b4:	4603      	mov	r3, r0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3708      	adds	r7, #8
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}

0800b0be <_ZN5G4CAN8can_loopEv>:

void G4CAN::can_loop() {
 800b0be:	b580      	push	{r7, lr}
 800b0c0:	b086      	sub	sp, #24
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 800b0c6:	e017      	b.n	800b0f8 <_ZN5G4CAN8can_loopEv+0x3a>
        CanardFrame frame;
        bool has_read = read_frame(&frame);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	330c      	adds	r3, #12
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f107 0208 	add.w	r2, r7, #8
 800b0d4:	4611      	mov	r1, r2
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	4798      	blx	r3
 800b0da:	4603      	mov	r3, r0
 800b0dc:	75fb      	strb	r3, [r7, #23]
        if (!has_read)
 800b0de:	7dfb      	ldrb	r3, [r7, #23]
 800b0e0:	f083 0301 	eor.w	r3, r3, #1
 800b0e4:	b2db      	uxtb	r3, r3
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d115      	bne.n	800b116 <_ZN5G4CAN8can_loopEv+0x58>
            break;
        process_canard_rx(&frame);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f107 0208 	add.w	r2, r7, #8
 800b0f0:	4611      	mov	r1, r2
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f000 f904 	bl	800b300 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0fc:	2140      	movs	r1, #64	@ 0x40
 800b0fe:	4618      	mov	r0, r3
 800b100:	f7fb fbf0 	bl	80068e4 <HAL_FDCAN_GetRxFifoFillLevel>
 800b104:	4603      	mov	r3, r0
 800b106:	2b00      	cmp	r3, #0
 800b108:	bf14      	ite	ne
 800b10a:	2301      	movne	r3, #1
 800b10c:	2300      	moveq	r3, #0
 800b10e:	b2db      	uxtb	r3, r3
 800b110:	2b00      	cmp	r3, #0
 800b112:	d1d9      	bne.n	800b0c8 <_ZN5G4CAN8can_loopEv+0xa>
 800b114:	e000      	b.n	800b118 <_ZN5G4CAN8can_loopEv+0x5a>
            break;
 800b116:	bf00      	nop
    }

    process_canard_tx();
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4618      	mov	r0, r3
 800b11c:	f000 f944 	bl	800b3a8 <_ZN19AbstractCANProvider17process_canard_txEv>
}
 800b120:	bf00      	nop
 800b122:	3718      	adds	r7, #24
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <_ZN5G4CAN10read_frameEP11CanardFrame>:

static uint8_t RxData[64] = {};
bool G4CAN::read_frame(CanardFrame* rxf) {
 800b128:	b580      	push	{r7, lr}
 800b12a:	b08e      	sub	sp, #56	@ 0x38
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
    uint32_t rx_fifo = -1;
 800b132:	f04f 33ff 	mov.w	r3, #4294967295
 800b136:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0)) {
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b13c:	2140      	movs	r1, #64	@ 0x40
 800b13e:	4618      	mov	r0, r3
 800b140:	f7fb fbd0 	bl	80068e4 <HAL_FDCAN_GetRxFifoFillLevel>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	bf14      	ite	ne
 800b14a:	2301      	movne	r3, #1
 800b14c:	2300      	moveq	r3, #0
 800b14e:	b2db      	uxtb	r3, r3
 800b150:	2b00      	cmp	r3, #0
 800b152:	d002      	beq.n	800b15a <_ZN5G4CAN10read_frameEP11CanardFrame+0x32>
        rx_fifo = FDCAN_RX_FIFO0;
 800b154:	2340      	movs	r3, #64	@ 0x40
 800b156:	637b      	str	r3, [r7, #52]	@ 0x34
 800b158:	e00f      	b.n	800b17a <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
    } else if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO1)) {
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b15e:	2141      	movs	r1, #65	@ 0x41
 800b160:	4618      	mov	r0, r3
 800b162:	f7fb fbbf 	bl	80068e4 <HAL_FDCAN_GetRxFifoFillLevel>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	bf14      	ite	ne
 800b16c:	2301      	movne	r3, #1
 800b16e:	2300      	moveq	r3, #0
 800b170:	b2db      	uxtb	r3, r3
 800b172:	2b00      	cmp	r3, #0
 800b174:	d001      	beq.n	800b17a <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
        rx_fifo = FDCAN_RX_FIFO1;
 800b176:	2341      	movs	r3, #65	@ 0x41
 800b178:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if (rx_fifo == (uint32_t)-1) {
 800b17a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b17c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b180:	d101      	bne.n	800b186 <_ZN5G4CAN10read_frameEP11CanardFrame+0x5e>
        return false;
 800b182:	2300      	movs	r3, #0
 800b184:	e02e      	b.n	800b1e4 <_ZN5G4CAN10read_frameEP11CanardFrame+0xbc>
    }

    FDCAN_RxHeaderTypeDef RxHeader = {};
 800b186:	f107 030c 	add.w	r3, r7, #12
 800b18a:	2228      	movs	r2, #40	@ 0x28
 800b18c:	2100      	movs	r1, #0
 800b18e:	4618      	mov	r0, r3
 800b190:	f003 fd6d 	bl	800ec6e <memset>
    if (HAL_FDCAN_GetRxMessage(handler, rx_fifo, &RxHeader, RxData) != HAL_OK) {
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800b198:	f107 020c 	add.w	r2, r7, #12
 800b19c:	4b13      	ldr	r3, [pc, #76]	@ (800b1ec <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 800b19e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b1a0:	f7fb fac6 	bl	8006730 <HAL_FDCAN_GetRxMessage>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	bf14      	ite	ne
 800b1aa:	2301      	movne	r3, #1
 800b1ac:	2300      	moveq	r3, #0
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d005      	beq.n	800b1c0 <_ZN5G4CAN10read_frameEP11CanardFrame+0x98>
        utilities.error_handler();
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1b8:	3310      	adds	r3, #16
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7f9 fb3e 	bl	800483c <_ZNKSt8functionIFvvEEclEv>
    }

    rxf->extended_can_id = RxHeader.Identifier;
 800b1c0:	68fa      	ldr	r2, [r7, #12]
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	601a      	str	r2, [r3, #0]
    rxf->payload_size = dlc_to_len(RxHeader.DataLength);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	3304      	adds	r3, #4
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	69ba      	ldr	r2, [r7, #24]
 800b1d0:	4611      	mov	r1, r2
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	4798      	blx	r3
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	605a      	str	r2, [r3, #4]
    rxf->payload = (void*)RxData;
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	4a03      	ldr	r2, [pc, #12]	@ (800b1ec <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 800b1e0:	609a      	str	r2, [r3, #8]
    return true;
 800b1e2:	2301      	movs	r3, #1
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3738      	adds	r7, #56	@ 0x38
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}
 800b1ec:	20000550 	.word	0x20000550

0800b1f0 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem>:

int G4CAN::write_frame(const CanardTxQueueItem* ti) {
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b08c      	sub	sp, #48	@ 0x30
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	6039      	str	r1, [r7, #0]
    FDCAN_TxHeaderTypeDef TxHeader;

    TxHeader.Identifier = ti->frame.extended_can_id;
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	6a1b      	ldr	r3, [r3, #32]
 800b1fe:	60bb      	str	r3, [r7, #8]
    TxHeader.IdType = FDCAN_EXTENDED_ID;
 800b200:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b204:	60fb      	str	r3, [r7, #12]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800b206:	2300      	movs	r3, #0
 800b208:	613b      	str	r3, [r7, #16]
    TxHeader.DataLength = CanardFDCANLengthToDLC[ti->frame.payload_size];
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b20e:	4a2a      	ldr	r2, [pc, #168]	@ (800b2b8 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xc8>)
 800b210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b214:	617b      	str	r3, [r7, #20]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800b216:	2300      	movs	r3, #0
 800b218:	61bb      	str	r3, [r7, #24]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800b21a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b21e:	61fb      	str	r3, [r7, #28]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 800b220:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b224:	623b      	str	r3, [r7, #32]
    TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 800b226:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800b22a:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.MessageMarker = 0x0;
 800b22c:	2300      	movs	r3, #0
 800b22e:	62bb      	str	r3, [r7, #40]	@ 0x28

    // all mailboxes should be free -
    // https://forum.opencyphal.org/t/uavcan-v0-found-data-transfer-reversal/1476/6
    // "Reduce the number of enqueued frames to 1" - fix to inner priority inversion
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 800b230:	2300      	movs	r3, #0
 800b232:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b234:	e006      	b.n	800b244 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x54>
        delay_cycles(ONE_FULL_FRAME_CYCLES);
 800b236:	f44f 70d2 	mov.w	r0, #420	@ 0x1a4
 800b23a:	f7ff ff0d 	bl	800b058 <_ZL12delay_cyclest>
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 800b23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b240:	3301      	adds	r3, #1
 800b242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b248:	4618      	mov	r0, r3
 800b24a:	f7fb fb69 	bl	8006920 <HAL_FDCAN_GetTxFifoFreeLevel>
 800b24e:	4603      	mov	r3, r0
 800b250:	2b03      	cmp	r3, #3
 800b252:	d004      	beq.n	800b25e <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 800b254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b256:	2b02      	cmp	r3, #2
 800b258:	dc01      	bgt.n	800b25e <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 800b25a:	2301      	movs	r3, #1
 800b25c:	e000      	b.n	800b260 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x70>
 800b25e:	2300      	movs	r3, #0
 800b260:	2b00      	cmp	r3, #0
 800b262:	d1e8      	bne.n	800b236 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x46>
    } // wait for message to transmit
    if (HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3) {
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b268:	4618      	mov	r0, r3
 800b26a:	f7fb fb59 	bl	8006920 <HAL_FDCAN_GetTxFifoFreeLevel>
 800b26e:	4603      	mov	r3, r0
 800b270:	2b03      	cmp	r3, #3
 800b272:	bf14      	ite	ne
 800b274:	2301      	movne	r3, #1
 800b276:	2300      	moveq	r3, #0
 800b278:	b2db      	uxtb	r3, r3
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d002      	beq.n	800b284 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x94>
        return -1;
 800b27e:	f04f 33ff 	mov.w	r3, #4294967295
 800b282:	e014      	b.n	800b2ae <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }

    if (HAL_FDCAN_AddMessageToTxFifoQ(handler, &TxHeader, (uint8_t *)ti->frame.payload) != HAL_OK) {
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b28c:	f107 0308 	add.w	r3, r7, #8
 800b290:	4619      	mov	r1, r3
 800b292:	f7fb fa09 	bl	80066a8 <HAL_FDCAN_AddMessageToTxFifoQ>
 800b296:	4603      	mov	r3, r0
 800b298:	2b00      	cmp	r3, #0
 800b29a:	bf14      	ite	ne
 800b29c:	2301      	movne	r3, #1
 800b29e:	2300      	moveq	r3, #0
 800b2a0:	b2db      	uxtb	r3, r3
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d002      	beq.n	800b2ac <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbc>
        return -1;
 800b2a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2aa:	e000      	b.n	800b2ae <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }
    return TxHeader.DataLength;
 800b2ac:	697b      	ldr	r3, [r7, #20]
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3730      	adds	r7, #48	@ 0x30
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	08012d80 	.word	0x08012d80

0800b2bc <_ZN5G4CAND1Ev>:
class G4CAN : public AbstractCANProvider {
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	4a05      	ldr	r2, [pc, #20]	@ (800b2dc <_ZN5G4CAND1Ev+0x20>)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	601a      	str	r2, [r3, #0]
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f000 f8b1 	bl	800b434 <_ZN19AbstractCANProviderD1Ev>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3708      	adds	r7, #8
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}
 800b2dc:	08012e8c 	.word	0x08012e8c

0800b2e0 <_ZN5G4CAND0Ev>:
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f7ff ffe7 	bl	800b2bc <_ZN5G4CAND1Ev>
 800b2ee:	2144      	movs	r1, #68	@ 0x44
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f002 fbe8 	bl	800dac6 <_ZdlPvj>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3708      	adds	r7, #8
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>:
CanardInstance canard{};

std::unique_ptr<AbstractAllocator> _alloc_ptr;


void AbstractCANProvider::process_canard_rx(CanardFrame* frame) {
 800b300:	b590      	push	{r4, r7, lr}
 800b302:	b091      	sub	sp, #68	@ 0x44
 800b304:	af04      	add	r7, sp, #16
 800b306:	6078      	str	r0, [r7, #4]
 800b308:	6039      	str	r1, [r7, #0]
    CanardRxTransfer transfer = {.payload = nullptr};
 800b30a:	f107 0310 	add.w	r3, r7, #16
 800b30e:	2200      	movs	r2, #0
 800b310:	601a      	str	r2, [r3, #0]
 800b312:	605a      	str	r2, [r3, #4]
 800b314:	609a      	str	r2, [r3, #8]
 800b316:	60da      	str	r2, [r3, #12]
 800b318:	611a      	str	r2, [r3, #16]
 800b31a:	615a      	str	r2, [r3, #20]
    CanardRxSubscription* subscription = nullptr;
 800b31c:	2300      	movs	r3, #0
 800b31e:	60fb      	str	r3, [r7, #12]

    const int8_t accept_result = canardRxAccept(
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f103 0420 	add.w	r4, r3, #32
        (CanardInstance* const)&canard,
        utilities.micros_64(),
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    const int8_t accept_result = canardRxAccept(
 800b32a:	4618      	mov	r0, r3
 800b32c:	f7f9 fa9c 	bl	8004868 <_ZNKSt8functionIFyvEEclEv>
 800b330:	4602      	mov	r2, r0
 800b332:	460b      	mov	r3, r1
 800b334:	f107 010c 	add.w	r1, r7, #12
 800b338:	9103      	str	r1, [sp, #12]
 800b33a:	f107 0110 	add.w	r1, r7, #16
 800b33e:	9102      	str	r1, [sp, #8]
 800b340:	2100      	movs	r1, #0
 800b342:	9101      	str	r1, [sp, #4]
 800b344:	6839      	ldr	r1, [r7, #0]
 800b346:	9100      	str	r1, [sp, #0]
 800b348:	4620      	mov	r0, r4
 800b34a:	f002 f9d5 	bl	800d6f8 <canardRxAccept>
 800b34e:	4603      	mov	r3, r0
 800b350:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        frame,
        0,
        &transfer,
        &subscription
    );
    if (accept_result == 1) {
 800b354:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d10e      	bne.n	800b37a <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x7a>
        IListener<CanardRxTransfer*>* listener = reinterpret_cast<IListener<CanardRxTransfer*>*>(subscription->user_reference);
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	6a1b      	ldr	r3, [r3, #32]
 800b360:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (listener != nullptr) {
 800b362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b364:	2b00      	cmp	r3, #0
 800b366:	d010      	beq.n	800b38a <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
            listener->accept(&transfer);
 800b368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f107 0210 	add.w	r2, r7, #16
 800b372:	4611      	mov	r1, r2
 800b374:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b376:	4798      	blx	r3
 800b378:	e007      	b.n	800b38a <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
        }
    }
    else if (accept_result == 0 || accept_result > 1) {
 800b37a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d00e      	beq.n	800b3a0 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
 800b382:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b386:	2b01      	cmp	r3, #1
 800b388:	dc0a      	bgt.n	800b3a0 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
        // The received frame is either invalid or it's a non-last frame of a multi-frame transfer.
        return;
    }

    if (transfer.payload != nullptr) {
 800b38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d008      	beq.n	800b3a2 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
        canard.memory_free(&canard, transfer.payload);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	3220      	adds	r2, #32
 800b398:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b39a:	4610      	mov	r0, r2
 800b39c:	4798      	blx	r3
 800b39e:	e000      	b.n	800b3a2 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
        return;
 800b3a0:	bf00      	nop
    }
}
 800b3a2:	3734      	adds	r7, #52	@ 0x34
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd90      	pop	{r4, r7, pc}

0800b3a8 <_ZN19AbstractCANProvider17process_canard_txEv>:

void AbstractCANProvider::process_canard_tx() {
 800b3a8:	b5b0      	push	{r4, r5, r7, lr}
 800b3aa:	b084      	sub	sp, #16
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
    // Look at top of the TX queue of individual CAN frames
    while (queue.size != 0) {
 800b3b0:	e036      	b.n	800b420 <_ZN19AbstractCANProvider17process_canard_txEv+0x78>
        const CanardTxQueueItem* ti = canardTxPeek(&queue);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	330c      	adds	r3, #12
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f002 f968 	bl	800d68c <canardTxPeek>
 800b3bc:	60f8      	str	r0, [r7, #12]

        if (0U == ti->tx_deadline_usec || ti->tx_deadline_usec > utilities.micros_64()) {
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800b3c4:	4313      	orrs	r3, r2
 800b3c6:	d00c      	beq.n	800b3e2 <_ZN19AbstractCANProvider17process_canard_txEv+0x3a>
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f7f9 fa48 	bl	8004868 <_ZNKSt8functionIFyvEEclEv>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	460b      	mov	r3, r1
 800b3dc:	42a2      	cmp	r2, r4
 800b3de:	41ab      	sbcs	r3, r5
 800b3e0:	d201      	bcs.n	800b3e6 <_ZN19AbstractCANProvider17process_canard_txEv+0x3e>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e000      	b.n	800b3e8 <_ZN19AbstractCANProvider17process_canard_txEv+0x40>
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d00a      	beq.n	800b402 <_ZN19AbstractCANProvider17process_canard_txEv+0x5a>
            int written = write_frame(ti);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	3310      	adds	r3, #16
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	68f9      	ldr	r1, [r7, #12]
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	4798      	blx	r3
 800b3fa:	60b8      	str	r0, [r7, #8]
            if (written < 0) {
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	db13      	blt.n	800b42a <_ZN19AbstractCANProvider17process_canard_txEv+0x82>
                break;
            }
        }
        // After the frame is transmitted or if it has timed out while waiting,
        // pop it from the queue and deallocate:
        canard.memory_free(&canard, canardTxPop(&queue, ti));
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f103 0520 	add.w	r5, r3, #32
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	330c      	adds	r3, #12
 800b410:	68f9      	ldr	r1, [r7, #12]
 800b412:	4618      	mov	r0, r3
 800b414:	f002 f94f 	bl	800d6b6 <canardTxPop>
 800b418:	4603      	mov	r3, r0
 800b41a:	4619      	mov	r1, r3
 800b41c:	4628      	mov	r0, r5
 800b41e:	47a0      	blx	r4
    while (queue.size != 0) {
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	695b      	ldr	r3, [r3, #20]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d1c4      	bne.n	800b3b2 <_ZN19AbstractCANProvider17process_canard_txEv+0xa>
    }
}
 800b428:	e000      	b.n	800b42c <_ZN19AbstractCANProvider17process_canard_txEv+0x84>
                break;
 800b42a:	bf00      	nop
}
 800b42c:	bf00      	nop
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bdb0      	pop	{r4, r5, r7, pc}

0800b434 <_ZN19AbstractCANProviderD1Ev>:

AbstractCANProvider::~AbstractCANProvider() {
 800b434:	b480      	push	{r7}
 800b436:	b083      	sub	sp, #12
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	4a04      	ldr	r2, [pc, #16]	@ (800b450 <_ZN19AbstractCANProviderD1Ev+0x1c>)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	601a      	str	r2, [r3, #0]

}
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	4618      	mov	r0, r3
 800b446:	370c      	adds	r7, #12
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr
 800b450:	08012eb0 	.word	0x08012eb0

0800b454 <_Z41__static_initialization_and_destruction_0ii>:
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	6039      	str	r1, [r7, #0]
std::unique_ptr<AbstractAllocator> _alloc_ptr;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d107      	bne.n	800b474 <_Z41__static_initialization_and_destruction_0ii+0x20>
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d102      	bne.n	800b474 <_Z41__static_initialization_and_destruction_0ii+0x20>
 800b46e:	4803      	ldr	r0, [pc, #12]	@ (800b47c <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800b470:	f000 f806 	bl	800b480 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>
}
 800b474:	bf00      	nop
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}
 800b47c:	20000590 	.word	0x20000590

0800b480 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 800b480:	b590      	push	{r4, r7, lr}
 800b482:	b085      	sub	sp, #20
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4618      	mov	r0, r3
 800b48c:	f7f9 fe8a 	bl	80051a4 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 800b490:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d00c      	beq.n	800b4b4 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f7f9 fd46 	bl	8004f2c <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 800b4a0:	4604      	mov	r4, r0
 800b4a2:	68f8      	ldr	r0, [r7, #12]
 800b4a4:	f7f9 fddd 	bl	8005062 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f7f9 fe85 	bl	80051be <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
	__ptr = pointer();
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	601a      	str	r2, [r3, #0]
      }
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3714      	adds	r7, #20
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd90      	pop	{r4, r7, pc}

0800b4c4 <_GLOBAL__sub_I_queue>:
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800b4cc:	2001      	movs	r0, #1
 800b4ce:	f7ff ffc1 	bl	800b454 <_Z41__static_initialization_and_destruction_0ii>
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <_GLOBAL__sub_D_queue>:
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800b4dc:	2000      	movs	r0, #0
 800b4de:	f7ff ffb9 	bl	800b454 <_Z41__static_initialization_and_destruction_0ii>
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <cavlFindExtremum>:
static inline void cavlRemove(Cavl** const root, const Cavl* const node);

/// Return the min-/max-valued node stored in the tree, depending on the flag. This is an extremely fast query.
/// Returns NULL iff the argument is NULL (i.e., the tree is empty). The worst-case complexity is O(log n).
static inline Cavl* cavlFindExtremum(Cavl* const root, const bool maximum)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	70fb      	strb	r3, [r7, #3]
    Cavl* result = NULL;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	60fb      	str	r3, [r7, #12]
    Cavl* c      = root;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 800b4f8:	e007      	b.n	800b50a <cavlFindExtremum+0x26>
    {
        result = c;
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	60fb      	str	r3, [r7, #12]
        c      = c->lr[maximum];
 800b4fe:	78fb      	ldrb	r3, [r7, #3]
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	009b      	lsls	r3, r3, #2
 800b504:	4413      	add	r3, r2
 800b506:	685b      	ldr	r3, [r3, #4]
 800b508:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d1f4      	bne.n	800b4fa <cavlFindExtremum+0x16>
    }
    return result;
 800b510:	68fb      	ldr	r3, [r7, #12]
}
 800b512:	4618      	mov	r0, r3
 800b514:	3714      	adds	r7, #20
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr
	...

0800b520 <cavlPrivateRotate>:
// ----------------------------------------     END OF PUBLIC API SECTION      ----------------------------------------
// ----------------------------------------      POLICE LINE DO NOT CROSS      ----------------------------------------

/// INTERNAL USE ONLY. Makes the '!r' child of node 'x' its parent; i.e., rotates 'x' toward 'r'.
static inline void cavlPrivateRotate(Cavl* const x, const bool r)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	460b      	mov	r3, r1
 800b52a:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && (x->lr[!r] != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d014      	beq.n	800b55c <cavlPrivateRotate+0x3c>
 800b532:	78fb      	ldrb	r3, [r7, #3]
 800b534:	f083 0301 	eor.w	r3, r3, #1
 800b538:	b2db      	uxtb	r3, r3
 800b53a:	687a      	ldr	r2, [r7, #4]
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	4413      	add	r3, r2
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d00a      	beq.n	800b55c <cavlPrivateRotate+0x3c>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b54c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b550:	db04      	blt.n	800b55c <cavlPrivateRotate+0x3c>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b558:	2b01      	cmp	r3, #1
 800b55a:	dd05      	ble.n	800b568 <cavlPrivateRotate+0x48>
 800b55c:	4b2a      	ldr	r3, [pc, #168]	@ (800b608 <cavlPrivateRotate+0xe8>)
 800b55e:	4a2b      	ldr	r2, [pc, #172]	@ (800b60c <cavlPrivateRotate+0xec>)
 800b560:	2162      	movs	r1, #98	@ 0x62
 800b562:	482b      	ldr	r0, [pc, #172]	@ (800b610 <cavlPrivateRotate+0xf0>)
 800b564:	f002 fad8 	bl	800db18 <__assert_func>
    Cavl* const z = x->lr[!r];
 800b568:	78fb      	ldrb	r3, [r7, #3]
 800b56a:	f083 0301 	eor.w	r3, r3, #1
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	687a      	ldr	r2, [r7, #4]
 800b572:	009b      	lsls	r3, r3, #2
 800b574:	4413      	add	r3, r2
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	60fb      	str	r3, [r7, #12]
    if (x->up != NULL)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d00e      	beq.n	800b5a0 <cavlPrivateRotate+0x80>
    {
        x->up->lr[x->up->lr[1] == x] = z;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	689b      	ldr	r3, [r3, #8]
 800b58c:	6879      	ldr	r1, [r7, #4]
 800b58e:	4299      	cmp	r1, r3
 800b590:	bf0c      	ite	eq
 800b592:	2301      	moveq	r3, #1
 800b594:	2300      	movne	r3, #0
 800b596:	b2db      	uxtb	r3, r3
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	4413      	add	r3, r2
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	605a      	str	r2, [r3, #4]
    }
    z->up     = x->up;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681a      	ldr	r2, [r3, #0]
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	601a      	str	r2, [r3, #0]
    x->up     = z;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	68fa      	ldr	r2, [r7, #12]
 800b5ac:	601a      	str	r2, [r3, #0]
    x->lr[!r] = z->lr[r];
 800b5ae:	78fb      	ldrb	r3, [r7, #3]
 800b5b0:	78fa      	ldrb	r2, [r7, #3]
 800b5b2:	f082 0201 	eor.w	r2, r2, #1
 800b5b6:	b2d2      	uxtb	r2, r2
 800b5b8:	4610      	mov	r0, r2
 800b5ba:	68fa      	ldr	r2, [r7, #12]
 800b5bc:	009b      	lsls	r3, r3, #2
 800b5be:	4413      	add	r3, r2
 800b5c0:	685a      	ldr	r2, [r3, #4]
 800b5c2:	6879      	ldr	r1, [r7, #4]
 800b5c4:	0083      	lsls	r3, r0, #2
 800b5c6:	440b      	add	r3, r1
 800b5c8:	605a      	str	r2, [r3, #4]
    if (x->lr[!r] != NULL)
 800b5ca:	78fb      	ldrb	r3, [r7, #3]
 800b5cc:	f083 0301 	eor.w	r3, r3, #1
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	687a      	ldr	r2, [r7, #4]
 800b5d4:	009b      	lsls	r3, r3, #2
 800b5d6:	4413      	add	r3, r2
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d009      	beq.n	800b5f2 <cavlPrivateRotate+0xd2>
    {
        x->lr[!r]->up = x;
 800b5de:	78fb      	ldrb	r3, [r7, #3]
 800b5e0:	f083 0301 	eor.w	r3, r3, #1
 800b5e4:	b2db      	uxtb	r3, r3
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	009b      	lsls	r3, r3, #2
 800b5ea:	4413      	add	r3, r2
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	601a      	str	r2, [r3, #0]
    }
    z->lr[r] = x;
 800b5f2:	78fb      	ldrb	r3, [r7, #3]
 800b5f4:	68fa      	ldr	r2, [r7, #12]
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	4413      	add	r3, r2
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	605a      	str	r2, [r3, #4]
}
 800b5fe:	bf00      	nop
 800b600:	3710      	adds	r7, #16
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	08012260 	.word	0x08012260
 800b60c:	08013238 	.word	0x08013238
 800b610:	080122a8 	.word	0x080122a8

0800b614 <cavlPrivateAdjustBalance>:

/// INTERNAL USE ONLY.
/// Accepts a node and how its balance factor needs to be changed -- either +1 or -1.
/// Returns the new node to replace the old one if tree rotation took place, same node otherwise.
static inline Cavl* cavlPrivateAdjustBalance(Cavl* const x, const bool increment)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b086      	sub	sp, #24
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	460b      	mov	r3, r1
 800b61e:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d00a      	beq.n	800b63c <cavlPrivateAdjustBalance+0x28>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b62c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b630:	db04      	blt.n	800b63c <cavlPrivateAdjustBalance+0x28>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b638:	2b01      	cmp	r3, #1
 800b63a:	dd05      	ble.n	800b648 <cavlPrivateAdjustBalance+0x34>
 800b63c:	4b61      	ldr	r3, [pc, #388]	@ (800b7c4 <cavlPrivateAdjustBalance+0x1b0>)
 800b63e:	4a62      	ldr	r2, [pc, #392]	@ (800b7c8 <cavlPrivateAdjustBalance+0x1b4>)
 800b640:	2177      	movs	r1, #119	@ 0x77
 800b642:	4862      	ldr	r0, [pc, #392]	@ (800b7cc <cavlPrivateAdjustBalance+0x1b8>)
 800b644:	f002 fa68 	bl	800db18 <__assert_func>
    Cavl*        out    = x;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	617b      	str	r3, [r7, #20]
    const int8_t new_bf = (int8_t) (x->bf + (increment ? +1 : -1));
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b652:	b2db      	uxtb	r3, r3
 800b654:	78fa      	ldrb	r2, [r7, #3]
 800b656:	2a00      	cmp	r2, #0
 800b658:	d001      	beq.n	800b65e <cavlPrivateAdjustBalance+0x4a>
 800b65a:	2201      	movs	r2, #1
 800b65c:	e000      	b.n	800b660 <cavlPrivateAdjustBalance+0x4c>
 800b65e:	22ff      	movs	r2, #255	@ 0xff
 800b660:	4413      	add	r3, r2
 800b662:	b2db      	uxtb	r3, r3
 800b664:	74fb      	strb	r3, [r7, #19]
    if ((new_bf < -1) || (new_bf > 1))
 800b666:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b66a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b66e:	db04      	blt.n	800b67a <cavlPrivateAdjustBalance+0x66>
 800b670:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b674:	2b01      	cmp	r3, #1
 800b676:	f340 809c 	ble.w	800b7b2 <cavlPrivateAdjustBalance+0x19e>
    {
        const bool   r    = new_bf < 0;   // bf<0 if left-heavy --> right rotation is needed.
 800b67a:	7cfb      	ldrb	r3, [r7, #19]
 800b67c:	09db      	lsrs	r3, r3, #7
 800b67e:	74bb      	strb	r3, [r7, #18]
        const int8_t sign = r ? +1 : -1;  // Positive if we are rotating right.
 800b680:	7cbb      	ldrb	r3, [r7, #18]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d001      	beq.n	800b68a <cavlPrivateAdjustBalance+0x76>
 800b686:	2301      	movs	r3, #1
 800b688:	e001      	b.n	800b68e <cavlPrivateAdjustBalance+0x7a>
 800b68a:	f04f 33ff 	mov.w	r3, #4294967295
 800b68e:	747b      	strb	r3, [r7, #17]
        Cavl* const  z    = x->lr[!r];
 800b690:	7cbb      	ldrb	r3, [r7, #18]
 800b692:	f083 0301 	eor.w	r3, r3, #1
 800b696:	b2db      	uxtb	r3, r3
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	009b      	lsls	r3, r3, #2
 800b69c:	4413      	add	r3, r2
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	60fb      	str	r3, [r7, #12]
        CAVL_ASSERT(z != NULL);   // Heavy side cannot be empty.
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d105      	bne.n	800b6b4 <cavlPrivateAdjustBalance+0xa0>
 800b6a8:	4b49      	ldr	r3, [pc, #292]	@ (800b7d0 <cavlPrivateAdjustBalance+0x1bc>)
 800b6aa:	4a47      	ldr	r2, [pc, #284]	@ (800b7c8 <cavlPrivateAdjustBalance+0x1b4>)
 800b6ac:	217f      	movs	r1, #127	@ 0x7f
 800b6ae:	4847      	ldr	r0, [pc, #284]	@ (800b7cc <cavlPrivateAdjustBalance+0x1b8>)
 800b6b0:	f002 fa32 	bl	800db18 <__assert_func>
        if ((z->bf * sign) <= 0)  // Parent and child are heavy on the same side or the child is balanced.
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b6c0:	fb02 f303 	mul.w	r3, r2, r3
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	dc1c      	bgt.n	800b702 <cavlPrivateAdjustBalance+0xee>
        {
            out = z;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(x, r);
 800b6cc:	7cbb      	ldrb	r3, [r7, #18]
 800b6ce:	4619      	mov	r1, r3
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f7ff ff25 	bl	800b520 <cavlPrivateRotate>
            if (0 == z->bf)
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d109      	bne.n	800b6f4 <cavlPrivateAdjustBalance+0xe0>
            {
                x->bf = (int8_t) (-sign);
 800b6e0:	7c7b      	ldrb	r3, [r7, #17]
 800b6e2:	425b      	negs	r3, r3
 800b6e4:	b2db      	uxtb	r3, r3
 800b6e6:	b25a      	sxtb	r2, r3
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (+sign);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	7c7a      	ldrb	r2, [r7, #17]
 800b6f0:	731a      	strb	r2, [r3, #12]
    {
 800b6f2:	e061      	b.n	800b7b8 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	731a      	strb	r2, [r3, #12]
    {
 800b700:	e05a      	b.n	800b7b8 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
        else  // Otherwise, the child needs to be rotated in the opposite direction first.
        {
            Cavl* const y = z->lr[r];
 800b702:	7cbb      	ldrb	r3, [r7, #18]
 800b704:	68fa      	ldr	r2, [r7, #12]
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	4413      	add	r3, r2
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	60bb      	str	r3, [r7, #8]
            CAVL_ASSERT(y != NULL);  // Heavy side cannot be empty.
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d105      	bne.n	800b720 <cavlPrivateAdjustBalance+0x10c>
 800b714:	4b2f      	ldr	r3, [pc, #188]	@ (800b7d4 <cavlPrivateAdjustBalance+0x1c0>)
 800b716:	4a2c      	ldr	r2, [pc, #176]	@ (800b7c8 <cavlPrivateAdjustBalance+0x1b4>)
 800b718:	2192      	movs	r1, #146	@ 0x92
 800b71a:	482c      	ldr	r0, [pc, #176]	@ (800b7cc <cavlPrivateAdjustBalance+0x1b8>)
 800b71c:	f002 f9fc 	bl	800db18 <__assert_func>
            out = y;
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(z, !r);
 800b724:	7cbb      	ldrb	r3, [r7, #18]
 800b726:	2b00      	cmp	r3, #0
 800b728:	bf14      	ite	ne
 800b72a:	2301      	movne	r3, #1
 800b72c:	2300      	moveq	r3, #0
 800b72e:	b2db      	uxtb	r3, r3
 800b730:	f083 0301 	eor.w	r3, r3, #1
 800b734:	b2db      	uxtb	r3, r3
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	b2db      	uxtb	r3, r3
 800b73c:	4619      	mov	r1, r3
 800b73e:	68f8      	ldr	r0, [r7, #12]
 800b740:	f7ff feee 	bl	800b520 <cavlPrivateRotate>
            cavlPrivateRotate(x, r);
 800b744:	7cbb      	ldrb	r3, [r7, #18]
 800b746:	4619      	mov	r1, r3
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f7ff fee9 	bl	800b520 <cavlPrivateRotate>
            if ((y->bf * sign) < 0)
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b754:	461a      	mov	r2, r3
 800b756:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b75a:	fb02 f303 	mul.w	r3, r2, r3
 800b75e:	2b00      	cmp	r3, #0
 800b760:	da09      	bge.n	800b776 <cavlPrivateAdjustBalance+0x162>
            {
                x->bf = (int8_t) (+sign);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	7c7a      	ldrb	r2, [r7, #17]
 800b766:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	2200      	movs	r2, #0
 800b76c:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	2200      	movs	r2, #0
 800b772:	731a      	strb	r2, [r3, #12]
    {
 800b774:	e020      	b.n	800b7b8 <cavlPrivateAdjustBalance+0x1a4>
            }
            else if ((y->bf * sign) > 0)
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b77c:	461a      	mov	r2, r3
 800b77e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b782:	fb02 f303 	mul.w	r3, r2, r3
 800b786:	2b00      	cmp	r3, #0
 800b788:	dd0c      	ble.n	800b7a4 <cavlPrivateAdjustBalance+0x190>
            {
                x->bf = 0;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2200      	movs	r2, #0
 800b78e:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	2200      	movs	r2, #0
 800b794:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (-sign);
 800b796:	7c7b      	ldrb	r3, [r7, #17]
 800b798:	425b      	negs	r3, r3
 800b79a:	b2db      	uxtb	r3, r3
 800b79c:	b25a      	sxtb	r2, r3
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	731a      	strb	r2, [r3, #12]
    {
 800b7a2:	e009      	b.n	800b7b8 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	731a      	strb	r2, [r3, #12]
    {
 800b7b0:	e002      	b.n	800b7b8 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
    }
    else
    {
        x->bf = new_bf;  // Balancing not needed, just update the balance factor and call it a day.
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	7cfa      	ldrb	r2, [r7, #19]
 800b7b6:	731a      	strb	r2, [r3, #12]
    }
    return out;
 800b7b8:	697b      	ldr	r3, [r7, #20]
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3718      	adds	r7, #24
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}
 800b7c2:	bf00      	nop
 800b7c4:	080122d4 	.word	0x080122d4
 800b7c8:	0801321c 	.word	0x0801321c
 800b7cc:	080122a8 	.word	0x080122a8
 800b7d0:	08012304 	.word	0x08012304
 800b7d4:	08012310 	.word	0x08012310

0800b7d8 <cavlPrivateRetraceOnGrowth>:

/// INTERNAL USE ONLY.
/// Takes the culprit node (the one that is added); returns NULL or the root of the tree (possibly new one).
/// When adding a new node, set its balance factor to zero and call this function to propagate the changes upward.
static inline Cavl* cavlPrivateRetraceOnGrowth(Cavl* const added)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b086      	sub	sp, #24
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
    CAVL_ASSERT((added != NULL) && (0 == added->bf));
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d004      	beq.n	800b7f0 <cavlPrivateRetraceOnGrowth+0x18>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d005      	beq.n	800b7fc <cavlPrivateRetraceOnGrowth+0x24>
 800b7f0:	4b23      	ldr	r3, [pc, #140]	@ (800b880 <cavlPrivateRetraceOnGrowth+0xa8>)
 800b7f2:	4a24      	ldr	r2, [pc, #144]	@ (800b884 <cavlPrivateRetraceOnGrowth+0xac>)
 800b7f4:	21b5      	movs	r1, #181	@ 0xb5
 800b7f6:	4824      	ldr	r0, [pc, #144]	@ (800b888 <cavlPrivateRetraceOnGrowth+0xb0>)
 800b7f8:	f002 f98e 	bl	800db18 <__assert_func>
    Cavl* c = added;      // Child
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	617b      	str	r3, [r7, #20]
    Cavl* p = added->up;  // Parent
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	613b      	str	r3, [r7, #16]
    while (p != NULL)
 800b806:	e023      	b.n	800b850 <cavlPrivateRetraceOnGrowth+0x78>
    {
        const bool r = p->lr[1] == c;  // c is the right child of parent
 800b808:	693b      	ldr	r3, [r7, #16]
 800b80a:	689b      	ldr	r3, [r3, #8]
 800b80c:	697a      	ldr	r2, [r7, #20]
 800b80e:	429a      	cmp	r2, r3
 800b810:	bf0c      	ite	eq
 800b812:	2301      	moveq	r3, #1
 800b814:	2300      	movne	r3, #0
 800b816:	73fb      	strb	r3, [r7, #15]
        CAVL_ASSERT(p->lr[r] == c);
 800b818:	7bfb      	ldrb	r3, [r7, #15]
 800b81a:	693a      	ldr	r2, [r7, #16]
 800b81c:	009b      	lsls	r3, r3, #2
 800b81e:	4413      	add	r3, r2
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	697a      	ldr	r2, [r7, #20]
 800b824:	429a      	cmp	r2, r3
 800b826:	d005      	beq.n	800b834 <cavlPrivateRetraceOnGrowth+0x5c>
 800b828:	4b18      	ldr	r3, [pc, #96]	@ (800b88c <cavlPrivateRetraceOnGrowth+0xb4>)
 800b82a:	4a16      	ldr	r2, [pc, #88]	@ (800b884 <cavlPrivateRetraceOnGrowth+0xac>)
 800b82c:	21bb      	movs	r1, #187	@ 0xbb
 800b82e:	4816      	ldr	r0, [pc, #88]	@ (800b888 <cavlPrivateRetraceOnGrowth+0xb0>)
 800b830:	f002 f972 	bl	800db18 <__assert_func>
        c = cavlPrivateAdjustBalance(p, r);
 800b834:	7bfb      	ldrb	r3, [r7, #15]
 800b836:	4619      	mov	r1, r3
 800b838:	6938      	ldr	r0, [r7, #16]
 800b83a:	f7ff feeb 	bl	800b614 <cavlPrivateAdjustBalance>
 800b83e:	6178      	str	r0, [r7, #20]
        p = c->up;
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	613b      	str	r3, [r7, #16]
        if (0 == c->bf)
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d003      	beq.n	800b858 <cavlPrivateRetraceOnGrowth+0x80>
    while (p != NULL)
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1d8      	bne.n	800b808 <cavlPrivateRetraceOnGrowth+0x30>
 800b856:	e000      	b.n	800b85a <cavlPrivateRetraceOnGrowth+0x82>
        {           // The height change of the subtree made this parent perfectly balanced (as all things should be),
            break;  // hence, the height of the outer subtree is unchanged, so upper balance factors are unchanged.
 800b858:	bf00      	nop
        }
    }
    CAVL_ASSERT(c != NULL);
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d105      	bne.n	800b86c <cavlPrivateRetraceOnGrowth+0x94>
 800b860:	4b0b      	ldr	r3, [pc, #44]	@ (800b890 <cavlPrivateRetraceOnGrowth+0xb8>)
 800b862:	4a08      	ldr	r2, [pc, #32]	@ (800b884 <cavlPrivateRetraceOnGrowth+0xac>)
 800b864:	21c3      	movs	r1, #195	@ 0xc3
 800b866:	4808      	ldr	r0, [pc, #32]	@ (800b888 <cavlPrivateRetraceOnGrowth+0xb0>)
 800b868:	f002 f956 	bl	800db18 <__assert_func>
    return (NULL == p) ? c : NULL;  // New root or nothing.
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d101      	bne.n	800b876 <cavlPrivateRetraceOnGrowth+0x9e>
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	e000      	b.n	800b878 <cavlPrivateRetraceOnGrowth+0xa0>
 800b876:	2300      	movs	r3, #0
}
 800b878:	4618      	mov	r0, r3
 800b87a:	3718      	adds	r7, #24
 800b87c:	46bd      	mov	sp, r7
 800b87e:	bd80      	pop	{r7, pc}
 800b880:	0801231c 	.word	0x0801231c
 800b884:	08013200 	.word	0x08013200
 800b888:	080122a8 	.word	0x080122a8
 800b88c:	08012340 	.word	0x08012340
 800b890:	08012350 	.word	0x08012350

0800b894 <cavlSearch>:

static inline Cavl* cavlSearch(Cavl** const        root,
                               void* const         user_reference,
                               const CavlPredicate predicate,
                               const CavlFactory   factory)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b08a      	sub	sp, #40	@ 0x28
 800b898:	af00      	add	r7, sp, #0
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	60b9      	str	r1, [r7, #8]
 800b89e:	607a      	str	r2, [r7, #4]
 800b8a0:	603b      	str	r3, [r7, #0]
    Cavl* out = NULL;
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((root != NULL) && (predicate != NULL))
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d065      	beq.n	800b978 <cavlSearch+0xe4>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d062      	beq.n	800b978 <cavlSearch+0xe4>
    {
        Cavl*  up = *root;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	623b      	str	r3, [r7, #32]
        Cavl** n  = root;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	61fb      	str	r3, [r7, #28]
        while (*n != NULL)
 800b8bc:	e02f      	b.n	800b91e <cavlSearch+0x8a>
        {
            const int8_t cmp = predicate(user_reference, *n);
 800b8be:	69fb      	ldr	r3, [r7, #28]
 800b8c0:	681a      	ldr	r2, [r3, #0]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	4611      	mov	r1, r2
 800b8c6:	68b8      	ldr	r0, [r7, #8]
 800b8c8:	4798      	blx	r3
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	76fb      	strb	r3, [r7, #27]
            if (0 == cmp)
 800b8ce:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d103      	bne.n	800b8de <cavlSearch+0x4a>
            {
                out = *n;
 800b8d6:	69fb      	ldr	r3, [r7, #28]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800b8dc:	e023      	b.n	800b926 <cavlSearch+0x92>
            }
            up = *n;
 800b8de:	69fb      	ldr	r3, [r7, #28]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	623b      	str	r3, [r7, #32]
            n  = &(*n)->lr[cmp > 0];
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	681a      	ldr	r2, [r3, #0]
 800b8e8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	bfcc      	ite	gt
 800b8f0:	2301      	movgt	r3, #1
 800b8f2:	2300      	movle	r3, #0
 800b8f4:	b2db      	uxtb	r3, r3
 800b8f6:	009b      	lsls	r3, r3, #2
 800b8f8:	4413      	add	r3, r2
 800b8fa:	3304      	adds	r3, #4
 800b8fc:	61fb      	str	r3, [r7, #28]
            CAVL_ASSERT((NULL == *n) || ((*n)->up == up));
 800b8fe:	69fb      	ldr	r3, [r7, #28]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d00b      	beq.n	800b91e <cavlSearch+0x8a>
 800b906:	69fb      	ldr	r3, [r7, #28]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	6a3a      	ldr	r2, [r7, #32]
 800b90e:	429a      	cmp	r2, r3
 800b910:	d005      	beq.n	800b91e <cavlSearch+0x8a>
 800b912:	4b1c      	ldr	r3, [pc, #112]	@ (800b984 <cavlSearch+0xf0>)
 800b914:	4a1c      	ldr	r2, [pc, #112]	@ (800b988 <cavlSearch+0xf4>)
 800b916:	21db      	movs	r1, #219	@ 0xdb
 800b918:	481c      	ldr	r0, [pc, #112]	@ (800b98c <cavlSearch+0xf8>)
 800b91a:	f002 f8fd 	bl	800db18 <__assert_func>
        while (*n != NULL)
 800b91e:	69fb      	ldr	r3, [r7, #28]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d1cb      	bne.n	800b8be <cavlSearch+0x2a>
        }
        if (NULL == out)
 800b926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d125      	bne.n	800b978 <cavlSearch+0xe4>
        {
            out = (NULL == factory) ? NULL : factory(user_reference);
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d004      	beq.n	800b93c <cavlSearch+0xa8>
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	68b8      	ldr	r0, [r7, #8]
 800b936:	4798      	blx	r3
 800b938:	4603      	mov	r3, r0
 800b93a:	e000      	b.n	800b93e <cavlSearch+0xaa>
 800b93c:	2300      	movs	r3, #0
 800b93e:	627b      	str	r3, [r7, #36]	@ 0x24
            if (out != NULL)
 800b940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b942:	2b00      	cmp	r3, #0
 800b944:	d018      	beq.n	800b978 <cavlSearch+0xe4>
            {
                *n             = out;  // Overwrite the pointer to the new node in the parent node.
 800b946:	69fb      	ldr	r3, [r7, #28]
 800b948:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b94a:	601a      	str	r2, [r3, #0]
                out->lr[0]     = NULL;
 800b94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94e:	2200      	movs	r2, #0
 800b950:	605a      	str	r2, [r3, #4]
                out->lr[1]     = NULL;
 800b952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b954:	2200      	movs	r2, #0
 800b956:	609a      	str	r2, [r3, #8]
                out->up        = up;
 800b958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b95a:	6a3a      	ldr	r2, [r7, #32]
 800b95c:	601a      	str	r2, [r3, #0]
                out->bf        = 0;
 800b95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b960:	2200      	movs	r2, #0
 800b962:	731a      	strb	r2, [r3, #12]
                Cavl* const rt = cavlPrivateRetraceOnGrowth(out);
 800b964:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b966:	f7ff ff37 	bl	800b7d8 <cavlPrivateRetraceOnGrowth>
 800b96a:	6178      	str	r0, [r7, #20]
                if (rt != NULL)
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d002      	beq.n	800b978 <cavlSearch+0xe4>
                {
                    *root = rt;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	697a      	ldr	r2, [r7, #20]
 800b976:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return out;
 800b978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3728      	adds	r7, #40	@ 0x28
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
 800b982:	bf00      	nop
 800b984:	0801235c 	.word	0x0801235c
 800b988:	080131f4 	.word	0x080131f4
 800b98c:	080122a8 	.word	0x080122a8

0800b990 <cavlRemove>:

static inline void cavlRemove(Cavl** const root, const Cavl* const node)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b088      	sub	sp, #32
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
    if ((root != NULL) && (node != NULL))
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	f000 8116 	beq.w	800bbce <cavlRemove+0x23e>
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	f000 8112 	beq.w	800bbce <cavlRemove+0x23e>
    {
        CAVL_ASSERT(*root != NULL);  // Otherwise, the node would have to be NULL.
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d105      	bne.n	800b9be <cavlRemove+0x2e>
 800b9b2:	4b89      	ldr	r3, [pc, #548]	@ (800bbd8 <cavlRemove+0x248>)
 800b9b4:	4a89      	ldr	r2, [pc, #548]	@ (800bbdc <cavlRemove+0x24c>)
 800b9b6:	21f6      	movs	r1, #246	@ 0xf6
 800b9b8:	4889      	ldr	r0, [pc, #548]	@ (800bbe0 <cavlRemove+0x250>)
 800b9ba:	f002 f8ad 	bl	800db18 <__assert_func>
        CAVL_ASSERT((node->up != NULL) || (node == *root));
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d10a      	bne.n	800b9dc <cavlRemove+0x4c>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	683a      	ldr	r2, [r7, #0]
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d005      	beq.n	800b9dc <cavlRemove+0x4c>
 800b9d0:	4b84      	ldr	r3, [pc, #528]	@ (800bbe4 <cavlRemove+0x254>)
 800b9d2:	4a82      	ldr	r2, [pc, #520]	@ (800bbdc <cavlRemove+0x24c>)
 800b9d4:	21f7      	movs	r1, #247	@ 0xf7
 800b9d6:	4882      	ldr	r0, [pc, #520]	@ (800bbe0 <cavlRemove+0x250>)
 800b9d8:	f002 f89e 	bl	800db18 <__assert_func>
        Cavl* p = NULL;   // The lowest parent node that suffered a shortening of its subtree.
 800b9dc:	2300      	movs	r3, #0
 800b9de:	61fb      	str	r3, [r7, #28]
        bool  r = false;  // Which side of the above was shortened.
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	76fb      	strb	r3, [r7, #27]
        // The first step is to update the topology and remember the node where to start the retracing from later.
        // Balancing is not performed yet so we may end up with an unbalanced tree.
        if ((node->lr[0] != NULL) && (node->lr[1] != NULL))
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	685b      	ldr	r3, [r3, #4]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d073      	beq.n	800bad4 <cavlRemove+0x144>
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d06f      	beq.n	800bad4 <cavlRemove+0x144>
        {
            Cavl* const re = cavlFindExtremum(node->lr[1], false);
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	689b      	ldr	r3, [r3, #8]
 800b9f8:	2100      	movs	r1, #0
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7ff fd72 	bl	800b4e4 <cavlFindExtremum>
 800ba00:	6178      	str	r0, [r7, #20]
            CAVL_ASSERT((re != NULL) && (NULL == re->lr[0]) && (re->up != NULL));
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d007      	beq.n	800ba18 <cavlRemove+0x88>
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	685b      	ldr	r3, [r3, #4]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d103      	bne.n	800ba18 <cavlRemove+0x88>
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d105      	bne.n	800ba24 <cavlRemove+0x94>
 800ba18:	4b73      	ldr	r3, [pc, #460]	@ (800bbe8 <cavlRemove+0x258>)
 800ba1a:	4a70      	ldr	r2, [pc, #448]	@ (800bbdc <cavlRemove+0x24c>)
 800ba1c:	21ff      	movs	r1, #255	@ 0xff
 800ba1e:	4870      	ldr	r0, [pc, #448]	@ (800bbe0 <cavlRemove+0x250>)
 800ba20:	f002 f87a 	bl	800db18 <__assert_func>
            re->bf        = node->bf;
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	f993 200c 	ldrsb.w	r2, [r3, #12]
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	731a      	strb	r2, [r3, #12]
            re->lr[0]     = node->lr[0];
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	685a      	ldr	r2, [r3, #4]
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	605a      	str	r2, [r3, #4]
            re->lr[0]->up = re;
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	685b      	ldr	r3, [r3, #4]
 800ba3a:	697a      	ldr	r2, [r7, #20]
 800ba3c:	601a      	str	r2, [r3, #0]
            if (re->up != node)
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d025      	beq.n	800ba94 <cavlRemove+0x104>
            {
                p = re->up;  // Retracing starts with the ex-parent of our replacement node.
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	61fb      	str	r3, [r7, #28]
                CAVL_ASSERT(p->lr[0] == re);
 800ba4e:	69fb      	ldr	r3, [r7, #28]
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	697a      	ldr	r2, [r7, #20]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d006      	beq.n	800ba66 <cavlRemove+0xd6>
 800ba58:	4b64      	ldr	r3, [pc, #400]	@ (800bbec <cavlRemove+0x25c>)
 800ba5a:	4a60      	ldr	r2, [pc, #384]	@ (800bbdc <cavlRemove+0x24c>)
 800ba5c:	f44f 7183 	mov.w	r1, #262	@ 0x106
 800ba60:	485f      	ldr	r0, [pc, #380]	@ (800bbe0 <cavlRemove+0x250>)
 800ba62:	f002 f859 	bl	800db18 <__assert_func>
                p->lr[0] = re->lr[1];  // Reducing the height of the left subtree here.
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	689a      	ldr	r2, [r3, #8]
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	605a      	str	r2, [r3, #4]
                if (p->lr[0] != NULL)
 800ba6e:	69fb      	ldr	r3, [r7, #28]
 800ba70:	685b      	ldr	r3, [r3, #4]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d003      	beq.n	800ba7e <cavlRemove+0xee>
                {
                    p->lr[0]->up = p;
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	685b      	ldr	r3, [r3, #4]
 800ba7a:	69fa      	ldr	r2, [r7, #28]
 800ba7c:	601a      	str	r2, [r3, #0]
                }
                re->lr[1]     = node->lr[1];
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	689a      	ldr	r2, [r3, #8]
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	609a      	str	r2, [r3, #8]
                re->lr[1]->up = re;
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	689b      	ldr	r3, [r3, #8]
 800ba8a:	697a      	ldr	r2, [r7, #20]
 800ba8c:	601a      	str	r2, [r3, #0]
                r             = false;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	76fb      	strb	r3, [r7, #27]
 800ba92:	e003      	b.n	800ba9c <cavlRemove+0x10c>
            }
            else  // In this case, we are reducing the height of the right subtree, so r=1.
            {
                p = re;    // Retracing starts with the replacement node itself as we are deleting its parent.
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	61fb      	str	r3, [r7, #28]
                r = true;  // The right child of the replacement node remains the same so we don't bother relinking it.
 800ba98:	2301      	movs	r3, #1
 800ba9a:	76fb      	strb	r3, [r7, #27]
            }
            re->up = node->up;
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	681a      	ldr	r2, [r3, #0]
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	601a      	str	r2, [r3, #0]
            if (re->up != NULL)
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d00f      	beq.n	800bacc <cavlRemove+0x13c>
            {
                re->up->lr[re->up->lr[1] == node] = re;  // Replace link in the parent of node.
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	6839      	ldr	r1, [r7, #0]
 800bab8:	4299      	cmp	r1, r3
 800baba:	bf0c      	ite	eq
 800babc:	2301      	moveq	r3, #1
 800babe:	2300      	movne	r3, #0
 800bac0:	b2db      	uxtb	r3, r3
 800bac2:	009b      	lsls	r3, r3, #2
 800bac4:	4413      	add	r3, r2
 800bac6:	697a      	ldr	r2, [r7, #20]
 800bac8:	605a      	str	r2, [r3, #4]
        {
 800baca:	e046      	b.n	800bb5a <cavlRemove+0x1ca>
            }
            else
            {
                *root = re;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	697a      	ldr	r2, [r7, #20]
 800bad0:	601a      	str	r2, [r3, #0]
        {
 800bad2:	e042      	b.n	800bb5a <cavlRemove+0x1ca>
            }
        }
        else  // Either or both of the children are NULL.
        {
            p             = node->up;
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	61fb      	str	r3, [r7, #28]
            const bool rr = node->lr[1] != NULL;
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	689b      	ldr	r3, [r3, #8]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	bf14      	ite	ne
 800bae2:	2301      	movne	r3, #1
 800bae4:	2300      	moveq	r3, #0
 800bae6:	74fb      	strb	r3, [r7, #19]
            if (node->lr[rr] != NULL)
 800bae8:	7cfb      	ldrb	r3, [r7, #19]
 800baea:	683a      	ldr	r2, [r7, #0]
 800baec:	009b      	lsls	r3, r3, #2
 800baee:	4413      	add	r3, r2
 800baf0:	685b      	ldr	r3, [r3, #4]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d006      	beq.n	800bb04 <cavlRemove+0x174>
            {
                node->lr[rr]->up = p;
 800baf6:	7cfb      	ldrb	r3, [r7, #19]
 800baf8:	683a      	ldr	r2, [r7, #0]
 800bafa:	009b      	lsls	r3, r3, #2
 800bafc:	4413      	add	r3, r2
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	69fa      	ldr	r2, [r7, #28]
 800bb02:	601a      	str	r2, [r3, #0]
            }
            if (p != NULL)
 800bb04:	69fb      	ldr	r3, [r7, #28]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d020      	beq.n	800bb4c <cavlRemove+0x1bc>
            {
                r        = p->lr[1] == node;
 800bb0a:	69fb      	ldr	r3, [r7, #28]
 800bb0c:	689b      	ldr	r3, [r3, #8]
 800bb0e:	683a      	ldr	r2, [r7, #0]
 800bb10:	429a      	cmp	r2, r3
 800bb12:	bf0c      	ite	eq
 800bb14:	2301      	moveq	r3, #1
 800bb16:	2300      	movne	r3, #0
 800bb18:	76fb      	strb	r3, [r7, #27]
                p->lr[r] = node->lr[rr];
 800bb1a:	7cfb      	ldrb	r3, [r7, #19]
 800bb1c:	7ef8      	ldrb	r0, [r7, #27]
 800bb1e:	683a      	ldr	r2, [r7, #0]
 800bb20:	009b      	lsls	r3, r3, #2
 800bb22:	4413      	add	r3, r2
 800bb24:	685a      	ldr	r2, [r3, #4]
 800bb26:	69f9      	ldr	r1, [r7, #28]
 800bb28:	0083      	lsls	r3, r0, #2
 800bb2a:	440b      	add	r3, r1
 800bb2c:	605a      	str	r2, [r3, #4]
                if (p->lr[r] != NULL)
 800bb2e:	7efb      	ldrb	r3, [r7, #27]
 800bb30:	69fa      	ldr	r2, [r7, #28]
 800bb32:	009b      	lsls	r3, r3, #2
 800bb34:	4413      	add	r3, r2
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d00e      	beq.n	800bb5a <cavlRemove+0x1ca>
                {
                    p->lr[r]->up = p;
 800bb3c:	7efb      	ldrb	r3, [r7, #27]
 800bb3e:	69fa      	ldr	r2, [r7, #28]
 800bb40:	009b      	lsls	r3, r3, #2
 800bb42:	4413      	add	r3, r2
 800bb44:	685b      	ldr	r3, [r3, #4]
 800bb46:	69fa      	ldr	r2, [r7, #28]
 800bb48:	601a      	str	r2, [r3, #0]
 800bb4a:	e006      	b.n	800bb5a <cavlRemove+0x1ca>
                }
            }
            else
            {
                *root = node->lr[rr];
 800bb4c:	7cfb      	ldrb	r3, [r7, #19]
 800bb4e:	683a      	ldr	r2, [r7, #0]
 800bb50:	009b      	lsls	r3, r3, #2
 800bb52:	4413      	add	r3, r2
 800bb54:	685a      	ldr	r2, [r3, #4]
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	601a      	str	r2, [r3, #0]
        }
        // Now that the topology is updated, perform the retracing to restore balance. We climb up adjusting the
        // balance factors until we reach the root or a parent whose balance factor becomes plus/minus one, which
        // means that that parent was able to absorb the balance delta; in other words, the height of the outer
        // subtree is unchanged, so upper balance factors shall be kept unchanged.
        if (p != NULL)
 800bb5a:	69fb      	ldr	r3, [r7, #28]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d036      	beq.n	800bbce <cavlRemove+0x23e>
        {
            Cavl* c = NULL;
 800bb60:	2300      	movs	r3, #0
 800bb62:	60fb      	str	r3, [r7, #12]
            for (;;)
            {
                c = cavlPrivateAdjustBalance(p, !r);
 800bb64:	7efb      	ldrb	r3, [r7, #27]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	bf14      	ite	ne
 800bb6a:	2301      	movne	r3, #1
 800bb6c:	2300      	moveq	r3, #0
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	f083 0301 	eor.w	r3, r3, #1
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	f003 0301 	and.w	r3, r3, #1
 800bb7a:	b2db      	uxtb	r3, r3
 800bb7c:	4619      	mov	r1, r3
 800bb7e:	69f8      	ldr	r0, [r7, #28]
 800bb80:	f7ff fd48 	bl	800b614 <cavlPrivateAdjustBalance>
 800bb84:	60f8      	str	r0, [r7, #12]
                p = c->up;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	61fb      	str	r3, [r7, #28]
                if ((c->bf != 0) || (NULL == p))  // Reached the root or the height difference is absorbed by c.
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d10b      	bne.n	800bbae <cavlRemove+0x21e>
 800bb96:	69fb      	ldr	r3, [r7, #28]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d008      	beq.n	800bbae <cavlRemove+0x21e>
                {
                    break;
                }
                r = p->lr[1] == c;
 800bb9c:	69fb      	ldr	r3, [r7, #28]
 800bb9e:	689b      	ldr	r3, [r3, #8]
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	429a      	cmp	r2, r3
 800bba4:	bf0c      	ite	eq
 800bba6:	2301      	moveq	r3, #1
 800bba8:	2300      	movne	r3, #0
 800bbaa:	76fb      	strb	r3, [r7, #27]
                c = cavlPrivateAdjustBalance(p, !r);
 800bbac:	e7da      	b.n	800bb64 <cavlRemove+0x1d4>
            }
            if (NULL == p)
 800bbae:	69fb      	ldr	r3, [r7, #28]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d10c      	bne.n	800bbce <cavlRemove+0x23e>
            {
                CAVL_ASSERT(c != NULL);
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d106      	bne.n	800bbc8 <cavlRemove+0x238>
 800bbba:	4b0d      	ldr	r3, [pc, #52]	@ (800bbf0 <cavlRemove+0x260>)
 800bbbc:	4a07      	ldr	r2, [pc, #28]	@ (800bbdc <cavlRemove+0x24c>)
 800bbbe:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800bbc2:	4807      	ldr	r0, [pc, #28]	@ (800bbe0 <cavlRemove+0x250>)
 800bbc4:	f001 ffa8 	bl	800db18 <__assert_func>
                *root = c;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 800bbce:	bf00      	nop
 800bbd0:	3720      	adds	r7, #32
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}
 800bbd6:	bf00      	nop
 800bbd8:	08012380 	.word	0x08012380
 800bbdc:	0801327c 	.word	0x0801327c
 800bbe0:	080122a8 	.word	0x080122a8
 800bbe4:	08012390 	.word	0x08012390
 800bbe8:	080123b8 	.word	0x080123b8
 800bbec:	080123f0 	.word	0x080123f0
 800bbf0:	08012350 	.word	0x08012350

0800bbf4 <avlTrivialFactory>:

#define INITIAL_TOGGLE_STATE true

/// Used for inserting new items into AVL trees.
CANARD_PRIVATE CanardTreeNode* avlTrivialFactory(void* const user_reference)
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b083      	sub	sp, #12
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
    return (CanardTreeNode*) user_reference;
 800bbfc:	687b      	ldr	r3, [r7, #4]
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	370c      	adds	r7, #12
 800bc02:	46bd      	mov	sp, r7
 800bc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc08:	4770      	bx	lr
	...

0800bc0c <crcAddByte>:
    0x9FF8U, 0x6E17U, 0x7E36U, 0x4E55U, 0x5E74U, 0x2E93U, 0x3EB2U, 0x0ED1U, 0x1EF0U,
};
#endif

CANARD_PRIVATE TransferCRC crcAddByte(const TransferCRC crc, const uint8_t byte)
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b083      	sub	sp, #12
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	4603      	mov	r3, r0
 800bc14:	460a      	mov	r2, r1
 800bc16:	80fb      	strh	r3, [r7, #6]
 800bc18:	4613      	mov	r3, r2
 800bc1a:	717b      	strb	r3, [r7, #5]
#if (CANARD_CRC_TABLE != 0)
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 800bc1c:	88fb      	ldrh	r3, [r7, #6]
 800bc1e:	021b      	lsls	r3, r3, #8
 800bc20:	b29a      	uxth	r2, r3
                       CRCTable[(uint16_t) ((uint16_t) (crc >> BITS_PER_BYTE) ^ byte) & BYTE_MAX]);
 800bc22:	88fb      	ldrh	r3, [r7, #6]
 800bc24:	0a1b      	lsrs	r3, r3, #8
 800bc26:	b299      	uxth	r1, r3
 800bc28:	797b      	ldrb	r3, [r7, #5]
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	404b      	eors	r3, r1
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	4905      	ldr	r1, [pc, #20]	@ (800bc48 <crcAddByte+0x3c>)
 800bc34:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 800bc38:	4053      	eors	r3, r2
 800bc3a:	b29b      	uxth	r3, r3
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    return out;
#endif
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	370c      	adds	r7, #12
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr
 800bc48:	08012ecc 	.word	0x08012ecc

0800bc4c <crcAdd>:

CANARD_PRIVATE TransferCRC crcAdd(const TransferCRC crc, const size_t size, const void* const data)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b088      	sub	sp, #32
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	4603      	mov	r3, r0
 800bc54:	60b9      	str	r1, [r7, #8]
 800bc56:	607a      	str	r2, [r7, #4]
 800bc58:	81fb      	strh	r3, [r7, #14]
    CANARD_ASSERT((data != NULL) || (size == 0U));
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d108      	bne.n	800bc72 <crcAdd+0x26>
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d005      	beq.n	800bc72 <crcAdd+0x26>
 800bc66:	4b12      	ldr	r3, [pc, #72]	@ (800bcb0 <crcAdd+0x64>)
 800bc68:	4a12      	ldr	r2, [pc, #72]	@ (800bcb4 <crcAdd+0x68>)
 800bc6a:	2185      	movs	r1, #133	@ 0x85
 800bc6c:	4812      	ldr	r0, [pc, #72]	@ (800bcb8 <crcAdd+0x6c>)
 800bc6e:	f001 ff53 	bl	800db18 <__assert_func>
    TransferCRC    out = crc;
 800bc72:	89fb      	ldrh	r3, [r7, #14]
 800bc74:	83fb      	strh	r3, [r7, #30]
    const uint8_t* p   = (const uint8_t*) data;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	617b      	str	r3, [r7, #20]
 800bc7e:	e00e      	b.n	800bc9e <crcAdd+0x52>
    {
        out = crcAddByte(out, *p);
 800bc80:	69bb      	ldr	r3, [r7, #24]
 800bc82:	781a      	ldrb	r2, [r3, #0]
 800bc84:	8bfb      	ldrh	r3, [r7, #30]
 800bc86:	4611      	mov	r1, r2
 800bc88:	4618      	mov	r0, r3
 800bc8a:	f7ff ffbf 	bl	800bc0c <crcAddByte>
 800bc8e:	4603      	mov	r3, r0
 800bc90:	83fb      	strh	r3, [r7, #30]
        ++p;
 800bc92:	69bb      	ldr	r3, [r7, #24]
 800bc94:	3301      	adds	r3, #1
 800bc96:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800bc98:	697b      	ldr	r3, [r7, #20]
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	617b      	str	r3, [r7, #20]
 800bc9e:	697a      	ldr	r2, [r7, #20]
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d3ec      	bcc.n	800bc80 <crcAdd+0x34>
    }
    return out;
 800bca6:	8bfb      	ldrh	r3, [r7, #30]
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	3720      	adds	r7, #32
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}
 800bcb0:	08012400 	.word	0x08012400
 800bcb4:	08013148 	.word	0x08013148
 800bcb8:	08012428 	.word	0x08012428

0800bcbc <txMakeMessageSessionSpecifier>:
    TxItem* tail;
    size_t  size;
} TxChain;

CANARD_PRIVATE uint32_t txMakeMessageSessionSpecifier(const CanardPortID subject_id, const CanardNodeID src_node_id)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b084      	sub	sp, #16
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	460a      	mov	r2, r1
 800bcc6:	80fb      	strh	r3, [r7, #6]
 800bcc8:	4613      	mov	r3, r2
 800bcca:	717b      	strb	r3, [r7, #5]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 800bccc:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	da05      	bge.n	800bce0 <txMakeMessageSessionSpecifier+0x24>
 800bcd4:	4b0e      	ldr	r3, [pc, #56]	@ (800bd10 <txMakeMessageSessionSpecifier+0x54>)
 800bcd6:	4a0f      	ldr	r2, [pc, #60]	@ (800bd14 <txMakeMessageSessionSpecifier+0x58>)
 800bcd8:	21ac      	movs	r1, #172	@ 0xac
 800bcda:	480f      	ldr	r0, [pc, #60]	@ (800bd18 <txMakeMessageSessionSpecifier+0x5c>)
 800bcdc:	f001 ff1c 	bl	800db18 <__assert_func>
    CANARD_ASSERT(subject_id <= CANARD_SUBJECT_ID_MAX);
 800bce0:	88fb      	ldrh	r3, [r7, #6]
 800bce2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bce6:	d305      	bcc.n	800bcf4 <txMakeMessageSessionSpecifier+0x38>
 800bce8:	4b0c      	ldr	r3, [pc, #48]	@ (800bd1c <txMakeMessageSessionSpecifier+0x60>)
 800bcea:	4a0a      	ldr	r2, [pc, #40]	@ (800bd14 <txMakeMessageSessionSpecifier+0x58>)
 800bcec:	21ad      	movs	r1, #173	@ 0xad
 800bcee:	480a      	ldr	r0, [pc, #40]	@ (800bd18 <txMakeMessageSessionSpecifier+0x5c>)
 800bcf0:	f001 ff12 	bl	800db18 <__assert_func>
    const uint32_t tmp = subject_id | (CANARD_SUBJECT_ID_MAX + 1) | ((CANARD_SUBJECT_ID_MAX + 1) * 2);
 800bcf4:	88fb      	ldrh	r3, [r7, #6]
 800bcf6:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 800bcfa:	b29b      	uxth	r3, r3
 800bcfc:	60fb      	str	r3, [r7, #12]
    return src_node_id | (tmp << OFFSET_SUBJECT_ID);
 800bcfe:	797a      	ldrb	r2, [r7, #5]
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	021b      	lsls	r3, r3, #8
 800bd04:	4313      	orrs	r3, r2
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3710      	adds	r7, #16
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	08012458 	.word	0x08012458
 800bd14:	08013150 	.word	0x08013150
 800bd18:	08012428 	.word	0x08012428
 800bd1c:	0801246c 	.word	0x0801246c

0800bd20 <txMakeServiceSessionSpecifier>:

CANARD_PRIVATE uint32_t txMakeServiceSessionSpecifier(const CanardPortID service_id,
                                                      const bool         request_not_response,
                                                      const CanardNodeID src_node_id,
                                                      const CanardNodeID dst_node_id)
{
 800bd20:	b590      	push	{r4, r7, lr}
 800bd22:	b083      	sub	sp, #12
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	4604      	mov	r4, r0
 800bd28:	4608      	mov	r0, r1
 800bd2a:	4611      	mov	r1, r2
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	4623      	mov	r3, r4
 800bd30:	80fb      	strh	r3, [r7, #6]
 800bd32:	4603      	mov	r3, r0
 800bd34:	717b      	strb	r3, [r7, #5]
 800bd36:	460b      	mov	r3, r1
 800bd38:	713b      	strb	r3, [r7, #4]
 800bd3a:	4613      	mov	r3, r2
 800bd3c:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 800bd3e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	da05      	bge.n	800bd52 <txMakeServiceSessionSpecifier+0x32>
 800bd46:	4b17      	ldr	r3, [pc, #92]	@ (800bda4 <txMakeServiceSessionSpecifier+0x84>)
 800bd48:	4a17      	ldr	r2, [pc, #92]	@ (800bda8 <txMakeServiceSessionSpecifier+0x88>)
 800bd4a:	21b7      	movs	r1, #183	@ 0xb7
 800bd4c:	4817      	ldr	r0, [pc, #92]	@ (800bdac <txMakeServiceSessionSpecifier+0x8c>)
 800bd4e:	f001 fee3 	bl	800db18 <__assert_func>
    CANARD_ASSERT(dst_node_id <= CANARD_NODE_ID_MAX);
 800bd52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	da05      	bge.n	800bd66 <txMakeServiceSessionSpecifier+0x46>
 800bd5a:	4b15      	ldr	r3, [pc, #84]	@ (800bdb0 <txMakeServiceSessionSpecifier+0x90>)
 800bd5c:	4a12      	ldr	r2, [pc, #72]	@ (800bda8 <txMakeServiceSessionSpecifier+0x88>)
 800bd5e:	21b8      	movs	r1, #184	@ 0xb8
 800bd60:	4812      	ldr	r0, [pc, #72]	@ (800bdac <txMakeServiceSessionSpecifier+0x8c>)
 800bd62:	f001 fed9 	bl	800db18 <__assert_func>
    CANARD_ASSERT(service_id <= CANARD_SERVICE_ID_MAX);
 800bd66:	88fb      	ldrh	r3, [r7, #6]
 800bd68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd6c:	d305      	bcc.n	800bd7a <txMakeServiceSessionSpecifier+0x5a>
 800bd6e:	4b11      	ldr	r3, [pc, #68]	@ (800bdb4 <txMakeServiceSessionSpecifier+0x94>)
 800bd70:	4a0d      	ldr	r2, [pc, #52]	@ (800bda8 <txMakeServiceSessionSpecifier+0x88>)
 800bd72:	21b9      	movs	r1, #185	@ 0xb9
 800bd74:	480d      	ldr	r0, [pc, #52]	@ (800bdac <txMakeServiceSessionSpecifier+0x8c>)
 800bd76:	f001 fecf 	bl	800db18 <__assert_func>
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800bd7a:	793a      	ldrb	r2, [r7, #4]
 800bd7c:	78fb      	ldrb	r3, [r7, #3]
 800bd7e:	01db      	lsls	r3, r3, #7
 800bd80:	431a      	orrs	r2, r3
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 800bd82:	88fb      	ldrh	r3, [r7, #6]
 800bd84:	039b      	lsls	r3, r3, #14
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800bd86:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800bd88:	797a      	ldrb	r2, [r7, #5]
 800bd8a:	2a00      	cmp	r2, #0
 800bd8c:	d002      	beq.n	800bd94 <txMakeServiceSessionSpecifier+0x74>
 800bd8e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bd92:	e000      	b.n	800bd96 <txMakeServiceSessionSpecifier+0x76>
 800bd94:	2200      	movs	r2, #0
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 800bd96:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800bd98:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	370c      	adds	r7, #12
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd90      	pop	{r4, r7, pc}
 800bda4:	08012458 	.word	0x08012458
 800bda8:	08013170 	.word	0x08013170
 800bdac:	08012428 	.word	0x08012428
 800bdb0:	08012480 	.word	0x08012480
 800bdb4:	08012494 	.word	0x08012494

0800bdb8 <adjustPresentationLayerMTU>:

/// This is the transport MTU rounded up to next full DLC minus the tail byte.
CANARD_PRIVATE size_t adjustPresentationLayerMTU(const size_t mtu_bytes)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b085      	sub	sp, #20
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
    const size_t max_index = (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])) - 1U;
 800bdc0:	2340      	movs	r3, #64	@ 0x40
 800bdc2:	60bb      	str	r3, [r7, #8]
    size_t       mtu       = 0U;
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	60fb      	str	r3, [r7, #12]
    if (mtu_bytes < CANARD_MTU_CAN_CLASSIC)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2b07      	cmp	r3, #7
 800bdcc:	d802      	bhi.n	800bdd4 <adjustPresentationLayerMTU+0x1c>
    {
        mtu = CANARD_MTU_CAN_CLASSIC;
 800bdce:	2308      	movs	r3, #8
 800bdd0:	60fb      	str	r3, [r7, #12]
 800bdd2:	e014      	b.n	800bdfe <adjustPresentationLayerMTU+0x46>
    }
    else if (mtu_bytes <= max_index)
 800bdd4:	687a      	ldr	r2, [r7, #4]
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	429a      	cmp	r2, r3
 800bdda:	d808      	bhi.n	800bdee <adjustPresentationLayerMTU+0x36>
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[mtu_bytes]];  // Round up to nearest valid length.
 800bddc:	4a0c      	ldr	r2, [pc, #48]	@ (800be10 <adjustPresentationLayerMTU+0x58>)
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4413      	add	r3, r2
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	461a      	mov	r2, r3
 800bde6:	4b0b      	ldr	r3, [pc, #44]	@ (800be14 <adjustPresentationLayerMTU+0x5c>)
 800bde8:	5c9b      	ldrb	r3, [r3, r2]
 800bdea:	60fb      	str	r3, [r7, #12]
 800bdec:	e007      	b.n	800bdfe <adjustPresentationLayerMTU+0x46>
    }
    else
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[max_index]];
 800bdee:	4a08      	ldr	r2, [pc, #32]	@ (800be10 <adjustPresentationLayerMTU+0x58>)
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	4413      	add	r3, r2
 800bdf4:	781b      	ldrb	r3, [r3, #0]
 800bdf6:	461a      	mov	r2, r3
 800bdf8:	4b06      	ldr	r3, [pc, #24]	@ (800be14 <adjustPresentationLayerMTU+0x5c>)
 800bdfa:	5c9b      	ldrb	r3, [r3, r2]
 800bdfc:	60fb      	str	r3, [r7, #12]
    }
    return mtu - 1U;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	3b01      	subs	r3, #1
}
 800be02:	4618      	mov	r0, r3
 800be04:	3714      	adds	r7, #20
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr
 800be0e:	bf00      	nop
 800be10:	080130dc 	.word	0x080130dc
 800be14:	080130cc 	.word	0x080130cc

0800be18 <txMakeCANID>:
CANARD_PRIVATE int32_t txMakeCANID(const CanardTransferMetadata* const tr,
                                   const size_t                        payload_size,
                                   const void* const                   payload,
                                   const CanardNodeID                  local_node_id,
                                   const size_t                        presentation_layer_mtu)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b08a      	sub	sp, #40	@ 0x28
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	60f8      	str	r0, [r7, #12]
 800be20:	60b9      	str	r1, [r7, #8]
 800be22:	607a      	str	r2, [r7, #4]
 800be24:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(tr != NULL);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d105      	bne.n	800be38 <txMakeCANID+0x20>
 800be2c:	4b60      	ldr	r3, [pc, #384]	@ (800bfb0 <txMakeCANID+0x198>)
 800be2e:	4a61      	ldr	r2, [pc, #388]	@ (800bfb4 <txMakeCANID+0x19c>)
 800be30:	21d9      	movs	r1, #217	@ 0xd9
 800be32:	4861      	ldr	r0, [pc, #388]	@ (800bfb8 <txMakeCANID+0x1a0>)
 800be34:	f001 fe70 	bl	800db18 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0);
 800be38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d105      	bne.n	800be4a <txMakeCANID+0x32>
 800be3e:	4b5f      	ldr	r3, [pc, #380]	@ (800bfbc <txMakeCANID+0x1a4>)
 800be40:	4a5c      	ldr	r2, [pc, #368]	@ (800bfb4 <txMakeCANID+0x19c>)
 800be42:	21da      	movs	r1, #218	@ 0xda
 800be44:	485c      	ldr	r0, [pc, #368]	@ (800bfb8 <txMakeCANID+0x1a0>)
 800be46:	f001 fe67 	bl	800db18 <__assert_func>
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800be4a:	f06f 0301 	mvn.w	r3, #1
 800be4e:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	785b      	ldrb	r3, [r3, #1]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d157      	bne.n	800bf08 <txMakeCANID+0xf0>
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	791b      	ldrb	r3, [r3, #4]
 800be5c:	2bff      	cmp	r3, #255	@ 0xff
 800be5e:	d153      	bne.n	800bf08 <txMakeCANID+0xf0>
        (tr->port_id <= CANARD_SUBJECT_ID_MAX))
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	885b      	ldrh	r3, [r3, #2]
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 800be64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be68:	d24e      	bcs.n	800bf08 <txMakeCANID+0xf0>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800be6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	db11      	blt.n	800be96 <txMakeCANID+0x7e>
        {
            out = (int32_t) txMakeMessageSessionSpecifier(tr->port_id, local_node_id);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	885b      	ldrh	r3, [r3, #2]
 800be76:	78fa      	ldrb	r2, [r7, #3]
 800be78:	4611      	mov	r1, r2
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7ff ff1e 	bl	800bcbc <txMakeMessageSessionSpecifier>
 800be80:	4603      	mov	r3, r0
 800be82:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 800be84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be86:	2b00      	cmp	r3, #0
 800be88:	da75      	bge.n	800bf76 <txMakeCANID+0x15e>
 800be8a:	4b4d      	ldr	r3, [pc, #308]	@ (800bfc0 <txMakeCANID+0x1a8>)
 800be8c:	4a49      	ldr	r2, [pc, #292]	@ (800bfb4 <txMakeCANID+0x19c>)
 800be8e:	21e2      	movs	r1, #226	@ 0xe2
 800be90:	4849      	ldr	r0, [pc, #292]	@ (800bfb8 <txMakeCANID+0x1a0>)
 800be92:	f001 fe41 	bl	800db18 <__assert_func>
        }
        else if (payload_size <= presentation_layer_mtu)
 800be96:	68ba      	ldr	r2, [r7, #8]
 800be98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9a:	429a      	cmp	r2, r3
 800be9c:	d830      	bhi.n	800bf00 <txMakeCANID+0xe8>
        {
            CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d108      	bne.n	800beb6 <txMakeCANID+0x9e>
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d005      	beq.n	800beb6 <txMakeCANID+0x9e>
 800beaa:	4b46      	ldr	r3, [pc, #280]	@ (800bfc4 <txMakeCANID+0x1ac>)
 800beac:	4a41      	ldr	r2, [pc, #260]	@ (800bfb4 <txMakeCANID+0x19c>)
 800beae:	21e6      	movs	r1, #230	@ 0xe6
 800beb0:	4841      	ldr	r0, [pc, #260]	@ (800bfb8 <txMakeCANID+0x1a0>)
 800beb2:	f001 fe31 	bl	800db18 <__assert_func>
            const CanardNodeID c    = (CanardNodeID) (crcAdd(CRC_INITIAL, payload_size, payload) & CANARD_NODE_ID_MAX);
 800beb6:	687a      	ldr	r2, [r7, #4]
 800beb8:	68b9      	ldr	r1, [r7, #8]
 800beba:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800bebe:	f7ff fec5 	bl	800bc4c <crcAdd>
 800bec2:	4603      	mov	r3, r0
 800bec4:	b2db      	uxtb	r3, r3
 800bec6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800beca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            const uint32_t     spec = txMakeMessageSessionSpecifier(tr->port_id, c) | FLAG_ANONYMOUS_MESSAGE;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	885b      	ldrh	r3, [r3, #2]
 800bed2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800bed6:	4611      	mov	r1, r2
 800bed8:	4618      	mov	r0, r3
 800beda:	f7ff feef 	bl	800bcbc <txMakeMessageSessionSpecifier>
 800bede:	4603      	mov	r3, r0
 800bee0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bee4:	61fb      	str	r3, [r7, #28]
            CANARD_ASSERT(spec <= CAN_EXT_ID_MASK);
 800bee6:	69fb      	ldr	r3, [r7, #28]
 800bee8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800beec:	d305      	bcc.n	800befa <txMakeCANID+0xe2>
 800beee:	4b36      	ldr	r3, [pc, #216]	@ (800bfc8 <txMakeCANID+0x1b0>)
 800bef0:	4a30      	ldr	r2, [pc, #192]	@ (800bfb4 <txMakeCANID+0x19c>)
 800bef2:	21e9      	movs	r1, #233	@ 0xe9
 800bef4:	4830      	ldr	r0, [pc, #192]	@ (800bfb8 <txMakeCANID+0x1a0>)
 800bef6:	f001 fe0f 	bl	800db18 <__assert_func>
            out = (int32_t) spec;
 800befa:	69fb      	ldr	r3, [r7, #28]
 800befc:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800befe:	e03a      	b.n	800bf76 <txMakeCANID+0x15e>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous multi-frame message trs are not allowed.
 800bf00:	f06f 0301 	mvn.w	r3, #1
 800bf04:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bf06:	e036      	b.n	800bf76 <txMakeCANID+0x15e>
        }
    }
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	785b      	ldrb	r3, [r3, #1]
 800bf0c:	2b02      	cmp	r3, #2
 800bf0e:	d003      	beq.n	800bf18 <txMakeCANID+0x100>
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	785b      	ldrb	r3, [r3, #1]
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d12a      	bne.n	800bf6e <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	791b      	ldrb	r3, [r3, #4]
 800bf1c:	b25b      	sxtb	r3, r3
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	db25      	blt.n	800bf6e <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	885b      	ldrh	r3, [r3, #2]
 800bf26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf2a:	d220      	bcs.n	800bf6e <txMakeCANID+0x156>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bf2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	db18      	blt.n	800bf66 <txMakeCANID+0x14e>
        {
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	8858      	ldrh	r0, [r3, #2]
                                                          tr->transfer_kind == CanardTransferKindRequest,
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	785b      	ldrb	r3, [r3, #1]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	bf0c      	ite	eq
 800bf40:	2301      	moveq	r3, #1
 800bf42:	2300      	movne	r3, #0
 800bf44:	b2d9      	uxtb	r1, r3
                                                          local_node_id,
                                                          tr->remote_node_id);
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	791b      	ldrb	r3, [r3, #4]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800bf4a:	78fa      	ldrb	r2, [r7, #3]
 800bf4c:	f7ff fee8 	bl	800bd20 <txMakeServiceSessionSpecifier>
 800bf50:	4603      	mov	r3, r0
 800bf52:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 800bf54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	da0f      	bge.n	800bf7a <txMakeCANID+0x162>
 800bf5a:	4b19      	ldr	r3, [pc, #100]	@ (800bfc0 <txMakeCANID+0x1a8>)
 800bf5c:	4a15      	ldr	r2, [pc, #84]	@ (800bfb4 <txMakeCANID+0x19c>)
 800bf5e:	21fa      	movs	r1, #250	@ 0xfa
 800bf60:	4815      	ldr	r0, [pc, #84]	@ (800bfb8 <txMakeCANID+0x1a0>)
 800bf62:	f001 fdd9 	bl	800db18 <__assert_func>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous service transfers are not allowed.
 800bf66:	f06f 0301 	mvn.w	r3, #1
 800bf6a:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bf6c:	e005      	b.n	800bf7a <txMakeCANID+0x162>
        }
    }
    else
    {
        out = -CANARD_ERROR_INVALID_ARGUMENT;
 800bf6e:	f06f 0301 	mvn.w	r3, #1
 800bf72:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf74:	e002      	b.n	800bf7c <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bf76:	bf00      	nop
 800bf78:	e000      	b.n	800bf7c <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bf7a:	bf00      	nop
    }

    if (out >= 0)
 800bf7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	db10      	blt.n	800bfa4 <txMakeCANID+0x18c>
    {
        const uint32_t prio = (uint32_t) tr->priority;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	781b      	ldrb	r3, [r3, #0]
 800bf86:	61bb      	str	r3, [r7, #24]
        if (prio <= CANARD_PRIORITY_MAX)
 800bf88:	69bb      	ldr	r3, [r7, #24]
 800bf8a:	2b07      	cmp	r3, #7
 800bf8c:	d807      	bhi.n	800bf9e <txMakeCANID+0x186>
        {
            const uint32_t id = ((uint32_t) out) | (prio << OFFSET_PRIORITY);
 800bf8e:	69bb      	ldr	r3, [r7, #24]
 800bf90:	069a      	lsls	r2, r3, #26
 800bf92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf94:	4313      	orrs	r3, r2
 800bf96:	617b      	str	r3, [r7, #20]
            out               = (int32_t) id;
 800bf98:	697b      	ldr	r3, [r7, #20]
 800bf9a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf9c:	e002      	b.n	800bfa4 <txMakeCANID+0x18c>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;
 800bf9e:	f06f 0301 	mvn.w	r3, #1
 800bfa2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    return out;
 800bfa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3728      	adds	r7, #40	@ 0x28
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}
 800bfae:	bf00      	nop
 800bfb0:	080124a8 	.word	0x080124a8
 800bfb4:	0801313c 	.word	0x0801313c
 800bfb8:	08012428 	.word	0x08012428
 800bfbc:	080124bc 	.word	0x080124bc
 800bfc0:	080124d8 	.word	0x080124d8
 800bfc4:	080124e4 	.word	0x080124e4
 800bfc8:	08012518 	.word	0x08012518

0800bfcc <txMakeTailByte>:

CANARD_PRIVATE uint8_t txMakeTailByte(const bool             start_of_transfer,
                                      const bool             end_of_transfer,
                                      const bool             toggle,
                                      const CanardTransferID transfer_id)
{
 800bfcc:	b590      	push	{r4, r7, lr}
 800bfce:	b083      	sub	sp, #12
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	4604      	mov	r4, r0
 800bfd4:	4608      	mov	r0, r1
 800bfd6:	4611      	mov	r1, r2
 800bfd8:	461a      	mov	r2, r3
 800bfda:	4623      	mov	r3, r4
 800bfdc:	71fb      	strb	r3, [r7, #7]
 800bfde:	4603      	mov	r3, r0
 800bfe0:	71bb      	strb	r3, [r7, #6]
 800bfe2:	460b      	mov	r3, r1
 800bfe4:	717b      	strb	r3, [r7, #5]
 800bfe6:	4613      	mov	r3, r2
 800bfe8:	713b      	strb	r3, [r7, #4]
    CANARD_ASSERT(start_of_transfer ? (toggle == INITIAL_TOGGLE_STATE) : true);
 800bfea:	79fb      	ldrb	r3, [r7, #7]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d009      	beq.n	800c004 <txMakeTailByte+0x38>
 800bff0:	797b      	ldrb	r3, [r7, #5]
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	d006      	beq.n	800c004 <txMakeTailByte+0x38>
 800bff6:	4b13      	ldr	r3, [pc, #76]	@ (800c044 <txMakeTailByte+0x78>)
 800bff8:	4a13      	ldr	r2, [pc, #76]	@ (800c048 <txMakeTailByte+0x7c>)
 800bffa:	f240 111b 	movw	r1, #283	@ 0x11b
 800bffe:	4813      	ldr	r0, [pc, #76]	@ (800c04c <txMakeTailByte+0x80>)
 800c000:	f001 fd8a 	bl	800db18 <__assert_func>
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 800c004:	79fb      	ldrb	r3, [r7, #7]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d001      	beq.n	800c00e <txMakeTailByte+0x42>
 800c00a:	2280      	movs	r2, #128	@ 0x80
 800c00c:	e000      	b.n	800c010 <txMakeTailByte+0x44>
 800c00e:	2200      	movs	r2, #0
 800c010:	79bb      	ldrb	r3, [r7, #6]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d001      	beq.n	800c01a <txMakeTailByte+0x4e>
 800c016:	2340      	movs	r3, #64	@ 0x40
 800c018:	e000      	b.n	800c01c <txMakeTailByte+0x50>
 800c01a:	2300      	movs	r3, #0
 800c01c:	4313      	orrs	r3, r2
 800c01e:	b2db      	uxtb	r3, r3
                      (end_of_transfer ? TAIL_END_OF_TRANSFER : 0U) | (toggle ? TAIL_TOGGLE : 0U) |
 800c020:	797a      	ldrb	r2, [r7, #5]
 800c022:	2a00      	cmp	r2, #0
 800c024:	d001      	beq.n	800c02a <txMakeTailByte+0x5e>
 800c026:	2220      	movs	r2, #32
 800c028:	e000      	b.n	800c02c <txMakeTailByte+0x60>
 800c02a:	2200      	movs	r2, #0
 800c02c:	4313      	orrs	r3, r2
 800c02e:	b2da      	uxtb	r2, r3
                      (transfer_id & CANARD_TRANSFER_ID_MAX));
 800c030:	793b      	ldrb	r3, [r7, #4]
 800c032:	f003 031f 	and.w	r3, r3, #31
 800c036:	b2db      	uxtb	r3, r3
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 800c038:	4313      	orrs	r3, r2
 800c03a:	b2db      	uxtb	r3, r3
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	370c      	adds	r7, #12
 800c040:	46bd      	mov	sp, r7
 800c042:	bd90      	pop	{r4, r7, pc}
 800c044:	08012534 	.word	0x08012534
 800c048:	080131e4 	.word	0x080131e4
 800c04c:	08012428 	.word	0x08012428

0800c050 <txRoundFramePayloadSizeUp>:

/// Takes a frame payload size, returns a new size that is >=x and is rounded up to the nearest valid DLC.
CANARD_PRIVATE size_t txRoundFramePayloadSizeUp(const size_t x)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(x < (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])));
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2b40      	cmp	r3, #64	@ 0x40
 800c05c:	d906      	bls.n	800c06c <txRoundFramePayloadSizeUp+0x1c>
 800c05e:	4b0f      	ldr	r3, [pc, #60]	@ (800c09c <txRoundFramePayloadSizeUp+0x4c>)
 800c060:	4a0f      	ldr	r2, [pc, #60]	@ (800c0a0 <txRoundFramePayloadSizeUp+0x50>)
 800c062:	f44f 7192 	mov.w	r1, #292	@ 0x124
 800c066:	480f      	ldr	r0, [pc, #60]	@ (800c0a4 <txRoundFramePayloadSizeUp+0x54>)
 800c068:	f001 fd56 	bl	800db18 <__assert_func>
    // Suppressing a false-positive out-of-bounds access error from Sonar. Its control flow analyser is misbehaving.
    const size_t y = CanardCANLengthToDLC[x];  // NOSONAR
 800c06c:	4a0e      	ldr	r2, [pc, #56]	@ (800c0a8 <txRoundFramePayloadSizeUp+0x58>)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	4413      	add	r3, r2
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	60fb      	str	r3, [r7, #12]
    CANARD_ASSERT(y < (sizeof(CanardCANDLCToLength) / sizeof(CanardCANDLCToLength[0])));
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2b0f      	cmp	r3, #15
 800c07a:	d906      	bls.n	800c08a <txRoundFramePayloadSizeUp+0x3a>
 800c07c:	4b0b      	ldr	r3, [pc, #44]	@ (800c0ac <txRoundFramePayloadSizeUp+0x5c>)
 800c07e:	4a08      	ldr	r2, [pc, #32]	@ (800c0a0 <txRoundFramePayloadSizeUp+0x50>)
 800c080:	f240 1127 	movw	r1, #295	@ 0x127
 800c084:	4807      	ldr	r0, [pc, #28]	@ (800c0a4 <txRoundFramePayloadSizeUp+0x54>)
 800c086:	f001 fd47 	bl	800db18 <__assert_func>
    return CanardCANDLCToLength[y];
 800c08a:	4a09      	ldr	r2, [pc, #36]	@ (800c0b0 <txRoundFramePayloadSizeUp+0x60>)
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	4413      	add	r3, r2
 800c090:	781b      	ldrb	r3, [r3, #0]
}
 800c092:	4618      	mov	r0, r3
 800c094:	3710      	adds	r7, #16
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop
 800c09c:	0801255c 	.word	0x0801255c
 800c0a0:	080131b4 	.word	0x080131b4
 800c0a4:	08012428 	.word	0x08012428
 800c0a8:	080130dc 	.word	0x080130dc
 800c0ac:	080125a4 	.word	0x080125a4
 800c0b0:	080130cc 	.word	0x080130cc

0800c0b4 <txAllocateQueueItem>:
/// The item is only allocated and initialized, but NOT included into the queue! The caller needs to do that.
CANARD_PRIVATE TxItem* txAllocateQueueItem(CanardInstance* const   ins,
                                           const uint32_t          id,
                                           const CanardMicrosecond deadline_usec,
                                           const size_t            payload_size)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b086      	sub	sp, #24
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	60f8      	str	r0, [r7, #12]
 800c0bc:	60b9      	str	r1, [r7, #8]
 800c0be:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d106      	bne.n	800c0d6 <txAllocateQueueItem+0x22>
 800c0c8:	4b1f      	ldr	r3, [pc, #124]	@ (800c148 <txAllocateQueueItem+0x94>)
 800c0ca:	4a20      	ldr	r2, [pc, #128]	@ (800c14c <txAllocateQueueItem+0x98>)
 800c0cc:	f240 1131 	movw	r1, #305	@ 0x131
 800c0d0:	481f      	ldr	r0, [pc, #124]	@ (800c150 <txAllocateQueueItem+0x9c>)
 800c0d2:	f001 fd21 	bl	800db18 <__assert_func>
    CANARD_ASSERT(payload_size > 0U);
 800c0d6:	6a3b      	ldr	r3, [r7, #32]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d106      	bne.n	800c0ea <txAllocateQueueItem+0x36>
 800c0dc:	4b1d      	ldr	r3, [pc, #116]	@ (800c154 <txAllocateQueueItem+0xa0>)
 800c0de:	4a1b      	ldr	r2, [pc, #108]	@ (800c14c <txAllocateQueueItem+0x98>)
 800c0e0:	f44f 7199 	mov.w	r1, #306	@ 0x132
 800c0e4:	481a      	ldr	r0, [pc, #104]	@ (800c150 <txAllocateQueueItem+0x9c>)
 800c0e6:	f001 fd17 	bl	800db18 <__assert_func>
    TxItem* const out = (TxItem*) ins->memory_allocate(ins, sizeof(TxItem) + payload_size);
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	689b      	ldr	r3, [r3, #8]
 800c0ee:	6a3a      	ldr	r2, [r7, #32]
 800c0f0:	3230      	adds	r2, #48	@ 0x30
 800c0f2:	4611      	mov	r1, r2
 800c0f4:	68f8      	ldr	r0, [r7, #12]
 800c0f6:	4798      	blx	r3
 800c0f8:	6178      	str	r0, [r7, #20]
    if (out != NULL)
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d01e      	beq.n	800c13e <txAllocateQueueItem+0x8a>
    {
        out->base.base.up    = NULL;
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	2200      	movs	r2, #0
 800c104:	601a      	str	r2, [r3, #0]
        out->base.base.lr[0] = NULL;
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	2200      	movs	r2, #0
 800c10a:	605a      	str	r2, [r3, #4]
        out->base.base.lr[1] = NULL;
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	2200      	movs	r2, #0
 800c110:	609a      	str	r2, [r3, #8]
        out->base.base.bf    = 0;
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	2200      	movs	r2, #0
 800c116:	731a      	strb	r2, [r3, #12]

        out->base.next_in_transfer = NULL;  // Last by default.
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	2200      	movs	r2, #0
 800c11c:	611a      	str	r2, [r3, #16]
        out->base.tx_deadline_usec = deadline_usec;
 800c11e:	6979      	ldr	r1, [r7, #20]
 800c120:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c124:	e9c1 2306 	strd	r2, r3, [r1, #24]

        out->base.frame.payload_size    = payload_size;
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	6a3a      	ldr	r2, [r7, #32]
 800c12c:	625a      	str	r2, [r3, #36]	@ 0x24
        out->base.frame.payload         = out->payload_buffer;
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c134:	697b      	ldr	r3, [r7, #20]
 800c136:	629a      	str	r2, [r3, #40]	@ 0x28
        out->base.frame.extended_can_id = id;
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	68ba      	ldr	r2, [r7, #8]
 800c13c:	621a      	str	r2, [r3, #32]
    }
    return out;
 800c13e:	697b      	ldr	r3, [r7, #20]
}
 800c140:	4618      	mov	r0, r3
 800c142:	3718      	adds	r7, #24
 800c144:	46bd      	mov	sp, r7
 800c146:	bd80      	pop	{r7, pc}
 800c148:	080125ec 	.word	0x080125ec
 800c14c:	080131d0 	.word	0x080131d0
 800c150:	08012428 	.word	0x08012428
 800c154:	08012600 	.word	0x08012600

0800c158 <txAVLPredicate>:
/// Frames with identical CAN ID that are added later always compare greater than their counterparts with same CAN ID.
/// This ensures that CAN frames with the same CAN ID are transmitted in the FIFO order.
/// Frames that should be transmitted earlier compare smaller (i.e., put on the left side of the tree).
CANARD_PRIVATE int8_t txAVLPredicate(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                     const CanardTreeNode* const node)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b084      	sub	sp, #16
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
 800c160:	6039      	str	r1, [r7, #0]
    const CanardTxQueueItem* const target = (const CanardTxQueueItem*) user_reference;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	60fb      	str	r3, [r7, #12]
    const CanardTxQueueItem* const other  = (const CanardTxQueueItem*) node;
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	60bb      	str	r3, [r7, #8]
    CANARD_ASSERT((target != NULL) && (other != NULL));
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d002      	beq.n	800c176 <txAVLPredicate+0x1e>
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d106      	bne.n	800c184 <txAVLPredicate+0x2c>
 800c176:	4b0a      	ldr	r3, [pc, #40]	@ (800c1a0 <txAVLPredicate+0x48>)
 800c178:	4a0a      	ldr	r2, [pc, #40]	@ (800c1a4 <txAVLPredicate+0x4c>)
 800c17a:	f240 114d 	movw	r1, #333	@ 0x14d
 800c17e:	480a      	ldr	r0, [pc, #40]	@ (800c1a8 <txAVLPredicate+0x50>)
 800c180:	f001 fcca 	bl	800db18 <__assert_func>
    return (target->frame.extended_can_id >= other->frame.extended_can_id) ? +1 : -1;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	6a1a      	ldr	r2, [r3, #32]
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	6a1b      	ldr	r3, [r3, #32]
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d301      	bcc.n	800c194 <txAVLPredicate+0x3c>
 800c190:	2301      	movs	r3, #1
 800c192:	e001      	b.n	800c198 <txAVLPredicate+0x40>
 800c194:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3710      	adds	r7, #16
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	08012614 	.word	0x08012614
 800c1a4:	080131a4 	.word	0x080131a4
 800c1a8:	08012428 	.word	0x08012428

0800c1ac <txPushSingleFrame>:
                                         const CanardMicrosecond deadline_usec,
                                         const uint32_t          can_id,
                                         const CanardTransferID  transfer_id,
                                         const size_t            payload_size,
                                         const void* const       payload)
{
 800c1ac:	b590      	push	{r4, r7, lr}
 800c1ae:	b08d      	sub	sp, #52	@ 0x34
 800c1b0:	af02      	add	r7, sp, #8
 800c1b2:	60f8      	str	r0, [r7, #12]
 800c1b4:	60b9      	str	r1, [r7, #8]
 800c1b6:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d106      	bne.n	800c1ce <txPushSingleFrame+0x22>
 800c1c0:	4b5c      	ldr	r3, [pc, #368]	@ (800c334 <txPushSingleFrame+0x188>)
 800c1c2:	4a5d      	ldr	r2, [pc, #372]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c1c4:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 800c1c8:	485c      	ldr	r0, [pc, #368]	@ (800c33c <txPushSingleFrame+0x190>)
 800c1ca:	f001 fca5 	bl	800db18 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0));
 800c1ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d109      	bne.n	800c1e8 <txPushSingleFrame+0x3c>
 800c1d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d006      	beq.n	800c1e8 <txPushSingleFrame+0x3c>
 800c1da:	4b59      	ldr	r3, [pc, #356]	@ (800c340 <txPushSingleFrame+0x194>)
 800c1dc:	4a56      	ldr	r2, [pc, #344]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c1de:	f240 115b 	movw	r1, #347	@ 0x15b
 800c1e2:	4856      	ldr	r0, [pc, #344]	@ (800c33c <txPushSingleFrame+0x190>)
 800c1e4:	f001 fc98 	bl	800db18 <__assert_func>
    const size_t frame_payload_size = txRoundFramePayloadSizeUp(payload_size + 1U);
 800c1e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	f7ff ff2f 	bl	800c050 <txRoundFramePayloadSizeUp>
 800c1f2:	6238      	str	r0, [r7, #32]
    CANARD_ASSERT(frame_payload_size > payload_size);
 800c1f4:	6a3a      	ldr	r2, [r7, #32]
 800c1f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	d806      	bhi.n	800c20a <txPushSingleFrame+0x5e>
 800c1fc:	4b51      	ldr	r3, [pc, #324]	@ (800c344 <txPushSingleFrame+0x198>)
 800c1fe:	4a4e      	ldr	r2, [pc, #312]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c200:	f240 115d 	movw	r1, #349	@ 0x15d
 800c204:	484d      	ldr	r0, [pc, #308]	@ (800c33c <txPushSingleFrame+0x190>)
 800c206:	f001 fc87 	bl	800db18 <__assert_func>
    const size_t padding_size = frame_payload_size - payload_size - 1U;
 800c20a:	6a3a      	ldr	r2, [r7, #32]
 800c20c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c20e:	1ad3      	subs	r3, r2, r3
 800c210:	3b01      	subs	r3, #1
 800c212:	61fb      	str	r3, [r7, #28]
    CANARD_ASSERT((padding_size + payload_size + 1U) == frame_payload_size);
 800c214:	69fa      	ldr	r2, [r7, #28]
 800c216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c218:	4413      	add	r3, r2
 800c21a:	3301      	adds	r3, #1
 800c21c:	6a3a      	ldr	r2, [r7, #32]
 800c21e:	429a      	cmp	r2, r3
 800c220:	d006      	beq.n	800c230 <txPushSingleFrame+0x84>
 800c222:	4b49      	ldr	r3, [pc, #292]	@ (800c348 <txPushSingleFrame+0x19c>)
 800c224:	4a44      	ldr	r2, [pc, #272]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c226:	f240 115f 	movw	r1, #351	@ 0x15f
 800c22a:	4844      	ldr	r0, [pc, #272]	@ (800c33c <txPushSingleFrame+0x190>)
 800c22c:	f001 fc74 	bl	800db18 <__assert_func>
    int32_t       out = 0;
 800c230:	2300      	movs	r3, #0
 800c232:	627b      	str	r3, [r7, #36]	@ 0x24
    TxItem* const tqi =
        (que->size < que->capacity) ? txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size) : NULL;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	689a      	ldr	r2, [r3, #8]
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d209      	bcs.n	800c254 <txPushSingleFrame+0xa8>
 800c240:	6a3b      	ldr	r3, [r7, #32]
 800c242:	9300      	str	r3, [sp, #0]
 800c244:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c248:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c24a:	68b8      	ldr	r0, [r7, #8]
 800c24c:	f7ff ff32 	bl	800c0b4 <txAllocateQueueItem>
 800c250:	4603      	mov	r3, r0
 800c252:	e000      	b.n	800c256 <txPushSingleFrame+0xaa>
 800c254:	2300      	movs	r3, #0
    TxItem* const tqi =
 800c256:	61bb      	str	r3, [r7, #24]
    if (tqi != NULL)
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d054      	beq.n	800c308 <txPushSingleFrame+0x15c>
    {
        if (payload_size > 0U)  // The check is needed to avoid calling memcpy() with a NULL pointer, it's an UB.
 800c25e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c260:	2b00      	cmp	r3, #0
 800c262:	d010      	beq.n	800c286 <txPushSingleFrame+0xda>
        {
            CANARD_ASSERT(payload != NULL);
 800c264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c266:	2b00      	cmp	r3, #0
 800c268:	d106      	bne.n	800c278 <txPushSingleFrame+0xcc>
 800c26a:	4b38      	ldr	r3, [pc, #224]	@ (800c34c <txPushSingleFrame+0x1a0>)
 800c26c:	4a32      	ldr	r2, [pc, #200]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c26e:	f240 1167 	movw	r1, #359	@ 0x167
 800c272:	4832      	ldr	r0, [pc, #200]	@ (800c33c <txPushSingleFrame+0x190>)
 800c274:	f001 fc50 	bl	800db18 <__assert_func>
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(&tqi->payload_buffer[0], payload, payload_size);  // NOLINT
 800c278:	69bb      	ldr	r3, [r7, #24]
 800c27a:	3330      	adds	r3, #48	@ 0x30
 800c27c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c27e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c280:	4618      	mov	r0, r3
 800c282:	f002 fdda 	bl	800ee3a <memcpy>
        }
        // Clang-Tidy raises an error recommending the use of memset_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memset(&tqi->payload_buffer[payload_size], PADDING_BYTE_VALUE, padding_size);  // NOLINT
 800c286:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c288:	3330      	adds	r3, #48	@ 0x30
 800c28a:	69ba      	ldr	r2, [r7, #24]
 800c28c:	4413      	add	r3, r2
 800c28e:	69fa      	ldr	r2, [r7, #28]
 800c290:	2100      	movs	r1, #0
 800c292:	4618      	mov	r0, r3
 800c294:	f002 fceb 	bl	800ec6e <memset>
        tqi->payload_buffer[frame_payload_size - 1U] = txMakeTailByte(true, true, true, transfer_id);
 800c298:	6a3b      	ldr	r3, [r7, #32]
 800c29a:	1e5c      	subs	r4, r3, #1
 800c29c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	2101      	movs	r1, #1
 800c2a4:	2001      	movs	r0, #1
 800c2a6:	f7ff fe91 	bl	800bfcc <txMakeTailByte>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	69bb      	ldr	r3, [r7, #24]
 800c2b0:	4423      	add	r3, r4
 800c2b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        // Insert the newly created TX item into the queue.
        const CanardTreeNode* const res = cavlSearch(&que->root, &tqi->base.base, &txAVLPredicate, &avlTrivialFactory);
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	f103 000c 	add.w	r0, r3, #12
 800c2bc:	69b9      	ldr	r1, [r7, #24]
 800c2be:	4b24      	ldr	r3, [pc, #144]	@ (800c350 <txPushSingleFrame+0x1a4>)
 800c2c0:	4a24      	ldr	r2, [pc, #144]	@ (800c354 <txPushSingleFrame+0x1a8>)
 800c2c2:	f7ff fae7 	bl	800b894 <cavlSearch>
 800c2c6:	6178      	str	r0, [r7, #20]
        (void) res;
        CANARD_ASSERT(res == &tqi->base.base);
 800c2c8:	69bb      	ldr	r3, [r7, #24]
 800c2ca:	697a      	ldr	r2, [r7, #20]
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	d006      	beq.n	800c2de <txPushSingleFrame+0x132>
 800c2d0:	4b21      	ldr	r3, [pc, #132]	@ (800c358 <txPushSingleFrame+0x1ac>)
 800c2d2:	4a19      	ldr	r2, [pc, #100]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c2d4:	f240 1173 	movw	r1, #371	@ 0x173
 800c2d8:	4818      	ldr	r0, [pc, #96]	@ (800c33c <txPushSingleFrame+0x190>)
 800c2da:	f001 fc1d 	bl	800db18 <__assert_func>
        que->size++;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	689b      	ldr	r3, [r3, #8]
 800c2e2:	1c5a      	adds	r2, r3, #1
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	609a      	str	r2, [r3, #8]
        CANARD_ASSERT(que->size <= que->capacity);
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	689a      	ldr	r2, [r3, #8]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d906      	bls.n	800c302 <txPushSingleFrame+0x156>
 800c2f4:	4b19      	ldr	r3, [pc, #100]	@ (800c35c <txPushSingleFrame+0x1b0>)
 800c2f6:	4a10      	ldr	r2, [pc, #64]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c2f8:	f240 1175 	movw	r1, #373	@ 0x175
 800c2fc:	480f      	ldr	r0, [pc, #60]	@ (800c33c <txPushSingleFrame+0x190>)
 800c2fe:	f001 fc0b 	bl	800db18 <__assert_func>
        out = 1;  // One frame enqueued.
 800c302:	2301      	movs	r3, #1
 800c304:	627b      	str	r3, [r7, #36]	@ 0x24
 800c306:	e002      	b.n	800c30e <txPushSingleFrame+0x162>
    }
    else
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 800c308:	f06f 0302 	mvn.w	r3, #2
 800c30c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    CANARD_ASSERT((out < 0) || (out == 1));
 800c30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c310:	2b00      	cmp	r3, #0
 800c312:	db09      	blt.n	800c328 <txPushSingleFrame+0x17c>
 800c314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c316:	2b01      	cmp	r3, #1
 800c318:	d006      	beq.n	800c328 <txPushSingleFrame+0x17c>
 800c31a:	4b11      	ldr	r3, [pc, #68]	@ (800c360 <txPushSingleFrame+0x1b4>)
 800c31c:	4a06      	ldr	r2, [pc, #24]	@ (800c338 <txPushSingleFrame+0x18c>)
 800c31e:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 800c322:	4806      	ldr	r0, [pc, #24]	@ (800c33c <txPushSingleFrame+0x190>)
 800c324:	f001 fbf8 	bl	800db18 <__assert_func>
    return out;
 800c328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	372c      	adds	r7, #44	@ 0x2c
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd90      	pop	{r4, r7, pc}
 800c332:	bf00      	nop
 800c334:	080125ec 	.word	0x080125ec
 800c338:	08013190 	.word	0x08013190
 800c33c:	08012428 	.word	0x08012428
 800c340:	08012648 	.word	0x08012648
 800c344:	08012678 	.word	0x08012678
 800c348:	0801269c 	.word	0x0801269c
 800c34c:	080126d8 	.word	0x080126d8
 800c350:	0800bbf5 	.word	0x0800bbf5
 800c354:	0800c159 	.word	0x0800c159
 800c358:	080126f0 	.word	0x080126f0
 800c35c:	08012708 	.word	0x08012708
 800c360:	08012724 	.word	0x08012724

0800c364 <txGenerateMultiFrameChain>:
                                                 const CanardMicrosecond deadline_usec,
                                                 const uint32_t          can_id,
                                                 const CanardTransferID  transfer_id,
                                                 const size_t            payload_size,
                                                 const void* const       payload)
{
 800c364:	b590      	push	{r4, r7, lr}
 800c366:	b093      	sub	sp, #76	@ 0x4c
 800c368:	af02      	add	r7, sp, #8
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(ins != NULL);
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d106      	bne.n	800c384 <txGenerateMultiFrameChain+0x20>
 800c376:	4b93      	ldr	r3, [pc, #588]	@ (800c5c4 <txGenerateMultiFrameChain+0x260>)
 800c378:	4a93      	ldr	r2, [pc, #588]	@ (800c5c8 <txGenerateMultiFrameChain+0x264>)
 800c37a:	f240 1189 	movw	r1, #393	@ 0x189
 800c37e:	4893      	ldr	r0, [pc, #588]	@ (800c5cc <txGenerateMultiFrameChain+0x268>)
 800c380:	f001 fbca 	bl	800db18 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d106      	bne.n	800c398 <txGenerateMultiFrameChain+0x34>
 800c38a:	4b91      	ldr	r3, [pc, #580]	@ (800c5d0 <txGenerateMultiFrameChain+0x26c>)
 800c38c:	4a8e      	ldr	r2, [pc, #568]	@ (800c5c8 <txGenerateMultiFrameChain+0x264>)
 800c38e:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 800c392:	488e      	ldr	r0, [pc, #568]	@ (800c5cc <txGenerateMultiFrameChain+0x268>)
 800c394:	f001 fbc0 	bl	800db18 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 800c398:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d806      	bhi.n	800c3ae <txGenerateMultiFrameChain+0x4a>
 800c3a0:	4b8c      	ldr	r3, [pc, #560]	@ (800c5d4 <txGenerateMultiFrameChain+0x270>)
 800c3a2:	4a89      	ldr	r2, [pc, #548]	@ (800c5c8 <txGenerateMultiFrameChain+0x264>)
 800c3a4:	f240 118b 	movw	r1, #395	@ 0x18b
 800c3a8:	4888      	ldr	r0, [pc, #544]	@ (800c5cc <txGenerateMultiFrameChain+0x268>)
 800c3aa:	f001 fbb5 	bl	800db18 <__assert_func>
    CANARD_ASSERT(payload != NULL);
 800c3ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d106      	bne.n	800c3c2 <txGenerateMultiFrameChain+0x5e>
 800c3b4:	4b88      	ldr	r3, [pc, #544]	@ (800c5d8 <txGenerateMultiFrameChain+0x274>)
 800c3b6:	4a84      	ldr	r2, [pc, #528]	@ (800c5c8 <txGenerateMultiFrameChain+0x264>)
 800c3b8:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 800c3bc:	4883      	ldr	r0, [pc, #524]	@ (800c5cc <txGenerateMultiFrameChain+0x268>)
 800c3be:	f001 fbab 	bl	800db18 <__assert_func>

    TxChain        out                   = {NULL, NULL, 0};
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	613b      	str	r3, [r7, #16]
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	617b      	str	r3, [r7, #20]
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	61bb      	str	r3, [r7, #24]
    const size_t   payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 800c3ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c3d0:	3302      	adds	r3, #2
 800c3d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t         offset                = 0U;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    TransferCRC    crc                   = crcAdd(CRC_INITIAL, payload_size, payload);
 800c3d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c3da:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c3dc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800c3e0:	f7ff fc34 	bl	800bc4c <crcAdd>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	877b      	strh	r3, [r7, #58]	@ 0x3a
    bool           toggle                = INITIAL_TOGGLE_STATE;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    const uint8_t* payload_ptr           = (const uint8_t*) payload;
 800c3ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3f0:	637b      	str	r3, [r7, #52]	@ 0x34
    while (offset < payload_size_with_crc)
 800c3f2:	e0d4      	b.n	800c59e <txGenerateMultiFrameChain+0x23a>
    {
        out.size++;
 800c3f4:	69bb      	ldr	r3, [r7, #24]
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	61bb      	str	r3, [r7, #24]
        const size_t frame_payload_size_with_tail =
            ((payload_size_with_crc - offset) < presentation_layer_mtu)
 800c3fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c3fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3fe:	1ad3      	subs	r3, r2, r3
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
                : (presentation_layer_mtu + 1U);
 800c400:	687a      	ldr	r2, [r7, #4]
 800c402:	429a      	cmp	r2, r3
 800c404:	d908      	bls.n	800c418 <txGenerateMultiFrameChain+0xb4>
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
 800c406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c40a:	1ad3      	subs	r3, r2, r3
 800c40c:	3301      	adds	r3, #1
 800c40e:	4618      	mov	r0, r3
 800c410:	f7ff fe1e 	bl	800c050 <txRoundFramePayloadSizeUp>
 800c414:	4603      	mov	r3, r0
 800c416:	e001      	b.n	800c41c <txGenerateMultiFrameChain+0xb8>
                : (presentation_layer_mtu + 1U);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	3301      	adds	r3, #1
        const size_t frame_payload_size_with_tail =
 800c41c:	627b      	str	r3, [r7, #36]	@ 0x24
        TxItem* const tqi = txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size_with_tail);
 800c41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c420:	9300      	str	r3, [sp, #0]
 800c422:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c426:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c428:	68b8      	ldr	r0, [r7, #8]
 800c42a:	f7ff fe43 	bl	800c0b4 <txAllocateQueueItem>
 800c42e:	6238      	str	r0, [r7, #32]
        if (NULL == out.head)
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d102      	bne.n	800c43c <txGenerateMultiFrameChain+0xd8>
        {
            out.head = tqi;
 800c436:	6a3b      	ldr	r3, [r7, #32]
 800c438:	613b      	str	r3, [r7, #16]
 800c43a:	e002      	b.n	800c442 <txGenerateMultiFrameChain+0xde>
        }
        else
        {
            out.tail->base.next_in_transfer = &tqi->base;
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	6a3a      	ldr	r2, [r7, #32]
 800c440:	611a      	str	r2, [r3, #16]
        }
        out.tail = tqi;
 800c442:	6a3b      	ldr	r3, [r7, #32]
 800c444:	617b      	str	r3, [r7, #20]
        if (NULL == out.tail)
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	f000 80ae 	beq.w	800c5aa <txGenerateMultiFrameChain+0x246>
        {
            break;
        }

        // Copy the payload into the frame.
        const size_t frame_payload_size = frame_payload_size_with_tail - 1U;
 800c44e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c450:	3b01      	subs	r3, #1
 800c452:	61fb      	str	r3, [r7, #28]
        size_t       frame_offset       = 0U;
 800c454:	2300      	movs	r3, #0
 800c456:	633b      	str	r3, [r7, #48]	@ 0x30
        if (offset < payload_size)
 800c458:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c45a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d21c      	bcs.n	800c49a <txGenerateMultiFrameChain+0x136>
        {
            size_t move_size = payload_size - offset;
 800c460:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c464:	1ad3      	subs	r3, r2, r3
 800c466:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (move_size > frame_payload_size)
 800c468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c46a:	69fb      	ldr	r3, [r7, #28]
 800c46c:	429a      	cmp	r2, r3
 800c46e:	d901      	bls.n	800c474 <txGenerateMultiFrameChain+0x110>
            {
                move_size = frame_payload_size;
 800c470:	69fb      	ldr	r3, [r7, #28]
 800c472:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            // SonarQube incorrectly detects a buffer overflow here.
            (void) memcpy(&out.tail->payload_buffer[0], payload_ptr, move_size);  // NOLINT NOSONAR
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	3330      	adds	r3, #48	@ 0x30
 800c478:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c47a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c47c:	4618      	mov	r0, r3
 800c47e:	f002 fcdc 	bl	800ee3a <memcpy>
            frame_offset = frame_offset + move_size;
 800c482:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c486:	4413      	add	r3, r2
 800c488:	633b      	str	r3, [r7, #48]	@ 0x30
            offset += move_size;
 800c48a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c48e:	4413      	add	r3, r2
 800c490:	63fb      	str	r3, [r7, #60]	@ 0x3c
            payload_ptr += move_size;
 800c492:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c496:	4413      	add	r3, r2
 800c498:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        // Handle the last frame of the transfer: it is special because it also contains padding and CRC.
        if (offset >= payload_size)
 800c49a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c49c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c49e:	429a      	cmp	r2, r3
 800c4a0:	d343      	bcc.n	800c52a <txGenerateMultiFrameChain+0x1c6>
        {
            // Insert padding -- only in the last frame. Don't forget to include padding into the CRC.
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 800c4a2:	e00f      	b.n	800c4c4 <txGenerateMultiFrameChain+0x160>
            {
                out.tail->payload_buffer[frame_offset] = PADDING_BYTE_VALUE;
 800c4a4:	697a      	ldr	r2, [r7, #20]
 800c4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a8:	4413      	add	r3, r2
 800c4aa:	3330      	adds	r3, #48	@ 0x30
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800c4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	633b      	str	r3, [r7, #48]	@ 0x30
                crc = crcAddByte(crc, PADDING_BYTE_VALUE);
 800c4b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c4b8:	2100      	movs	r1, #0
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f7ff fba6 	bl	800bc0c <crcAddByte>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	877b      	strh	r3, [r7, #58]	@ 0x3a
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 800c4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4c6:	3302      	adds	r3, #2
 800c4c8:	69fa      	ldr	r2, [r7, #28]
 800c4ca:	429a      	cmp	r2, r3
 800c4cc:	d8ea      	bhi.n	800c4a4 <txGenerateMultiFrameChain+0x140>
            }

            // Insert the CRC.
            if ((frame_offset < frame_payload_size) && (offset == payload_size))
 800c4ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4d0:	69fb      	ldr	r3, [r7, #28]
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	d213      	bcs.n	800c4fe <txGenerateMultiFrameChain+0x19a>
 800c4d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c4d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d10f      	bne.n	800c4fe <txGenerateMultiFrameChain+0x19a>
            {
                // SonarQube incorrectly detects a buffer overflow here.
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc >> BITS_PER_BYTE);  // NOSONAR
 800c4de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c4e0:	0a1b      	lsrs	r3, r3, #8
 800c4e2:	b29b      	uxth	r3, r3
 800c4e4:	697a      	ldr	r2, [r7, #20]
 800c4e6:	b2d9      	uxtb	r1, r3
 800c4e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ea:	4413      	add	r3, r2
 800c4ec:	3330      	adds	r3, #48	@ 0x30
 800c4ee:	460a      	mov	r2, r1
 800c4f0:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800c4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 800c4f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
            if ((frame_offset < frame_payload_size) && (offset > payload_size))
 800c4fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c500:	69fb      	ldr	r3, [r7, #28]
 800c502:	429a      	cmp	r2, r3
 800c504:	d211      	bcs.n	800c52a <txGenerateMultiFrameChain+0x1c6>
 800c506:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c508:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d90d      	bls.n	800c52a <txGenerateMultiFrameChain+0x1c6>
            {
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc & BYTE_MAX);
 800c50e:	697a      	ldr	r2, [r7, #20]
 800c510:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c512:	b2d9      	uxtb	r1, r3
 800c514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c516:	4413      	add	r3, r2
 800c518:	3330      	adds	r3, #48	@ 0x30
 800c51a:	460a      	mov	r2, r1
 800c51c:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800c51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c520:	3301      	adds	r3, #1
 800c522:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 800c524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c526:	3301      	adds	r3, #1
 800c528:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }

        // Finalize the frame.
        CANARD_ASSERT((frame_offset + 1U) == out.tail->base.frame.payload_size);
 800c52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c52c:	1c5a      	adds	r2, r3, #1
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c532:	429a      	cmp	r2, r3
 800c534:	d006      	beq.n	800c544 <txGenerateMultiFrameChain+0x1e0>
 800c536:	4b29      	ldr	r3, [pc, #164]	@ (800c5dc <txGenerateMultiFrameChain+0x278>)
 800c538:	4a23      	ldr	r2, [pc, #140]	@ (800c5c8 <txGenerateMultiFrameChain+0x264>)
 800c53a:	f240 11d9 	movw	r1, #473	@ 0x1d9
 800c53e:	4823      	ldr	r0, [pc, #140]	@ (800c5cc <txGenerateMultiFrameChain+0x268>)
 800c540:	f001 faea 	bl	800db18 <__assert_func>
        // SonarQube incorrectly detects a buffer overflow here.
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 800c544:	693a      	ldr	r2, [r7, #16]
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	429a      	cmp	r2, r3
 800c54a:	bf0c      	ite	eq
 800c54c:	2301      	moveq	r3, #1
 800c54e:	2300      	movne	r3, #0
 800c550:	b2d8      	uxtb	r0, r3
 800c552:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c556:	429a      	cmp	r2, r3
 800c558:	bf2c      	ite	cs
 800c55a:	2301      	movcs	r3, #1
 800c55c:	2300      	movcc	r3, #0
 800c55e:	b2d9      	uxtb	r1, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800c560:	697c      	ldr	r4, [r7, #20]
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 800c562:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800c566:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c56a:	f7ff fd2f 	bl	800bfcc <txMakeTailByte>
 800c56e:	4603      	mov	r3, r0
 800c570:	461a      	mov	r2, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800c572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c574:	4423      	add	r3, r4
 800c576:	3330      	adds	r3, #48	@ 0x30
 800c578:	701a      	strb	r2, [r3, #0]
        toggle = !toggle;
 800c57a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c57e:	2b00      	cmp	r3, #0
 800c580:	bf14      	ite	ne
 800c582:	2301      	movne	r3, #1
 800c584:	2300      	moveq	r3, #0
 800c586:	b2db      	uxtb	r3, r3
 800c588:	f083 0301 	eor.w	r3, r3, #1
 800c58c:	b2db      	uxtb	r3, r3
 800c58e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 800c592:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c596:	f003 0301 	and.w	r3, r3, #1
 800c59a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    while (offset < payload_size_with_crc)
 800c59e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c5a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	f4ff af26 	bcc.w	800c3f4 <txGenerateMultiFrameChain+0x90>
 800c5a8:	e000      	b.n	800c5ac <txGenerateMultiFrameChain+0x248>
            break;
 800c5aa:	bf00      	nop
    }
    return out;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	461c      	mov	r4, r3
 800c5b0:	f107 0310 	add.w	r3, r7, #16
 800c5b4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c5b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800c5bc:	68f8      	ldr	r0, [r7, #12]
 800c5be:	3744      	adds	r7, #68	@ 0x44
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd90      	pop	{r4, r7, pc}
 800c5c4:	080125ec 	.word	0x080125ec
 800c5c8:	08013260 	.word	0x08013260
 800c5cc:	08012428 	.word	0x08012428
 800c5d0:	0801273c 	.word	0x0801273c
 800c5d4:	08012758 	.word	0x08012758
 800c5d8:	080126d8 	.word	0x080126d8
 800c5dc:	08012780 	.word	0x08012780

0800c5e0 <txPushMultiFrame>:
                                        const CanardMicrosecond deadline_usec,
                                        const uint32_t          can_id,
                                        const CanardTransferID  transfer_id,
                                        const size_t            payload_size,
                                        const void* const       payload)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b094      	sub	sp, #80	@ 0x50
 800c5e4:	af06      	add	r7, sp, #24
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT((ins != NULL) && (que != NULL));
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d002      	beq.n	800c5f8 <txPushMultiFrame+0x18>
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d106      	bne.n	800c606 <txPushMultiFrame+0x26>
 800c5f8:	4b65      	ldr	r3, [pc, #404]	@ (800c790 <txPushMultiFrame+0x1b0>)
 800c5fa:	4a66      	ldr	r2, [pc, #408]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c5fc:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 800c600:	4865      	ldr	r0, [pc, #404]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c602:	f001 fa89 	bl	800db18 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d106      	bne.n	800c61a <txPushMultiFrame+0x3a>
 800c60c:	4b63      	ldr	r3, [pc, #396]	@ (800c79c <txPushMultiFrame+0x1bc>)
 800c60e:	4a61      	ldr	r2, [pc, #388]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c610:	f240 11ed 	movw	r1, #493	@ 0x1ed
 800c614:	4860      	ldr	r0, [pc, #384]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c616:	f001 fa7f 	bl	800db18 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 800c61a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	429a      	cmp	r2, r3
 800c620:	d806      	bhi.n	800c630 <txPushMultiFrame+0x50>
 800c622:	4b5f      	ldr	r3, [pc, #380]	@ (800c7a0 <txPushMultiFrame+0x1c0>)
 800c624:	4a5b      	ldr	r2, [pc, #364]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c626:	f44f 71f7 	mov.w	r1, #494	@ 0x1ee
 800c62a:	485b      	ldr	r0, [pc, #364]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c62c:	f001 fa74 	bl	800db18 <__assert_func>

    int32_t      out                   = 0;  // The number of frames enqueued or negated error.
 800c630:	2300      	movs	r3, #0
 800c632:	637b      	str	r3, [r7, #52]	@ 0x34
    const size_t payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 800c634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c636:	3302      	adds	r3, #2
 800c638:	62bb      	str	r3, [r7, #40]	@ 0x28
    const size_t num_frames = ((payload_size_with_crc + presentation_layer_mtu) - 1U) / presentation_layer_mtu;
 800c63a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	4413      	add	r3, r2
 800c640:	1e5a      	subs	r2, r3, #1
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	fbb2 f3f3 	udiv	r3, r2, r3
 800c648:	627b      	str	r3, [r7, #36]	@ 0x24
    CANARD_ASSERT(num_frames >= 2);
 800c64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d806      	bhi.n	800c65e <txPushMultiFrame+0x7e>
 800c650:	4b54      	ldr	r3, [pc, #336]	@ (800c7a4 <txPushMultiFrame+0x1c4>)
 800c652:	4a50      	ldr	r2, [pc, #320]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c654:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800c658:	484f      	ldr	r0, [pc, #316]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c65a:	f001 fa5d 	bl	800db18 <__assert_func>
    if ((que->size + num_frames) <= que->capacity)  // Bail early if we can see that we won't fit anyway.
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	689a      	ldr	r2, [r3, #8]
 800c662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c664:	441a      	add	r2, r3
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d87b      	bhi.n	800c766 <txPushMultiFrame+0x186>
    {
        const TxChain sq = txGenerateMultiFrameChain(ins,
 800c66e:	f107 0010 	add.w	r0, r7, #16
 800c672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c674:	9305      	str	r3, [sp, #20]
 800c676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c678:	9304      	str	r3, [sp, #16]
 800c67a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800c67e:	9303      	str	r3, [sp, #12]
 800c680:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c682:	9302      	str	r3, [sp, #8]
 800c684:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c688:	e9cd 2300 	strd	r2, r3, [sp]
 800c68c:	687a      	ldr	r2, [r7, #4]
 800c68e:	68b9      	ldr	r1, [r7, #8]
 800c690:	f7ff fe68 	bl	800c364 <txGenerateMultiFrameChain>
                                                     deadline_usec,
                                                     can_id,
                                                     transfer_id,
                                                     payload_size,
                                                     payload);
        if (sq.tail != NULL)
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d051      	beq.n	800c73e <txPushMultiFrame+0x15e>
        {
            CanardTxQueueItem* next = &sq.head->base;
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	633b      	str	r3, [r7, #48]	@ 0x30
            do
            {
                const CanardTreeNode* const res =
                    cavlSearch(&que->root, &next->base, &txAVLPredicate, &avlTrivialFactory);
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	f103 000c 	add.w	r0, r3, #12
 800c6a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c6a6:	4b40      	ldr	r3, [pc, #256]	@ (800c7a8 <txPushMultiFrame+0x1c8>)
 800c6a8:	4a40      	ldr	r2, [pc, #256]	@ (800c7ac <txPushMultiFrame+0x1cc>)
 800c6aa:	f7ff f8f3 	bl	800b894 <cavlSearch>
 800c6ae:	61f8      	str	r0, [r7, #28]
                (void) res;
                CANARD_ASSERT(res == &next->base);
 800c6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6b2:	69fa      	ldr	r2, [r7, #28]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d006      	beq.n	800c6c6 <txPushMultiFrame+0xe6>
 800c6b8:	4b3d      	ldr	r3, [pc, #244]	@ (800c7b0 <txPushMultiFrame+0x1d0>)
 800c6ba:	4a36      	ldr	r2, [pc, #216]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c6bc:	f240 2105 	movw	r1, #517	@ 0x205
 800c6c0:	4835      	ldr	r0, [pc, #212]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c6c2:	f001 fa29 	bl	800db18 <__assert_func>
                CANARD_ASSERT(que->root != NULL);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	68db      	ldr	r3, [r3, #12]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d106      	bne.n	800c6dc <txPushMultiFrame+0xfc>
 800c6ce:	4b39      	ldr	r3, [pc, #228]	@ (800c7b4 <txPushMultiFrame+0x1d4>)
 800c6d0:	4a30      	ldr	r2, [pc, #192]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c6d2:	f240 2106 	movw	r1, #518	@ 0x206
 800c6d6:	4830      	ldr	r0, [pc, #192]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c6d8:	f001 fa1e 	bl	800db18 <__assert_func>
                next = next->next_in_transfer;
 800c6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6de:	691b      	ldr	r3, [r3, #16]
 800c6e0:	633b      	str	r3, [r7, #48]	@ 0x30
            } while (next != NULL);
 800c6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d1da      	bne.n	800c69e <txPushMultiFrame+0xbe>
            CANARD_ASSERT(num_frames == sq.size);
 800c6e8:	69bb      	ldr	r3, [r7, #24]
 800c6ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d006      	beq.n	800c6fe <txPushMultiFrame+0x11e>
 800c6f0:	4b31      	ldr	r3, [pc, #196]	@ (800c7b8 <txPushMultiFrame+0x1d8>)
 800c6f2:	4a28      	ldr	r2, [pc, #160]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c6f4:	f240 2109 	movw	r1, #521	@ 0x209
 800c6f8:	4827      	ldr	r0, [pc, #156]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c6fa:	f001 fa0d 	bl	800db18 <__assert_func>
            que->size += sq.size;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	689a      	ldr	r2, [r3, #8]
 800c702:	69bb      	ldr	r3, [r7, #24]
 800c704:	441a      	add	r2, r3
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	609a      	str	r2, [r3, #8]
            CANARD_ASSERT(que->size <= que->capacity);
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	689a      	ldr	r2, [r3, #8]
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	429a      	cmp	r2, r3
 800c714:	d906      	bls.n	800c724 <txPushMultiFrame+0x144>
 800c716:	4b29      	ldr	r3, [pc, #164]	@ (800c7bc <txPushMultiFrame+0x1dc>)
 800c718:	4a1e      	ldr	r2, [pc, #120]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c71a:	f240 210b 	movw	r1, #523	@ 0x20b
 800c71e:	481e      	ldr	r0, [pc, #120]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c720:	f001 f9fa 	bl	800db18 <__assert_func>
            CANARD_ASSERT((sq.size + 0ULL) <= INT32_MAX);  // +0 is to suppress warning.
 800c724:	69bb      	ldr	r3, [r7, #24]
 800c726:	2b00      	cmp	r3, #0
 800c728:	da06      	bge.n	800c738 <txPushMultiFrame+0x158>
 800c72a:	4b25      	ldr	r3, [pc, #148]	@ (800c7c0 <txPushMultiFrame+0x1e0>)
 800c72c:	4a19      	ldr	r2, [pc, #100]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c72e:	f44f 7103 	mov.w	r1, #524	@ 0x20c
 800c732:	4819      	ldr	r0, [pc, #100]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c734:	f001 f9f0 	bl	800db18 <__assert_func>
            out = (int32_t) sq.size;
 800c738:	69bb      	ldr	r3, [r7, #24]
 800c73a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c73c:	e016      	b.n	800c76c <txPushMultiFrame+0x18c>
        }
        else
        {
            out                     = -CANARD_ERROR_OUT_OF_MEMORY;
 800c73e:	f06f 0302 	mvn.w	r3, #2
 800c742:	637b      	str	r3, [r7, #52]	@ 0x34
            CanardTxQueueItem* head = &sq.head->base;
 800c744:	693b      	ldr	r3, [r7, #16]
 800c746:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 800c748:	e009      	b.n	800c75e <txPushMultiFrame+0x17e>
            {
                CanardTxQueueItem* const next = head->next_in_transfer;
 800c74a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c74c:	691b      	ldr	r3, [r3, #16]
 800c74e:	623b      	str	r3, [r7, #32]
                ins->memory_free(ins, head);
 800c750:	68bb      	ldr	r3, [r7, #8]
 800c752:	68db      	ldr	r3, [r3, #12]
 800c754:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c756:	68b8      	ldr	r0, [r7, #8]
 800c758:	4798      	blx	r3
                head = next;
 800c75a:	6a3b      	ldr	r3, [r7, #32]
 800c75c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 800c75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c760:	2b00      	cmp	r3, #0
 800c762:	d1f2      	bne.n	800c74a <txPushMultiFrame+0x16a>
 800c764:	e002      	b.n	800c76c <txPushMultiFrame+0x18c>
            }
        }
    }
    else  // We predict that we're going to run out of queue, don't bother serializing the transfer.
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 800c766:	f06f 0302 	mvn.w	r3, #2
 800c76a:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    CANARD_ASSERT((out < 0) || (out >= 2));
 800c76c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c76e:	2b00      	cmp	r3, #0
 800c770:	db09      	blt.n	800c786 <txPushMultiFrame+0x1a6>
 800c772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c774:	2b01      	cmp	r3, #1
 800c776:	dc06      	bgt.n	800c786 <txPushMultiFrame+0x1a6>
 800c778:	4b12      	ldr	r3, [pc, #72]	@ (800c7c4 <txPushMultiFrame+0x1e4>)
 800c77a:	4a06      	ldr	r2, [pc, #24]	@ (800c794 <txPushMultiFrame+0x1b4>)
 800c77c:	f240 211f 	movw	r1, #543	@ 0x21f
 800c780:	4805      	ldr	r0, [pc, #20]	@ (800c798 <txPushMultiFrame+0x1b8>)
 800c782:	f001 f9c9 	bl	800db18 <__assert_func>
    return out;
 800c786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3738      	adds	r7, #56	@ 0x38
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}
 800c790:	080127bc 	.word	0x080127bc
 800c794:	0801324c 	.word	0x0801324c
 800c798:	08012428 	.word	0x08012428
 800c79c:	0801273c 	.word	0x0801273c
 800c7a0:	08012758 	.word	0x08012758
 800c7a4:	080127ec 	.word	0x080127ec
 800c7a8:	0800bbf5 	.word	0x0800bbf5
 800c7ac:	0800c159 	.word	0x0800c159
 800c7b0:	080127fc 	.word	0x080127fc
 800c7b4:	08012810 	.word	0x08012810
 800c7b8:	0801282c 	.word	0x0801282c
 800c7bc:	08012708 	.word	0x08012708
 800c7c0:	08012844 	.word	0x08012844
 800c7c4:	08012868 	.word	0x08012868

0800c7c8 <rxTryParseFrame>:

/// Returns truth if the frame is valid and parsed successfully. False if the frame is not a valid UAVCAN/CAN frame.
CANARD_PRIVATE bool rxTryParseFrame(const CanardMicrosecond  timestamp_usec,
                                    const CanardFrame* const frame,
                                    RxFrameModel* const      out)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b088      	sub	sp, #32
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800c7d2:	607a      	str	r2, [r7, #4]
 800c7d4:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d106      	bne.n	800c7ea <rxTryParseFrame+0x22>
 800c7dc:	4b96      	ldr	r3, [pc, #600]	@ (800ca38 <rxTryParseFrame+0x270>)
 800c7de:	4a97      	ldr	r2, [pc, #604]	@ (800ca3c <rxTryParseFrame+0x274>)
 800c7e0:	f240 214e 	movw	r1, #590	@ 0x24e
 800c7e4:	4896      	ldr	r0, [pc, #600]	@ (800ca40 <rxTryParseFrame+0x278>)
 800c7e6:	f001 f997 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame->extended_can_id <= CAN_EXT_ID_MASK);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c7f2:	d306      	bcc.n	800c802 <rxTryParseFrame+0x3a>
 800c7f4:	4b93      	ldr	r3, [pc, #588]	@ (800ca44 <rxTryParseFrame+0x27c>)
 800c7f6:	4a91      	ldr	r2, [pc, #580]	@ (800ca3c <rxTryParseFrame+0x274>)
 800c7f8:	f240 214f 	movw	r1, #591	@ 0x24f
 800c7fc:	4890      	ldr	r0, [pc, #576]	@ (800ca40 <rxTryParseFrame+0x278>)
 800c7fe:	f001 f98b 	bl	800db18 <__assert_func>
    CANARD_ASSERT(out != NULL);
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d106      	bne.n	800c816 <rxTryParseFrame+0x4e>
 800c808:	4b8f      	ldr	r3, [pc, #572]	@ (800ca48 <rxTryParseFrame+0x280>)
 800c80a:	4a8c      	ldr	r2, [pc, #560]	@ (800ca3c <rxTryParseFrame+0x274>)
 800c80c:	f44f 7114 	mov.w	r1, #592	@ 0x250
 800c810:	488b      	ldr	r0, [pc, #556]	@ (800ca40 <rxTryParseFrame+0x278>)
 800c812:	f001 f981 	bl	800db18 <__assert_func>
    bool valid = false;
 800c816:	2300      	movs	r3, #0
 800c818:	77fb      	strb	r3, [r7, #31]
    if (frame->payload_size > 0)
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	685b      	ldr	r3, [r3, #4]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	f000 8105 	beq.w	800ca2e <rxTryParseFrame+0x266>
    {
        CANARD_ASSERT(frame->payload != NULL);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d106      	bne.n	800c83a <rxTryParseFrame+0x72>
 800c82c:	4b87      	ldr	r3, [pc, #540]	@ (800ca4c <rxTryParseFrame+0x284>)
 800c82e:	4a83      	ldr	r2, [pc, #524]	@ (800ca3c <rxTryParseFrame+0x274>)
 800c830:	f44f 7115 	mov.w	r1, #596	@ 0x254
 800c834:	4882      	ldr	r0, [pc, #520]	@ (800ca40 <rxTryParseFrame+0x278>)
 800c836:	f001 f96f 	bl	800db18 <__assert_func>
        out->timestamp_usec = timestamp_usec;
 800c83a:	6839      	ldr	r1, [r7, #0]
 800c83c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c840:	e9c1 2300 	strd	r2, r3, [r1]

        // CAN ID parsing.
        const uint32_t can_id = frame->extended_can_id;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	61bb      	str	r3, [r7, #24]
        out->priority         = (CanardPriority) ((can_id >> OFFSET_PRIORITY) & CANARD_PRIORITY_MAX);
 800c84a:	69bb      	ldr	r3, [r7, #24]
 800c84c:	0e9b      	lsrs	r3, r3, #26
 800c84e:	b2db      	uxtb	r3, r3
 800c850:	f003 0307 	and.w	r3, r3, #7
 800c854:	b2da      	uxtb	r2, r3
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	721a      	strb	r2, [r3, #8]
        out->source_node_id   = (CanardNodeID) (can_id & CANARD_NODE_ID_MAX);
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	b2db      	uxtb	r3, r3
 800c85e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c862:	b2da      	uxtb	r2, r3
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	731a      	strb	r2, [r3, #12]
        if (0 == (can_id & FLAG_SERVICE_NOT_MESSAGE))
 800c868:	69bb      	ldr	r3, [r7, #24]
 800c86a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d128      	bne.n	800c8c4 <rxTryParseFrame+0xfc>
        {
            out->transfer_kind = CanardTransferKindMessage;
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	2200      	movs	r2, #0
 800c876:	725a      	strb	r2, [r3, #9]
            out->port_id       = (CanardPortID) ((can_id >> OFFSET_SUBJECT_ID) & CANARD_SUBJECT_ID_MAX);
 800c878:	69bb      	ldr	r3, [r7, #24]
 800c87a:	0a1b      	lsrs	r3, r3, #8
 800c87c:	b29b      	uxth	r3, r3
 800c87e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c882:	b29a      	uxth	r2, r3
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	815a      	strh	r2, [r3, #10]
            if ((can_id & FLAG_ANONYMOUS_MESSAGE) != 0)
 800c888:	69bb      	ldr	r3, [r7, #24]
 800c88a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d002      	beq.n	800c898 <rxTryParseFrame+0xd0>
            {
                out->source_node_id = CANARD_NODE_ID_UNSET;
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	22ff      	movs	r2, #255	@ 0xff
 800c896:	731a      	strb	r2, [r3, #12]
            }
            out->destination_node_id = CANARD_NODE_ID_UNSET;
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	22ff      	movs	r2, #255	@ 0xff
 800c89c:	735a      	strb	r2, [r3, #13]
            // Reserved bits may be unreserved in the future.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (0 == (can_id & FLAG_RESERVED_07));
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d106      	bne.n	800c8b6 <rxTryParseFrame+0xee>
 800c8a8:	69bb      	ldr	r3, [r7, #24]
 800c8aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d101      	bne.n	800c8b6 <rxTryParseFrame+0xee>
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	e000      	b.n	800c8b8 <rxTryParseFrame+0xf0>
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	77fb      	strb	r3, [r7, #31]
 800c8ba:	7ffb      	ldrb	r3, [r7, #31]
 800c8bc:	f003 0301 	and.w	r3, r3, #1
 800c8c0:	77fb      	strb	r3, [r7, #31]
 800c8c2:	e02c      	b.n	800c91e <rxTryParseFrame+0x156>
        }
        else
        {
            out->transfer_kind =
                ((can_id & FLAG_REQUEST_NOT_RESPONSE) != 0) ? CanardTransferKindRequest : CanardTransferKindResponse;
 800c8c4:	69bb      	ldr	r3, [r7, #24]
 800c8c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d001      	beq.n	800c8d2 <rxTryParseFrame+0x10a>
 800c8ce:	2202      	movs	r2, #2
 800c8d0:	e000      	b.n	800c8d4 <rxTryParseFrame+0x10c>
 800c8d2:	2201      	movs	r2, #1
            out->transfer_kind =
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	725a      	strb	r2, [r3, #9]
            out->port_id             = (CanardPortID) ((can_id >> OFFSET_SERVICE_ID) & CANARD_SERVICE_ID_MAX);
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	0b9b      	lsrs	r3, r3, #14
 800c8dc:	b29b      	uxth	r3, r3
 800c8de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8e2:	b29a      	uxth	r2, r3
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	815a      	strh	r2, [r3, #10]
            out->destination_node_id = (CanardNodeID) ((can_id >> OFFSET_DST_NODE_ID) & CANARD_NODE_ID_MAX);
 800c8e8:	69bb      	ldr	r3, [r7, #24]
 800c8ea:	09db      	lsrs	r3, r3, #7
 800c8ec:	b2db      	uxtb	r3, r3
 800c8ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8f2:	b2da      	uxtb	r2, r3
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	735a      	strb	r2, [r3, #13]
            // The reserved bit may be unreserved in the future. It may be used to extend the service-ID to 10 bits.
            // Per Specification, source cannot be the same as the destination.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (out->source_node_id != out->destination_node_id);
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d107      	bne.n	800c912 <rxTryParseFrame+0x14a>
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	7b1a      	ldrb	r2, [r3, #12]
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	7b5b      	ldrb	r3, [r3, #13]
 800c90a:	429a      	cmp	r2, r3
 800c90c:	d001      	beq.n	800c912 <rxTryParseFrame+0x14a>
 800c90e:	2301      	movs	r3, #1
 800c910:	e000      	b.n	800c914 <rxTryParseFrame+0x14c>
 800c912:	2300      	movs	r3, #0
 800c914:	77fb      	strb	r3, [r7, #31]
 800c916:	7ffb      	ldrb	r3, [r7, #31]
 800c918:	f003 0301 	and.w	r3, r3, #1
 800c91c:	77fb      	strb	r3, [r7, #31]
        }

        // Payload parsing.
        out->payload_size = frame->payload_size - 1U;  // Cut off the tail byte.
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	685b      	ldr	r3, [r3, #4]
 800c922:	1e5a      	subs	r2, r3, #1
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	615a      	str	r2, [r3, #20]
        out->payload      = frame->payload;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	689a      	ldr	r2, [r3, #8]
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	619a      	str	r2, [r3, #24]

        // Tail byte parsing.
        // Intentional violation of MISRA: pointer arithmetics is required to locate the tail byte. Unavoidable.
        const uint8_t tail     = *(((const uint8_t*) out->payload) + out->payload_size);  // NOSONAR
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	699a      	ldr	r2, [r3, #24]
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	695b      	ldr	r3, [r3, #20]
 800c938:	4413      	add	r3, r2
 800c93a:	781b      	ldrb	r3, [r3, #0]
 800c93c:	75fb      	strb	r3, [r7, #23]
        out->transfer_id       = tail & CANARD_TRANSFER_ID_MAX;
 800c93e:	7dfb      	ldrb	r3, [r7, #23]
 800c940:	f003 031f 	and.w	r3, r3, #31
 800c944:	b2da      	uxtb	r2, r3
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	739a      	strb	r2, [r3, #14]
        out->start_of_transfer = ((tail & TAIL_START_OF_TRANSFER) != 0);
 800c94a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	09db      	lsrs	r3, r3, #7
 800c952:	b2da      	uxtb	r2, r3
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	73da      	strb	r2, [r3, #15]
        out->end_of_transfer   = ((tail & TAIL_END_OF_TRANSFER) != 0);
 800c958:	7dfb      	ldrb	r3, [r7, #23]
 800c95a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c95e:	2b00      	cmp	r3, #0
 800c960:	bf14      	ite	ne
 800c962:	2301      	movne	r3, #1
 800c964:	2300      	moveq	r3, #0
 800c966:	b2da      	uxtb	r2, r3
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	741a      	strb	r2, [r3, #16]
        out->toggle            = ((tail & TAIL_TOGGLE) != 0);
 800c96c:	7dfb      	ldrb	r3, [r7, #23]
 800c96e:	f003 0320 	and.w	r3, r3, #32
 800c972:	2b00      	cmp	r3, #0
 800c974:	bf14      	ite	ne
 800c976:	2301      	movne	r3, #1
 800c978:	2300      	moveq	r3, #0
 800c97a:	b2da      	uxtb	r2, r3
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	745a      	strb	r2, [r3, #17]

        // Final validation.
        // Protocol version check: if SOT is set, then the toggle shall also be set.
        valid = valid && ((!out->start_of_transfer) || (INITIAL_TOGGLE_STATE == out->toggle));
 800c980:	7ffb      	ldrb	r3, [r7, #31]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00c      	beq.n	800c9a0 <rxTryParseFrame+0x1d8>
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	7bdb      	ldrb	r3, [r3, #15]
 800c98a:	f083 0301 	eor.w	r3, r3, #1
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	2b00      	cmp	r3, #0
 800c992:	d103      	bne.n	800c99c <rxTryParseFrame+0x1d4>
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	7c5b      	ldrb	r3, [r3, #17]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d001      	beq.n	800c9a0 <rxTryParseFrame+0x1d8>
 800c99c:	2301      	movs	r3, #1
 800c99e:	e000      	b.n	800c9a2 <rxTryParseFrame+0x1da>
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	77fb      	strb	r3, [r7, #31]
 800c9a4:	7ffb      	ldrb	r3, [r7, #31]
 800c9a6:	f003 0301 	and.w	r3, r3, #1
 800c9aa:	77fb      	strb	r3, [r7, #31]
        // Anonymous transfers can be only single-frame transfers.
        valid = valid &&
 800c9ac:	7ffb      	ldrb	r3, [r7, #31]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d00d      	beq.n	800c9ce <rxTryParseFrame+0x206>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	7bdb      	ldrb	r3, [r3, #15]
        valid = valid &&
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d003      	beq.n	800c9c2 <rxTryParseFrame+0x1fa>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	7c1b      	ldrb	r3, [r3, #16]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d103      	bne.n	800c9ca <rxTryParseFrame+0x202>
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	7b1b      	ldrb	r3, [r3, #12]
 800c9c6:	2bff      	cmp	r3, #255	@ 0xff
 800c9c8:	d001      	beq.n	800c9ce <rxTryParseFrame+0x206>
        valid = valid &&
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	e000      	b.n	800c9d0 <rxTryParseFrame+0x208>
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	77fb      	strb	r3, [r7, #31]
 800c9d2:	7ffb      	ldrb	r3, [r7, #31]
 800c9d4:	f003 0301 	and.w	r3, r3, #1
 800c9d8:	77fb      	strb	r3, [r7, #31]
        // Non-last frames of a multi-frame transfer shall utilize the MTU fully.
        valid = valid && ((out->payload_size >= MFT_NON_LAST_FRAME_PAYLOAD_MIN) || out->end_of_transfer);
 800c9da:	7ffb      	ldrb	r3, [r7, #31]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d009      	beq.n	800c9f4 <rxTryParseFrame+0x22c>
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	695b      	ldr	r3, [r3, #20]
 800c9e4:	2b06      	cmp	r3, #6
 800c9e6:	d803      	bhi.n	800c9f0 <rxTryParseFrame+0x228>
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	7c1b      	ldrb	r3, [r3, #16]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d001      	beq.n	800c9f4 <rxTryParseFrame+0x22c>
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	e000      	b.n	800c9f6 <rxTryParseFrame+0x22e>
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	77fb      	strb	r3, [r7, #31]
 800c9f8:	7ffb      	ldrb	r3, [r7, #31]
 800c9fa:	f003 0301 	and.w	r3, r3, #1
 800c9fe:	77fb      	strb	r3, [r7, #31]
        // A frame that is a part of a multi-frame transfer cannot be empty (tail byte not included).
        valid = valid && ((out->payload_size > 0) || (out->start_of_transfer && out->end_of_transfer));
 800ca00:	7ffb      	ldrb	r3, [r7, #31]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d00d      	beq.n	800ca22 <rxTryParseFrame+0x25a>
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	695b      	ldr	r3, [r3, #20]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d107      	bne.n	800ca1e <rxTryParseFrame+0x256>
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	7bdb      	ldrb	r3, [r3, #15]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d005      	beq.n	800ca22 <rxTryParseFrame+0x25a>
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	7c1b      	ldrb	r3, [r3, #16]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d001      	beq.n	800ca22 <rxTryParseFrame+0x25a>
 800ca1e:	2301      	movs	r3, #1
 800ca20:	e000      	b.n	800ca24 <rxTryParseFrame+0x25c>
 800ca22:	2300      	movs	r3, #0
 800ca24:	77fb      	strb	r3, [r7, #31]
 800ca26:	7ffb      	ldrb	r3, [r7, #31]
 800ca28:	f003 0301 	and.w	r3, r3, #1
 800ca2c:	77fb      	strb	r3, [r7, #31]
    }
    return valid;
 800ca2e:	7ffb      	ldrb	r3, [r7, #31]
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	3720      	adds	r7, #32
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}
 800ca38:	08012880 	.word	0x08012880
 800ca3c:	0801329c 	.word	0x0801329c
 800ca40:	08012428 	.word	0x08012428
 800ca44:	08012898 	.word	0x08012898
 800ca48:	080128c8 	.word	0x080128c8
 800ca4c:	080128dc 	.word	0x080128dc

0800ca50 <rxInitTransferMetadataFromFrame>:

CANARD_PRIVATE void rxInitTransferMetadataFromFrame(const RxFrameModel* const     frame,
                                                    CanardTransferMetadata* const out_transfer)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b082      	sub	sp, #8
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
 800ca58:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d106      	bne.n	800ca6e <rxInitTransferMetadataFromFrame+0x1e>
 800ca60:	4b19      	ldr	r3, [pc, #100]	@ (800cac8 <rxInitTransferMetadataFromFrame+0x78>)
 800ca62:	4a1a      	ldr	r2, [pc, #104]	@ (800cacc <rxInitTransferMetadataFromFrame+0x7c>)
 800ca64:	f240 218f 	movw	r1, #655	@ 0x28f
 800ca68:	4819      	ldr	r0, [pc, #100]	@ (800cad0 <rxInitTransferMetadataFromFrame+0x80>)
 800ca6a:	f001 f855 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	699b      	ldr	r3, [r3, #24]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d106      	bne.n	800ca84 <rxInitTransferMetadataFromFrame+0x34>
 800ca76:	4b17      	ldr	r3, [pc, #92]	@ (800cad4 <rxInitTransferMetadataFromFrame+0x84>)
 800ca78:	4a14      	ldr	r2, [pc, #80]	@ (800cacc <rxInitTransferMetadataFromFrame+0x7c>)
 800ca7a:	f44f 7124 	mov.w	r1, #656	@ 0x290
 800ca7e:	4814      	ldr	r0, [pc, #80]	@ (800cad0 <rxInitTransferMetadataFromFrame+0x80>)
 800ca80:	f001 f84a 	bl	800db18 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d106      	bne.n	800ca98 <rxInitTransferMetadataFromFrame+0x48>
 800ca8a:	4b13      	ldr	r3, [pc, #76]	@ (800cad8 <rxInitTransferMetadataFromFrame+0x88>)
 800ca8c:	4a0f      	ldr	r2, [pc, #60]	@ (800cacc <rxInitTransferMetadataFromFrame+0x7c>)
 800ca8e:	f240 2191 	movw	r1, #657	@ 0x291
 800ca92:	480f      	ldr	r0, [pc, #60]	@ (800cad0 <rxInitTransferMetadataFromFrame+0x80>)
 800ca94:	f001 f840 	bl	800db18 <__assert_func>
    out_transfer->priority       = frame->priority;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	7a1a      	ldrb	r2, [r3, #8]
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	701a      	strb	r2, [r3, #0]
    out_transfer->transfer_kind  = frame->transfer_kind;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	7a5a      	ldrb	r2, [r3, #9]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	705a      	strb	r2, [r3, #1]
    out_transfer->port_id        = frame->port_id;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	895a      	ldrh	r2, [r3, #10]
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	805a      	strh	r2, [r3, #2]
    out_transfer->remote_node_id = frame->source_node_id;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	7b1a      	ldrb	r2, [r3, #12]
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	711a      	strb	r2, [r3, #4]
    out_transfer->transfer_id    = frame->transfer_id;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	7b9a      	ldrb	r2, [r3, #14]
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	715a      	strb	r2, [r3, #5]
}
 800cac0:	bf00      	nop
 800cac2:	3708      	adds	r7, #8
 800cac4:	46bd      	mov	sp, r7
 800cac6:	bd80      	pop	{r7, pc}
 800cac8:	08012880 	.word	0x08012880
 800cacc:	08013330 	.word	0x08013330
 800cad0:	08012428 	.word	0x08012428
 800cad4:	080128dc 	.word	0x080128dc
 800cad8:	080128fc 	.word	0x080128fc

0800cadc <rxComputeTransferIDDifference>:

/// The implementation is borrowed from the Specification.
CANARD_PRIVATE uint8_t rxComputeTransferIDDifference(const uint8_t a, const uint8_t b)
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b084      	sub	sp, #16
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	4603      	mov	r3, r0
 800cae4:	460a      	mov	r2, r1
 800cae6:	71fb      	strb	r3, [r7, #7]
 800cae8:	4613      	mov	r3, r2
 800caea:	71bb      	strb	r3, [r7, #6]
    CANARD_ASSERT(a <= CANARD_TRANSFER_ID_MAX);
 800caec:	79fb      	ldrb	r3, [r7, #7]
 800caee:	2b1f      	cmp	r3, #31
 800caf0:	d906      	bls.n	800cb00 <rxComputeTransferIDDifference+0x24>
 800caf2:	4b15      	ldr	r3, [pc, #84]	@ (800cb48 <rxComputeTransferIDDifference+0x6c>)
 800caf4:	4a15      	ldr	r2, [pc, #84]	@ (800cb4c <rxComputeTransferIDDifference+0x70>)
 800caf6:	f44f 7127 	mov.w	r1, #668	@ 0x29c
 800cafa:	4815      	ldr	r0, [pc, #84]	@ (800cb50 <rxComputeTransferIDDifference+0x74>)
 800cafc:	f001 f80c 	bl	800db18 <__assert_func>
    CANARD_ASSERT(b <= CANARD_TRANSFER_ID_MAX);
 800cb00:	79bb      	ldrb	r3, [r7, #6]
 800cb02:	2b1f      	cmp	r3, #31
 800cb04:	d906      	bls.n	800cb14 <rxComputeTransferIDDifference+0x38>
 800cb06:	4b13      	ldr	r3, [pc, #76]	@ (800cb54 <rxComputeTransferIDDifference+0x78>)
 800cb08:	4a10      	ldr	r2, [pc, #64]	@ (800cb4c <rxComputeTransferIDDifference+0x70>)
 800cb0a:	f240 219d 	movw	r1, #669	@ 0x29d
 800cb0e:	4810      	ldr	r0, [pc, #64]	@ (800cb50 <rxComputeTransferIDDifference+0x74>)
 800cb10:	f001 f802 	bl	800db18 <__assert_func>
    int16_t diff = (int16_t) (((int16_t) a) - ((int16_t) b));
 800cb14:	79fb      	ldrb	r3, [r7, #7]
 800cb16:	b29a      	uxth	r2, r3
 800cb18:	79bb      	ldrb	r3, [r7, #6]
 800cb1a:	b29b      	uxth	r3, r3
 800cb1c:	1ad3      	subs	r3, r2, r3
 800cb1e:	b29b      	uxth	r3, r3
 800cb20:	81fb      	strh	r3, [r7, #14]
    if (diff < 0)
 800cb22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	da07      	bge.n	800cb3a <rxComputeTransferIDDifference+0x5e>
    {
        const uint8_t modulo = 1U << CANARD_TRANSFER_ID_BIT_LENGTH;
 800cb2a:	2320      	movs	r3, #32
 800cb2c:	737b      	strb	r3, [r7, #13]
        diff                 = (int16_t) (diff + (int16_t) modulo);
 800cb2e:	7b7b      	ldrb	r3, [r7, #13]
 800cb30:	b29a      	uxth	r2, r3
 800cb32:	89fb      	ldrh	r3, [r7, #14]
 800cb34:	4413      	add	r3, r2
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	81fb      	strh	r3, [r7, #14]
    }
    return (uint8_t) diff;
 800cb3a:	89fb      	ldrh	r3, [r7, #14]
 800cb3c:	b2db      	uxtb	r3, r3
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3710      	adds	r7, #16
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	bf00      	nop
 800cb48:	08012918 	.word	0x08012918
 800cb4c:	080132cc 	.word	0x080132cc
 800cb50:	08012428 	.word	0x08012428
 800cb54:	08012930 	.word	0x08012930

0800cb58 <rxSessionWritePayload>:
CANARD_PRIVATE int8_t rxSessionWritePayload(CanardInstance* const          ins,
                                            CanardInternalRxSession* const rxs,
                                            const size_t                   extent,
                                            const size_t                   payload_size,
                                            const void* const              payload)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b086      	sub	sp, #24
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	60f8      	str	r0, [r7, #12]
 800cb60:	60b9      	str	r1, [r7, #8]
 800cb62:	607a      	str	r2, [r7, #4]
 800cb64:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d106      	bne.n	800cb7a <rxSessionWritePayload+0x22>
 800cb6c:	4b67      	ldr	r3, [pc, #412]	@ (800cd0c <rxSessionWritePayload+0x1b4>)
 800cb6e:	4a68      	ldr	r2, [pc, #416]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cb70:	f240 21ad 	movw	r1, #685	@ 0x2ad
 800cb74:	4867      	ldr	r0, [pc, #412]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cb76:	f000 ffcf 	bl	800db18 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d106      	bne.n	800cb8e <rxSessionWritePayload+0x36>
 800cb80:	4b65      	ldr	r3, [pc, #404]	@ (800cd18 <rxSessionWritePayload+0x1c0>)
 800cb82:	4a63      	ldr	r2, [pc, #396]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cb84:	f240 21ae 	movw	r1, #686	@ 0x2ae
 800cb88:	4862      	ldr	r0, [pc, #392]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cb8a:	f000 ffc5 	bl	800db18 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 800cb8e:	6a3b      	ldr	r3, [r7, #32]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d109      	bne.n	800cba8 <rxSessionWritePayload+0x50>
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d006      	beq.n	800cba8 <rxSessionWritePayload+0x50>
 800cb9a:	4b60      	ldr	r3, [pc, #384]	@ (800cd1c <rxSessionWritePayload+0x1c4>)
 800cb9c:	4a5c      	ldr	r2, [pc, #368]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cb9e:	f240 21af 	movw	r1, #687	@ 0x2af
 800cba2:	485c      	ldr	r0, [pc, #368]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cba4:	f000 ffb8 	bl	800db18 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= extent);  // This invariant is enforced by the subscription logic.
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	68db      	ldr	r3, [r3, #12]
 800cbac:	687a      	ldr	r2, [r7, #4]
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	d206      	bcs.n	800cbc0 <rxSessionWritePayload+0x68>
 800cbb2:	4b5b      	ldr	r3, [pc, #364]	@ (800cd20 <rxSessionWritePayload+0x1c8>)
 800cbb4:	4a56      	ldr	r2, [pc, #344]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cbb6:	f44f 712c 	mov.w	r1, #688	@ 0x2b0
 800cbba:	4856      	ldr	r0, [pc, #344]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cbbc:	f000 ffac 	bl	800db18 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= rxs->total_payload_size);
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	68da      	ldr	r2, [r3, #12]
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	689b      	ldr	r3, [r3, #8]
 800cbc8:	429a      	cmp	r2, r3
 800cbca:	d906      	bls.n	800cbda <rxSessionWritePayload+0x82>
 800cbcc:	4b55      	ldr	r3, [pc, #340]	@ (800cd24 <rxSessionWritePayload+0x1cc>)
 800cbce:	4a50      	ldr	r2, [pc, #320]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cbd0:	f240 21b1 	movw	r1, #689	@ 0x2b1
 800cbd4:	484f      	ldr	r0, [pc, #316]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cbd6:	f000 ff9f 	bl	800db18 <__assert_func>

    rxs->total_payload_size += payload_size;
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	689a      	ldr	r2, [r3, #8]
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	441a      	add	r2, r3
 800cbe2:	68bb      	ldr	r3, [r7, #8]
 800cbe4:	609a      	str	r2, [r3, #8]

    // Allocate the payload lazily, as late as possible.
    if ((NULL == rxs->payload) && (extent > 0U))
 800cbe6:	68bb      	ldr	r3, [r7, #8]
 800cbe8:	691b      	ldr	r3, [r3, #16]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d115      	bne.n	800cc1a <rxSessionWritePayload+0xc2>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d012      	beq.n	800cc1a <rxSessionWritePayload+0xc2>
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	68db      	ldr	r3, [r3, #12]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d006      	beq.n	800cc0a <rxSessionWritePayload+0xb2>
 800cbfc:	4b4a      	ldr	r3, [pc, #296]	@ (800cd28 <rxSessionWritePayload+0x1d0>)
 800cbfe:	4a44      	ldr	r2, [pc, #272]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cc00:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800cc04:	4843      	ldr	r0, [pc, #268]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cc06:	f000 ff87 	bl	800db18 <__assert_func>
        rxs->payload = ins->memory_allocate(ins, extent);
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	689b      	ldr	r3, [r3, #8]
 800cc0e:	6879      	ldr	r1, [r7, #4]
 800cc10:	68f8      	ldr	r0, [r7, #12]
 800cc12:	4798      	blx	r3
 800cc14:	4602      	mov	r2, r0
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	611a      	str	r2, [r3, #16]
    }

    int8_t out = 0;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	75fb      	strb	r3, [r7, #23]
    if (rxs->payload != NULL)
 800cc1e:	68bb      	ldr	r3, [r7, #8]
 800cc20:	691b      	ldr	r3, [r3, #16]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d04e      	beq.n	800ccc4 <rxSessionWritePayload+0x16c>
    {
        // Copy the payload into the contiguous buffer. Apply the implicit truncation rule if necessary.
        size_t bytes_to_copy = payload_size;
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	613b      	str	r3, [r7, #16]
        if ((rxs->payload_size + bytes_to_copy) > extent)
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	68da      	ldr	r2, [r3, #12]
 800cc2e:	693b      	ldr	r3, [r7, #16]
 800cc30:	4413      	add	r3, r2
 800cc32:	687a      	ldr	r2, [r7, #4]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d229      	bcs.n	800cc8c <rxSessionWritePayload+0x134>
        {
            CANARD_ASSERT(rxs->payload_size <= extent);
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	68db      	ldr	r3, [r3, #12]
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d206      	bcs.n	800cc50 <rxSessionWritePayload+0xf8>
 800cc42:	4b37      	ldr	r3, [pc, #220]	@ (800cd20 <rxSessionWritePayload+0x1c8>)
 800cc44:	4a32      	ldr	r2, [pc, #200]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cc46:	f240 21c3 	movw	r1, #707	@ 0x2c3
 800cc4a:	4832      	ldr	r0, [pc, #200]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cc4c:	f000 ff64 	bl	800db18 <__assert_func>
            bytes_to_copy = extent - rxs->payload_size;
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	1ad3      	subs	r3, r2, r3
 800cc58:	613b      	str	r3, [r7, #16]
            CANARD_ASSERT((rxs->payload_size + bytes_to_copy) == extent);
 800cc5a:	68bb      	ldr	r3, [r7, #8]
 800cc5c:	68da      	ldr	r2, [r3, #12]
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	4413      	add	r3, r2
 800cc62:	687a      	ldr	r2, [r7, #4]
 800cc64:	429a      	cmp	r2, r3
 800cc66:	d006      	beq.n	800cc76 <rxSessionWritePayload+0x11e>
 800cc68:	4b30      	ldr	r3, [pc, #192]	@ (800cd2c <rxSessionWritePayload+0x1d4>)
 800cc6a:	4a29      	ldr	r2, [pc, #164]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cc6c:	f240 21c5 	movw	r1, #709	@ 0x2c5
 800cc70:	4828      	ldr	r0, [pc, #160]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cc72:	f000 ff51 	bl	800db18 <__assert_func>
            CANARD_ASSERT(bytes_to_copy < payload_size);
 800cc76:	693a      	ldr	r2, [r7, #16]
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	429a      	cmp	r2, r3
 800cc7c:	d306      	bcc.n	800cc8c <rxSessionWritePayload+0x134>
 800cc7e:	4b2c      	ldr	r3, [pc, #176]	@ (800cd30 <rxSessionWritePayload+0x1d8>)
 800cc80:	4a23      	ldr	r2, [pc, #140]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800cc82:	f240 21c6 	movw	r1, #710	@ 0x2c6
 800cc86:	4823      	ldr	r0, [pc, #140]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800cc88:	f000 ff46 	bl	800db18 <__assert_func>
        // the other one is the search of the matching subscription state.
        // Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
        // Intentional violation of MISRA: indexing on a pointer. This is done to avoid pointer arithmetics.
        // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memcpy(&rxs->payload[rxs->payload_size], payload, bytes_to_copy);  // NOLINT NOSONAR
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	691a      	ldr	r2, [r3, #16]
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	68db      	ldr	r3, [r3, #12]
 800cc94:	4413      	add	r3, r2
 800cc96:	693a      	ldr	r2, [r7, #16]
 800cc98:	6a39      	ldr	r1, [r7, #32]
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	f002 f8cd 	bl	800ee3a <memcpy>
        rxs->payload_size += bytes_to_copy;
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	68da      	ldr	r2, [r3, #12]
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	441a      	add	r2, r3
 800cca8:	68bb      	ldr	r3, [r7, #8]
 800ccaa:	60da      	str	r2, [r3, #12]
        CANARD_ASSERT(rxs->payload_size <= extent);
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	68db      	ldr	r3, [r3, #12]
 800ccb0:	687a      	ldr	r2, [r7, #4]
 800ccb2:	429a      	cmp	r2, r3
 800ccb4:	d219      	bcs.n	800ccea <rxSessionWritePayload+0x192>
 800ccb6:	4b1a      	ldr	r3, [pc, #104]	@ (800cd20 <rxSessionWritePayload+0x1c8>)
 800ccb8:	4a15      	ldr	r2, [pc, #84]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800ccba:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 800ccbe:	4815      	ldr	r0, [pc, #84]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800ccc0:	f000 ff2a 	bl	800db18 <__assert_func>
    }
    else
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	68db      	ldr	r3, [r3, #12]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d006      	beq.n	800ccda <rxSessionWritePayload+0x182>
 800cccc:	4b16      	ldr	r3, [pc, #88]	@ (800cd28 <rxSessionWritePayload+0x1d0>)
 800ccce:	4a10      	ldr	r2, [pc, #64]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800ccd0:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 800ccd4:	480f      	ldr	r0, [pc, #60]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800ccd6:	f000 ff1f 	bl	800db18 <__assert_func>
        out = (extent > 0U) ? -CANARD_ERROR_OUT_OF_MEMORY : 0;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d002      	beq.n	800cce6 <rxSessionWritePayload+0x18e>
 800cce0:	f06f 0302 	mvn.w	r3, #2
 800cce4:	e000      	b.n	800cce8 <rxSessionWritePayload+0x190>
 800cce6:	2300      	movs	r3, #0
 800cce8:	75fb      	strb	r3, [r7, #23]
    }
    CANARD_ASSERT(out <= 0);
 800ccea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	dd06      	ble.n	800cd00 <rxSessionWritePayload+0x1a8>
 800ccf2:	4b10      	ldr	r3, [pc, #64]	@ (800cd34 <rxSessionWritePayload+0x1dc>)
 800ccf4:	4a06      	ldr	r2, [pc, #24]	@ (800cd10 <rxSessionWritePayload+0x1b8>)
 800ccf6:	f240 21d7 	movw	r1, #727	@ 0x2d7
 800ccfa:	4806      	ldr	r0, [pc, #24]	@ (800cd14 <rxSessionWritePayload+0x1bc>)
 800ccfc:	f000 ff0c 	bl	800db18 <__assert_func>
    return out;
 800cd00:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd04:	4618      	mov	r0, r3
 800cd06:	3718      	adds	r7, #24
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	080125ec 	.word	0x080125ec
 800cd10:	08013318 	.word	0x08013318
 800cd14:	08012428 	.word	0x08012428
 800cd18:	08012948 	.word	0x08012948
 800cd1c:	080124e4 	.word	0x080124e4
 800cd20:	0801295c 	.word	0x0801295c
 800cd24:	08012978 	.word	0x08012978
 800cd28:	080129a8 	.word	0x080129a8
 800cd2c:	080129c0 	.word	0x080129c0
 800cd30:	080129f0 	.word	0x080129f0
 800cd34:	08012a10 	.word	0x08012a10

0800cd38 <rxSessionRestart>:

CANARD_PRIVATE void rxSessionRestart(CanardInstance* const ins, CanardInternalRxSession* const rxs)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b082      	sub	sp, #8
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
 800cd40:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d106      	bne.n	800cd56 <rxSessionRestart+0x1e>
 800cd48:	4b1a      	ldr	r3, [pc, #104]	@ (800cdb4 <rxSessionRestart+0x7c>)
 800cd4a:	4a1b      	ldr	r2, [pc, #108]	@ (800cdb8 <rxSessionRestart+0x80>)
 800cd4c:	f240 21dd 	movw	r1, #733	@ 0x2dd
 800cd50:	481a      	ldr	r0, [pc, #104]	@ (800cdbc <rxSessionRestart+0x84>)
 800cd52:	f000 fee1 	bl	800db18 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d106      	bne.n	800cd6a <rxSessionRestart+0x32>
 800cd5c:	4b18      	ldr	r3, [pc, #96]	@ (800cdc0 <rxSessionRestart+0x88>)
 800cd5e:	4a16      	ldr	r2, [pc, #88]	@ (800cdb8 <rxSessionRestart+0x80>)
 800cd60:	f240 21de 	movw	r1, #734	@ 0x2de
 800cd64:	4815      	ldr	r0, [pc, #84]	@ (800cdbc <rxSessionRestart+0x84>)
 800cd66:	f000 fed7 	bl	800db18 <__assert_func>
    ins->memory_free(ins, rxs->payload);  // May be NULL, which is OK.
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	68db      	ldr	r3, [r3, #12]
 800cd6e:	683a      	ldr	r2, [r7, #0]
 800cd70:	6912      	ldr	r2, [r2, #16]
 800cd72:	4611      	mov	r1, r2
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	4798      	blx	r3
    rxs->total_payload_size = 0U;
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	609a      	str	r2, [r3, #8]
    rxs->payload_size       = 0U;
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	2200      	movs	r2, #0
 800cd82:	60da      	str	r2, [r3, #12]
    rxs->payload            = NULL;
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	2200      	movs	r2, #0
 800cd88:	611a      	str	r2, [r3, #16]
    rxs->calculated_crc     = CRC_INITIAL;
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cd90:	829a      	strh	r2, [r3, #20]
    rxs->transfer_id        = (CanardTransferID) ((rxs->transfer_id + 1U) & CANARD_TRANSFER_ID_MAX);
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	7d9b      	ldrb	r3, [r3, #22]
 800cd96:	3301      	adds	r3, #1
 800cd98:	b2db      	uxtb	r3, r3
 800cd9a:	f003 031f 	and.w	r3, r3, #31
 800cd9e:	b2da      	uxtb	r2, r3
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	759a      	strb	r2, [r3, #22]
    // The transport index is retained.
    rxs->toggle = INITIAL_TOGGLE_STATE;
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	2201      	movs	r2, #1
 800cda8:	761a      	strb	r2, [r3, #24]
}
 800cdaa:	bf00      	nop
 800cdac:	3708      	adds	r7, #8
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}
 800cdb2:	bf00      	nop
 800cdb4:	080125ec 	.word	0x080125ec
 800cdb8:	080132ec 	.word	0x080132ec
 800cdbc:	08012428 	.word	0x08012428
 800cdc0:	08012948 	.word	0x08012948

0800cdc4 <rxSessionAcceptFrame>:
CANARD_PRIVATE int8_t rxSessionAcceptFrame(CanardInstance* const          ins,
                                           CanardInternalRxSession* const rxs,
                                           const RxFrameModel* const      frame,
                                           const size_t                   extent,
                                           CanardRxTransfer* const        out_transfer)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b088      	sub	sp, #32
 800cdc8:	af02      	add	r7, sp, #8
 800cdca:	60f8      	str	r0, [r7, #12]
 800cdcc:	60b9      	str	r1, [r7, #8]
 800cdce:	607a      	str	r2, [r7, #4]
 800cdd0:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d106      	bne.n	800cde6 <rxSessionAcceptFrame+0x22>
 800cdd8:	4b81      	ldr	r3, [pc, #516]	@ (800cfe0 <rxSessionAcceptFrame+0x21c>)
 800cdda:	4a82      	ldr	r2, [pc, #520]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800cddc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cde0:	4881      	ldr	r0, [pc, #516]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800cde2:	f000 fe99 	bl	800db18 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d106      	bne.n	800cdfa <rxSessionAcceptFrame+0x36>
 800cdec:	4b7f      	ldr	r3, [pc, #508]	@ (800cfec <rxSessionAcceptFrame+0x228>)
 800cdee:	4a7d      	ldr	r2, [pc, #500]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800cdf0:	f44f 713c 	mov.w	r1, #752	@ 0x2f0
 800cdf4:	487c      	ldr	r0, [pc, #496]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800cdf6:	f000 fe8f 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d106      	bne.n	800ce0e <rxSessionAcceptFrame+0x4a>
 800ce00:	4b7b      	ldr	r3, [pc, #492]	@ (800cff0 <rxSessionAcceptFrame+0x22c>)
 800ce02:	4a78      	ldr	r2, [pc, #480]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800ce04:	f240 21f1 	movw	r1, #753	@ 0x2f1
 800ce08:	4877      	ldr	r0, [pc, #476]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800ce0a:	f000 fe85 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	699b      	ldr	r3, [r3, #24]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d106      	bne.n	800ce24 <rxSessionAcceptFrame+0x60>
 800ce16:	4b77      	ldr	r3, [pc, #476]	@ (800cff4 <rxSessionAcceptFrame+0x230>)
 800ce18:	4a72      	ldr	r2, [pc, #456]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800ce1a:	f240 21f2 	movw	r1, #754	@ 0x2f2
 800ce1e:	4872      	ldr	r0, [pc, #456]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800ce20:	f000 fe7a 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	7b9b      	ldrb	r3, [r3, #14]
 800ce28:	2b1f      	cmp	r3, #31
 800ce2a:	d906      	bls.n	800ce3a <rxSessionAcceptFrame+0x76>
 800ce2c:	4b72      	ldr	r3, [pc, #456]	@ (800cff8 <rxSessionAcceptFrame+0x234>)
 800ce2e:	4a6d      	ldr	r2, [pc, #436]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800ce30:	f240 21f3 	movw	r1, #755	@ 0x2f3
 800ce34:	486c      	ldr	r0, [pc, #432]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800ce36:	f000 fe6f 	bl	800db18 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800ce3a:	6a3b      	ldr	r3, [r7, #32]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d106      	bne.n	800ce4e <rxSessionAcceptFrame+0x8a>
 800ce40:	4b6e      	ldr	r3, [pc, #440]	@ (800cffc <rxSessionAcceptFrame+0x238>)
 800ce42:	4a68      	ldr	r2, [pc, #416]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800ce44:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 800ce48:	4867      	ldr	r0, [pc, #412]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800ce4a:	f000 fe65 	bl	800db18 <__assert_func>

    if (frame->start_of_transfer)  // The transfer timestamp is the timestamp of its first frame.
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	7bdb      	ldrb	r3, [r3, #15]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d005      	beq.n	800ce62 <rxSessionAcceptFrame+0x9e>
    {
        rxs->transfer_timestamp_usec = frame->timestamp_usec;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5c:	68b9      	ldr	r1, [r7, #8]
 800ce5e:	e9c1 2300 	strd	r2, r3, [r1]
    }

    const bool single_frame = frame->start_of_transfer && frame->end_of_transfer;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	7bdb      	ldrb	r3, [r3, #15]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d005      	beq.n	800ce76 <rxSessionAcceptFrame+0xb2>
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	7c1b      	ldrb	r3, [r3, #16]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d001      	beq.n	800ce76 <rxSessionAcceptFrame+0xb2>
 800ce72:	2301      	movs	r3, #1
 800ce74:	e000      	b.n	800ce78 <rxSessionAcceptFrame+0xb4>
 800ce76:	2300      	movs	r3, #0
 800ce78:	75bb      	strb	r3, [r7, #22]
 800ce7a:	7dbb      	ldrb	r3, [r7, #22]
 800ce7c:	f003 0301 	and.w	r3, r3, #1
 800ce80:	75bb      	strb	r3, [r7, #22]
    if (!single_frame)
 800ce82:	7dbb      	ldrb	r3, [r7, #22]
 800ce84:	f083 0301 	eor.w	r3, r3, #1
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d00c      	beq.n	800cea8 <rxSessionAcceptFrame+0xe4>
    {
        // Update the CRC. Observe that the implicit truncation rule may apply here: the payload may be
        // truncated, but its CRC is validated always anyway.
        rxs->calculated_crc = crcAdd(rxs->calculated_crc, frame->payload_size, frame->payload);
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	8a98      	ldrh	r0, [r3, #20]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	6959      	ldr	r1, [r3, #20]
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	699b      	ldr	r3, [r3, #24]
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	f7fe fed6 	bl	800bc4c <crcAdd>
 800cea0:	4603      	mov	r3, r0
 800cea2:	461a      	mov	r2, r3
 800cea4:	68bb      	ldr	r3, [r7, #8]
 800cea6:	829a      	strh	r2, [r3, #20]
    }

    int8_t out = rxSessionWritePayload(ins, rxs, extent, frame->payload_size, frame->payload);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	695a      	ldr	r2, [r3, #20]
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	699b      	ldr	r3, [r3, #24]
 800ceb0:	9300      	str	r3, [sp, #0]
 800ceb2:	4613      	mov	r3, r2
 800ceb4:	683a      	ldr	r2, [r7, #0]
 800ceb6:	68b9      	ldr	r1, [r7, #8]
 800ceb8:	68f8      	ldr	r0, [r7, #12]
 800ceba:	f7ff fe4d 	bl	800cb58 <rxSessionWritePayload>
 800cebe:	4603      	mov	r3, r0
 800cec0:	75fb      	strb	r3, [r7, #23]
    if (out < 0)
 800cec2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	da10      	bge.n	800ceec <rxSessionAcceptFrame+0x128>
    {
        CANARD_ASSERT(-CANARD_ERROR_OUT_OF_MEMORY == out);
 800ceca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cece:	f113 0f03 	cmn.w	r3, #3
 800ced2:	d006      	beq.n	800cee2 <rxSessionAcceptFrame+0x11e>
 800ced4:	4b4a      	ldr	r3, [pc, #296]	@ (800d000 <rxSessionAcceptFrame+0x23c>)
 800ced6:	4a43      	ldr	r2, [pc, #268]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800ced8:	f240 3106 	movw	r1, #774	@ 0x306
 800cedc:	4842      	ldr	r0, [pc, #264]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800cede:	f000 fe1b 	bl	800db18 <__assert_func>
        rxSessionRestart(ins, rxs);  // Out-of-memory.
 800cee2:	68b9      	ldr	r1, [r7, #8]
 800cee4:	68f8      	ldr	r0, [r7, #12]
 800cee6:	f7ff ff27 	bl	800cd38 <rxSessionRestart>
 800ceea:	e072      	b.n	800cfd2 <rxSessionAcceptFrame+0x20e>
    }
    else if (frame->end_of_transfer)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	7c1b      	ldrb	r3, [r3, #16]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d05f      	beq.n	800cfb4 <rxSessionAcceptFrame+0x1f0>
    {
        CANARD_ASSERT(0 == out);
 800cef4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d006      	beq.n	800cf0a <rxSessionAcceptFrame+0x146>
 800cefc:	4b41      	ldr	r3, [pc, #260]	@ (800d004 <rxSessionAcceptFrame+0x240>)
 800cefe:	4a39      	ldr	r2, [pc, #228]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800cf00:	f240 310b 	movw	r1, #779	@ 0x30b
 800cf04:	4838      	ldr	r0, [pc, #224]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800cf06:	f000 fe07 	bl	800db18 <__assert_func>
        if (single_frame || (CRC_RESIDUE == rxs->calculated_crc))
 800cf0a:	7dbb      	ldrb	r3, [r7, #22]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d103      	bne.n	800cf18 <rxSessionAcceptFrame+0x154>
 800cf10:	68bb      	ldr	r3, [r7, #8]
 800cf12:	8a9b      	ldrh	r3, [r3, #20]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d148      	bne.n	800cfaa <rxSessionAcceptFrame+0x1e6>
        {
            out = 1;  // One transfer received, notify the application.
 800cf18:	2301      	movs	r3, #1
 800cf1a:	75fb      	strb	r3, [r7, #23]
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 800cf1c:	6a3b      	ldr	r3, [r7, #32]
 800cf1e:	4619      	mov	r1, r3
 800cf20:	6878      	ldr	r0, [r7, #4]
 800cf22:	f7ff fd95 	bl	800ca50 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = rxs->transfer_timestamp_usec;
 800cf26:	68bb      	ldr	r3, [r7, #8]
 800cf28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2c:	6a39      	ldr	r1, [r7, #32]
 800cf2e:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = rxs->payload_size;
 800cf32:	68bb      	ldr	r3, [r7, #8]
 800cf34:	68da      	ldr	r2, [r3, #12]
 800cf36:	6a3b      	ldr	r3, [r7, #32]
 800cf38:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = rxs->payload;
 800cf3a:	68bb      	ldr	r3, [r7, #8]
 800cf3c:	691a      	ldr	r2, [r3, #16]
 800cf3e:	6a3b      	ldr	r3, [r7, #32]
 800cf40:	615a      	str	r2, [r3, #20]

            // Cut off the CRC from the payload if it's there -- we don't want to expose it to the user.
            CANARD_ASSERT(rxs->total_payload_size >= rxs->payload_size);
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	689a      	ldr	r2, [r3, #8]
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	68db      	ldr	r3, [r3, #12]
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d206      	bcs.n	800cf5c <rxSessionAcceptFrame+0x198>
 800cf4e:	4b2e      	ldr	r3, [pc, #184]	@ (800d008 <rxSessionAcceptFrame+0x244>)
 800cf50:	4a24      	ldr	r2, [pc, #144]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800cf52:	f240 3115 	movw	r1, #789	@ 0x315
 800cf56:	4824      	ldr	r0, [pc, #144]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800cf58:	f000 fdde 	bl	800db18 <__assert_func>
            const size_t truncated_amount = rxs->total_payload_size - rxs->payload_size;
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	689a      	ldr	r2, [r3, #8]
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	68db      	ldr	r3, [r3, #12]
 800cf64:	1ad3      	subs	r3, r2, r3
 800cf66:	613b      	str	r3, [r7, #16]
            if ((!single_frame) && (CRC_SIZE_BYTES > truncated_amount))  // Single-frame transfers don't have CRC.
 800cf68:	7dbb      	ldrb	r3, [r7, #22]
 800cf6a:	f083 0301 	eor.w	r3, r3, #1
 800cf6e:	b2db      	uxtb	r3, r3
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d017      	beq.n	800cfa4 <rxSessionAcceptFrame+0x1e0>
 800cf74:	693b      	ldr	r3, [r7, #16]
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d814      	bhi.n	800cfa4 <rxSessionAcceptFrame+0x1e0>
            {
                CANARD_ASSERT(out_transfer->payload_size >= (CRC_SIZE_BYTES - truncated_amount));
 800cf7a:	6a3b      	ldr	r3, [r7, #32]
 800cf7c:	691a      	ldr	r2, [r3, #16]
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	f1c3 0302 	rsb	r3, r3, #2
 800cf84:	429a      	cmp	r2, r3
 800cf86:	d206      	bcs.n	800cf96 <rxSessionAcceptFrame+0x1d2>
 800cf88:	4b20      	ldr	r3, [pc, #128]	@ (800d00c <rxSessionAcceptFrame+0x248>)
 800cf8a:	4a16      	ldr	r2, [pc, #88]	@ (800cfe4 <rxSessionAcceptFrame+0x220>)
 800cf8c:	f240 3119 	movw	r1, #793	@ 0x319
 800cf90:	4815      	ldr	r0, [pc, #84]	@ (800cfe8 <rxSessionAcceptFrame+0x224>)
 800cf92:	f000 fdc1 	bl	800db18 <__assert_func>
                out_transfer->payload_size -= CRC_SIZE_BYTES - truncated_amount;
 800cf96:	6a3b      	ldr	r3, [r7, #32]
 800cf98:	691a      	ldr	r2, [r3, #16]
 800cf9a:	693b      	ldr	r3, [r7, #16]
 800cf9c:	4413      	add	r3, r2
 800cf9e:	1e9a      	subs	r2, r3, #2
 800cfa0:	6a3b      	ldr	r3, [r7, #32]
 800cfa2:	611a      	str	r2, [r3, #16]
            }

            rxs->payload = NULL;  // Ownership passed over to the application, nullify to prevent freeing.
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	611a      	str	r2, [r3, #16]
        }
        rxSessionRestart(ins, rxs);  // Successful completion.
 800cfaa:	68b9      	ldr	r1, [r7, #8]
 800cfac:	68f8      	ldr	r0, [r7, #12]
 800cfae:	f7ff fec3 	bl	800cd38 <rxSessionRestart>
 800cfb2:	e00e      	b.n	800cfd2 <rxSessionAcceptFrame+0x20e>
    }
    else
    {
        rxs->toggle = !rxs->toggle;
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	7e1b      	ldrb	r3, [r3, #24]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	bf14      	ite	ne
 800cfbc:	2301      	movne	r3, #1
 800cfbe:	2300      	moveq	r3, #0
 800cfc0:	b2db      	uxtb	r3, r3
 800cfc2:	f083 0301 	eor.w	r3, r3, #1
 800cfc6:	b2db      	uxtb	r3, r3
 800cfc8:	f003 0301 	and.w	r3, r3, #1
 800cfcc:	b2da      	uxtb	r2, r3
 800cfce:	68bb      	ldr	r3, [r7, #8]
 800cfd0:	761a      	strb	r2, [r3, #24]
    }
    return out;
 800cfd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3718      	adds	r7, #24
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	bf00      	nop
 800cfe0:	080125ec 	.word	0x080125ec
 800cfe4:	08013300 	.word	0x08013300
 800cfe8:	08012428 	.word	0x08012428
 800cfec:	08012948 	.word	0x08012948
 800cff0:	08012880 	.word	0x08012880
 800cff4:	080128dc 	.word	0x080128dc
 800cff8:	08012a1c 	.word	0x08012a1c
 800cffc:	080128fc 	.word	0x080128fc
 800d000:	08012a44 	.word	0x08012a44
 800d004:	08012a50 	.word	0x08012a50
 800d008:	08012a5c 	.word	0x08012a5c
 800d00c:	08012a8c 	.word	0x08012a8c

0800d010 <rxSessionUpdate>:
                                      const RxFrameModel* const      frame,
                                      const uint8_t                  redundant_transport_index,
                                      const CanardMicrosecond        transfer_id_timeout_usec,
                                      const size_t                   extent,
                                      CanardRxTransfer* const        out_transfer)
{
 800d010:	b5b0      	push	{r4, r5, r7, lr}
 800d012:	b088      	sub	sp, #32
 800d014:	af02      	add	r7, sp, #8
 800d016:	60f8      	str	r0, [r7, #12]
 800d018:	60b9      	str	r1, [r7, #8]
 800d01a:	607a      	str	r2, [r7, #4]
 800d01c:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d106      	bne.n	800d032 <rxSessionUpdate+0x22>
 800d024:	4b6d      	ldr	r3, [pc, #436]	@ (800d1dc <rxSessionUpdate+0x1cc>)
 800d026:	4a6e      	ldr	r2, [pc, #440]	@ (800d1e0 <rxSessionUpdate+0x1d0>)
 800d028:	f240 3137 	movw	r1, #823	@ 0x337
 800d02c:	486d      	ldr	r0, [pc, #436]	@ (800d1e4 <rxSessionUpdate+0x1d4>)
 800d02e:	f000 fd73 	bl	800db18 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d106      	bne.n	800d046 <rxSessionUpdate+0x36>
 800d038:	4b6b      	ldr	r3, [pc, #428]	@ (800d1e8 <rxSessionUpdate+0x1d8>)
 800d03a:	4a69      	ldr	r2, [pc, #420]	@ (800d1e0 <rxSessionUpdate+0x1d0>)
 800d03c:	f44f 714e 	mov.w	r1, #824	@ 0x338
 800d040:	4868      	ldr	r0, [pc, #416]	@ (800d1e4 <rxSessionUpdate+0x1d4>)
 800d042:	f000 fd69 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d106      	bne.n	800d05a <rxSessionUpdate+0x4a>
 800d04c:	4b67      	ldr	r3, [pc, #412]	@ (800d1ec <rxSessionUpdate+0x1dc>)
 800d04e:	4a64      	ldr	r2, [pc, #400]	@ (800d1e0 <rxSessionUpdate+0x1d0>)
 800d050:	f240 3139 	movw	r1, #825	@ 0x339
 800d054:	4863      	ldr	r0, [pc, #396]	@ (800d1e4 <rxSessionUpdate+0x1d4>)
 800d056:	f000 fd5f 	bl	800db18 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800d05a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d106      	bne.n	800d06e <rxSessionUpdate+0x5e>
 800d060:	4b63      	ldr	r3, [pc, #396]	@ (800d1f0 <rxSessionUpdate+0x1e0>)
 800d062:	4a5f      	ldr	r2, [pc, #380]	@ (800d1e0 <rxSessionUpdate+0x1d0>)
 800d064:	f240 313a 	movw	r1, #826	@ 0x33a
 800d068:	485e      	ldr	r0, [pc, #376]	@ (800d1e4 <rxSessionUpdate+0x1d4>)
 800d06a:	f000 fd55 	bl	800db18 <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	7d9b      	ldrb	r3, [r3, #22]
 800d072:	2b1f      	cmp	r3, #31
 800d074:	d906      	bls.n	800d084 <rxSessionUpdate+0x74>
 800d076:	4b5f      	ldr	r3, [pc, #380]	@ (800d1f4 <rxSessionUpdate+0x1e4>)
 800d078:	4a59      	ldr	r2, [pc, #356]	@ (800d1e0 <rxSessionUpdate+0x1d0>)
 800d07a:	f240 313b 	movw	r1, #827	@ 0x33b
 800d07e:	4859      	ldr	r0, [pc, #356]	@ (800d1e4 <rxSessionUpdate+0x1d4>)
 800d080:	f000 fd4a 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	7b9b      	ldrb	r3, [r3, #14]
 800d088:	2b1f      	cmp	r3, #31
 800d08a:	d906      	bls.n	800d09a <rxSessionUpdate+0x8a>
 800d08c:	4b5a      	ldr	r3, [pc, #360]	@ (800d1f8 <rxSessionUpdate+0x1e8>)
 800d08e:	4a54      	ldr	r2, [pc, #336]	@ (800d1e0 <rxSessionUpdate+0x1d0>)
 800d090:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800d094:	4853      	ldr	r0, [pc, #332]	@ (800d1e4 <rxSessionUpdate+0x1d4>)
 800d096:	f000 fd3f 	bl	800db18 <__assert_func>

    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a0:	68b9      	ldr	r1, [r7, #8]
 800d0a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d0a6:	4290      	cmp	r0, r2
 800d0a8:	eb71 0303 	sbcs.w	r3, r1, r3
 800d0ac:	d20f      	bcs.n	800d0ce <rxSessionUpdate+0xbe>
                               ((frame->timestamp_usec - rxs->transfer_timestamp_usec) > transfer_id_timeout_usec);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ba:	1a84      	subs	r4, r0, r2
 800d0bc:	eb61 0503 	sbc.w	r5, r1, r3
    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 800d0c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d0c4:	42a2      	cmp	r2, r4
 800d0c6:	41ab      	sbcs	r3, r5
 800d0c8:	d201      	bcs.n	800d0ce <rxSessionUpdate+0xbe>
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	e000      	b.n	800d0d0 <rxSessionUpdate+0xc0>
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	75bb      	strb	r3, [r7, #22]
 800d0d2:	7dbb      	ldrb	r3, [r7, #22]
 800d0d4:	f003 0301 	and.w	r3, r3, #1
 800d0d8:	75bb      	strb	r3, [r7, #22]

    const bool not_previous_tid = rxComputeTransferIDDifference(rxs->transfer_id, frame->transfer_id) > 1;
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	7d9a      	ldrb	r2, [r3, #22]
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	7b9b      	ldrb	r3, [r3, #14]
 800d0e2:	4619      	mov	r1, r3
 800d0e4:	4610      	mov	r0, r2
 800d0e6:	f7ff fcf9 	bl	800cadc <rxComputeTransferIDDifference>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	2b01      	cmp	r3, #1
 800d0ee:	bf8c      	ite	hi
 800d0f0:	2301      	movhi	r3, #1
 800d0f2:	2300      	movls	r3, #0
 800d0f4:	757b      	strb	r3, [r7, #21]

    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 800d0f6:	7dbb      	ldrb	r3, [r7, #22]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d10b      	bne.n	800d114 <rxSessionUpdate+0x104>
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	7ddb      	ldrb	r3, [r3, #23]
 800d100:	78fa      	ldrb	r2, [r7, #3]
 800d102:	429a      	cmp	r2, r3
 800d104:	d108      	bne.n	800d118 <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	7bdb      	ldrb	r3, [r3, #15]
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d004      	beq.n	800d118 <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 800d10e:	7d7b      	ldrb	r3, [r7, #21]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d001      	beq.n	800d118 <rxSessionUpdate+0x108>
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 800d114:	2301      	movs	r3, #1
 800d116:	e000      	b.n	800d11a <rxSessionUpdate+0x10a>
 800d118:	2300      	movs	r3, #0
 800d11a:	753b      	strb	r3, [r7, #20]
 800d11c:	7d3b      	ldrb	r3, [r7, #20]
 800d11e:	f003 0301 	and.w	r3, r3, #1
 800d122:	753b      	strb	r3, [r7, #20]

    if (need_restart)
 800d124:	7d3b      	ldrb	r3, [r7, #20]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d013      	beq.n	800d152 <rxSessionUpdate+0x142>
    {
        rxs->total_payload_size        = 0U;
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	2200      	movs	r2, #0
 800d12e:	609a      	str	r2, [r3, #8]
        rxs->payload_size              = 0U;
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	2200      	movs	r2, #0
 800d134:	60da      	str	r2, [r3, #12]
        rxs->calculated_crc            = CRC_INITIAL;
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d13c:	829a      	strh	r2, [r3, #20]
        rxs->transfer_id               = frame->transfer_id;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	7b9a      	ldrb	r2, [r3, #14]
 800d142:	68bb      	ldr	r3, [r7, #8]
 800d144:	759a      	strb	r2, [r3, #22]
        rxs->toggle                    = INITIAL_TOGGLE_STATE;
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	2201      	movs	r2, #1
 800d14a:	761a      	strb	r2, [r3, #24]
        rxs->redundant_transport_index = redundant_transport_index;
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	78fa      	ldrb	r2, [r7, #3]
 800d150:	75da      	strb	r2, [r3, #23]
    }

    int8_t out = 0;
 800d152:	2300      	movs	r3, #0
 800d154:	75fb      	strb	r3, [r7, #23]
    if (need_restart && (!frame->start_of_transfer))
 800d156:	7d3b      	ldrb	r3, [r7, #20]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d00b      	beq.n	800d174 <rxSessionUpdate+0x164>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	7bdb      	ldrb	r3, [r3, #15]
 800d160:	f083 0301 	eor.w	r3, r3, #1
 800d164:	b2db      	uxtb	r3, r3
 800d166:	2b00      	cmp	r3, #0
 800d168:	d004      	beq.n	800d174 <rxSessionUpdate+0x164>
    {
        rxSessionRestart(ins, rxs);  // SOT-miss, no point going further.
 800d16a:	68b9      	ldr	r1, [r7, #8]
 800d16c:	68f8      	ldr	r0, [r7, #12]
 800d16e:	f7ff fde3 	bl	800cd38 <rxSessionRestart>
 800d172:	e02c      	b.n	800d1ce <rxSessionUpdate+0x1be>
    }
    else
    {
        const bool correct_transport = (rxs->redundant_transport_index == redundant_transport_index);
 800d174:	68bb      	ldr	r3, [r7, #8]
 800d176:	7ddb      	ldrb	r3, [r3, #23]
 800d178:	78fa      	ldrb	r2, [r7, #3]
 800d17a:	429a      	cmp	r2, r3
 800d17c:	bf0c      	ite	eq
 800d17e:	2301      	moveq	r3, #1
 800d180:	2300      	movne	r3, #0
 800d182:	74fb      	strb	r3, [r7, #19]
        const bool correct_toggle    = (frame->toggle == rxs->toggle);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	7c5a      	ldrb	r2, [r3, #17]
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	7e1b      	ldrb	r3, [r3, #24]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	bf0c      	ite	eq
 800d190:	2301      	moveq	r3, #1
 800d192:	2300      	movne	r3, #0
 800d194:	74bb      	strb	r3, [r7, #18]
        const bool correct_tid       = (frame->transfer_id == rxs->transfer_id);
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	7b9a      	ldrb	r2, [r3, #14]
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	7d9b      	ldrb	r3, [r3, #22]
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	bf0c      	ite	eq
 800d1a2:	2301      	moveq	r3, #1
 800d1a4:	2300      	movne	r3, #0
 800d1a6:	747b      	strb	r3, [r7, #17]
        if (correct_transport && correct_toggle && correct_tid)
 800d1a8:	7cfb      	ldrb	r3, [r7, #19]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d00f      	beq.n	800d1ce <rxSessionUpdate+0x1be>
 800d1ae:	7cbb      	ldrb	r3, [r7, #18]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d00c      	beq.n	800d1ce <rxSessionUpdate+0x1be>
 800d1b4:	7c7b      	ldrb	r3, [r7, #17]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d009      	beq.n	800d1ce <rxSessionUpdate+0x1be>
        {
            out = rxSessionAcceptFrame(ins, rxs, frame, extent, out_transfer);
 800d1ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1bc:	9300      	str	r3, [sp, #0]
 800d1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1c0:	687a      	ldr	r2, [r7, #4]
 800d1c2:	68b9      	ldr	r1, [r7, #8]
 800d1c4:	68f8      	ldr	r0, [r7, #12]
 800d1c6:	f7ff fdfd 	bl	800cdc4 <rxSessionAcceptFrame>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	75fb      	strb	r3, [r7, #23]
        }
    }
    return out;
 800d1ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3718      	adds	r7, #24
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bdb0      	pop	{r4, r5, r7, pc}
 800d1da:	bf00      	nop
 800d1dc:	080125ec 	.word	0x080125ec
 800d1e0:	080132bc 	.word	0x080132bc
 800d1e4:	08012428 	.word	0x08012428
 800d1e8:	08012948 	.word	0x08012948
 800d1ec:	08012880 	.word	0x08012880
 800d1f0:	080128fc 	.word	0x080128fc
 800d1f4:	08012ac4 	.word	0x08012ac4
 800d1f8:	08012a1c 	.word	0x08012a1c

0800d1fc <rxAcceptFrame>:
CANARD_PRIVATE int8_t rxAcceptFrame(CanardInstance* const       ins,
                                    CanardRxSubscription* const subscription,
                                    const RxFrameModel* const   frame,
                                    const uint8_t               redundant_transport_index,
                                    CanardRxTransfer* const     out_transfer)
{
 800d1fc:	b5b0      	push	{r4, r5, r7, lr}
 800d1fe:	b08c      	sub	sp, #48	@ 0x30
 800d200:	af04      	add	r7, sp, #16
 800d202:	60f8      	str	r0, [r7, #12]
 800d204:	60b9      	str	r1, [r7, #8]
 800d206:	607a      	str	r2, [r7, #4]
 800d208:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d106      	bne.n	800d21e <rxAcceptFrame+0x22>
 800d210:	4b85      	ldr	r3, [pc, #532]	@ (800d428 <rxAcceptFrame+0x22c>)
 800d212:	4a86      	ldr	r2, [pc, #536]	@ (800d42c <rxAcceptFrame+0x230>)
 800d214:	f44f 715a 	mov.w	r1, #872	@ 0x368
 800d218:	4885      	ldr	r0, [pc, #532]	@ (800d430 <rxAcceptFrame+0x234>)
 800d21a:	f000 fc7d 	bl	800db18 <__assert_func>
    CANARD_ASSERT(subscription != NULL);
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d106      	bne.n	800d232 <rxAcceptFrame+0x36>
 800d224:	4b83      	ldr	r3, [pc, #524]	@ (800d434 <rxAcceptFrame+0x238>)
 800d226:	4a81      	ldr	r2, [pc, #516]	@ (800d42c <rxAcceptFrame+0x230>)
 800d228:	f240 3169 	movw	r1, #873	@ 0x369
 800d22c:	4880      	ldr	r0, [pc, #512]	@ (800d430 <rxAcceptFrame+0x234>)
 800d22e:	f000 fc73 	bl	800db18 <__assert_func>
    CANARD_ASSERT(subscription->port_id == frame->port_id);
 800d232:	68bb      	ldr	r3, [r7, #8]
 800d234:	8b9a      	ldrh	r2, [r3, #28]
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	895b      	ldrh	r3, [r3, #10]
 800d23a:	429a      	cmp	r2, r3
 800d23c:	d006      	beq.n	800d24c <rxAcceptFrame+0x50>
 800d23e:	4b7e      	ldr	r3, [pc, #504]	@ (800d438 <rxAcceptFrame+0x23c>)
 800d240:	4a7a      	ldr	r2, [pc, #488]	@ (800d42c <rxAcceptFrame+0x230>)
 800d242:	f240 316a 	movw	r1, #874	@ 0x36a
 800d246:	487a      	ldr	r0, [pc, #488]	@ (800d430 <rxAcceptFrame+0x234>)
 800d248:	f000 fc66 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d106      	bne.n	800d260 <rxAcceptFrame+0x64>
 800d252:	4b7a      	ldr	r3, [pc, #488]	@ (800d43c <rxAcceptFrame+0x240>)
 800d254:	4a75      	ldr	r2, [pc, #468]	@ (800d42c <rxAcceptFrame+0x230>)
 800d256:	f240 316b 	movw	r1, #875	@ 0x36b
 800d25a:	4875      	ldr	r0, [pc, #468]	@ (800d430 <rxAcceptFrame+0x234>)
 800d25c:	f000 fc5c 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	699b      	ldr	r3, [r3, #24]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d106      	bne.n	800d276 <rxAcceptFrame+0x7a>
 800d268:	4b75      	ldr	r3, [pc, #468]	@ (800d440 <rxAcceptFrame+0x244>)
 800d26a:	4a70      	ldr	r2, [pc, #448]	@ (800d42c <rxAcceptFrame+0x230>)
 800d26c:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 800d270:	486f      	ldr	r0, [pc, #444]	@ (800d430 <rxAcceptFrame+0x234>)
 800d272:	f000 fc51 	bl	800db18 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	7b9b      	ldrb	r3, [r3, #14]
 800d27a:	2b1f      	cmp	r3, #31
 800d27c:	d906      	bls.n	800d28c <rxAcceptFrame+0x90>
 800d27e:	4b71      	ldr	r3, [pc, #452]	@ (800d444 <rxAcceptFrame+0x248>)
 800d280:	4a6a      	ldr	r2, [pc, #424]	@ (800d42c <rxAcceptFrame+0x230>)
 800d282:	f240 316d 	movw	r1, #877	@ 0x36d
 800d286:	486a      	ldr	r0, [pc, #424]	@ (800d430 <rxAcceptFrame+0x234>)
 800d288:	f000 fc46 	bl	800db18 <__assert_func>
    CANARD_ASSERT((CANARD_NODE_ID_UNSET == frame->destination_node_id) || (ins->node_id == frame->destination_node_id));
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	7b5b      	ldrb	r3, [r3, #13]
 800d290:	2bff      	cmp	r3, #255	@ 0xff
 800d292:	d00c      	beq.n	800d2ae <rxAcceptFrame+0xb2>
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	791a      	ldrb	r2, [r3, #4]
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	7b5b      	ldrb	r3, [r3, #13]
 800d29c:	429a      	cmp	r2, r3
 800d29e:	d006      	beq.n	800d2ae <rxAcceptFrame+0xb2>
 800d2a0:	4b69      	ldr	r3, [pc, #420]	@ (800d448 <rxAcceptFrame+0x24c>)
 800d2a2:	4a62      	ldr	r2, [pc, #392]	@ (800d42c <rxAcceptFrame+0x230>)
 800d2a4:	f240 316e 	movw	r1, #878	@ 0x36e
 800d2a8:	4861      	ldr	r0, [pc, #388]	@ (800d430 <rxAcceptFrame+0x234>)
 800d2aa:	f000 fc35 	bl	800db18 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800d2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d106      	bne.n	800d2c2 <rxAcceptFrame+0xc6>
 800d2b4:	4b65      	ldr	r3, [pc, #404]	@ (800d44c <rxAcceptFrame+0x250>)
 800d2b6:	4a5d      	ldr	r2, [pc, #372]	@ (800d42c <rxAcceptFrame+0x230>)
 800d2b8:	f240 316f 	movw	r1, #879	@ 0x36f
 800d2bc:	485c      	ldr	r0, [pc, #368]	@ (800d430 <rxAcceptFrame+0x234>)
 800d2be:	f000 fc2b 	bl	800db18 <__assert_func>

    int8_t out = 0;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	77fb      	strb	r3, [r7, #31]
    if (frame->source_node_id <= CANARD_NODE_ID_MAX)
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	7b1b      	ldrb	r3, [r3, #12]
 800d2ca:	b25b      	sxtb	r3, r3
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	db6c      	blt.n	800d3aa <rxAcceptFrame+0x1ae>
    {
        // If such session does not exist, create it. This only makes sense if this is the first frame of a
        // transfer, otherwise, we won't be able to receive the transfer anyway so we don't bother.
        if ((NULL == subscription->sessions[frame->source_node_id]) && frame->start_of_transfer)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	7b1b      	ldrb	r3, [r3, #12]
 800d2d4:	68ba      	ldr	r2, [r7, #8]
 800d2d6:	3308      	adds	r3, #8
 800d2d8:	009b      	lsls	r3, r3, #2
 800d2da:	4413      	add	r3, r2
 800d2dc:	685b      	ldr	r3, [r3, #4]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d134      	bne.n	800d34c <rxAcceptFrame+0x150>
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	7bdb      	ldrb	r3, [r3, #15]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d030      	beq.n	800d34c <rxAcceptFrame+0x150>
        {
            CanardInternalRxSession* const rxs =
                (CanardInternalRxSession*) ins->memory_allocate(ins, sizeof(CanardInternalRxSession));
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	689b      	ldr	r3, [r3, #8]
 800d2ee:	2120      	movs	r1, #32
 800d2f0:	68f8      	ldr	r0, [r7, #12]
 800d2f2:	4798      	blx	r3
 800d2f4:	6138      	str	r0, [r7, #16]
            subscription->sessions[frame->source_node_id] = rxs;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	7b1b      	ldrb	r3, [r3, #12]
 800d2fa:	68ba      	ldr	r2, [r7, #8]
 800d2fc:	3308      	adds	r3, #8
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	4413      	add	r3, r2
 800d302:	693a      	ldr	r2, [r7, #16]
 800d304:	605a      	str	r2, [r3, #4]
            if (rxs != NULL)
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d01d      	beq.n	800d348 <rxAcceptFrame+0x14c>
            {
                rxs->transfer_timestamp_usec   = frame->timestamp_usec;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d312:	6939      	ldr	r1, [r7, #16]
 800d314:	e9c1 2300 	strd	r2, r3, [r1]
                rxs->total_payload_size        = 0U;
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	2200      	movs	r2, #0
 800d31c:	609a      	str	r2, [r3, #8]
                rxs->payload_size              = 0U;
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	2200      	movs	r2, #0
 800d322:	60da      	str	r2, [r3, #12]
                rxs->payload                   = NULL;
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	2200      	movs	r2, #0
 800d328:	611a      	str	r2, [r3, #16]
                rxs->calculated_crc            = CRC_INITIAL;
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d330:	829a      	strh	r2, [r3, #20]
                rxs->transfer_id               = frame->transfer_id;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	7b9a      	ldrb	r2, [r3, #14]
 800d336:	693b      	ldr	r3, [r7, #16]
 800d338:	759a      	strb	r2, [r3, #22]
                rxs->redundant_transport_index = redundant_transport_index;
 800d33a:	693b      	ldr	r3, [r7, #16]
 800d33c:	78fa      	ldrb	r2, [r7, #3]
 800d33e:	75da      	strb	r2, [r3, #23]
                rxs->toggle                    = INITIAL_TOGGLE_STATE;
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	2201      	movs	r2, #1
 800d344:	761a      	strb	r2, [r3, #24]
 800d346:	e001      	b.n	800d34c <rxAcceptFrame+0x150>
            }
            else
            {
                out = -CANARD_ERROR_OUT_OF_MEMORY;
 800d348:	23fd      	movs	r3, #253	@ 0xfd
 800d34a:	77fb      	strb	r3, [r7, #31]
            }
        }
        // There are two possible reasons why the session may not exist: 1. OOM; 2. SOT-miss.
        if (subscription->sessions[frame->source_node_id] != NULL)
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	7b1b      	ldrb	r3, [r3, #12]
 800d350:	68ba      	ldr	r2, [r7, #8]
 800d352:	3308      	adds	r3, #8
 800d354:	009b      	lsls	r3, r3, #2
 800d356:	4413      	add	r3, r2
 800d358:	685b      	ldr	r3, [r3, #4]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d05e      	beq.n	800d41c <rxAcceptFrame+0x220>
        {
            CANARD_ASSERT(out == 0);
 800d35e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d006      	beq.n	800d374 <rxAcceptFrame+0x178>
 800d366:	4b3a      	ldr	r3, [pc, #232]	@ (800d450 <rxAcceptFrame+0x254>)
 800d368:	4a30      	ldr	r2, [pc, #192]	@ (800d42c <rxAcceptFrame+0x230>)
 800d36a:	f240 318e 	movw	r1, #910	@ 0x38e
 800d36e:	4830      	ldr	r0, [pc, #192]	@ (800d430 <rxAcceptFrame+0x234>)
 800d370:	f000 fbd2 	bl	800db18 <__assert_func>
            out = rxSessionUpdate(ins,
                                  subscription->sessions[frame->source_node_id],
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	7b1b      	ldrb	r3, [r3, #12]
 800d378:	68ba      	ldr	r2, [r7, #8]
 800d37a:	3308      	adds	r3, #8
 800d37c:	009b      	lsls	r3, r3, #2
 800d37e:	4413      	add	r3, r2
 800d380:	685c      	ldr	r4, [r3, #4]
            out = rxSessionUpdate(ins,
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d388:	68b9      	ldr	r1, [r7, #8]
 800d38a:	6989      	ldr	r1, [r1, #24]
 800d38c:	78fd      	ldrb	r5, [r7, #3]
 800d38e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d390:	9003      	str	r0, [sp, #12]
 800d392:	9102      	str	r1, [sp, #8]
 800d394:	e9cd 2300 	strd	r2, r3, [sp]
 800d398:	462b      	mov	r3, r5
 800d39a:	687a      	ldr	r2, [r7, #4]
 800d39c:	4621      	mov	r1, r4
 800d39e:	68f8      	ldr	r0, [r7, #12]
 800d3a0:	f7ff fe36 	bl	800d010 <rxSessionUpdate>
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	77fb      	strb	r3, [r7, #31]
 800d3a8:	e038      	b.n	800d41c <rxAcceptFrame+0x220>
                                  out_transfer);
        }
    }
    else
    {
        CANARD_ASSERT(frame->source_node_id == CANARD_NODE_ID_UNSET);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	7b1b      	ldrb	r3, [r3, #12]
 800d3ae:	2bff      	cmp	r3, #255	@ 0xff
 800d3b0:	d006      	beq.n	800d3c0 <rxAcceptFrame+0x1c4>
 800d3b2:	4b28      	ldr	r3, [pc, #160]	@ (800d454 <rxAcceptFrame+0x258>)
 800d3b4:	4a1d      	ldr	r2, [pc, #116]	@ (800d42c <rxAcceptFrame+0x230>)
 800d3b6:	f240 319a 	movw	r1, #922	@ 0x39a
 800d3ba:	481d      	ldr	r0, [pc, #116]	@ (800d430 <rxAcceptFrame+0x234>)
 800d3bc:	f000 fbac 	bl	800db18 <__assert_func>
        // Anonymous transfers are stateless. No need to update the state machine, just blindly accept it.
        // We have to copy the data into an allocated storage because the API expects it: the lifetime shall be
        // independent of the input data and the memory shall be free-able.
        const size_t payload_size =
            (subscription->extent < frame->payload_size) ? subscription->extent : frame->payload_size;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	695a      	ldr	r2, [r3, #20]
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	699b      	ldr	r3, [r3, #24]
        const size_t payload_size =
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	bf28      	it	cs
 800d3cc:	4613      	movcs	r3, r2
 800d3ce:	61bb      	str	r3, [r7, #24]
        void* const payload = ins->memory_allocate(ins, payload_size);
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	689b      	ldr	r3, [r3, #8]
 800d3d4:	69b9      	ldr	r1, [r7, #24]
 800d3d6:	68f8      	ldr	r0, [r7, #12]
 800d3d8:	4798      	blx	r3
 800d3da:	6178      	str	r0, [r7, #20]
        if (payload != NULL)
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d01a      	beq.n	800d418 <rxAcceptFrame+0x21c>
        {
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 800d3e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e4:	4619      	mov	r1, r3
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f7ff fb32 	bl	800ca50 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = frame->timestamp_usec;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d3f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = payload_size;
 800d3f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3fa:	69ba      	ldr	r2, [r7, #24]
 800d3fc:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = payload;
 800d3fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d400:	697a      	ldr	r2, [r7, #20]
 800d402:	615a      	str	r2, [r3, #20]
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(payload, frame->payload, payload_size);  // NOLINT
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	699b      	ldr	r3, [r3, #24]
 800d408:	69ba      	ldr	r2, [r7, #24]
 800d40a:	4619      	mov	r1, r3
 800d40c:	6978      	ldr	r0, [r7, #20]
 800d40e:	f001 fd14 	bl	800ee3a <memcpy>
            out = 1;
 800d412:	2301      	movs	r3, #1
 800d414:	77fb      	strb	r3, [r7, #31]
 800d416:	e001      	b.n	800d41c <rxAcceptFrame+0x220>
        }
        else
        {
            out = -CANARD_ERROR_OUT_OF_MEMORY;
 800d418:	23fd      	movs	r3, #253	@ 0xfd
 800d41a:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800d41c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d420:	4618      	mov	r0, r3
 800d422:	3720      	adds	r7, #32
 800d424:	46bd      	mov	sp, r7
 800d426:	bdb0      	pop	{r4, r5, r7, pc}
 800d428:	080125ec 	.word	0x080125ec
 800d42c:	080132ac 	.word	0x080132ac
 800d430:	08012428 	.word	0x08012428
 800d434:	08012aec 	.word	0x08012aec
 800d438:	08012b08 	.word	0x08012b08
 800d43c:	08012880 	.word	0x08012880
 800d440:	080128dc 	.word	0x080128dc
 800d444:	08012a1c 	.word	0x08012a1c
 800d448:	08012b30 	.word	0x08012b30
 800d44c:	080128fc 	.word	0x080128fc
 800d450:	08012b88 	.word	0x08012b88
 800d454:	08012b94 	.word	0x08012b94

0800d458 <rxSubscriptionPredicateOnPortID>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnPortID(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800d458:	b480      	push	{r7}
 800d45a:	b085      	sub	sp, #20
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
 800d460:	6039      	str	r1, [r7, #0]
    const CanardPortID  sought    = *((const CanardPortID*) user_reference);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	881b      	ldrh	r3, [r3, #0]
 800d466:	81fb      	strh	r3, [r7, #14]
    const CanardPortID  other     = ((const CanardRxSubscription*) node)->port_id;
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	8b9b      	ldrh	r3, [r3, #28]
 800d46c:	81bb      	strh	r3, [r7, #12]
    static const int8_t NegPos[2] = {-1, +1};
    // Clang-Tidy mistakenly identifies a narrowing cast to int8_t here, which is incorrect.
    return (sought == other) ? 0 : NegPos[sought > other];  // NOLINT no narrowing conversion is taking place here
 800d46e:	89fa      	ldrh	r2, [r7, #14]
 800d470:	89bb      	ldrh	r3, [r7, #12]
 800d472:	429a      	cmp	r2, r3
 800d474:	d00a      	beq.n	800d48c <rxSubscriptionPredicateOnPortID+0x34>
 800d476:	89fa      	ldrh	r2, [r7, #14]
 800d478:	89bb      	ldrh	r3, [r7, #12]
 800d47a:	429a      	cmp	r2, r3
 800d47c:	bf8c      	ite	hi
 800d47e:	2301      	movhi	r3, #1
 800d480:	2300      	movls	r3, #0
 800d482:	b2db      	uxtb	r3, r3
 800d484:	461a      	mov	r2, r3
 800d486:	4b05      	ldr	r3, [pc, #20]	@ (800d49c <rxSubscriptionPredicateOnPortID+0x44>)
 800d488:	569b      	ldrsb	r3, [r3, r2]
 800d48a:	e000      	b.n	800d48e <rxSubscriptionPredicateOnPortID+0x36>
 800d48c:	2300      	movs	r3, #0
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3714      	adds	r7, #20
 800d492:	46bd      	mov	sp, r7
 800d494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d498:	4770      	bx	lr
 800d49a:	bf00      	nop
 800d49c:	08013298 	.word	0x08013298

0800d4a0 <rxSubscriptionPredicateOnStruct>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnStruct(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b082      	sub	sp, #8
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
    return rxSubscriptionPredicateOnPortID(&((CanardRxSubscription*) user_reference)->port_id, node);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	331c      	adds	r3, #28
 800d4ae:	6839      	ldr	r1, [r7, #0]
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f7ff ffd1 	bl	800d458 <rxSubscriptionPredicateOnPortID>
 800d4b6:	4603      	mov	r3, r0
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	3708      	adds	r7, #8
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}

0800d4c0 <canardInit>:
    14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14,  // 33-48
    15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,  // 49-64
};

CanardInstance canardInit(const CanardMemoryAllocate memory_allocate, const CanardMemoryFree memory_free)
{
 800d4c0:	b5b0      	push	{r4, r5, r7, lr}
 800d4c2:	b08c      	sub	sp, #48	@ 0x30
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	60f8      	str	r0, [r7, #12]
 800d4c8:	60b9      	str	r1, [r7, #8]
 800d4ca:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(memory_allocate != NULL);
 800d4cc:	68bb      	ldr	r3, [r7, #8]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d106      	bne.n	800d4e0 <canardInit+0x20>
 800d4d2:	4b16      	ldr	r3, [pc, #88]	@ (800d52c <canardInit+0x6c>)
 800d4d4:	4a16      	ldr	r2, [pc, #88]	@ (800d530 <canardInit+0x70>)
 800d4d6:	f240 31d6 	movw	r1, #982	@ 0x3d6
 800d4da:	4816      	ldr	r0, [pc, #88]	@ (800d534 <canardInit+0x74>)
 800d4dc:	f000 fb1c 	bl	800db18 <__assert_func>
    CANARD_ASSERT(memory_free != NULL);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d106      	bne.n	800d4f4 <canardInit+0x34>
 800d4e6:	4b14      	ldr	r3, [pc, #80]	@ (800d538 <canardInit+0x78>)
 800d4e8:	4a11      	ldr	r2, [pc, #68]	@ (800d530 <canardInit+0x70>)
 800d4ea:	f240 31d7 	movw	r1, #983	@ 0x3d7
 800d4ee:	4811      	ldr	r0, [pc, #68]	@ (800d534 <canardInit+0x74>)
 800d4f0:	f000 fb12 	bl	800db18 <__assert_func>
    const CanardInstance out = {
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	617b      	str	r3, [r7, #20]
 800d4f8:	23ff      	movs	r3, #255	@ 0xff
 800d4fa:	763b      	strb	r3, [r7, #24]
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	61fb      	str	r3, [r7, #28]
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	623b      	str	r3, [r7, #32]
 800d504:	2300      	movs	r3, #0
 800d506:	627b      	str	r3, [r7, #36]	@ 0x24
 800d508:	2300      	movs	r3, #0
 800d50a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d50c:	2300      	movs	r3, #0
 800d50e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        .node_id          = CANARD_NODE_ID_UNSET,
        .memory_allocate  = memory_allocate,
        .memory_free      = memory_free,
        .rx_subscriptions = {NULL, NULL, NULL},
    };
    return out;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	461d      	mov	r5, r3
 800d514:	f107 0414 	add.w	r4, r7, #20
 800d518:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d51a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d51c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800d520:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800d524:	68f8      	ldr	r0, [r7, #12]
 800d526:	3730      	adds	r7, #48	@ 0x30
 800d528:	46bd      	mov	sp, r7
 800d52a:	bdb0      	pop	{r4, r5, r7, pc}
 800d52c:	08012bb4 	.word	0x08012bb4
 800d530:	08013120 	.word	0x08013120
 800d534:	08012428 	.word	0x08012428
 800d538:	08012bd4 	.word	0x08012bd4

0800d53c <canardTxInit>:

CanardTxQueue canardTxInit(const size_t capacity, const size_t mtu_bytes)
{
 800d53c:	b4b0      	push	{r4, r5, r7}
 800d53e:	b08b      	sub	sp, #44	@ 0x2c
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	607a      	str	r2, [r7, #4]
    CanardTxQueue out = {
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	617b      	str	r3, [r7, #20]
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	61bb      	str	r3, [r7, #24]
 800d550:	2300      	movs	r3, #0
 800d552:	61fb      	str	r3, [r7, #28]
 800d554:	2300      	movs	r3, #0
 800d556:	623b      	str	r3, [r7, #32]
 800d558:	2300      	movs	r3, #0
 800d55a:	627b      	str	r3, [r7, #36]	@ 0x24
        .mtu_bytes      = mtu_bytes,
        .size           = 0,
        .root           = NULL,
        .user_reference = NULL,
    };
    return out;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	461d      	mov	r5, r3
 800d560:	f107 0414 	add.w	r4, r7, #20
 800d564:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d566:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d568:	6823      	ldr	r3, [r4, #0]
 800d56a:	602b      	str	r3, [r5, #0]
}
 800d56c:	68f8      	ldr	r0, [r7, #12]
 800d56e:	372c      	adds	r7, #44	@ 0x2c
 800d570:	46bd      	mov	sp, r7
 800d572:	bcb0      	pop	{r4, r5, r7}
 800d574:	4770      	bx	lr
	...

0800d578 <canardTxPush>:
                     CanardInstance* const               ins,
                     const CanardMicrosecond             tx_deadline_usec,
                     const CanardTransferMetadata* const metadata,
                     const size_t                        payload_size,
                     const void* const                   payload)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b08e      	sub	sp, #56	@ 0x38
 800d57c:	af06      	add	r7, sp, #24
 800d57e:	60f8      	str	r0, [r7, #12]
 800d580:	60b9      	str	r1, [r7, #8]
 800d582:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d586:	f06f 0301 	mvn.w	r3, #1
 800d58a:	61fb      	str	r3, [r7, #28]
    if ((ins != NULL) && (que != NULL) && (metadata != NULL) && ((payload != NULL) || (0U == payload_size)))
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d062      	beq.n	800d658 <canardTxPush+0xe0>
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d05f      	beq.n	800d658 <canardTxPush+0xe0>
 800d598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d05c      	beq.n	800d658 <canardTxPush+0xe0>
 800d59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d102      	bne.n	800d5aa <canardTxPush+0x32>
 800d5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d156      	bne.n	800d658 <canardTxPush+0xe0>
    {
        const size_t  pl_mtu       = adjustPresentationLayerMTU(que->mtu_bytes);
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	685b      	ldr	r3, [r3, #4]
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f7fe fc02 	bl	800bdb8 <adjustPresentationLayerMTU>
 800d5b4:	61b8      	str	r0, [r7, #24]
        const int32_t maybe_can_id = txMakeCANID(metadata, payload_size, payload, ins->node_id, pl_mtu);
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	791a      	ldrb	r2, [r3, #4]
 800d5ba:	69bb      	ldr	r3, [r7, #24]
 800d5bc:	9300      	str	r3, [sp, #0]
 800d5be:	4613      	mov	r3, r2
 800d5c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d5c6:	f7fe fc27 	bl	800be18 <txMakeCANID>
 800d5ca:	6178      	str	r0, [r7, #20]
        if (maybe_can_id >= 0)
 800d5cc:	697b      	ldr	r3, [r7, #20]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	db40      	blt.n	800d654 <canardTxPush+0xdc>
        {
            if (payload_size <= pl_mtu)
 800d5d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	429a      	cmp	r2, r3
 800d5d8:	d81c      	bhi.n	800d614 <canardTxPush+0x9c>
            {
                out = txPushSingleFrame(que,
 800d5da:	697b      	ldr	r3, [r7, #20]
                                        ins,
                                        tx_deadline_usec,
                                        (uint32_t) maybe_can_id,
                                        metadata->transfer_id,
 800d5dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5de:	7952      	ldrb	r2, [r2, #5]
                out = txPushSingleFrame(que,
 800d5e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d5e2:	9103      	str	r1, [sp, #12]
 800d5e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5e6:	9102      	str	r1, [sp, #8]
 800d5e8:	9201      	str	r2, [sp, #4]
 800d5ea:	9300      	str	r3, [sp, #0]
 800d5ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d5f0:	68b9      	ldr	r1, [r7, #8]
 800d5f2:	68f8      	ldr	r0, [r7, #12]
 800d5f4:	f7fe fdda 	bl	800c1ac <txPushSingleFrame>
 800d5f8:	61f8      	str	r0, [r7, #28]
                                        payload_size,
                                        payload);
                CANARD_ASSERT((out < 0) || (out == 1));
 800d5fa:	69fb      	ldr	r3, [r7, #28]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	db2b      	blt.n	800d658 <canardTxPush+0xe0>
 800d600:	69fb      	ldr	r3, [r7, #28]
 800d602:	2b01      	cmp	r3, #1
 800d604:	d028      	beq.n	800d658 <canardTxPush+0xe0>
 800d606:	4b1c      	ldr	r3, [pc, #112]	@ (800d678 <canardTxPush+0x100>)
 800d608:	4a1c      	ldr	r2, [pc, #112]	@ (800d67c <canardTxPush+0x104>)
 800d60a:	f240 4105 	movw	r1, #1029	@ 0x405
 800d60e:	481c      	ldr	r0, [pc, #112]	@ (800d680 <canardTxPush+0x108>)
 800d610:	f000 fa82 	bl	800db18 <__assert_func>
            }
            else
            {
                out = txPushMultiFrame(que,
 800d614:	697b      	ldr	r3, [r7, #20]
                                       ins,
                                       pl_mtu,
                                       tx_deadline_usec,
                                       (uint32_t) maybe_can_id,
                                       metadata->transfer_id,
 800d616:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d618:	7952      	ldrb	r2, [r2, #5]
                out = txPushMultiFrame(que,
 800d61a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d61c:	9105      	str	r1, [sp, #20]
 800d61e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d620:	9104      	str	r1, [sp, #16]
 800d622:	9203      	str	r2, [sp, #12]
 800d624:	9302      	str	r3, [sp, #8]
 800d626:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d62a:	e9cd 2300 	strd	r2, r3, [sp]
 800d62e:	69ba      	ldr	r2, [r7, #24]
 800d630:	68b9      	ldr	r1, [r7, #8]
 800d632:	68f8      	ldr	r0, [r7, #12]
 800d634:	f7fe ffd4 	bl	800c5e0 <txPushMultiFrame>
 800d638:	61f8      	str	r0, [r7, #28]
                                       payload_size,
                                       payload);
                CANARD_ASSERT((out < 0) || (out >= 2));
 800d63a:	69fb      	ldr	r3, [r7, #28]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	db0b      	blt.n	800d658 <canardTxPush+0xe0>
 800d640:	69fb      	ldr	r3, [r7, #28]
 800d642:	2b01      	cmp	r3, #1
 800d644:	dc08      	bgt.n	800d658 <canardTxPush+0xe0>
 800d646:	4b0f      	ldr	r3, [pc, #60]	@ (800d684 <canardTxPush+0x10c>)
 800d648:	4a0c      	ldr	r2, [pc, #48]	@ (800d67c <canardTxPush+0x104>)
 800d64a:	f240 4111 	movw	r1, #1041	@ 0x411
 800d64e:	480c      	ldr	r0, [pc, #48]	@ (800d680 <canardTxPush+0x108>)
 800d650:	f000 fa62 	bl	800db18 <__assert_func>
            }
        }
        else
        {
            out = maybe_can_id;
 800d654:	697b      	ldr	r3, [r7, #20]
 800d656:	61fb      	str	r3, [r7, #28]
        }
    }
    CANARD_ASSERT(out != 0);
 800d658:	69fb      	ldr	r3, [r7, #28]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d106      	bne.n	800d66c <canardTxPush+0xf4>
 800d65e:	4b0a      	ldr	r3, [pc, #40]	@ (800d688 <canardTxPush+0x110>)
 800d660:	4a06      	ldr	r2, [pc, #24]	@ (800d67c <canardTxPush+0x104>)
 800d662:	f240 4119 	movw	r1, #1049	@ 0x419
 800d666:	4806      	ldr	r0, [pc, #24]	@ (800d680 <canardTxPush+0x108>)
 800d668:	f000 fa56 	bl	800db18 <__assert_func>
    return out;
 800d66c:	69fb      	ldr	r3, [r7, #28]
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3720      	adds	r7, #32
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	08012724 	.word	0x08012724
 800d67c:	0801312c 	.word	0x0801312c
 800d680:	08012428 	.word	0x08012428
 800d684:	08012868 	.word	0x08012868
 800d688:	08012bf0 	.word	0x08012bf0

0800d68c <canardTxPeek>:

const CanardTxQueueItem* canardTxPeek(const CanardTxQueue* const que)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b084      	sub	sp, #16
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
    const CanardTxQueueItem* out = NULL;
 800d694:	2300      	movs	r3, #0
 800d696:	60fb      	str	r3, [r7, #12]
    if (que != NULL)
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d006      	beq.n	800d6ac <canardTxPeek+0x20>
    {
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        out = (const CanardTxQueueItem*) cavlFindExtremum(que->root, false);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	68db      	ldr	r3, [r3, #12]
 800d6a2:	2100      	movs	r1, #0
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f7fd ff1d 	bl	800b4e4 <cavlFindExtremum>
 800d6aa:	60f8      	str	r0, [r7, #12]
    }
    return out;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	3710      	adds	r7, #16
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}

0800d6b6 <canardTxPop>:

CanardTxQueueItem* canardTxPop(CanardTxQueue* const que, const CanardTxQueueItem* const item)
{
 800d6b6:	b580      	push	{r7, lr}
 800d6b8:	b084      	sub	sp, #16
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
 800d6be:	6039      	str	r1, [r7, #0]
    CanardTxQueueItem* out = NULL;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	60fb      	str	r3, [r7, #12]
    if ((que != NULL) && (item != NULL))
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d010      	beq.n	800d6ec <canardTxPop+0x36>
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d00d      	beq.n	800d6ec <canardTxPop+0x36>
    {
        // Intentional violation of MISRA: casting away const qualifier. This is considered safe because the API
        // contract dictates that the pointer shall point to a mutable entity in RAM previously allocated by the
        // memory manager. It is difficult to avoid this cast in this context.
        out = (CanardTxQueueItem*) item;  // NOSONAR casting away const qualifier.
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	60fb      	str	r3, [r7, #12]
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        // Note that the highest-priority frame is always a leaf node in the AVL tree, which means that it is very
        // cheap to remove.
        cavlRemove(&que->root, &item->base);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	330c      	adds	r3, #12
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	4611      	mov	r1, r2
 800d6dc:	4618      	mov	r0, r3
 800d6de:	f7fe f957 	bl	800b990 <cavlRemove>
        que->size--;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	689b      	ldr	r3, [r3, #8]
 800d6e6:	1e5a      	subs	r2, r3, #1
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	609a      	str	r2, [r3, #8]
    }
    return out;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3710      	adds	r7, #16
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}
	...

0800d6f8 <canardRxAccept>:
                      const CanardMicrosecond      timestamp_usec,
                      const CanardFrame* const     frame,
                      const uint8_t                redundant_transport_index,
                      CanardRxTransfer* const      out_transfer,
                      CanardRxSubscription** const out_subscription)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b090      	sub	sp, #64	@ 0x40
 800d6fc:	af02      	add	r7, sp, #8
 800d6fe:	60f8      	str	r0, [r7, #12]
 800d700:	e9c7 2300 	strd	r2, r3, [r7]
    int8_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d704:	23fe      	movs	r3, #254	@ 0xfe
 800d706:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d068      	beq.n	800d7e2 <canardRxAccept+0xea>
 800d710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d712:	2b00      	cmp	r3, #0
 800d714:	d065      	beq.n	800d7e2 <canardRxAccept+0xea>
 800d716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d062      	beq.n	800d7e2 <canardRxAccept+0xea>
 800d71c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d724:	d25d      	bcs.n	800d7e2 <canardRxAccept+0xea>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 800d726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d728:	689b      	ldr	r3, [r3, #8]
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d103      	bne.n	800d736 <canardRxAccept+0x3e>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 800d72e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d730:	685b      	ldr	r3, [r3, #4]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d155      	bne.n	800d7e2 <canardRxAccept+0xea>
    {
        RxFrameModel model = {0};
 800d736:	f107 0310 	add.w	r3, r7, #16
 800d73a:	2220      	movs	r2, #32
 800d73c:	2100      	movs	r1, #0
 800d73e:	4618      	mov	r0, r3
 800d740:	f001 fa95 	bl	800ec6e <memset>
        if (rxTryParseFrame(timestamp_usec, frame, &model))
 800d744:	f107 0310 	add.w	r3, r7, #16
 800d748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d74a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d74e:	f7ff f83b 	bl	800c7c8 <rxTryParseFrame>
 800d752:	4603      	mov	r3, r0
 800d754:	2b00      	cmp	r3, #0
 800d756:	d041      	beq.n	800d7dc <canardRxAccept+0xe4>
        {
            if ((CANARD_NODE_ID_UNSET == model.destination_node_id) || (ins->node_id == model.destination_node_id))
 800d758:	7f7b      	ldrb	r3, [r7, #29]
 800d75a:	2bff      	cmp	r3, #255	@ 0xff
 800d75c:	d004      	beq.n	800d768 <canardRxAccept+0x70>
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	791a      	ldrb	r2, [r3, #4]
 800d762:	7f7b      	ldrb	r3, [r7, #29]
 800d764:	429a      	cmp	r2, r3
 800d766:	d135      	bne.n	800d7d4 <canardRxAccept+0xdc>
            {
                // This is the reason the function has a logarithmic time complexity of the number of subscriptions.
                // Note also that this one of the two variable-complexity operations in the RX pipeline; the other one
                // is memcpy(). Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
                CanardRxSubscription* const sub =
                    (CanardRxSubscription*) cavlSearch(&ins->rx_subscriptions[(size_t) model.transfer_kind],
 800d768:	7e7b      	ldrb	r3, [r7, #25]
 800d76a:	3304      	adds	r3, #4
 800d76c:	009b      	lsls	r3, r3, #2
 800d76e:	68fa      	ldr	r2, [r7, #12]
 800d770:	18d0      	adds	r0, r2, r3
 800d772:	f107 0310 	add.w	r3, r7, #16
 800d776:	f103 010a 	add.w	r1, r3, #10
 800d77a:	2300      	movs	r3, #0
 800d77c:	4a21      	ldr	r2, [pc, #132]	@ (800d804 <canardRxAccept+0x10c>)
 800d77e:	f7fe f889 	bl	800b894 <cavlSearch>
 800d782:	6338      	str	r0, [r7, #48]	@ 0x30
                                                       &model.port_id,
                                                       &rxSubscriptionPredicateOnPortID,
                                                       NULL);
                if (out_subscription != NULL)
 800d784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d786:	2b00      	cmp	r3, #0
 800d788:	d002      	beq.n	800d790 <canardRxAccept+0x98>
                {
                    *out_subscription = sub;  // Expose selected instance to the caller.
 800d78a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d78c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d78e:	601a      	str	r2, [r3, #0]
                }
                if (sub != NULL)
 800d790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d792:	2b00      	cmp	r3, #0
 800d794:	d01a      	beq.n	800d7cc <canardRxAccept+0xd4>
                {
                    CANARD_ASSERT(sub->port_id == model.port_id);
 800d796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d798:	8b9a      	ldrh	r2, [r3, #28]
 800d79a:	8b7b      	ldrh	r3, [r7, #26]
 800d79c:	429a      	cmp	r2, r3
 800d79e:	d006      	beq.n	800d7ae <canardRxAccept+0xb6>
 800d7a0:	4b19      	ldr	r3, [pc, #100]	@ (800d808 <canardRxAccept+0x110>)
 800d7a2:	4a1a      	ldr	r2, [pc, #104]	@ (800d80c <canardRxAccept+0x114>)
 800d7a4:	f240 415a 	movw	r1, #1114	@ 0x45a
 800d7a8:	4819      	ldr	r0, [pc, #100]	@ (800d810 <canardRxAccept+0x118>)
 800d7aa:	f000 f9b5 	bl	800db18 <__assert_func>
                    out = rxAcceptFrame(ins, sub, &model, redundant_transport_index, out_transfer);
 800d7ae:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 800d7b2:	f107 0210 	add.w	r2, r7, #16
 800d7b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7b8:	9300      	str	r3, [sp, #0]
 800d7ba:	460b      	mov	r3, r1
 800d7bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d7be:	68f8      	ldr	r0, [r7, #12]
 800d7c0:	f7ff fd1c 	bl	800d1fc <rxAcceptFrame>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 800d7ca:	e00a      	b.n	800d7e2 <canardRxAccept+0xea>
                }
                else
                {
                    out = 0;  // No matching subscription.
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 800d7d2:	e006      	b.n	800d7e2 <canardRxAccept+0xea>
                }
            }
            else
            {
                out = 0;  // Mis-addressed frame (normally it should be filtered out by the hardware).
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d7da:	e002      	b.n	800d7e2 <canardRxAccept+0xea>
            }
        }
        else
        {
            out = 0;  // A non-UAVCAN/CAN input frame.
 800d7dc:	2300      	movs	r3, #0
 800d7de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }
    CANARD_ASSERT(out <= 1);
 800d7e2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d7e6:	2b01      	cmp	r3, #1
 800d7e8:	dd06      	ble.n	800d7f8 <canardRxAccept+0x100>
 800d7ea:	4b0a      	ldr	r3, [pc, #40]	@ (800d814 <canardRxAccept+0x11c>)
 800d7ec:	4a07      	ldr	r2, [pc, #28]	@ (800d80c <canardRxAccept+0x114>)
 800d7ee:	f240 416c 	movw	r1, #1132	@ 0x46c
 800d7f2:	4807      	ldr	r0, [pc, #28]	@ (800d810 <canardRxAccept+0x118>)
 800d7f4:	f000 f990 	bl	800db18 <__assert_func>
    return out;
 800d7f8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3738      	adds	r7, #56	@ 0x38
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}
 800d804:	0800d459 	.word	0x0800d459
 800d808:	08012bfc 	.word	0x08012bfc
 800d80c:	08013288 	.word	0x08013288
 800d810:	08012428 	.word	0x08012428
 800d814:	08012c1c 	.word	0x08012c1c

0800d818 <canardRxSubscribe>:
                         const CanardTransferKind    transfer_kind,
                         const CanardPortID          port_id,
                         const size_t                extent,
                         const CanardMicrosecond     transfer_id_timeout_usec,
                         CanardRxSubscription* const out_subscription)
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b088      	sub	sp, #32
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	60f8      	str	r0, [r7, #12]
 800d820:	607b      	str	r3, [r7, #4]
 800d822:	460b      	mov	r3, r1
 800d824:	72fb      	strb	r3, [r7, #11]
 800d826:	4613      	mov	r3, r2
 800d828:	813b      	strh	r3, [r7, #8]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d82a:	23fe      	movs	r3, #254	@ 0xfe
 800d82c:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 800d82e:	7afb      	ldrb	r3, [r7, #11]
 800d830:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (out_subscription != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d04a      	beq.n	800d8ce <canardRxSubscribe+0xb6>
 800d838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d047      	beq.n	800d8ce <canardRxSubscribe+0xb6>
 800d83e:	697b      	ldr	r3, [r7, #20]
 800d840:	2b02      	cmp	r3, #2
 800d842:	d844      	bhi.n	800d8ce <canardRxSubscribe+0xb6>
    {
        // Reset to the initial state. This is absolutely critical because the new payload size limit may be larger
        // than the old value; if there are any payload buffers allocated, we may overrun them because they are shorter
        // than the new payload limit. So we clear the subscription and thus ensure that no overrun may occur.
        out = canardRxUnsubscribe(ins, transfer_kind, port_id);
 800d844:	893a      	ldrh	r2, [r7, #8]
 800d846:	7afb      	ldrb	r3, [r7, #11]
 800d848:	4619      	mov	r1, r3
 800d84a:	68f8      	ldr	r0, [r7, #12]
 800d84c:	f000 f850 	bl	800d8f0 <canardRxUnsubscribe>
 800d850:	4603      	mov	r3, r0
 800d852:	77fb      	strb	r3, [r7, #31]
        if (out >= 0)
 800d854:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	db38      	blt.n	800d8ce <canardRxSubscribe+0xb6>
        {
            out_subscription->transfer_id_timeout_usec = transfer_id_timeout_usec;
 800d85c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d85e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d862:	e9c1 2304 	strd	r2, r3, [r1, #16]
            out_subscription->extent                   = extent;
 800d866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d868:	687a      	ldr	r2, [r7, #4]
 800d86a:	619a      	str	r2, [r3, #24]
            out_subscription->port_id                  = port_id;
 800d86c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d86e:	893a      	ldrh	r2, [r7, #8]
 800d870:	839a      	strh	r2, [r3, #28]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d872:	2300      	movs	r3, #0
 800d874:	61bb      	str	r3, [r7, #24]
 800d876:	e009      	b.n	800d88c <canardRxSubscribe+0x74>
            {
                // The sessions will be created ad-hoc. Normally, for a low-jitter deterministic system,
                // we could have pre-allocated sessions here, but that requires too much memory to be feasible.
                // We could accept an extra argument that would instruct us to pre-allocate sessions here?
                out_subscription->sessions[i] = NULL;
 800d878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d87a:	69bb      	ldr	r3, [r7, #24]
 800d87c:	3308      	adds	r3, #8
 800d87e:	009b      	lsls	r3, r3, #2
 800d880:	4413      	add	r3, r2
 800d882:	2200      	movs	r2, #0
 800d884:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d886:	69bb      	ldr	r3, [r7, #24]
 800d888:	3301      	adds	r3, #1
 800d88a:	61bb      	str	r3, [r7, #24]
 800d88c:	69bb      	ldr	r3, [r7, #24]
 800d88e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d890:	d9f2      	bls.n	800d878 <canardRxSubscribe+0x60>
            }
            const CanardTreeNode* const res = cavlSearch(&ins->rx_subscriptions[tk],
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	3304      	adds	r3, #4
 800d896:	009b      	lsls	r3, r3, #2
 800d898:	68fa      	ldr	r2, [r7, #12]
 800d89a:	18d0      	adds	r0, r2, r3
 800d89c:	4b0f      	ldr	r3, [pc, #60]	@ (800d8dc <canardRxSubscribe+0xc4>)
 800d89e:	4a10      	ldr	r2, [pc, #64]	@ (800d8e0 <canardRxSubscribe+0xc8>)
 800d8a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d8a2:	f7fd fff7 	bl	800b894 <cavlSearch>
 800d8a6:	6138      	str	r0, [r7, #16]
                                                         out_subscription,
                                                         &rxSubscriptionPredicateOnStruct,
                                                         &avlTrivialFactory);
            (void) res;
            CANARD_ASSERT(res == &out_subscription->base);
 800d8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8aa:	693a      	ldr	r2, [r7, #16]
 800d8ac:	429a      	cmp	r2, r3
 800d8ae:	d006      	beq.n	800d8be <canardRxSubscribe+0xa6>
 800d8b0:	4b0c      	ldr	r3, [pc, #48]	@ (800d8e4 <canardRxSubscribe+0xcc>)
 800d8b2:	4a0d      	ldr	r2, [pc, #52]	@ (800d8e8 <canardRxSubscribe+0xd0>)
 800d8b4:	f44f 6192 	mov.w	r1, #1168	@ 0x490
 800d8b8:	480c      	ldr	r0, [pc, #48]	@ (800d8ec <canardRxSubscribe+0xd4>)
 800d8ba:	f000 f92d 	bl	800db18 <__assert_func>
            out = (out > 0) ? 0 : 1;
 800d8be:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	bfd4      	ite	le
 800d8c6:	2301      	movle	r3, #1
 800d8c8:	2300      	movgt	r3, #0
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800d8ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	3720      	adds	r7, #32
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}
 800d8da:	bf00      	nop
 800d8dc:	0800bbf5 	.word	0x0800bbf5
 800d8e0:	0800d4a1 	.word	0x0800d4a1
 800d8e4:	08012c28 	.word	0x08012c28
 800d8e8:	08013350 	.word	0x08013350
 800d8ec:	08012428 	.word	0x08012428

0800d8f0 <canardRxUnsubscribe>:

int8_t canardRxUnsubscribe(CanardInstance* const    ins,
                           const CanardTransferKind transfer_kind,
                           const CanardPortID       port_id)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b088      	sub	sp, #32
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	460b      	mov	r3, r1
 800d8fa:	70fb      	strb	r3, [r7, #3]
 800d8fc:	4613      	mov	r3, r2
 800d8fe:	803b      	strh	r3, [r7, #0]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d900:	23fe      	movs	r3, #254	@ 0xfe
 800d902:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 800d904:	78fb      	ldrb	r3, [r7, #3]
 800d906:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d05f      	beq.n	800d9ce <canardRxUnsubscribe+0xde>
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	2b02      	cmp	r3, #2
 800d912:	d85c      	bhi.n	800d9ce <canardRxUnsubscribe+0xde>
    {
        CanardPortID                port_id_mutable = port_id;
 800d914:	883b      	ldrh	r3, [r7, #0]
 800d916:	81fb      	strh	r3, [r7, #14]
        CanardRxSubscription* const sub             = (CanardRxSubscription*)
            cavlSearch(&ins->rx_subscriptions[tk], &port_id_mutable, &rxSubscriptionPredicateOnPortID, NULL);
 800d918:	697b      	ldr	r3, [r7, #20]
 800d91a:	3304      	adds	r3, #4
 800d91c:	009b      	lsls	r3, r3, #2
 800d91e:	687a      	ldr	r2, [r7, #4]
 800d920:	18d0      	adds	r0, r2, r3
 800d922:	f107 010e 	add.w	r1, r7, #14
 800d926:	2300      	movs	r3, #0
 800d928:	4a2c      	ldr	r2, [pc, #176]	@ (800d9dc <canardRxUnsubscribe+0xec>)
 800d92a:	f7fd ffb3 	bl	800b894 <cavlSearch>
 800d92e:	6138      	str	r0, [r7, #16]
        if (sub != NULL)
 800d930:	693b      	ldr	r3, [r7, #16]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d049      	beq.n	800d9ca <canardRxUnsubscribe+0xda>
        {
            cavlRemove(&ins->rx_subscriptions[tk], &sub->base);
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	3304      	adds	r3, #4
 800d93a:	009b      	lsls	r3, r3, #2
 800d93c:	687a      	ldr	r2, [r7, #4]
 800d93e:	4413      	add	r3, r2
 800d940:	693a      	ldr	r2, [r7, #16]
 800d942:	4611      	mov	r1, r2
 800d944:	4618      	mov	r0, r3
 800d946:	f7fe f823 	bl	800b990 <cavlRemove>
            CANARD_ASSERT(sub->port_id == port_id);
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	8b9b      	ldrh	r3, [r3, #28]
 800d94e:	883a      	ldrh	r2, [r7, #0]
 800d950:	429a      	cmp	r2, r3
 800d952:	d006      	beq.n	800d962 <canardRxUnsubscribe+0x72>
 800d954:	4b22      	ldr	r3, [pc, #136]	@ (800d9e0 <canardRxUnsubscribe+0xf0>)
 800d956:	4a23      	ldr	r2, [pc, #140]	@ (800d9e4 <canardRxUnsubscribe+0xf4>)
 800d958:	f240 41a5 	movw	r1, #1189	@ 0x4a5
 800d95c:	4822      	ldr	r0, [pc, #136]	@ (800d9e8 <canardRxUnsubscribe+0xf8>)
 800d95e:	f000 f8db 	bl	800db18 <__assert_func>
            out = 1;
 800d962:	2301      	movs	r3, #1
 800d964:	77fb      	strb	r3, [r7, #31]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d966:	2300      	movs	r3, #0
 800d968:	61bb      	str	r3, [r7, #24]
 800d96a:	e02a      	b.n	800d9c2 <canardRxUnsubscribe+0xd2>
            {
                ins->memory_free(ins, (sub->sessions[i] != NULL) ? sub->sessions[i]->payload : NULL);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	68da      	ldr	r2, [r3, #12]
 800d970:	6939      	ldr	r1, [r7, #16]
 800d972:	69bb      	ldr	r3, [r7, #24]
 800d974:	3308      	adds	r3, #8
 800d976:	009b      	lsls	r3, r3, #2
 800d978:	440b      	add	r3, r1
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d007      	beq.n	800d990 <canardRxUnsubscribe+0xa0>
 800d980:	6939      	ldr	r1, [r7, #16]
 800d982:	69bb      	ldr	r3, [r7, #24]
 800d984:	3308      	adds	r3, #8
 800d986:	009b      	lsls	r3, r3, #2
 800d988:	440b      	add	r3, r1
 800d98a:	685b      	ldr	r3, [r3, #4]
 800d98c:	691b      	ldr	r3, [r3, #16]
 800d98e:	e000      	b.n	800d992 <canardRxUnsubscribe+0xa2>
 800d990:	2300      	movs	r3, #0
 800d992:	4619      	mov	r1, r3
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	4790      	blx	r2
                ins->memory_free(ins, sub->sessions[i]);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	68da      	ldr	r2, [r3, #12]
 800d99c:	6939      	ldr	r1, [r7, #16]
 800d99e:	69bb      	ldr	r3, [r7, #24]
 800d9a0:	3308      	adds	r3, #8
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	440b      	add	r3, r1
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	4619      	mov	r1, r3
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	4790      	blx	r2
                sub->sessions[i] = NULL;
 800d9ae:	693a      	ldr	r2, [r7, #16]
 800d9b0:	69bb      	ldr	r3, [r7, #24]
 800d9b2:	3308      	adds	r3, #8
 800d9b4:	009b      	lsls	r3, r3, #2
 800d9b6:	4413      	add	r3, r2
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d9bc:	69bb      	ldr	r3, [r7, #24]
 800d9be:	3301      	adds	r3, #1
 800d9c0:	61bb      	str	r3, [r7, #24]
 800d9c2:	69bb      	ldr	r3, [r7, #24]
 800d9c4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d9c6:	d9d1      	bls.n	800d96c <canardRxUnsubscribe+0x7c>
 800d9c8:	e001      	b.n	800d9ce <canardRxUnsubscribe+0xde>
            }
        }
        else
        {
            out = 0;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800d9ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3720      	adds	r7, #32
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	0800d459 	.word	0x0800d459
 800d9e0:	08012c48 	.word	0x08012c48
 800d9e4:	08013364 	.word	0x08013364
 800d9e8:	08012428 	.word	0x08012428

0800d9ec <canardMakeFilterForSubject>:

CanardFilter canardMakeFilterForSubject(const CanardPortID subject_id)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b085      	sub	sp, #20
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
 800d9f4:	460b      	mov	r3, r1
 800d9f6:	807b      	strh	r3, [r7, #2]
    CanardFilter out = {0};
 800d9f8:	f107 0308 	add.w	r3, r7, #8
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	601a      	str	r2, [r3, #0]
 800da00:	605a      	str	r2, [r3, #4]

    out.extended_can_id = ((uint32_t) subject_id) << OFFSET_SUBJECT_ID;
 800da02:	887b      	ldrh	r3, [r7, #2]
 800da04:	021b      	lsls	r3, r3, #8
 800da06:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_07 | (CANARD_SUBJECT_ID_MAX << OFFSET_SUBJECT_ID);
 800da08:	4b07      	ldr	r3, [pc, #28]	@ (800da28 <canardMakeFilterForSubject+0x3c>)
 800da0a:	60fb      	str	r3, [r7, #12]

    return out;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	461a      	mov	r2, r3
 800da10:	f107 0308 	add.w	r3, r7, #8
 800da14:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da18:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800da1c:	6878      	ldr	r0, [r7, #4]
 800da1e:	3714      	adds	r7, #20
 800da20:	46bd      	mov	sp, r7
 800da22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da26:	4770      	bx	lr
 800da28:	021fff80 	.word	0x021fff80

0800da2c <canardMakeFilterForServices>:

    return out;
}

CanardFilter canardMakeFilterForServices(const CanardNodeID local_node_id)
{
 800da2c:	b480      	push	{r7}
 800da2e:	b085      	sub	sp, #20
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
 800da34:	460b      	mov	r3, r1
 800da36:	70fb      	strb	r3, [r7, #3]
    CanardFilter out = {0};
 800da38:	f107 0308 	add.w	r3, r7, #8
 800da3c:	2200      	movs	r2, #0
 800da3e:	601a      	str	r2, [r3, #0]
 800da40:	605a      	str	r2, [r3, #4]

    out.extended_can_id = FLAG_SERVICE_NOT_MESSAGE | (((uint32_t) local_node_id) << OFFSET_DST_NODE_ID);
 800da42:	78fb      	ldrb	r3, [r7, #3]
 800da44:	01db      	lsls	r3, r3, #7
 800da46:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800da4a:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_23 | (CANARD_NODE_ID_MAX << OFFSET_DST_NODE_ID);
 800da4c:	4b07      	ldr	r3, [pc, #28]	@ (800da6c <canardMakeFilterForServices+0x40>)
 800da4e:	60fb      	str	r3, [r7, #12]

    return out;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	461a      	mov	r2, r3
 800da54:	f107 0308 	add.w	r3, r7, #8
 800da58:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da5c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800da60:	6878      	ldr	r0, [r7, #4]
 800da62:	3714      	adds	r7, #20
 800da64:	46bd      	mov	sp, r7
 800da66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6a:	4770      	bx	lr
 800da6c:	02803f80 	.word	0x02803f80

0800da70 <canardConsolidateFilters>:

CanardFilter canardConsolidateFilters(const CanardFilter* a, const CanardFilter* b)
{
 800da70:	b480      	push	{r7}
 800da72:	b087      	sub	sp, #28
 800da74:	af00      	add	r7, sp, #0
 800da76:	60f8      	str	r0, [r7, #12]
 800da78:	60b9      	str	r1, [r7, #8]
 800da7a:	607a      	str	r2, [r7, #4]
    CanardFilter out = {0};
 800da7c:	f107 0310 	add.w	r3, r7, #16
 800da80:	2200      	movs	r2, #0
 800da82:	601a      	str	r2, [r3, #0]
 800da84:	605a      	str	r2, [r3, #4]

    out.extended_mask   = a->extended_mask & b->extended_mask & ~(a->extended_can_id ^ b->extended_can_id);
 800da86:	68bb      	ldr	r3, [r7, #8]
 800da88:	685a      	ldr	r2, [r3, #4]
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	685b      	ldr	r3, [r3, #4]
 800da8e:	401a      	ands	r2, r3
 800da90:	68bb      	ldr	r3, [r7, #8]
 800da92:	6819      	ldr	r1, [r3, #0]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	404b      	eors	r3, r1
 800da9a:	43db      	mvns	r3, r3
 800da9c:	4013      	ands	r3, r2
 800da9e:	617b      	str	r3, [r7, #20]
    out.extended_can_id = a->extended_can_id & out.extended_mask;
 800daa0:	68bb      	ldr	r3, [r7, #8]
 800daa2:	681a      	ldr	r2, [r3, #0]
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	4013      	ands	r3, r2
 800daa8:	613b      	str	r3, [r7, #16]

    return out;
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	461a      	mov	r2, r3
 800daae:	f107 0310 	add.w	r3, r7, #16
 800dab2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800dab6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800daba:	68f8      	ldr	r0, [r7, #12]
 800dabc:	371c      	adds	r7, #28
 800dabe:	46bd      	mov	sp, r7
 800dac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac4:	4770      	bx	lr

0800dac6 <_ZdlPvj>:
 800dac6:	f000 b814 	b.w	800daf2 <_ZdlPv>

0800daca <_Znwj>:
 800daca:	2801      	cmp	r0, #1
 800dacc:	bf38      	it	cc
 800dace:	2001      	movcc	r0, #1
 800dad0:	b510      	push	{r4, lr}
 800dad2:	4604      	mov	r4, r0
 800dad4:	4620      	mov	r0, r4
 800dad6:	f000 f84f 	bl	800db78 <malloc>
 800dada:	b100      	cbz	r0, 800dade <_Znwj+0x14>
 800dadc:	bd10      	pop	{r4, pc}
 800dade:	f000 f80b 	bl	800daf8 <_ZSt15get_new_handlerv>
 800dae2:	b908      	cbnz	r0, 800dae8 <_Znwj+0x1e>
 800dae4:	f000 f810 	bl	800db08 <abort>
 800dae8:	4780      	blx	r0
 800daea:	e7f3      	b.n	800dad4 <_Znwj+0xa>

0800daec <_ZSt25__throw_bad_function_callv>:
 800daec:	b508      	push	{r3, lr}
 800daee:	f000 f80b 	bl	800db08 <abort>

0800daf2 <_ZdlPv>:
 800daf2:	f000 b849 	b.w	800db88 <free>
	...

0800daf8 <_ZSt15get_new_handlerv>:
 800daf8:	4b02      	ldr	r3, [pc, #8]	@ (800db04 <_ZSt15get_new_handlerv+0xc>)
 800dafa:	6818      	ldr	r0, [r3, #0]
 800dafc:	f3bf 8f5b 	dmb	ish
 800db00:	4770      	bx	lr
 800db02:	bf00      	nop
 800db04:	20000594 	.word	0x20000594

0800db08 <abort>:
 800db08:	b508      	push	{r3, lr}
 800db0a:	2006      	movs	r0, #6
 800db0c:	f001 f8f2 	bl	800ecf4 <raise>
 800db10:	2001      	movs	r0, #1
 800db12:	f7f7 fdb9 	bl	8005688 <_exit>
	...

0800db18 <__assert_func>:
 800db18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db1a:	4614      	mov	r4, r2
 800db1c:	461a      	mov	r2, r3
 800db1e:	4b09      	ldr	r3, [pc, #36]	@ (800db44 <__assert_func+0x2c>)
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	4605      	mov	r5, r0
 800db24:	68d8      	ldr	r0, [r3, #12]
 800db26:	b954      	cbnz	r4, 800db3e <__assert_func+0x26>
 800db28:	4b07      	ldr	r3, [pc, #28]	@ (800db48 <__assert_func+0x30>)
 800db2a:	461c      	mov	r4, r3
 800db2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db30:	9100      	str	r1, [sp, #0]
 800db32:	462b      	mov	r3, r5
 800db34:	4905      	ldr	r1, [pc, #20]	@ (800db4c <__assert_func+0x34>)
 800db36:	f000 ffed 	bl	800eb14 <fiprintf>
 800db3a:	f7ff ffe5 	bl	800db08 <abort>
 800db3e:	4b04      	ldr	r3, [pc, #16]	@ (800db50 <__assert_func+0x38>)
 800db40:	e7f4      	b.n	800db2c <__assert_func+0x14>
 800db42:	bf00      	nop
 800db44:	20000018 	.word	0x20000018
 800db48:	080133b3 	.word	0x080133b3
 800db4c:	08013385 	.word	0x08013385
 800db50:	08013378 	.word	0x08013378

0800db54 <exit>:
 800db54:	b508      	push	{r3, lr}
 800db56:	4b06      	ldr	r3, [pc, #24]	@ (800db70 <exit+0x1c>)
 800db58:	4604      	mov	r4, r0
 800db5a:	b113      	cbz	r3, 800db62 <exit+0xe>
 800db5c:	2100      	movs	r1, #0
 800db5e:	f3af 8000 	nop.w
 800db62:	4b04      	ldr	r3, [pc, #16]	@ (800db74 <exit+0x20>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	b103      	cbz	r3, 800db6a <exit+0x16>
 800db68:	4798      	blx	r3
 800db6a:	4620      	mov	r0, r4
 800db6c:	f7f7 fd8c 	bl	8005688 <_exit>
 800db70:	00000000 	.word	0x00000000
 800db74:	200006d8 	.word	0x200006d8

0800db78 <malloc>:
 800db78:	4b02      	ldr	r3, [pc, #8]	@ (800db84 <malloc+0xc>)
 800db7a:	4601      	mov	r1, r0
 800db7c:	6818      	ldr	r0, [r3, #0]
 800db7e:	f000 b82d 	b.w	800dbdc <_malloc_r>
 800db82:	bf00      	nop
 800db84:	20000018 	.word	0x20000018

0800db88 <free>:
 800db88:	4b02      	ldr	r3, [pc, #8]	@ (800db94 <free+0xc>)
 800db8a:	4601      	mov	r1, r0
 800db8c:	6818      	ldr	r0, [r3, #0]
 800db8e:	f001 bfb7 	b.w	800fb00 <_free_r>
 800db92:	bf00      	nop
 800db94:	20000018 	.word	0x20000018

0800db98 <sbrk_aligned>:
 800db98:	b570      	push	{r4, r5, r6, lr}
 800db9a:	4e0f      	ldr	r6, [pc, #60]	@ (800dbd8 <sbrk_aligned+0x40>)
 800db9c:	460c      	mov	r4, r1
 800db9e:	6831      	ldr	r1, [r6, #0]
 800dba0:	4605      	mov	r5, r0
 800dba2:	b911      	cbnz	r1, 800dbaa <sbrk_aligned+0x12>
 800dba4:	f001 f8fa 	bl	800ed9c <_sbrk_r>
 800dba8:	6030      	str	r0, [r6, #0]
 800dbaa:	4621      	mov	r1, r4
 800dbac:	4628      	mov	r0, r5
 800dbae:	f001 f8f5 	bl	800ed9c <_sbrk_r>
 800dbb2:	1c43      	adds	r3, r0, #1
 800dbb4:	d103      	bne.n	800dbbe <sbrk_aligned+0x26>
 800dbb6:	f04f 34ff 	mov.w	r4, #4294967295
 800dbba:	4620      	mov	r0, r4
 800dbbc:	bd70      	pop	{r4, r5, r6, pc}
 800dbbe:	1cc4      	adds	r4, r0, #3
 800dbc0:	f024 0403 	bic.w	r4, r4, #3
 800dbc4:	42a0      	cmp	r0, r4
 800dbc6:	d0f8      	beq.n	800dbba <sbrk_aligned+0x22>
 800dbc8:	1a21      	subs	r1, r4, r0
 800dbca:	4628      	mov	r0, r5
 800dbcc:	f001 f8e6 	bl	800ed9c <_sbrk_r>
 800dbd0:	3001      	adds	r0, #1
 800dbd2:	d1f2      	bne.n	800dbba <sbrk_aligned+0x22>
 800dbd4:	e7ef      	b.n	800dbb6 <sbrk_aligned+0x1e>
 800dbd6:	bf00      	nop
 800dbd8:	20000598 	.word	0x20000598

0800dbdc <_malloc_r>:
 800dbdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbe0:	1ccd      	adds	r5, r1, #3
 800dbe2:	f025 0503 	bic.w	r5, r5, #3
 800dbe6:	3508      	adds	r5, #8
 800dbe8:	2d0c      	cmp	r5, #12
 800dbea:	bf38      	it	cc
 800dbec:	250c      	movcc	r5, #12
 800dbee:	2d00      	cmp	r5, #0
 800dbf0:	4606      	mov	r6, r0
 800dbf2:	db01      	blt.n	800dbf8 <_malloc_r+0x1c>
 800dbf4:	42a9      	cmp	r1, r5
 800dbf6:	d904      	bls.n	800dc02 <_malloc_r+0x26>
 800dbf8:	230c      	movs	r3, #12
 800dbfa:	6033      	str	r3, [r6, #0]
 800dbfc:	2000      	movs	r0, #0
 800dbfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dcd8 <_malloc_r+0xfc>
 800dc06:	f000 f869 	bl	800dcdc <__malloc_lock>
 800dc0a:	f8d8 3000 	ldr.w	r3, [r8]
 800dc0e:	461c      	mov	r4, r3
 800dc10:	bb44      	cbnz	r4, 800dc64 <_malloc_r+0x88>
 800dc12:	4629      	mov	r1, r5
 800dc14:	4630      	mov	r0, r6
 800dc16:	f7ff ffbf 	bl	800db98 <sbrk_aligned>
 800dc1a:	1c43      	adds	r3, r0, #1
 800dc1c:	4604      	mov	r4, r0
 800dc1e:	d158      	bne.n	800dcd2 <_malloc_r+0xf6>
 800dc20:	f8d8 4000 	ldr.w	r4, [r8]
 800dc24:	4627      	mov	r7, r4
 800dc26:	2f00      	cmp	r7, #0
 800dc28:	d143      	bne.n	800dcb2 <_malloc_r+0xd6>
 800dc2a:	2c00      	cmp	r4, #0
 800dc2c:	d04b      	beq.n	800dcc6 <_malloc_r+0xea>
 800dc2e:	6823      	ldr	r3, [r4, #0]
 800dc30:	4639      	mov	r1, r7
 800dc32:	4630      	mov	r0, r6
 800dc34:	eb04 0903 	add.w	r9, r4, r3
 800dc38:	f001 f8b0 	bl	800ed9c <_sbrk_r>
 800dc3c:	4581      	cmp	r9, r0
 800dc3e:	d142      	bne.n	800dcc6 <_malloc_r+0xea>
 800dc40:	6821      	ldr	r1, [r4, #0]
 800dc42:	1a6d      	subs	r5, r5, r1
 800dc44:	4629      	mov	r1, r5
 800dc46:	4630      	mov	r0, r6
 800dc48:	f7ff ffa6 	bl	800db98 <sbrk_aligned>
 800dc4c:	3001      	adds	r0, #1
 800dc4e:	d03a      	beq.n	800dcc6 <_malloc_r+0xea>
 800dc50:	6823      	ldr	r3, [r4, #0]
 800dc52:	442b      	add	r3, r5
 800dc54:	6023      	str	r3, [r4, #0]
 800dc56:	f8d8 3000 	ldr.w	r3, [r8]
 800dc5a:	685a      	ldr	r2, [r3, #4]
 800dc5c:	bb62      	cbnz	r2, 800dcb8 <_malloc_r+0xdc>
 800dc5e:	f8c8 7000 	str.w	r7, [r8]
 800dc62:	e00f      	b.n	800dc84 <_malloc_r+0xa8>
 800dc64:	6822      	ldr	r2, [r4, #0]
 800dc66:	1b52      	subs	r2, r2, r5
 800dc68:	d420      	bmi.n	800dcac <_malloc_r+0xd0>
 800dc6a:	2a0b      	cmp	r2, #11
 800dc6c:	d917      	bls.n	800dc9e <_malloc_r+0xc2>
 800dc6e:	1961      	adds	r1, r4, r5
 800dc70:	42a3      	cmp	r3, r4
 800dc72:	6025      	str	r5, [r4, #0]
 800dc74:	bf18      	it	ne
 800dc76:	6059      	strne	r1, [r3, #4]
 800dc78:	6863      	ldr	r3, [r4, #4]
 800dc7a:	bf08      	it	eq
 800dc7c:	f8c8 1000 	streq.w	r1, [r8]
 800dc80:	5162      	str	r2, [r4, r5]
 800dc82:	604b      	str	r3, [r1, #4]
 800dc84:	4630      	mov	r0, r6
 800dc86:	f000 f82f 	bl	800dce8 <__malloc_unlock>
 800dc8a:	f104 000b 	add.w	r0, r4, #11
 800dc8e:	1d23      	adds	r3, r4, #4
 800dc90:	f020 0007 	bic.w	r0, r0, #7
 800dc94:	1ac2      	subs	r2, r0, r3
 800dc96:	bf1c      	itt	ne
 800dc98:	1a1b      	subne	r3, r3, r0
 800dc9a:	50a3      	strne	r3, [r4, r2]
 800dc9c:	e7af      	b.n	800dbfe <_malloc_r+0x22>
 800dc9e:	6862      	ldr	r2, [r4, #4]
 800dca0:	42a3      	cmp	r3, r4
 800dca2:	bf0c      	ite	eq
 800dca4:	f8c8 2000 	streq.w	r2, [r8]
 800dca8:	605a      	strne	r2, [r3, #4]
 800dcaa:	e7eb      	b.n	800dc84 <_malloc_r+0xa8>
 800dcac:	4623      	mov	r3, r4
 800dcae:	6864      	ldr	r4, [r4, #4]
 800dcb0:	e7ae      	b.n	800dc10 <_malloc_r+0x34>
 800dcb2:	463c      	mov	r4, r7
 800dcb4:	687f      	ldr	r7, [r7, #4]
 800dcb6:	e7b6      	b.n	800dc26 <_malloc_r+0x4a>
 800dcb8:	461a      	mov	r2, r3
 800dcba:	685b      	ldr	r3, [r3, #4]
 800dcbc:	42a3      	cmp	r3, r4
 800dcbe:	d1fb      	bne.n	800dcb8 <_malloc_r+0xdc>
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	6053      	str	r3, [r2, #4]
 800dcc4:	e7de      	b.n	800dc84 <_malloc_r+0xa8>
 800dcc6:	230c      	movs	r3, #12
 800dcc8:	6033      	str	r3, [r6, #0]
 800dcca:	4630      	mov	r0, r6
 800dccc:	f000 f80c 	bl	800dce8 <__malloc_unlock>
 800dcd0:	e794      	b.n	800dbfc <_malloc_r+0x20>
 800dcd2:	6005      	str	r5, [r0, #0]
 800dcd4:	e7d6      	b.n	800dc84 <_malloc_r+0xa8>
 800dcd6:	bf00      	nop
 800dcd8:	2000059c 	.word	0x2000059c

0800dcdc <__malloc_lock>:
 800dcdc:	4801      	ldr	r0, [pc, #4]	@ (800dce4 <__malloc_lock+0x8>)
 800dcde:	f001 b8aa 	b.w	800ee36 <__retarget_lock_acquire_recursive>
 800dce2:	bf00      	nop
 800dce4:	200006e0 	.word	0x200006e0

0800dce8 <__malloc_unlock>:
 800dce8:	4801      	ldr	r0, [pc, #4]	@ (800dcf0 <__malloc_unlock+0x8>)
 800dcea:	f001 b8a5 	b.w	800ee38 <__retarget_lock_release_recursive>
 800dcee:	bf00      	nop
 800dcf0:	200006e0 	.word	0x200006e0

0800dcf4 <__cvt>:
 800dcf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dcf8:	ec57 6b10 	vmov	r6, r7, d0
 800dcfc:	2f00      	cmp	r7, #0
 800dcfe:	460c      	mov	r4, r1
 800dd00:	4619      	mov	r1, r3
 800dd02:	463b      	mov	r3, r7
 800dd04:	bfbb      	ittet	lt
 800dd06:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800dd0a:	461f      	movlt	r7, r3
 800dd0c:	2300      	movge	r3, #0
 800dd0e:	232d      	movlt	r3, #45	@ 0x2d
 800dd10:	700b      	strb	r3, [r1, #0]
 800dd12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd14:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dd18:	4691      	mov	r9, r2
 800dd1a:	f023 0820 	bic.w	r8, r3, #32
 800dd1e:	bfbc      	itt	lt
 800dd20:	4632      	movlt	r2, r6
 800dd22:	4616      	movlt	r6, r2
 800dd24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dd28:	d005      	beq.n	800dd36 <__cvt+0x42>
 800dd2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dd2e:	d100      	bne.n	800dd32 <__cvt+0x3e>
 800dd30:	3401      	adds	r4, #1
 800dd32:	2102      	movs	r1, #2
 800dd34:	e000      	b.n	800dd38 <__cvt+0x44>
 800dd36:	2103      	movs	r1, #3
 800dd38:	ab03      	add	r3, sp, #12
 800dd3a:	9301      	str	r3, [sp, #4]
 800dd3c:	ab02      	add	r3, sp, #8
 800dd3e:	9300      	str	r3, [sp, #0]
 800dd40:	ec47 6b10 	vmov	d0, r6, r7
 800dd44:	4653      	mov	r3, sl
 800dd46:	4622      	mov	r2, r4
 800dd48:	f001 f916 	bl	800ef78 <_dtoa_r>
 800dd4c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dd50:	4605      	mov	r5, r0
 800dd52:	d119      	bne.n	800dd88 <__cvt+0x94>
 800dd54:	f019 0f01 	tst.w	r9, #1
 800dd58:	d00e      	beq.n	800dd78 <__cvt+0x84>
 800dd5a:	eb00 0904 	add.w	r9, r0, r4
 800dd5e:	2200      	movs	r2, #0
 800dd60:	2300      	movs	r3, #0
 800dd62:	4630      	mov	r0, r6
 800dd64:	4639      	mov	r1, r7
 800dd66:	f7f2 fed7 	bl	8000b18 <__aeabi_dcmpeq>
 800dd6a:	b108      	cbz	r0, 800dd70 <__cvt+0x7c>
 800dd6c:	f8cd 900c 	str.w	r9, [sp, #12]
 800dd70:	2230      	movs	r2, #48	@ 0x30
 800dd72:	9b03      	ldr	r3, [sp, #12]
 800dd74:	454b      	cmp	r3, r9
 800dd76:	d31e      	bcc.n	800ddb6 <__cvt+0xc2>
 800dd78:	9b03      	ldr	r3, [sp, #12]
 800dd7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dd7c:	1b5b      	subs	r3, r3, r5
 800dd7e:	4628      	mov	r0, r5
 800dd80:	6013      	str	r3, [r2, #0]
 800dd82:	b004      	add	sp, #16
 800dd84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dd8c:	eb00 0904 	add.w	r9, r0, r4
 800dd90:	d1e5      	bne.n	800dd5e <__cvt+0x6a>
 800dd92:	7803      	ldrb	r3, [r0, #0]
 800dd94:	2b30      	cmp	r3, #48	@ 0x30
 800dd96:	d10a      	bne.n	800ddae <__cvt+0xba>
 800dd98:	2200      	movs	r2, #0
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	4630      	mov	r0, r6
 800dd9e:	4639      	mov	r1, r7
 800dda0:	f7f2 feba 	bl	8000b18 <__aeabi_dcmpeq>
 800dda4:	b918      	cbnz	r0, 800ddae <__cvt+0xba>
 800dda6:	f1c4 0401 	rsb	r4, r4, #1
 800ddaa:	f8ca 4000 	str.w	r4, [sl]
 800ddae:	f8da 3000 	ldr.w	r3, [sl]
 800ddb2:	4499      	add	r9, r3
 800ddb4:	e7d3      	b.n	800dd5e <__cvt+0x6a>
 800ddb6:	1c59      	adds	r1, r3, #1
 800ddb8:	9103      	str	r1, [sp, #12]
 800ddba:	701a      	strb	r2, [r3, #0]
 800ddbc:	e7d9      	b.n	800dd72 <__cvt+0x7e>

0800ddbe <__exponent>:
 800ddbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddc0:	2900      	cmp	r1, #0
 800ddc2:	bfba      	itte	lt
 800ddc4:	4249      	neglt	r1, r1
 800ddc6:	232d      	movlt	r3, #45	@ 0x2d
 800ddc8:	232b      	movge	r3, #43	@ 0x2b
 800ddca:	2909      	cmp	r1, #9
 800ddcc:	7002      	strb	r2, [r0, #0]
 800ddce:	7043      	strb	r3, [r0, #1]
 800ddd0:	dd29      	ble.n	800de26 <__exponent+0x68>
 800ddd2:	f10d 0307 	add.w	r3, sp, #7
 800ddd6:	461d      	mov	r5, r3
 800ddd8:	270a      	movs	r7, #10
 800ddda:	461a      	mov	r2, r3
 800dddc:	fbb1 f6f7 	udiv	r6, r1, r7
 800dde0:	fb07 1416 	mls	r4, r7, r6, r1
 800dde4:	3430      	adds	r4, #48	@ 0x30
 800dde6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ddea:	460c      	mov	r4, r1
 800ddec:	2c63      	cmp	r4, #99	@ 0x63
 800ddee:	f103 33ff 	add.w	r3, r3, #4294967295
 800ddf2:	4631      	mov	r1, r6
 800ddf4:	dcf1      	bgt.n	800ddda <__exponent+0x1c>
 800ddf6:	3130      	adds	r1, #48	@ 0x30
 800ddf8:	1e94      	subs	r4, r2, #2
 800ddfa:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ddfe:	1c41      	adds	r1, r0, #1
 800de00:	4623      	mov	r3, r4
 800de02:	42ab      	cmp	r3, r5
 800de04:	d30a      	bcc.n	800de1c <__exponent+0x5e>
 800de06:	f10d 0309 	add.w	r3, sp, #9
 800de0a:	1a9b      	subs	r3, r3, r2
 800de0c:	42ac      	cmp	r4, r5
 800de0e:	bf88      	it	hi
 800de10:	2300      	movhi	r3, #0
 800de12:	3302      	adds	r3, #2
 800de14:	4403      	add	r3, r0
 800de16:	1a18      	subs	r0, r3, r0
 800de18:	b003      	add	sp, #12
 800de1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de1c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800de20:	f801 6f01 	strb.w	r6, [r1, #1]!
 800de24:	e7ed      	b.n	800de02 <__exponent+0x44>
 800de26:	2330      	movs	r3, #48	@ 0x30
 800de28:	3130      	adds	r1, #48	@ 0x30
 800de2a:	7083      	strb	r3, [r0, #2]
 800de2c:	70c1      	strb	r1, [r0, #3]
 800de2e:	1d03      	adds	r3, r0, #4
 800de30:	e7f1      	b.n	800de16 <__exponent+0x58>
	...

0800de34 <_printf_float>:
 800de34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de38:	b08d      	sub	sp, #52	@ 0x34
 800de3a:	460c      	mov	r4, r1
 800de3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800de40:	4616      	mov	r6, r2
 800de42:	461f      	mov	r7, r3
 800de44:	4605      	mov	r5, r0
 800de46:	f000 ff5d 	bl	800ed04 <_localeconv_r>
 800de4a:	6803      	ldr	r3, [r0, #0]
 800de4c:	9304      	str	r3, [sp, #16]
 800de4e:	4618      	mov	r0, r3
 800de50:	f7f2 fa36 	bl	80002c0 <strlen>
 800de54:	2300      	movs	r3, #0
 800de56:	930a      	str	r3, [sp, #40]	@ 0x28
 800de58:	f8d8 3000 	ldr.w	r3, [r8]
 800de5c:	9005      	str	r0, [sp, #20]
 800de5e:	3307      	adds	r3, #7
 800de60:	f023 0307 	bic.w	r3, r3, #7
 800de64:	f103 0208 	add.w	r2, r3, #8
 800de68:	f894 a018 	ldrb.w	sl, [r4, #24]
 800de6c:	f8d4 b000 	ldr.w	fp, [r4]
 800de70:	f8c8 2000 	str.w	r2, [r8]
 800de74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800de78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800de7c:	9307      	str	r3, [sp, #28]
 800de7e:	f8cd 8018 	str.w	r8, [sp, #24]
 800de82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800de86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de8a:	4b9c      	ldr	r3, [pc, #624]	@ (800e0fc <_printf_float+0x2c8>)
 800de8c:	f04f 32ff 	mov.w	r2, #4294967295
 800de90:	f7f2 fe74 	bl	8000b7c <__aeabi_dcmpun>
 800de94:	bb70      	cbnz	r0, 800def4 <_printf_float+0xc0>
 800de96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de9a:	4b98      	ldr	r3, [pc, #608]	@ (800e0fc <_printf_float+0x2c8>)
 800de9c:	f04f 32ff 	mov.w	r2, #4294967295
 800dea0:	f7f2 fe4e 	bl	8000b40 <__aeabi_dcmple>
 800dea4:	bb30      	cbnz	r0, 800def4 <_printf_float+0xc0>
 800dea6:	2200      	movs	r2, #0
 800dea8:	2300      	movs	r3, #0
 800deaa:	4640      	mov	r0, r8
 800deac:	4649      	mov	r1, r9
 800deae:	f7f2 fe3d 	bl	8000b2c <__aeabi_dcmplt>
 800deb2:	b110      	cbz	r0, 800deba <_printf_float+0x86>
 800deb4:	232d      	movs	r3, #45	@ 0x2d
 800deb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800deba:	4a91      	ldr	r2, [pc, #580]	@ (800e100 <_printf_float+0x2cc>)
 800debc:	4b91      	ldr	r3, [pc, #580]	@ (800e104 <_printf_float+0x2d0>)
 800debe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dec2:	bf94      	ite	ls
 800dec4:	4690      	movls	r8, r2
 800dec6:	4698      	movhi	r8, r3
 800dec8:	2303      	movs	r3, #3
 800deca:	6123      	str	r3, [r4, #16]
 800decc:	f02b 0304 	bic.w	r3, fp, #4
 800ded0:	6023      	str	r3, [r4, #0]
 800ded2:	f04f 0900 	mov.w	r9, #0
 800ded6:	9700      	str	r7, [sp, #0]
 800ded8:	4633      	mov	r3, r6
 800deda:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dedc:	4621      	mov	r1, r4
 800dede:	4628      	mov	r0, r5
 800dee0:	f000 f9d2 	bl	800e288 <_printf_common>
 800dee4:	3001      	adds	r0, #1
 800dee6:	f040 808d 	bne.w	800e004 <_printf_float+0x1d0>
 800deea:	f04f 30ff 	mov.w	r0, #4294967295
 800deee:	b00d      	add	sp, #52	@ 0x34
 800def0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800def4:	4642      	mov	r2, r8
 800def6:	464b      	mov	r3, r9
 800def8:	4640      	mov	r0, r8
 800defa:	4649      	mov	r1, r9
 800defc:	f7f2 fe3e 	bl	8000b7c <__aeabi_dcmpun>
 800df00:	b140      	cbz	r0, 800df14 <_printf_float+0xe0>
 800df02:	464b      	mov	r3, r9
 800df04:	2b00      	cmp	r3, #0
 800df06:	bfbc      	itt	lt
 800df08:	232d      	movlt	r3, #45	@ 0x2d
 800df0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800df0e:	4a7e      	ldr	r2, [pc, #504]	@ (800e108 <_printf_float+0x2d4>)
 800df10:	4b7e      	ldr	r3, [pc, #504]	@ (800e10c <_printf_float+0x2d8>)
 800df12:	e7d4      	b.n	800debe <_printf_float+0x8a>
 800df14:	6863      	ldr	r3, [r4, #4]
 800df16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800df1a:	9206      	str	r2, [sp, #24]
 800df1c:	1c5a      	adds	r2, r3, #1
 800df1e:	d13b      	bne.n	800df98 <_printf_float+0x164>
 800df20:	2306      	movs	r3, #6
 800df22:	6063      	str	r3, [r4, #4]
 800df24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800df28:	2300      	movs	r3, #0
 800df2a:	6022      	str	r2, [r4, #0]
 800df2c:	9303      	str	r3, [sp, #12]
 800df2e:	ab0a      	add	r3, sp, #40	@ 0x28
 800df30:	e9cd a301 	strd	sl, r3, [sp, #4]
 800df34:	ab09      	add	r3, sp, #36	@ 0x24
 800df36:	9300      	str	r3, [sp, #0]
 800df38:	6861      	ldr	r1, [r4, #4]
 800df3a:	ec49 8b10 	vmov	d0, r8, r9
 800df3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800df42:	4628      	mov	r0, r5
 800df44:	f7ff fed6 	bl	800dcf4 <__cvt>
 800df48:	9b06      	ldr	r3, [sp, #24]
 800df4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df4c:	2b47      	cmp	r3, #71	@ 0x47
 800df4e:	4680      	mov	r8, r0
 800df50:	d129      	bne.n	800dfa6 <_printf_float+0x172>
 800df52:	1cc8      	adds	r0, r1, #3
 800df54:	db02      	blt.n	800df5c <_printf_float+0x128>
 800df56:	6863      	ldr	r3, [r4, #4]
 800df58:	4299      	cmp	r1, r3
 800df5a:	dd41      	ble.n	800dfe0 <_printf_float+0x1ac>
 800df5c:	f1aa 0a02 	sub.w	sl, sl, #2
 800df60:	fa5f fa8a 	uxtb.w	sl, sl
 800df64:	3901      	subs	r1, #1
 800df66:	4652      	mov	r2, sl
 800df68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800df6c:	9109      	str	r1, [sp, #36]	@ 0x24
 800df6e:	f7ff ff26 	bl	800ddbe <__exponent>
 800df72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800df74:	1813      	adds	r3, r2, r0
 800df76:	2a01      	cmp	r2, #1
 800df78:	4681      	mov	r9, r0
 800df7a:	6123      	str	r3, [r4, #16]
 800df7c:	dc02      	bgt.n	800df84 <_printf_float+0x150>
 800df7e:	6822      	ldr	r2, [r4, #0]
 800df80:	07d2      	lsls	r2, r2, #31
 800df82:	d501      	bpl.n	800df88 <_printf_float+0x154>
 800df84:	3301      	adds	r3, #1
 800df86:	6123      	str	r3, [r4, #16]
 800df88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d0a2      	beq.n	800ded6 <_printf_float+0xa2>
 800df90:	232d      	movs	r3, #45	@ 0x2d
 800df92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df96:	e79e      	b.n	800ded6 <_printf_float+0xa2>
 800df98:	9a06      	ldr	r2, [sp, #24]
 800df9a:	2a47      	cmp	r2, #71	@ 0x47
 800df9c:	d1c2      	bne.n	800df24 <_printf_float+0xf0>
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d1c0      	bne.n	800df24 <_printf_float+0xf0>
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	e7bd      	b.n	800df22 <_printf_float+0xee>
 800dfa6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dfaa:	d9db      	bls.n	800df64 <_printf_float+0x130>
 800dfac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dfb0:	d118      	bne.n	800dfe4 <_printf_float+0x1b0>
 800dfb2:	2900      	cmp	r1, #0
 800dfb4:	6863      	ldr	r3, [r4, #4]
 800dfb6:	dd0b      	ble.n	800dfd0 <_printf_float+0x19c>
 800dfb8:	6121      	str	r1, [r4, #16]
 800dfba:	b913      	cbnz	r3, 800dfc2 <_printf_float+0x18e>
 800dfbc:	6822      	ldr	r2, [r4, #0]
 800dfbe:	07d0      	lsls	r0, r2, #31
 800dfc0:	d502      	bpl.n	800dfc8 <_printf_float+0x194>
 800dfc2:	3301      	adds	r3, #1
 800dfc4:	440b      	add	r3, r1
 800dfc6:	6123      	str	r3, [r4, #16]
 800dfc8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dfca:	f04f 0900 	mov.w	r9, #0
 800dfce:	e7db      	b.n	800df88 <_printf_float+0x154>
 800dfd0:	b913      	cbnz	r3, 800dfd8 <_printf_float+0x1a4>
 800dfd2:	6822      	ldr	r2, [r4, #0]
 800dfd4:	07d2      	lsls	r2, r2, #31
 800dfd6:	d501      	bpl.n	800dfdc <_printf_float+0x1a8>
 800dfd8:	3302      	adds	r3, #2
 800dfda:	e7f4      	b.n	800dfc6 <_printf_float+0x192>
 800dfdc:	2301      	movs	r3, #1
 800dfde:	e7f2      	b.n	800dfc6 <_printf_float+0x192>
 800dfe0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dfe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dfe6:	4299      	cmp	r1, r3
 800dfe8:	db05      	blt.n	800dff6 <_printf_float+0x1c2>
 800dfea:	6823      	ldr	r3, [r4, #0]
 800dfec:	6121      	str	r1, [r4, #16]
 800dfee:	07d8      	lsls	r0, r3, #31
 800dff0:	d5ea      	bpl.n	800dfc8 <_printf_float+0x194>
 800dff2:	1c4b      	adds	r3, r1, #1
 800dff4:	e7e7      	b.n	800dfc6 <_printf_float+0x192>
 800dff6:	2900      	cmp	r1, #0
 800dff8:	bfd4      	ite	le
 800dffa:	f1c1 0202 	rsble	r2, r1, #2
 800dffe:	2201      	movgt	r2, #1
 800e000:	4413      	add	r3, r2
 800e002:	e7e0      	b.n	800dfc6 <_printf_float+0x192>
 800e004:	6823      	ldr	r3, [r4, #0]
 800e006:	055a      	lsls	r2, r3, #21
 800e008:	d407      	bmi.n	800e01a <_printf_float+0x1e6>
 800e00a:	6923      	ldr	r3, [r4, #16]
 800e00c:	4642      	mov	r2, r8
 800e00e:	4631      	mov	r1, r6
 800e010:	4628      	mov	r0, r5
 800e012:	47b8      	blx	r7
 800e014:	3001      	adds	r0, #1
 800e016:	d12b      	bne.n	800e070 <_printf_float+0x23c>
 800e018:	e767      	b.n	800deea <_printf_float+0xb6>
 800e01a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e01e:	f240 80dd 	bls.w	800e1dc <_printf_float+0x3a8>
 800e022:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e026:	2200      	movs	r2, #0
 800e028:	2300      	movs	r3, #0
 800e02a:	f7f2 fd75 	bl	8000b18 <__aeabi_dcmpeq>
 800e02e:	2800      	cmp	r0, #0
 800e030:	d033      	beq.n	800e09a <_printf_float+0x266>
 800e032:	4a37      	ldr	r2, [pc, #220]	@ (800e110 <_printf_float+0x2dc>)
 800e034:	2301      	movs	r3, #1
 800e036:	4631      	mov	r1, r6
 800e038:	4628      	mov	r0, r5
 800e03a:	47b8      	blx	r7
 800e03c:	3001      	adds	r0, #1
 800e03e:	f43f af54 	beq.w	800deea <_printf_float+0xb6>
 800e042:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e046:	4543      	cmp	r3, r8
 800e048:	db02      	blt.n	800e050 <_printf_float+0x21c>
 800e04a:	6823      	ldr	r3, [r4, #0]
 800e04c:	07d8      	lsls	r0, r3, #31
 800e04e:	d50f      	bpl.n	800e070 <_printf_float+0x23c>
 800e050:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e054:	4631      	mov	r1, r6
 800e056:	4628      	mov	r0, r5
 800e058:	47b8      	blx	r7
 800e05a:	3001      	adds	r0, #1
 800e05c:	f43f af45 	beq.w	800deea <_printf_float+0xb6>
 800e060:	f04f 0900 	mov.w	r9, #0
 800e064:	f108 38ff 	add.w	r8, r8, #4294967295
 800e068:	f104 0a1a 	add.w	sl, r4, #26
 800e06c:	45c8      	cmp	r8, r9
 800e06e:	dc09      	bgt.n	800e084 <_printf_float+0x250>
 800e070:	6823      	ldr	r3, [r4, #0]
 800e072:	079b      	lsls	r3, r3, #30
 800e074:	f100 8103 	bmi.w	800e27e <_printf_float+0x44a>
 800e078:	68e0      	ldr	r0, [r4, #12]
 800e07a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e07c:	4298      	cmp	r0, r3
 800e07e:	bfb8      	it	lt
 800e080:	4618      	movlt	r0, r3
 800e082:	e734      	b.n	800deee <_printf_float+0xba>
 800e084:	2301      	movs	r3, #1
 800e086:	4652      	mov	r2, sl
 800e088:	4631      	mov	r1, r6
 800e08a:	4628      	mov	r0, r5
 800e08c:	47b8      	blx	r7
 800e08e:	3001      	adds	r0, #1
 800e090:	f43f af2b 	beq.w	800deea <_printf_float+0xb6>
 800e094:	f109 0901 	add.w	r9, r9, #1
 800e098:	e7e8      	b.n	800e06c <_printf_float+0x238>
 800e09a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	dc39      	bgt.n	800e114 <_printf_float+0x2e0>
 800e0a0:	4a1b      	ldr	r2, [pc, #108]	@ (800e110 <_printf_float+0x2dc>)
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	4631      	mov	r1, r6
 800e0a6:	4628      	mov	r0, r5
 800e0a8:	47b8      	blx	r7
 800e0aa:	3001      	adds	r0, #1
 800e0ac:	f43f af1d 	beq.w	800deea <_printf_float+0xb6>
 800e0b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e0b4:	ea59 0303 	orrs.w	r3, r9, r3
 800e0b8:	d102      	bne.n	800e0c0 <_printf_float+0x28c>
 800e0ba:	6823      	ldr	r3, [r4, #0]
 800e0bc:	07d9      	lsls	r1, r3, #31
 800e0be:	d5d7      	bpl.n	800e070 <_printf_float+0x23c>
 800e0c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0c4:	4631      	mov	r1, r6
 800e0c6:	4628      	mov	r0, r5
 800e0c8:	47b8      	blx	r7
 800e0ca:	3001      	adds	r0, #1
 800e0cc:	f43f af0d 	beq.w	800deea <_printf_float+0xb6>
 800e0d0:	f04f 0a00 	mov.w	sl, #0
 800e0d4:	f104 0b1a 	add.w	fp, r4, #26
 800e0d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0da:	425b      	negs	r3, r3
 800e0dc:	4553      	cmp	r3, sl
 800e0de:	dc01      	bgt.n	800e0e4 <_printf_float+0x2b0>
 800e0e0:	464b      	mov	r3, r9
 800e0e2:	e793      	b.n	800e00c <_printf_float+0x1d8>
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	465a      	mov	r2, fp
 800e0e8:	4631      	mov	r1, r6
 800e0ea:	4628      	mov	r0, r5
 800e0ec:	47b8      	blx	r7
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	f43f aefb 	beq.w	800deea <_printf_float+0xb6>
 800e0f4:	f10a 0a01 	add.w	sl, sl, #1
 800e0f8:	e7ee      	b.n	800e0d8 <_printf_float+0x2a4>
 800e0fa:	bf00      	nop
 800e0fc:	7fefffff 	.word	0x7fefffff
 800e100:	080133b4 	.word	0x080133b4
 800e104:	080133b8 	.word	0x080133b8
 800e108:	080133bc 	.word	0x080133bc
 800e10c:	080133c0 	.word	0x080133c0
 800e110:	080133c4 	.word	0x080133c4
 800e114:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e116:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e11a:	4553      	cmp	r3, sl
 800e11c:	bfa8      	it	ge
 800e11e:	4653      	movge	r3, sl
 800e120:	2b00      	cmp	r3, #0
 800e122:	4699      	mov	r9, r3
 800e124:	dc36      	bgt.n	800e194 <_printf_float+0x360>
 800e126:	f04f 0b00 	mov.w	fp, #0
 800e12a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e12e:	f104 021a 	add.w	r2, r4, #26
 800e132:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e134:	9306      	str	r3, [sp, #24]
 800e136:	eba3 0309 	sub.w	r3, r3, r9
 800e13a:	455b      	cmp	r3, fp
 800e13c:	dc31      	bgt.n	800e1a2 <_printf_float+0x36e>
 800e13e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e140:	459a      	cmp	sl, r3
 800e142:	dc3a      	bgt.n	800e1ba <_printf_float+0x386>
 800e144:	6823      	ldr	r3, [r4, #0]
 800e146:	07da      	lsls	r2, r3, #31
 800e148:	d437      	bmi.n	800e1ba <_printf_float+0x386>
 800e14a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e14c:	ebaa 0903 	sub.w	r9, sl, r3
 800e150:	9b06      	ldr	r3, [sp, #24]
 800e152:	ebaa 0303 	sub.w	r3, sl, r3
 800e156:	4599      	cmp	r9, r3
 800e158:	bfa8      	it	ge
 800e15a:	4699      	movge	r9, r3
 800e15c:	f1b9 0f00 	cmp.w	r9, #0
 800e160:	dc33      	bgt.n	800e1ca <_printf_float+0x396>
 800e162:	f04f 0800 	mov.w	r8, #0
 800e166:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e16a:	f104 0b1a 	add.w	fp, r4, #26
 800e16e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e170:	ebaa 0303 	sub.w	r3, sl, r3
 800e174:	eba3 0309 	sub.w	r3, r3, r9
 800e178:	4543      	cmp	r3, r8
 800e17a:	f77f af79 	ble.w	800e070 <_printf_float+0x23c>
 800e17e:	2301      	movs	r3, #1
 800e180:	465a      	mov	r2, fp
 800e182:	4631      	mov	r1, r6
 800e184:	4628      	mov	r0, r5
 800e186:	47b8      	blx	r7
 800e188:	3001      	adds	r0, #1
 800e18a:	f43f aeae 	beq.w	800deea <_printf_float+0xb6>
 800e18e:	f108 0801 	add.w	r8, r8, #1
 800e192:	e7ec      	b.n	800e16e <_printf_float+0x33a>
 800e194:	4642      	mov	r2, r8
 800e196:	4631      	mov	r1, r6
 800e198:	4628      	mov	r0, r5
 800e19a:	47b8      	blx	r7
 800e19c:	3001      	adds	r0, #1
 800e19e:	d1c2      	bne.n	800e126 <_printf_float+0x2f2>
 800e1a0:	e6a3      	b.n	800deea <_printf_float+0xb6>
 800e1a2:	2301      	movs	r3, #1
 800e1a4:	4631      	mov	r1, r6
 800e1a6:	4628      	mov	r0, r5
 800e1a8:	9206      	str	r2, [sp, #24]
 800e1aa:	47b8      	blx	r7
 800e1ac:	3001      	adds	r0, #1
 800e1ae:	f43f ae9c 	beq.w	800deea <_printf_float+0xb6>
 800e1b2:	9a06      	ldr	r2, [sp, #24]
 800e1b4:	f10b 0b01 	add.w	fp, fp, #1
 800e1b8:	e7bb      	b.n	800e132 <_printf_float+0x2fe>
 800e1ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1be:	4631      	mov	r1, r6
 800e1c0:	4628      	mov	r0, r5
 800e1c2:	47b8      	blx	r7
 800e1c4:	3001      	adds	r0, #1
 800e1c6:	d1c0      	bne.n	800e14a <_printf_float+0x316>
 800e1c8:	e68f      	b.n	800deea <_printf_float+0xb6>
 800e1ca:	9a06      	ldr	r2, [sp, #24]
 800e1cc:	464b      	mov	r3, r9
 800e1ce:	4442      	add	r2, r8
 800e1d0:	4631      	mov	r1, r6
 800e1d2:	4628      	mov	r0, r5
 800e1d4:	47b8      	blx	r7
 800e1d6:	3001      	adds	r0, #1
 800e1d8:	d1c3      	bne.n	800e162 <_printf_float+0x32e>
 800e1da:	e686      	b.n	800deea <_printf_float+0xb6>
 800e1dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e1e0:	f1ba 0f01 	cmp.w	sl, #1
 800e1e4:	dc01      	bgt.n	800e1ea <_printf_float+0x3b6>
 800e1e6:	07db      	lsls	r3, r3, #31
 800e1e8:	d536      	bpl.n	800e258 <_printf_float+0x424>
 800e1ea:	2301      	movs	r3, #1
 800e1ec:	4642      	mov	r2, r8
 800e1ee:	4631      	mov	r1, r6
 800e1f0:	4628      	mov	r0, r5
 800e1f2:	47b8      	blx	r7
 800e1f4:	3001      	adds	r0, #1
 800e1f6:	f43f ae78 	beq.w	800deea <_printf_float+0xb6>
 800e1fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1fe:	4631      	mov	r1, r6
 800e200:	4628      	mov	r0, r5
 800e202:	47b8      	blx	r7
 800e204:	3001      	adds	r0, #1
 800e206:	f43f ae70 	beq.w	800deea <_printf_float+0xb6>
 800e20a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e20e:	2200      	movs	r2, #0
 800e210:	2300      	movs	r3, #0
 800e212:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e216:	f7f2 fc7f 	bl	8000b18 <__aeabi_dcmpeq>
 800e21a:	b9c0      	cbnz	r0, 800e24e <_printf_float+0x41a>
 800e21c:	4653      	mov	r3, sl
 800e21e:	f108 0201 	add.w	r2, r8, #1
 800e222:	4631      	mov	r1, r6
 800e224:	4628      	mov	r0, r5
 800e226:	47b8      	blx	r7
 800e228:	3001      	adds	r0, #1
 800e22a:	d10c      	bne.n	800e246 <_printf_float+0x412>
 800e22c:	e65d      	b.n	800deea <_printf_float+0xb6>
 800e22e:	2301      	movs	r3, #1
 800e230:	465a      	mov	r2, fp
 800e232:	4631      	mov	r1, r6
 800e234:	4628      	mov	r0, r5
 800e236:	47b8      	blx	r7
 800e238:	3001      	adds	r0, #1
 800e23a:	f43f ae56 	beq.w	800deea <_printf_float+0xb6>
 800e23e:	f108 0801 	add.w	r8, r8, #1
 800e242:	45d0      	cmp	r8, sl
 800e244:	dbf3      	blt.n	800e22e <_printf_float+0x3fa>
 800e246:	464b      	mov	r3, r9
 800e248:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e24c:	e6df      	b.n	800e00e <_printf_float+0x1da>
 800e24e:	f04f 0800 	mov.w	r8, #0
 800e252:	f104 0b1a 	add.w	fp, r4, #26
 800e256:	e7f4      	b.n	800e242 <_printf_float+0x40e>
 800e258:	2301      	movs	r3, #1
 800e25a:	4642      	mov	r2, r8
 800e25c:	e7e1      	b.n	800e222 <_printf_float+0x3ee>
 800e25e:	2301      	movs	r3, #1
 800e260:	464a      	mov	r2, r9
 800e262:	4631      	mov	r1, r6
 800e264:	4628      	mov	r0, r5
 800e266:	47b8      	blx	r7
 800e268:	3001      	adds	r0, #1
 800e26a:	f43f ae3e 	beq.w	800deea <_printf_float+0xb6>
 800e26e:	f108 0801 	add.w	r8, r8, #1
 800e272:	68e3      	ldr	r3, [r4, #12]
 800e274:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e276:	1a5b      	subs	r3, r3, r1
 800e278:	4543      	cmp	r3, r8
 800e27a:	dcf0      	bgt.n	800e25e <_printf_float+0x42a>
 800e27c:	e6fc      	b.n	800e078 <_printf_float+0x244>
 800e27e:	f04f 0800 	mov.w	r8, #0
 800e282:	f104 0919 	add.w	r9, r4, #25
 800e286:	e7f4      	b.n	800e272 <_printf_float+0x43e>

0800e288 <_printf_common>:
 800e288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e28c:	4616      	mov	r6, r2
 800e28e:	4698      	mov	r8, r3
 800e290:	688a      	ldr	r2, [r1, #8]
 800e292:	690b      	ldr	r3, [r1, #16]
 800e294:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e298:	4293      	cmp	r3, r2
 800e29a:	bfb8      	it	lt
 800e29c:	4613      	movlt	r3, r2
 800e29e:	6033      	str	r3, [r6, #0]
 800e2a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e2a4:	4607      	mov	r7, r0
 800e2a6:	460c      	mov	r4, r1
 800e2a8:	b10a      	cbz	r2, 800e2ae <_printf_common+0x26>
 800e2aa:	3301      	adds	r3, #1
 800e2ac:	6033      	str	r3, [r6, #0]
 800e2ae:	6823      	ldr	r3, [r4, #0]
 800e2b0:	0699      	lsls	r1, r3, #26
 800e2b2:	bf42      	ittt	mi
 800e2b4:	6833      	ldrmi	r3, [r6, #0]
 800e2b6:	3302      	addmi	r3, #2
 800e2b8:	6033      	strmi	r3, [r6, #0]
 800e2ba:	6825      	ldr	r5, [r4, #0]
 800e2bc:	f015 0506 	ands.w	r5, r5, #6
 800e2c0:	d106      	bne.n	800e2d0 <_printf_common+0x48>
 800e2c2:	f104 0a19 	add.w	sl, r4, #25
 800e2c6:	68e3      	ldr	r3, [r4, #12]
 800e2c8:	6832      	ldr	r2, [r6, #0]
 800e2ca:	1a9b      	subs	r3, r3, r2
 800e2cc:	42ab      	cmp	r3, r5
 800e2ce:	dc26      	bgt.n	800e31e <_printf_common+0x96>
 800e2d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e2d4:	6822      	ldr	r2, [r4, #0]
 800e2d6:	3b00      	subs	r3, #0
 800e2d8:	bf18      	it	ne
 800e2da:	2301      	movne	r3, #1
 800e2dc:	0692      	lsls	r2, r2, #26
 800e2de:	d42b      	bmi.n	800e338 <_printf_common+0xb0>
 800e2e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e2e4:	4641      	mov	r1, r8
 800e2e6:	4638      	mov	r0, r7
 800e2e8:	47c8      	blx	r9
 800e2ea:	3001      	adds	r0, #1
 800e2ec:	d01e      	beq.n	800e32c <_printf_common+0xa4>
 800e2ee:	6823      	ldr	r3, [r4, #0]
 800e2f0:	6922      	ldr	r2, [r4, #16]
 800e2f2:	f003 0306 	and.w	r3, r3, #6
 800e2f6:	2b04      	cmp	r3, #4
 800e2f8:	bf02      	ittt	eq
 800e2fa:	68e5      	ldreq	r5, [r4, #12]
 800e2fc:	6833      	ldreq	r3, [r6, #0]
 800e2fe:	1aed      	subeq	r5, r5, r3
 800e300:	68a3      	ldr	r3, [r4, #8]
 800e302:	bf0c      	ite	eq
 800e304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e308:	2500      	movne	r5, #0
 800e30a:	4293      	cmp	r3, r2
 800e30c:	bfc4      	itt	gt
 800e30e:	1a9b      	subgt	r3, r3, r2
 800e310:	18ed      	addgt	r5, r5, r3
 800e312:	2600      	movs	r6, #0
 800e314:	341a      	adds	r4, #26
 800e316:	42b5      	cmp	r5, r6
 800e318:	d11a      	bne.n	800e350 <_printf_common+0xc8>
 800e31a:	2000      	movs	r0, #0
 800e31c:	e008      	b.n	800e330 <_printf_common+0xa8>
 800e31e:	2301      	movs	r3, #1
 800e320:	4652      	mov	r2, sl
 800e322:	4641      	mov	r1, r8
 800e324:	4638      	mov	r0, r7
 800e326:	47c8      	blx	r9
 800e328:	3001      	adds	r0, #1
 800e32a:	d103      	bne.n	800e334 <_printf_common+0xac>
 800e32c:	f04f 30ff 	mov.w	r0, #4294967295
 800e330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e334:	3501      	adds	r5, #1
 800e336:	e7c6      	b.n	800e2c6 <_printf_common+0x3e>
 800e338:	18e1      	adds	r1, r4, r3
 800e33a:	1c5a      	adds	r2, r3, #1
 800e33c:	2030      	movs	r0, #48	@ 0x30
 800e33e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e342:	4422      	add	r2, r4
 800e344:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e348:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e34c:	3302      	adds	r3, #2
 800e34e:	e7c7      	b.n	800e2e0 <_printf_common+0x58>
 800e350:	2301      	movs	r3, #1
 800e352:	4622      	mov	r2, r4
 800e354:	4641      	mov	r1, r8
 800e356:	4638      	mov	r0, r7
 800e358:	47c8      	blx	r9
 800e35a:	3001      	adds	r0, #1
 800e35c:	d0e6      	beq.n	800e32c <_printf_common+0xa4>
 800e35e:	3601      	adds	r6, #1
 800e360:	e7d9      	b.n	800e316 <_printf_common+0x8e>
	...

0800e364 <_printf_i>:
 800e364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e368:	7e0f      	ldrb	r7, [r1, #24]
 800e36a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e36c:	2f78      	cmp	r7, #120	@ 0x78
 800e36e:	4691      	mov	r9, r2
 800e370:	4680      	mov	r8, r0
 800e372:	460c      	mov	r4, r1
 800e374:	469a      	mov	sl, r3
 800e376:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e37a:	d807      	bhi.n	800e38c <_printf_i+0x28>
 800e37c:	2f62      	cmp	r7, #98	@ 0x62
 800e37e:	d80a      	bhi.n	800e396 <_printf_i+0x32>
 800e380:	2f00      	cmp	r7, #0
 800e382:	f000 80d2 	beq.w	800e52a <_printf_i+0x1c6>
 800e386:	2f58      	cmp	r7, #88	@ 0x58
 800e388:	f000 80b9 	beq.w	800e4fe <_printf_i+0x19a>
 800e38c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e390:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e394:	e03a      	b.n	800e40c <_printf_i+0xa8>
 800e396:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e39a:	2b15      	cmp	r3, #21
 800e39c:	d8f6      	bhi.n	800e38c <_printf_i+0x28>
 800e39e:	a101      	add	r1, pc, #4	@ (adr r1, 800e3a4 <_printf_i+0x40>)
 800e3a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e3a4:	0800e3fd 	.word	0x0800e3fd
 800e3a8:	0800e411 	.word	0x0800e411
 800e3ac:	0800e38d 	.word	0x0800e38d
 800e3b0:	0800e38d 	.word	0x0800e38d
 800e3b4:	0800e38d 	.word	0x0800e38d
 800e3b8:	0800e38d 	.word	0x0800e38d
 800e3bc:	0800e411 	.word	0x0800e411
 800e3c0:	0800e38d 	.word	0x0800e38d
 800e3c4:	0800e38d 	.word	0x0800e38d
 800e3c8:	0800e38d 	.word	0x0800e38d
 800e3cc:	0800e38d 	.word	0x0800e38d
 800e3d0:	0800e511 	.word	0x0800e511
 800e3d4:	0800e43b 	.word	0x0800e43b
 800e3d8:	0800e4cb 	.word	0x0800e4cb
 800e3dc:	0800e38d 	.word	0x0800e38d
 800e3e0:	0800e38d 	.word	0x0800e38d
 800e3e4:	0800e533 	.word	0x0800e533
 800e3e8:	0800e38d 	.word	0x0800e38d
 800e3ec:	0800e43b 	.word	0x0800e43b
 800e3f0:	0800e38d 	.word	0x0800e38d
 800e3f4:	0800e38d 	.word	0x0800e38d
 800e3f8:	0800e4d3 	.word	0x0800e4d3
 800e3fc:	6833      	ldr	r3, [r6, #0]
 800e3fe:	1d1a      	adds	r2, r3, #4
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	6032      	str	r2, [r6, #0]
 800e404:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e408:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e40c:	2301      	movs	r3, #1
 800e40e:	e09d      	b.n	800e54c <_printf_i+0x1e8>
 800e410:	6833      	ldr	r3, [r6, #0]
 800e412:	6820      	ldr	r0, [r4, #0]
 800e414:	1d19      	adds	r1, r3, #4
 800e416:	6031      	str	r1, [r6, #0]
 800e418:	0606      	lsls	r6, r0, #24
 800e41a:	d501      	bpl.n	800e420 <_printf_i+0xbc>
 800e41c:	681d      	ldr	r5, [r3, #0]
 800e41e:	e003      	b.n	800e428 <_printf_i+0xc4>
 800e420:	0645      	lsls	r5, r0, #25
 800e422:	d5fb      	bpl.n	800e41c <_printf_i+0xb8>
 800e424:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e428:	2d00      	cmp	r5, #0
 800e42a:	da03      	bge.n	800e434 <_printf_i+0xd0>
 800e42c:	232d      	movs	r3, #45	@ 0x2d
 800e42e:	426d      	negs	r5, r5
 800e430:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e434:	4859      	ldr	r0, [pc, #356]	@ (800e59c <_printf_i+0x238>)
 800e436:	230a      	movs	r3, #10
 800e438:	e011      	b.n	800e45e <_printf_i+0xfa>
 800e43a:	6821      	ldr	r1, [r4, #0]
 800e43c:	6833      	ldr	r3, [r6, #0]
 800e43e:	0608      	lsls	r0, r1, #24
 800e440:	f853 5b04 	ldr.w	r5, [r3], #4
 800e444:	d402      	bmi.n	800e44c <_printf_i+0xe8>
 800e446:	0649      	lsls	r1, r1, #25
 800e448:	bf48      	it	mi
 800e44a:	b2ad      	uxthmi	r5, r5
 800e44c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e44e:	4853      	ldr	r0, [pc, #332]	@ (800e59c <_printf_i+0x238>)
 800e450:	6033      	str	r3, [r6, #0]
 800e452:	bf14      	ite	ne
 800e454:	230a      	movne	r3, #10
 800e456:	2308      	moveq	r3, #8
 800e458:	2100      	movs	r1, #0
 800e45a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e45e:	6866      	ldr	r6, [r4, #4]
 800e460:	60a6      	str	r6, [r4, #8]
 800e462:	2e00      	cmp	r6, #0
 800e464:	bfa2      	ittt	ge
 800e466:	6821      	ldrge	r1, [r4, #0]
 800e468:	f021 0104 	bicge.w	r1, r1, #4
 800e46c:	6021      	strge	r1, [r4, #0]
 800e46e:	b90d      	cbnz	r5, 800e474 <_printf_i+0x110>
 800e470:	2e00      	cmp	r6, #0
 800e472:	d04b      	beq.n	800e50c <_printf_i+0x1a8>
 800e474:	4616      	mov	r6, r2
 800e476:	fbb5 f1f3 	udiv	r1, r5, r3
 800e47a:	fb03 5711 	mls	r7, r3, r1, r5
 800e47e:	5dc7      	ldrb	r7, [r0, r7]
 800e480:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e484:	462f      	mov	r7, r5
 800e486:	42bb      	cmp	r3, r7
 800e488:	460d      	mov	r5, r1
 800e48a:	d9f4      	bls.n	800e476 <_printf_i+0x112>
 800e48c:	2b08      	cmp	r3, #8
 800e48e:	d10b      	bne.n	800e4a8 <_printf_i+0x144>
 800e490:	6823      	ldr	r3, [r4, #0]
 800e492:	07df      	lsls	r7, r3, #31
 800e494:	d508      	bpl.n	800e4a8 <_printf_i+0x144>
 800e496:	6923      	ldr	r3, [r4, #16]
 800e498:	6861      	ldr	r1, [r4, #4]
 800e49a:	4299      	cmp	r1, r3
 800e49c:	bfde      	ittt	le
 800e49e:	2330      	movle	r3, #48	@ 0x30
 800e4a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e4a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e4a8:	1b92      	subs	r2, r2, r6
 800e4aa:	6122      	str	r2, [r4, #16]
 800e4ac:	f8cd a000 	str.w	sl, [sp]
 800e4b0:	464b      	mov	r3, r9
 800e4b2:	aa03      	add	r2, sp, #12
 800e4b4:	4621      	mov	r1, r4
 800e4b6:	4640      	mov	r0, r8
 800e4b8:	f7ff fee6 	bl	800e288 <_printf_common>
 800e4bc:	3001      	adds	r0, #1
 800e4be:	d14a      	bne.n	800e556 <_printf_i+0x1f2>
 800e4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800e4c4:	b004      	add	sp, #16
 800e4c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4ca:	6823      	ldr	r3, [r4, #0]
 800e4cc:	f043 0320 	orr.w	r3, r3, #32
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	4833      	ldr	r0, [pc, #204]	@ (800e5a0 <_printf_i+0x23c>)
 800e4d4:	2778      	movs	r7, #120	@ 0x78
 800e4d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e4da:	6823      	ldr	r3, [r4, #0]
 800e4dc:	6831      	ldr	r1, [r6, #0]
 800e4de:	061f      	lsls	r7, r3, #24
 800e4e0:	f851 5b04 	ldr.w	r5, [r1], #4
 800e4e4:	d402      	bmi.n	800e4ec <_printf_i+0x188>
 800e4e6:	065f      	lsls	r7, r3, #25
 800e4e8:	bf48      	it	mi
 800e4ea:	b2ad      	uxthmi	r5, r5
 800e4ec:	6031      	str	r1, [r6, #0]
 800e4ee:	07d9      	lsls	r1, r3, #31
 800e4f0:	bf44      	itt	mi
 800e4f2:	f043 0320 	orrmi.w	r3, r3, #32
 800e4f6:	6023      	strmi	r3, [r4, #0]
 800e4f8:	b11d      	cbz	r5, 800e502 <_printf_i+0x19e>
 800e4fa:	2310      	movs	r3, #16
 800e4fc:	e7ac      	b.n	800e458 <_printf_i+0xf4>
 800e4fe:	4827      	ldr	r0, [pc, #156]	@ (800e59c <_printf_i+0x238>)
 800e500:	e7e9      	b.n	800e4d6 <_printf_i+0x172>
 800e502:	6823      	ldr	r3, [r4, #0]
 800e504:	f023 0320 	bic.w	r3, r3, #32
 800e508:	6023      	str	r3, [r4, #0]
 800e50a:	e7f6      	b.n	800e4fa <_printf_i+0x196>
 800e50c:	4616      	mov	r6, r2
 800e50e:	e7bd      	b.n	800e48c <_printf_i+0x128>
 800e510:	6833      	ldr	r3, [r6, #0]
 800e512:	6825      	ldr	r5, [r4, #0]
 800e514:	6961      	ldr	r1, [r4, #20]
 800e516:	1d18      	adds	r0, r3, #4
 800e518:	6030      	str	r0, [r6, #0]
 800e51a:	062e      	lsls	r6, r5, #24
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	d501      	bpl.n	800e524 <_printf_i+0x1c0>
 800e520:	6019      	str	r1, [r3, #0]
 800e522:	e002      	b.n	800e52a <_printf_i+0x1c6>
 800e524:	0668      	lsls	r0, r5, #25
 800e526:	d5fb      	bpl.n	800e520 <_printf_i+0x1bc>
 800e528:	8019      	strh	r1, [r3, #0]
 800e52a:	2300      	movs	r3, #0
 800e52c:	6123      	str	r3, [r4, #16]
 800e52e:	4616      	mov	r6, r2
 800e530:	e7bc      	b.n	800e4ac <_printf_i+0x148>
 800e532:	6833      	ldr	r3, [r6, #0]
 800e534:	1d1a      	adds	r2, r3, #4
 800e536:	6032      	str	r2, [r6, #0]
 800e538:	681e      	ldr	r6, [r3, #0]
 800e53a:	6862      	ldr	r2, [r4, #4]
 800e53c:	2100      	movs	r1, #0
 800e53e:	4630      	mov	r0, r6
 800e540:	f7f1 fe6e 	bl	8000220 <memchr>
 800e544:	b108      	cbz	r0, 800e54a <_printf_i+0x1e6>
 800e546:	1b80      	subs	r0, r0, r6
 800e548:	6060      	str	r0, [r4, #4]
 800e54a:	6863      	ldr	r3, [r4, #4]
 800e54c:	6123      	str	r3, [r4, #16]
 800e54e:	2300      	movs	r3, #0
 800e550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e554:	e7aa      	b.n	800e4ac <_printf_i+0x148>
 800e556:	6923      	ldr	r3, [r4, #16]
 800e558:	4632      	mov	r2, r6
 800e55a:	4649      	mov	r1, r9
 800e55c:	4640      	mov	r0, r8
 800e55e:	47d0      	blx	sl
 800e560:	3001      	adds	r0, #1
 800e562:	d0ad      	beq.n	800e4c0 <_printf_i+0x15c>
 800e564:	6823      	ldr	r3, [r4, #0]
 800e566:	079b      	lsls	r3, r3, #30
 800e568:	d413      	bmi.n	800e592 <_printf_i+0x22e>
 800e56a:	68e0      	ldr	r0, [r4, #12]
 800e56c:	9b03      	ldr	r3, [sp, #12]
 800e56e:	4298      	cmp	r0, r3
 800e570:	bfb8      	it	lt
 800e572:	4618      	movlt	r0, r3
 800e574:	e7a6      	b.n	800e4c4 <_printf_i+0x160>
 800e576:	2301      	movs	r3, #1
 800e578:	4632      	mov	r2, r6
 800e57a:	4649      	mov	r1, r9
 800e57c:	4640      	mov	r0, r8
 800e57e:	47d0      	blx	sl
 800e580:	3001      	adds	r0, #1
 800e582:	d09d      	beq.n	800e4c0 <_printf_i+0x15c>
 800e584:	3501      	adds	r5, #1
 800e586:	68e3      	ldr	r3, [r4, #12]
 800e588:	9903      	ldr	r1, [sp, #12]
 800e58a:	1a5b      	subs	r3, r3, r1
 800e58c:	42ab      	cmp	r3, r5
 800e58e:	dcf2      	bgt.n	800e576 <_printf_i+0x212>
 800e590:	e7eb      	b.n	800e56a <_printf_i+0x206>
 800e592:	2500      	movs	r5, #0
 800e594:	f104 0619 	add.w	r6, r4, #25
 800e598:	e7f5      	b.n	800e586 <_printf_i+0x222>
 800e59a:	bf00      	nop
 800e59c:	080133c6 	.word	0x080133c6
 800e5a0:	080133d7 	.word	0x080133d7

0800e5a4 <_scanf_float>:
 800e5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5a8:	b087      	sub	sp, #28
 800e5aa:	4617      	mov	r7, r2
 800e5ac:	9303      	str	r3, [sp, #12]
 800e5ae:	688b      	ldr	r3, [r1, #8]
 800e5b0:	1e5a      	subs	r2, r3, #1
 800e5b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e5b6:	bf81      	itttt	hi
 800e5b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e5bc:	eb03 0b05 	addhi.w	fp, r3, r5
 800e5c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e5c4:	608b      	strhi	r3, [r1, #8]
 800e5c6:	680b      	ldr	r3, [r1, #0]
 800e5c8:	460a      	mov	r2, r1
 800e5ca:	f04f 0500 	mov.w	r5, #0
 800e5ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e5d2:	f842 3b1c 	str.w	r3, [r2], #28
 800e5d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e5da:	4680      	mov	r8, r0
 800e5dc:	460c      	mov	r4, r1
 800e5de:	bf98      	it	ls
 800e5e0:	f04f 0b00 	movls.w	fp, #0
 800e5e4:	9201      	str	r2, [sp, #4]
 800e5e6:	4616      	mov	r6, r2
 800e5e8:	46aa      	mov	sl, r5
 800e5ea:	46a9      	mov	r9, r5
 800e5ec:	9502      	str	r5, [sp, #8]
 800e5ee:	68a2      	ldr	r2, [r4, #8]
 800e5f0:	b152      	cbz	r2, 800e608 <_scanf_float+0x64>
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	781b      	ldrb	r3, [r3, #0]
 800e5f6:	2b4e      	cmp	r3, #78	@ 0x4e
 800e5f8:	d864      	bhi.n	800e6c4 <_scanf_float+0x120>
 800e5fa:	2b40      	cmp	r3, #64	@ 0x40
 800e5fc:	d83c      	bhi.n	800e678 <_scanf_float+0xd4>
 800e5fe:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e602:	b2c8      	uxtb	r0, r1
 800e604:	280e      	cmp	r0, #14
 800e606:	d93a      	bls.n	800e67e <_scanf_float+0xda>
 800e608:	f1b9 0f00 	cmp.w	r9, #0
 800e60c:	d003      	beq.n	800e616 <_scanf_float+0x72>
 800e60e:	6823      	ldr	r3, [r4, #0]
 800e610:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e614:	6023      	str	r3, [r4, #0]
 800e616:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e61a:	f1ba 0f01 	cmp.w	sl, #1
 800e61e:	f200 8117 	bhi.w	800e850 <_scanf_float+0x2ac>
 800e622:	9b01      	ldr	r3, [sp, #4]
 800e624:	429e      	cmp	r6, r3
 800e626:	f200 8108 	bhi.w	800e83a <_scanf_float+0x296>
 800e62a:	2001      	movs	r0, #1
 800e62c:	b007      	add	sp, #28
 800e62e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e632:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e636:	2a0d      	cmp	r2, #13
 800e638:	d8e6      	bhi.n	800e608 <_scanf_float+0x64>
 800e63a:	a101      	add	r1, pc, #4	@ (adr r1, 800e640 <_scanf_float+0x9c>)
 800e63c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e640:	0800e787 	.word	0x0800e787
 800e644:	0800e609 	.word	0x0800e609
 800e648:	0800e609 	.word	0x0800e609
 800e64c:	0800e609 	.word	0x0800e609
 800e650:	0800e7e7 	.word	0x0800e7e7
 800e654:	0800e7bf 	.word	0x0800e7bf
 800e658:	0800e609 	.word	0x0800e609
 800e65c:	0800e609 	.word	0x0800e609
 800e660:	0800e795 	.word	0x0800e795
 800e664:	0800e609 	.word	0x0800e609
 800e668:	0800e609 	.word	0x0800e609
 800e66c:	0800e609 	.word	0x0800e609
 800e670:	0800e609 	.word	0x0800e609
 800e674:	0800e74d 	.word	0x0800e74d
 800e678:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e67c:	e7db      	b.n	800e636 <_scanf_float+0x92>
 800e67e:	290e      	cmp	r1, #14
 800e680:	d8c2      	bhi.n	800e608 <_scanf_float+0x64>
 800e682:	a001      	add	r0, pc, #4	@ (adr r0, 800e688 <_scanf_float+0xe4>)
 800e684:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e688:	0800e73d 	.word	0x0800e73d
 800e68c:	0800e609 	.word	0x0800e609
 800e690:	0800e73d 	.word	0x0800e73d
 800e694:	0800e7d3 	.word	0x0800e7d3
 800e698:	0800e609 	.word	0x0800e609
 800e69c:	0800e6e5 	.word	0x0800e6e5
 800e6a0:	0800e723 	.word	0x0800e723
 800e6a4:	0800e723 	.word	0x0800e723
 800e6a8:	0800e723 	.word	0x0800e723
 800e6ac:	0800e723 	.word	0x0800e723
 800e6b0:	0800e723 	.word	0x0800e723
 800e6b4:	0800e723 	.word	0x0800e723
 800e6b8:	0800e723 	.word	0x0800e723
 800e6bc:	0800e723 	.word	0x0800e723
 800e6c0:	0800e723 	.word	0x0800e723
 800e6c4:	2b6e      	cmp	r3, #110	@ 0x6e
 800e6c6:	d809      	bhi.n	800e6dc <_scanf_float+0x138>
 800e6c8:	2b60      	cmp	r3, #96	@ 0x60
 800e6ca:	d8b2      	bhi.n	800e632 <_scanf_float+0x8e>
 800e6cc:	2b54      	cmp	r3, #84	@ 0x54
 800e6ce:	d07b      	beq.n	800e7c8 <_scanf_float+0x224>
 800e6d0:	2b59      	cmp	r3, #89	@ 0x59
 800e6d2:	d199      	bne.n	800e608 <_scanf_float+0x64>
 800e6d4:	2d07      	cmp	r5, #7
 800e6d6:	d197      	bne.n	800e608 <_scanf_float+0x64>
 800e6d8:	2508      	movs	r5, #8
 800e6da:	e02c      	b.n	800e736 <_scanf_float+0x192>
 800e6dc:	2b74      	cmp	r3, #116	@ 0x74
 800e6de:	d073      	beq.n	800e7c8 <_scanf_float+0x224>
 800e6e0:	2b79      	cmp	r3, #121	@ 0x79
 800e6e2:	e7f6      	b.n	800e6d2 <_scanf_float+0x12e>
 800e6e4:	6821      	ldr	r1, [r4, #0]
 800e6e6:	05c8      	lsls	r0, r1, #23
 800e6e8:	d51b      	bpl.n	800e722 <_scanf_float+0x17e>
 800e6ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e6ee:	6021      	str	r1, [r4, #0]
 800e6f0:	f109 0901 	add.w	r9, r9, #1
 800e6f4:	f1bb 0f00 	cmp.w	fp, #0
 800e6f8:	d003      	beq.n	800e702 <_scanf_float+0x15e>
 800e6fa:	3201      	adds	r2, #1
 800e6fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e700:	60a2      	str	r2, [r4, #8]
 800e702:	68a3      	ldr	r3, [r4, #8]
 800e704:	3b01      	subs	r3, #1
 800e706:	60a3      	str	r3, [r4, #8]
 800e708:	6923      	ldr	r3, [r4, #16]
 800e70a:	3301      	adds	r3, #1
 800e70c:	6123      	str	r3, [r4, #16]
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	3b01      	subs	r3, #1
 800e712:	2b00      	cmp	r3, #0
 800e714:	607b      	str	r3, [r7, #4]
 800e716:	f340 8087 	ble.w	800e828 <_scanf_float+0x284>
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	3301      	adds	r3, #1
 800e71e:	603b      	str	r3, [r7, #0]
 800e720:	e765      	b.n	800e5ee <_scanf_float+0x4a>
 800e722:	eb1a 0105 	adds.w	r1, sl, r5
 800e726:	f47f af6f 	bne.w	800e608 <_scanf_float+0x64>
 800e72a:	6822      	ldr	r2, [r4, #0]
 800e72c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e730:	6022      	str	r2, [r4, #0]
 800e732:	460d      	mov	r5, r1
 800e734:	468a      	mov	sl, r1
 800e736:	f806 3b01 	strb.w	r3, [r6], #1
 800e73a:	e7e2      	b.n	800e702 <_scanf_float+0x15e>
 800e73c:	6822      	ldr	r2, [r4, #0]
 800e73e:	0610      	lsls	r0, r2, #24
 800e740:	f57f af62 	bpl.w	800e608 <_scanf_float+0x64>
 800e744:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e748:	6022      	str	r2, [r4, #0]
 800e74a:	e7f4      	b.n	800e736 <_scanf_float+0x192>
 800e74c:	f1ba 0f00 	cmp.w	sl, #0
 800e750:	d10e      	bne.n	800e770 <_scanf_float+0x1cc>
 800e752:	f1b9 0f00 	cmp.w	r9, #0
 800e756:	d10e      	bne.n	800e776 <_scanf_float+0x1d2>
 800e758:	6822      	ldr	r2, [r4, #0]
 800e75a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e75e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e762:	d108      	bne.n	800e776 <_scanf_float+0x1d2>
 800e764:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e768:	6022      	str	r2, [r4, #0]
 800e76a:	f04f 0a01 	mov.w	sl, #1
 800e76e:	e7e2      	b.n	800e736 <_scanf_float+0x192>
 800e770:	f1ba 0f02 	cmp.w	sl, #2
 800e774:	d055      	beq.n	800e822 <_scanf_float+0x27e>
 800e776:	2d01      	cmp	r5, #1
 800e778:	d002      	beq.n	800e780 <_scanf_float+0x1dc>
 800e77a:	2d04      	cmp	r5, #4
 800e77c:	f47f af44 	bne.w	800e608 <_scanf_float+0x64>
 800e780:	3501      	adds	r5, #1
 800e782:	b2ed      	uxtb	r5, r5
 800e784:	e7d7      	b.n	800e736 <_scanf_float+0x192>
 800e786:	f1ba 0f01 	cmp.w	sl, #1
 800e78a:	f47f af3d 	bne.w	800e608 <_scanf_float+0x64>
 800e78e:	f04f 0a02 	mov.w	sl, #2
 800e792:	e7d0      	b.n	800e736 <_scanf_float+0x192>
 800e794:	b97d      	cbnz	r5, 800e7b6 <_scanf_float+0x212>
 800e796:	f1b9 0f00 	cmp.w	r9, #0
 800e79a:	f47f af38 	bne.w	800e60e <_scanf_float+0x6a>
 800e79e:	6822      	ldr	r2, [r4, #0]
 800e7a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e7a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e7a8:	f040 8108 	bne.w	800e9bc <_scanf_float+0x418>
 800e7ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e7b0:	6022      	str	r2, [r4, #0]
 800e7b2:	2501      	movs	r5, #1
 800e7b4:	e7bf      	b.n	800e736 <_scanf_float+0x192>
 800e7b6:	2d03      	cmp	r5, #3
 800e7b8:	d0e2      	beq.n	800e780 <_scanf_float+0x1dc>
 800e7ba:	2d05      	cmp	r5, #5
 800e7bc:	e7de      	b.n	800e77c <_scanf_float+0x1d8>
 800e7be:	2d02      	cmp	r5, #2
 800e7c0:	f47f af22 	bne.w	800e608 <_scanf_float+0x64>
 800e7c4:	2503      	movs	r5, #3
 800e7c6:	e7b6      	b.n	800e736 <_scanf_float+0x192>
 800e7c8:	2d06      	cmp	r5, #6
 800e7ca:	f47f af1d 	bne.w	800e608 <_scanf_float+0x64>
 800e7ce:	2507      	movs	r5, #7
 800e7d0:	e7b1      	b.n	800e736 <_scanf_float+0x192>
 800e7d2:	6822      	ldr	r2, [r4, #0]
 800e7d4:	0591      	lsls	r1, r2, #22
 800e7d6:	f57f af17 	bpl.w	800e608 <_scanf_float+0x64>
 800e7da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e7de:	6022      	str	r2, [r4, #0]
 800e7e0:	f8cd 9008 	str.w	r9, [sp, #8]
 800e7e4:	e7a7      	b.n	800e736 <_scanf_float+0x192>
 800e7e6:	6822      	ldr	r2, [r4, #0]
 800e7e8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e7ec:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e7f0:	d006      	beq.n	800e800 <_scanf_float+0x25c>
 800e7f2:	0550      	lsls	r0, r2, #21
 800e7f4:	f57f af08 	bpl.w	800e608 <_scanf_float+0x64>
 800e7f8:	f1b9 0f00 	cmp.w	r9, #0
 800e7fc:	f000 80de 	beq.w	800e9bc <_scanf_float+0x418>
 800e800:	0591      	lsls	r1, r2, #22
 800e802:	bf58      	it	pl
 800e804:	9902      	ldrpl	r1, [sp, #8]
 800e806:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e80a:	bf58      	it	pl
 800e80c:	eba9 0101 	subpl.w	r1, r9, r1
 800e810:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e814:	bf58      	it	pl
 800e816:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e81a:	6022      	str	r2, [r4, #0]
 800e81c:	f04f 0900 	mov.w	r9, #0
 800e820:	e789      	b.n	800e736 <_scanf_float+0x192>
 800e822:	f04f 0a03 	mov.w	sl, #3
 800e826:	e786      	b.n	800e736 <_scanf_float+0x192>
 800e828:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e82c:	4639      	mov	r1, r7
 800e82e:	4640      	mov	r0, r8
 800e830:	4798      	blx	r3
 800e832:	2800      	cmp	r0, #0
 800e834:	f43f aedb 	beq.w	800e5ee <_scanf_float+0x4a>
 800e838:	e6e6      	b.n	800e608 <_scanf_float+0x64>
 800e83a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e83e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e842:	463a      	mov	r2, r7
 800e844:	4640      	mov	r0, r8
 800e846:	4798      	blx	r3
 800e848:	6923      	ldr	r3, [r4, #16]
 800e84a:	3b01      	subs	r3, #1
 800e84c:	6123      	str	r3, [r4, #16]
 800e84e:	e6e8      	b.n	800e622 <_scanf_float+0x7e>
 800e850:	1e6b      	subs	r3, r5, #1
 800e852:	2b06      	cmp	r3, #6
 800e854:	d824      	bhi.n	800e8a0 <_scanf_float+0x2fc>
 800e856:	2d02      	cmp	r5, #2
 800e858:	d836      	bhi.n	800e8c8 <_scanf_float+0x324>
 800e85a:	9b01      	ldr	r3, [sp, #4]
 800e85c:	429e      	cmp	r6, r3
 800e85e:	f67f aee4 	bls.w	800e62a <_scanf_float+0x86>
 800e862:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e866:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e86a:	463a      	mov	r2, r7
 800e86c:	4640      	mov	r0, r8
 800e86e:	4798      	blx	r3
 800e870:	6923      	ldr	r3, [r4, #16]
 800e872:	3b01      	subs	r3, #1
 800e874:	6123      	str	r3, [r4, #16]
 800e876:	e7f0      	b.n	800e85a <_scanf_float+0x2b6>
 800e878:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e87c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e880:	463a      	mov	r2, r7
 800e882:	4640      	mov	r0, r8
 800e884:	4798      	blx	r3
 800e886:	6923      	ldr	r3, [r4, #16]
 800e888:	3b01      	subs	r3, #1
 800e88a:	6123      	str	r3, [r4, #16]
 800e88c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e890:	fa5f fa8a 	uxtb.w	sl, sl
 800e894:	f1ba 0f02 	cmp.w	sl, #2
 800e898:	d1ee      	bne.n	800e878 <_scanf_float+0x2d4>
 800e89a:	3d03      	subs	r5, #3
 800e89c:	b2ed      	uxtb	r5, r5
 800e89e:	1b76      	subs	r6, r6, r5
 800e8a0:	6823      	ldr	r3, [r4, #0]
 800e8a2:	05da      	lsls	r2, r3, #23
 800e8a4:	d530      	bpl.n	800e908 <_scanf_float+0x364>
 800e8a6:	055b      	lsls	r3, r3, #21
 800e8a8:	d511      	bpl.n	800e8ce <_scanf_float+0x32a>
 800e8aa:	9b01      	ldr	r3, [sp, #4]
 800e8ac:	429e      	cmp	r6, r3
 800e8ae:	f67f aebc 	bls.w	800e62a <_scanf_float+0x86>
 800e8b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e8b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e8ba:	463a      	mov	r2, r7
 800e8bc:	4640      	mov	r0, r8
 800e8be:	4798      	blx	r3
 800e8c0:	6923      	ldr	r3, [r4, #16]
 800e8c2:	3b01      	subs	r3, #1
 800e8c4:	6123      	str	r3, [r4, #16]
 800e8c6:	e7f0      	b.n	800e8aa <_scanf_float+0x306>
 800e8c8:	46aa      	mov	sl, r5
 800e8ca:	46b3      	mov	fp, r6
 800e8cc:	e7de      	b.n	800e88c <_scanf_float+0x2e8>
 800e8ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e8d2:	6923      	ldr	r3, [r4, #16]
 800e8d4:	2965      	cmp	r1, #101	@ 0x65
 800e8d6:	f103 33ff 	add.w	r3, r3, #4294967295
 800e8da:	f106 35ff 	add.w	r5, r6, #4294967295
 800e8de:	6123      	str	r3, [r4, #16]
 800e8e0:	d00c      	beq.n	800e8fc <_scanf_float+0x358>
 800e8e2:	2945      	cmp	r1, #69	@ 0x45
 800e8e4:	d00a      	beq.n	800e8fc <_scanf_float+0x358>
 800e8e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e8ea:	463a      	mov	r2, r7
 800e8ec:	4640      	mov	r0, r8
 800e8ee:	4798      	blx	r3
 800e8f0:	6923      	ldr	r3, [r4, #16]
 800e8f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e8f6:	3b01      	subs	r3, #1
 800e8f8:	1eb5      	subs	r5, r6, #2
 800e8fa:	6123      	str	r3, [r4, #16]
 800e8fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e900:	463a      	mov	r2, r7
 800e902:	4640      	mov	r0, r8
 800e904:	4798      	blx	r3
 800e906:	462e      	mov	r6, r5
 800e908:	6822      	ldr	r2, [r4, #0]
 800e90a:	f012 0210 	ands.w	r2, r2, #16
 800e90e:	d001      	beq.n	800e914 <_scanf_float+0x370>
 800e910:	2000      	movs	r0, #0
 800e912:	e68b      	b.n	800e62c <_scanf_float+0x88>
 800e914:	7032      	strb	r2, [r6, #0]
 800e916:	6823      	ldr	r3, [r4, #0]
 800e918:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e91c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e920:	d11c      	bne.n	800e95c <_scanf_float+0x3b8>
 800e922:	9b02      	ldr	r3, [sp, #8]
 800e924:	454b      	cmp	r3, r9
 800e926:	eba3 0209 	sub.w	r2, r3, r9
 800e92a:	d123      	bne.n	800e974 <_scanf_float+0x3d0>
 800e92c:	9901      	ldr	r1, [sp, #4]
 800e92e:	2200      	movs	r2, #0
 800e930:	4640      	mov	r0, r8
 800e932:	f002 fbe5 	bl	8011100 <_strtod_r>
 800e936:	9b03      	ldr	r3, [sp, #12]
 800e938:	6821      	ldr	r1, [r4, #0]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	f011 0f02 	tst.w	r1, #2
 800e940:	ec57 6b10 	vmov	r6, r7, d0
 800e944:	f103 0204 	add.w	r2, r3, #4
 800e948:	d01f      	beq.n	800e98a <_scanf_float+0x3e6>
 800e94a:	9903      	ldr	r1, [sp, #12]
 800e94c:	600a      	str	r2, [r1, #0]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	e9c3 6700 	strd	r6, r7, [r3]
 800e954:	68e3      	ldr	r3, [r4, #12]
 800e956:	3301      	adds	r3, #1
 800e958:	60e3      	str	r3, [r4, #12]
 800e95a:	e7d9      	b.n	800e910 <_scanf_float+0x36c>
 800e95c:	9b04      	ldr	r3, [sp, #16]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d0e4      	beq.n	800e92c <_scanf_float+0x388>
 800e962:	9905      	ldr	r1, [sp, #20]
 800e964:	230a      	movs	r3, #10
 800e966:	3101      	adds	r1, #1
 800e968:	4640      	mov	r0, r8
 800e96a:	f002 fc49 	bl	8011200 <_strtol_r>
 800e96e:	9b04      	ldr	r3, [sp, #16]
 800e970:	9e05      	ldr	r6, [sp, #20]
 800e972:	1ac2      	subs	r2, r0, r3
 800e974:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e978:	429e      	cmp	r6, r3
 800e97a:	bf28      	it	cs
 800e97c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e980:	4910      	ldr	r1, [pc, #64]	@ (800e9c4 <_scanf_float+0x420>)
 800e982:	4630      	mov	r0, r6
 800e984:	f000 f8f6 	bl	800eb74 <siprintf>
 800e988:	e7d0      	b.n	800e92c <_scanf_float+0x388>
 800e98a:	f011 0f04 	tst.w	r1, #4
 800e98e:	9903      	ldr	r1, [sp, #12]
 800e990:	600a      	str	r2, [r1, #0]
 800e992:	d1dc      	bne.n	800e94e <_scanf_float+0x3aa>
 800e994:	681d      	ldr	r5, [r3, #0]
 800e996:	4632      	mov	r2, r6
 800e998:	463b      	mov	r3, r7
 800e99a:	4630      	mov	r0, r6
 800e99c:	4639      	mov	r1, r7
 800e99e:	f7f2 f8ed 	bl	8000b7c <__aeabi_dcmpun>
 800e9a2:	b128      	cbz	r0, 800e9b0 <_scanf_float+0x40c>
 800e9a4:	4808      	ldr	r0, [pc, #32]	@ (800e9c8 <_scanf_float+0x424>)
 800e9a6:	f000 fa57 	bl	800ee58 <nanf>
 800e9aa:	ed85 0a00 	vstr	s0, [r5]
 800e9ae:	e7d1      	b.n	800e954 <_scanf_float+0x3b0>
 800e9b0:	4630      	mov	r0, r6
 800e9b2:	4639      	mov	r1, r7
 800e9b4:	f7f2 f940 	bl	8000c38 <__aeabi_d2f>
 800e9b8:	6028      	str	r0, [r5, #0]
 800e9ba:	e7cb      	b.n	800e954 <_scanf_float+0x3b0>
 800e9bc:	f04f 0900 	mov.w	r9, #0
 800e9c0:	e629      	b.n	800e616 <_scanf_float+0x72>
 800e9c2:	bf00      	nop
 800e9c4:	080133e8 	.word	0x080133e8
 800e9c8:	080133b3 	.word	0x080133b3

0800e9cc <std>:
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	b510      	push	{r4, lr}
 800e9d0:	4604      	mov	r4, r0
 800e9d2:	e9c0 3300 	strd	r3, r3, [r0]
 800e9d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e9da:	6083      	str	r3, [r0, #8]
 800e9dc:	8181      	strh	r1, [r0, #12]
 800e9de:	6643      	str	r3, [r0, #100]	@ 0x64
 800e9e0:	81c2      	strh	r2, [r0, #14]
 800e9e2:	6183      	str	r3, [r0, #24]
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	2208      	movs	r2, #8
 800e9e8:	305c      	adds	r0, #92	@ 0x5c
 800e9ea:	f000 f940 	bl	800ec6e <memset>
 800e9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800ea24 <std+0x58>)
 800e9f0:	6263      	str	r3, [r4, #36]	@ 0x24
 800e9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800ea28 <std+0x5c>)
 800e9f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e9f6:	4b0d      	ldr	r3, [pc, #52]	@ (800ea2c <std+0x60>)
 800e9f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e9fa:	4b0d      	ldr	r3, [pc, #52]	@ (800ea30 <std+0x64>)
 800e9fc:	6323      	str	r3, [r4, #48]	@ 0x30
 800e9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800ea34 <std+0x68>)
 800ea00:	6224      	str	r4, [r4, #32]
 800ea02:	429c      	cmp	r4, r3
 800ea04:	d006      	beq.n	800ea14 <std+0x48>
 800ea06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ea0a:	4294      	cmp	r4, r2
 800ea0c:	d002      	beq.n	800ea14 <std+0x48>
 800ea0e:	33d0      	adds	r3, #208	@ 0xd0
 800ea10:	429c      	cmp	r4, r3
 800ea12:	d105      	bne.n	800ea20 <std+0x54>
 800ea14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ea18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea1c:	f000 ba0a 	b.w	800ee34 <__retarget_lock_init_recursive>
 800ea20:	bd10      	pop	{r4, pc}
 800ea22:	bf00      	nop
 800ea24:	0800ebb5 	.word	0x0800ebb5
 800ea28:	0800ebd7 	.word	0x0800ebd7
 800ea2c:	0800ec0f 	.word	0x0800ec0f
 800ea30:	0800ec33 	.word	0x0800ec33
 800ea34:	200005a0 	.word	0x200005a0

0800ea38 <stdio_exit_handler>:
 800ea38:	4a02      	ldr	r2, [pc, #8]	@ (800ea44 <stdio_exit_handler+0xc>)
 800ea3a:	4903      	ldr	r1, [pc, #12]	@ (800ea48 <stdio_exit_handler+0x10>)
 800ea3c:	4803      	ldr	r0, [pc, #12]	@ (800ea4c <stdio_exit_handler+0x14>)
 800ea3e:	f000 b87b 	b.w	800eb38 <_fwalk_sglue>
 800ea42:	bf00      	nop
 800ea44:	2000000c 	.word	0x2000000c
 800ea48:	08011841 	.word	0x08011841
 800ea4c:	2000001c 	.word	0x2000001c

0800ea50 <cleanup_stdio>:
 800ea50:	6841      	ldr	r1, [r0, #4]
 800ea52:	4b0c      	ldr	r3, [pc, #48]	@ (800ea84 <cleanup_stdio+0x34>)
 800ea54:	4299      	cmp	r1, r3
 800ea56:	b510      	push	{r4, lr}
 800ea58:	4604      	mov	r4, r0
 800ea5a:	d001      	beq.n	800ea60 <cleanup_stdio+0x10>
 800ea5c:	f002 fef0 	bl	8011840 <_fflush_r>
 800ea60:	68a1      	ldr	r1, [r4, #8]
 800ea62:	4b09      	ldr	r3, [pc, #36]	@ (800ea88 <cleanup_stdio+0x38>)
 800ea64:	4299      	cmp	r1, r3
 800ea66:	d002      	beq.n	800ea6e <cleanup_stdio+0x1e>
 800ea68:	4620      	mov	r0, r4
 800ea6a:	f002 fee9 	bl	8011840 <_fflush_r>
 800ea6e:	68e1      	ldr	r1, [r4, #12]
 800ea70:	4b06      	ldr	r3, [pc, #24]	@ (800ea8c <cleanup_stdio+0x3c>)
 800ea72:	4299      	cmp	r1, r3
 800ea74:	d004      	beq.n	800ea80 <cleanup_stdio+0x30>
 800ea76:	4620      	mov	r0, r4
 800ea78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea7c:	f002 bee0 	b.w	8011840 <_fflush_r>
 800ea80:	bd10      	pop	{r4, pc}
 800ea82:	bf00      	nop
 800ea84:	200005a0 	.word	0x200005a0
 800ea88:	20000608 	.word	0x20000608
 800ea8c:	20000670 	.word	0x20000670

0800ea90 <global_stdio_init.part.0>:
 800ea90:	b510      	push	{r4, lr}
 800ea92:	4b0b      	ldr	r3, [pc, #44]	@ (800eac0 <global_stdio_init.part.0+0x30>)
 800ea94:	4c0b      	ldr	r4, [pc, #44]	@ (800eac4 <global_stdio_init.part.0+0x34>)
 800ea96:	4a0c      	ldr	r2, [pc, #48]	@ (800eac8 <global_stdio_init.part.0+0x38>)
 800ea98:	601a      	str	r2, [r3, #0]
 800ea9a:	4620      	mov	r0, r4
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	2104      	movs	r1, #4
 800eaa0:	f7ff ff94 	bl	800e9cc <std>
 800eaa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	2109      	movs	r1, #9
 800eaac:	f7ff ff8e 	bl	800e9cc <std>
 800eab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800eab4:	2202      	movs	r2, #2
 800eab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eaba:	2112      	movs	r1, #18
 800eabc:	f7ff bf86 	b.w	800e9cc <std>
 800eac0:	200006d8 	.word	0x200006d8
 800eac4:	200005a0 	.word	0x200005a0
 800eac8:	0800ea39 	.word	0x0800ea39

0800eacc <__sfp_lock_acquire>:
 800eacc:	4801      	ldr	r0, [pc, #4]	@ (800ead4 <__sfp_lock_acquire+0x8>)
 800eace:	f000 b9b2 	b.w	800ee36 <__retarget_lock_acquire_recursive>
 800ead2:	bf00      	nop
 800ead4:	200006e1 	.word	0x200006e1

0800ead8 <__sfp_lock_release>:
 800ead8:	4801      	ldr	r0, [pc, #4]	@ (800eae0 <__sfp_lock_release+0x8>)
 800eada:	f000 b9ad 	b.w	800ee38 <__retarget_lock_release_recursive>
 800eade:	bf00      	nop
 800eae0:	200006e1 	.word	0x200006e1

0800eae4 <__sinit>:
 800eae4:	b510      	push	{r4, lr}
 800eae6:	4604      	mov	r4, r0
 800eae8:	f7ff fff0 	bl	800eacc <__sfp_lock_acquire>
 800eaec:	6a23      	ldr	r3, [r4, #32]
 800eaee:	b11b      	cbz	r3, 800eaf8 <__sinit+0x14>
 800eaf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eaf4:	f7ff bff0 	b.w	800ead8 <__sfp_lock_release>
 800eaf8:	4b04      	ldr	r3, [pc, #16]	@ (800eb0c <__sinit+0x28>)
 800eafa:	6223      	str	r3, [r4, #32]
 800eafc:	4b04      	ldr	r3, [pc, #16]	@ (800eb10 <__sinit+0x2c>)
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d1f5      	bne.n	800eaf0 <__sinit+0xc>
 800eb04:	f7ff ffc4 	bl	800ea90 <global_stdio_init.part.0>
 800eb08:	e7f2      	b.n	800eaf0 <__sinit+0xc>
 800eb0a:	bf00      	nop
 800eb0c:	0800ea51 	.word	0x0800ea51
 800eb10:	200006d8 	.word	0x200006d8

0800eb14 <fiprintf>:
 800eb14:	b40e      	push	{r1, r2, r3}
 800eb16:	b503      	push	{r0, r1, lr}
 800eb18:	4601      	mov	r1, r0
 800eb1a:	ab03      	add	r3, sp, #12
 800eb1c:	4805      	ldr	r0, [pc, #20]	@ (800eb34 <fiprintf+0x20>)
 800eb1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb22:	6800      	ldr	r0, [r0, #0]
 800eb24:	9301      	str	r3, [sp, #4]
 800eb26:	f002 fcef 	bl	8011508 <_vfiprintf_r>
 800eb2a:	b002      	add	sp, #8
 800eb2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb30:	b003      	add	sp, #12
 800eb32:	4770      	bx	lr
 800eb34:	20000018 	.word	0x20000018

0800eb38 <_fwalk_sglue>:
 800eb38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb3c:	4607      	mov	r7, r0
 800eb3e:	4688      	mov	r8, r1
 800eb40:	4614      	mov	r4, r2
 800eb42:	2600      	movs	r6, #0
 800eb44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eb48:	f1b9 0901 	subs.w	r9, r9, #1
 800eb4c:	d505      	bpl.n	800eb5a <_fwalk_sglue+0x22>
 800eb4e:	6824      	ldr	r4, [r4, #0]
 800eb50:	2c00      	cmp	r4, #0
 800eb52:	d1f7      	bne.n	800eb44 <_fwalk_sglue+0xc>
 800eb54:	4630      	mov	r0, r6
 800eb56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb5a:	89ab      	ldrh	r3, [r5, #12]
 800eb5c:	2b01      	cmp	r3, #1
 800eb5e:	d907      	bls.n	800eb70 <_fwalk_sglue+0x38>
 800eb60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb64:	3301      	adds	r3, #1
 800eb66:	d003      	beq.n	800eb70 <_fwalk_sglue+0x38>
 800eb68:	4629      	mov	r1, r5
 800eb6a:	4638      	mov	r0, r7
 800eb6c:	47c0      	blx	r8
 800eb6e:	4306      	orrs	r6, r0
 800eb70:	3568      	adds	r5, #104	@ 0x68
 800eb72:	e7e9      	b.n	800eb48 <_fwalk_sglue+0x10>

0800eb74 <siprintf>:
 800eb74:	b40e      	push	{r1, r2, r3}
 800eb76:	b500      	push	{lr}
 800eb78:	b09c      	sub	sp, #112	@ 0x70
 800eb7a:	ab1d      	add	r3, sp, #116	@ 0x74
 800eb7c:	9002      	str	r0, [sp, #8]
 800eb7e:	9006      	str	r0, [sp, #24]
 800eb80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eb84:	4809      	ldr	r0, [pc, #36]	@ (800ebac <siprintf+0x38>)
 800eb86:	9107      	str	r1, [sp, #28]
 800eb88:	9104      	str	r1, [sp, #16]
 800eb8a:	4909      	ldr	r1, [pc, #36]	@ (800ebb0 <siprintf+0x3c>)
 800eb8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb90:	9105      	str	r1, [sp, #20]
 800eb92:	6800      	ldr	r0, [r0, #0]
 800eb94:	9301      	str	r3, [sp, #4]
 800eb96:	a902      	add	r1, sp, #8
 800eb98:	f002 fb90 	bl	80112bc <_svfiprintf_r>
 800eb9c:	9b02      	ldr	r3, [sp, #8]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	701a      	strb	r2, [r3, #0]
 800eba2:	b01c      	add	sp, #112	@ 0x70
 800eba4:	f85d eb04 	ldr.w	lr, [sp], #4
 800eba8:	b003      	add	sp, #12
 800ebaa:	4770      	bx	lr
 800ebac:	20000018 	.word	0x20000018
 800ebb0:	ffff0208 	.word	0xffff0208

0800ebb4 <__sread>:
 800ebb4:	b510      	push	{r4, lr}
 800ebb6:	460c      	mov	r4, r1
 800ebb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebbc:	f000 f8c8 	bl	800ed50 <_read_r>
 800ebc0:	2800      	cmp	r0, #0
 800ebc2:	bfab      	itete	ge
 800ebc4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ebc6:	89a3      	ldrhlt	r3, [r4, #12]
 800ebc8:	181b      	addge	r3, r3, r0
 800ebca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ebce:	bfac      	ite	ge
 800ebd0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ebd2:	81a3      	strhlt	r3, [r4, #12]
 800ebd4:	bd10      	pop	{r4, pc}

0800ebd6 <__swrite>:
 800ebd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebda:	461f      	mov	r7, r3
 800ebdc:	898b      	ldrh	r3, [r1, #12]
 800ebde:	05db      	lsls	r3, r3, #23
 800ebe0:	4605      	mov	r5, r0
 800ebe2:	460c      	mov	r4, r1
 800ebe4:	4616      	mov	r6, r2
 800ebe6:	d505      	bpl.n	800ebf4 <__swrite+0x1e>
 800ebe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebec:	2302      	movs	r3, #2
 800ebee:	2200      	movs	r2, #0
 800ebf0:	f000 f89c 	bl	800ed2c <_lseek_r>
 800ebf4:	89a3      	ldrh	r3, [r4, #12]
 800ebf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ebfe:	81a3      	strh	r3, [r4, #12]
 800ec00:	4632      	mov	r2, r6
 800ec02:	463b      	mov	r3, r7
 800ec04:	4628      	mov	r0, r5
 800ec06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec0a:	f000 b8d7 	b.w	800edbc <_write_r>

0800ec0e <__sseek>:
 800ec0e:	b510      	push	{r4, lr}
 800ec10:	460c      	mov	r4, r1
 800ec12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec16:	f000 f889 	bl	800ed2c <_lseek_r>
 800ec1a:	1c43      	adds	r3, r0, #1
 800ec1c:	89a3      	ldrh	r3, [r4, #12]
 800ec1e:	bf15      	itete	ne
 800ec20:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ec22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ec26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ec2a:	81a3      	strheq	r3, [r4, #12]
 800ec2c:	bf18      	it	ne
 800ec2e:	81a3      	strhne	r3, [r4, #12]
 800ec30:	bd10      	pop	{r4, pc}

0800ec32 <__sclose>:
 800ec32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec36:	f000 b869 	b.w	800ed0c <_close_r>

0800ec3a <memmove>:
 800ec3a:	4288      	cmp	r0, r1
 800ec3c:	b510      	push	{r4, lr}
 800ec3e:	eb01 0402 	add.w	r4, r1, r2
 800ec42:	d902      	bls.n	800ec4a <memmove+0x10>
 800ec44:	4284      	cmp	r4, r0
 800ec46:	4623      	mov	r3, r4
 800ec48:	d807      	bhi.n	800ec5a <memmove+0x20>
 800ec4a:	1e43      	subs	r3, r0, #1
 800ec4c:	42a1      	cmp	r1, r4
 800ec4e:	d008      	beq.n	800ec62 <memmove+0x28>
 800ec50:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec54:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ec58:	e7f8      	b.n	800ec4c <memmove+0x12>
 800ec5a:	4402      	add	r2, r0
 800ec5c:	4601      	mov	r1, r0
 800ec5e:	428a      	cmp	r2, r1
 800ec60:	d100      	bne.n	800ec64 <memmove+0x2a>
 800ec62:	bd10      	pop	{r4, pc}
 800ec64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ec68:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ec6c:	e7f7      	b.n	800ec5e <memmove+0x24>

0800ec6e <memset>:
 800ec6e:	4402      	add	r2, r0
 800ec70:	4603      	mov	r3, r0
 800ec72:	4293      	cmp	r3, r2
 800ec74:	d100      	bne.n	800ec78 <memset+0xa>
 800ec76:	4770      	bx	lr
 800ec78:	f803 1b01 	strb.w	r1, [r3], #1
 800ec7c:	e7f9      	b.n	800ec72 <memset+0x4>

0800ec7e <strncpy>:
 800ec7e:	b510      	push	{r4, lr}
 800ec80:	3901      	subs	r1, #1
 800ec82:	4603      	mov	r3, r0
 800ec84:	b132      	cbz	r2, 800ec94 <strncpy+0x16>
 800ec86:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ec8a:	f803 4b01 	strb.w	r4, [r3], #1
 800ec8e:	3a01      	subs	r2, #1
 800ec90:	2c00      	cmp	r4, #0
 800ec92:	d1f7      	bne.n	800ec84 <strncpy+0x6>
 800ec94:	441a      	add	r2, r3
 800ec96:	2100      	movs	r1, #0
 800ec98:	4293      	cmp	r3, r2
 800ec9a:	d100      	bne.n	800ec9e <strncpy+0x20>
 800ec9c:	bd10      	pop	{r4, pc}
 800ec9e:	f803 1b01 	strb.w	r1, [r3], #1
 800eca2:	e7f9      	b.n	800ec98 <strncpy+0x1a>

0800eca4 <_raise_r>:
 800eca4:	291f      	cmp	r1, #31
 800eca6:	b538      	push	{r3, r4, r5, lr}
 800eca8:	4605      	mov	r5, r0
 800ecaa:	460c      	mov	r4, r1
 800ecac:	d904      	bls.n	800ecb8 <_raise_r+0x14>
 800ecae:	2316      	movs	r3, #22
 800ecb0:	6003      	str	r3, [r0, #0]
 800ecb2:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb6:	bd38      	pop	{r3, r4, r5, pc}
 800ecb8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ecba:	b112      	cbz	r2, 800ecc2 <_raise_r+0x1e>
 800ecbc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ecc0:	b94b      	cbnz	r3, 800ecd6 <_raise_r+0x32>
 800ecc2:	4628      	mov	r0, r5
 800ecc4:	f000 f868 	bl	800ed98 <_getpid_r>
 800ecc8:	4622      	mov	r2, r4
 800ecca:	4601      	mov	r1, r0
 800eccc:	4628      	mov	r0, r5
 800ecce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ecd2:	f000 b84f 	b.w	800ed74 <_kill_r>
 800ecd6:	2b01      	cmp	r3, #1
 800ecd8:	d00a      	beq.n	800ecf0 <_raise_r+0x4c>
 800ecda:	1c59      	adds	r1, r3, #1
 800ecdc:	d103      	bne.n	800ece6 <_raise_r+0x42>
 800ecde:	2316      	movs	r3, #22
 800ece0:	6003      	str	r3, [r0, #0]
 800ece2:	2001      	movs	r0, #1
 800ece4:	e7e7      	b.n	800ecb6 <_raise_r+0x12>
 800ece6:	2100      	movs	r1, #0
 800ece8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ecec:	4620      	mov	r0, r4
 800ecee:	4798      	blx	r3
 800ecf0:	2000      	movs	r0, #0
 800ecf2:	e7e0      	b.n	800ecb6 <_raise_r+0x12>

0800ecf4 <raise>:
 800ecf4:	4b02      	ldr	r3, [pc, #8]	@ (800ed00 <raise+0xc>)
 800ecf6:	4601      	mov	r1, r0
 800ecf8:	6818      	ldr	r0, [r3, #0]
 800ecfa:	f7ff bfd3 	b.w	800eca4 <_raise_r>
 800ecfe:	bf00      	nop
 800ed00:	20000018 	.word	0x20000018

0800ed04 <_localeconv_r>:
 800ed04:	4800      	ldr	r0, [pc, #0]	@ (800ed08 <_localeconv_r+0x4>)
 800ed06:	4770      	bx	lr
 800ed08:	20000158 	.word	0x20000158

0800ed0c <_close_r>:
 800ed0c:	b538      	push	{r3, r4, r5, lr}
 800ed0e:	4d06      	ldr	r5, [pc, #24]	@ (800ed28 <_close_r+0x1c>)
 800ed10:	2300      	movs	r3, #0
 800ed12:	4604      	mov	r4, r0
 800ed14:	4608      	mov	r0, r1
 800ed16:	602b      	str	r3, [r5, #0]
 800ed18:	f7f6 fcfa 	bl	8005710 <_close>
 800ed1c:	1c43      	adds	r3, r0, #1
 800ed1e:	d102      	bne.n	800ed26 <_close_r+0x1a>
 800ed20:	682b      	ldr	r3, [r5, #0]
 800ed22:	b103      	cbz	r3, 800ed26 <_close_r+0x1a>
 800ed24:	6023      	str	r3, [r4, #0]
 800ed26:	bd38      	pop	{r3, r4, r5, pc}
 800ed28:	200006dc 	.word	0x200006dc

0800ed2c <_lseek_r>:
 800ed2c:	b538      	push	{r3, r4, r5, lr}
 800ed2e:	4d07      	ldr	r5, [pc, #28]	@ (800ed4c <_lseek_r+0x20>)
 800ed30:	4604      	mov	r4, r0
 800ed32:	4608      	mov	r0, r1
 800ed34:	4611      	mov	r1, r2
 800ed36:	2200      	movs	r2, #0
 800ed38:	602a      	str	r2, [r5, #0]
 800ed3a:	461a      	mov	r2, r3
 800ed3c:	f7f6 fd0f 	bl	800575e <_lseek>
 800ed40:	1c43      	adds	r3, r0, #1
 800ed42:	d102      	bne.n	800ed4a <_lseek_r+0x1e>
 800ed44:	682b      	ldr	r3, [r5, #0]
 800ed46:	b103      	cbz	r3, 800ed4a <_lseek_r+0x1e>
 800ed48:	6023      	str	r3, [r4, #0]
 800ed4a:	bd38      	pop	{r3, r4, r5, pc}
 800ed4c:	200006dc 	.word	0x200006dc

0800ed50 <_read_r>:
 800ed50:	b538      	push	{r3, r4, r5, lr}
 800ed52:	4d07      	ldr	r5, [pc, #28]	@ (800ed70 <_read_r+0x20>)
 800ed54:	4604      	mov	r4, r0
 800ed56:	4608      	mov	r0, r1
 800ed58:	4611      	mov	r1, r2
 800ed5a:	2200      	movs	r2, #0
 800ed5c:	602a      	str	r2, [r5, #0]
 800ed5e:	461a      	mov	r2, r3
 800ed60:	f7f6 fc9d 	bl	800569e <_read>
 800ed64:	1c43      	adds	r3, r0, #1
 800ed66:	d102      	bne.n	800ed6e <_read_r+0x1e>
 800ed68:	682b      	ldr	r3, [r5, #0]
 800ed6a:	b103      	cbz	r3, 800ed6e <_read_r+0x1e>
 800ed6c:	6023      	str	r3, [r4, #0]
 800ed6e:	bd38      	pop	{r3, r4, r5, pc}
 800ed70:	200006dc 	.word	0x200006dc

0800ed74 <_kill_r>:
 800ed74:	b538      	push	{r3, r4, r5, lr}
 800ed76:	4d07      	ldr	r5, [pc, #28]	@ (800ed94 <_kill_r+0x20>)
 800ed78:	2300      	movs	r3, #0
 800ed7a:	4604      	mov	r4, r0
 800ed7c:	4608      	mov	r0, r1
 800ed7e:	4611      	mov	r1, r2
 800ed80:	602b      	str	r3, [r5, #0]
 800ed82:	f7f6 fc71 	bl	8005668 <_kill>
 800ed86:	1c43      	adds	r3, r0, #1
 800ed88:	d102      	bne.n	800ed90 <_kill_r+0x1c>
 800ed8a:	682b      	ldr	r3, [r5, #0]
 800ed8c:	b103      	cbz	r3, 800ed90 <_kill_r+0x1c>
 800ed8e:	6023      	str	r3, [r4, #0]
 800ed90:	bd38      	pop	{r3, r4, r5, pc}
 800ed92:	bf00      	nop
 800ed94:	200006dc 	.word	0x200006dc

0800ed98 <_getpid_r>:
 800ed98:	f7f6 bc5e 	b.w	8005658 <_getpid>

0800ed9c <_sbrk_r>:
 800ed9c:	b538      	push	{r3, r4, r5, lr}
 800ed9e:	4d06      	ldr	r5, [pc, #24]	@ (800edb8 <_sbrk_r+0x1c>)
 800eda0:	2300      	movs	r3, #0
 800eda2:	4604      	mov	r4, r0
 800eda4:	4608      	mov	r0, r1
 800eda6:	602b      	str	r3, [r5, #0]
 800eda8:	f7f6 fce6 	bl	8005778 <_sbrk>
 800edac:	1c43      	adds	r3, r0, #1
 800edae:	d102      	bne.n	800edb6 <_sbrk_r+0x1a>
 800edb0:	682b      	ldr	r3, [r5, #0]
 800edb2:	b103      	cbz	r3, 800edb6 <_sbrk_r+0x1a>
 800edb4:	6023      	str	r3, [r4, #0]
 800edb6:	bd38      	pop	{r3, r4, r5, pc}
 800edb8:	200006dc 	.word	0x200006dc

0800edbc <_write_r>:
 800edbc:	b538      	push	{r3, r4, r5, lr}
 800edbe:	4d07      	ldr	r5, [pc, #28]	@ (800eddc <_write_r+0x20>)
 800edc0:	4604      	mov	r4, r0
 800edc2:	4608      	mov	r0, r1
 800edc4:	4611      	mov	r1, r2
 800edc6:	2200      	movs	r2, #0
 800edc8:	602a      	str	r2, [r5, #0]
 800edca:	461a      	mov	r2, r3
 800edcc:	f7f6 fc84 	bl	80056d8 <_write>
 800edd0:	1c43      	adds	r3, r0, #1
 800edd2:	d102      	bne.n	800edda <_write_r+0x1e>
 800edd4:	682b      	ldr	r3, [r5, #0]
 800edd6:	b103      	cbz	r3, 800edda <_write_r+0x1e>
 800edd8:	6023      	str	r3, [r4, #0]
 800edda:	bd38      	pop	{r3, r4, r5, pc}
 800eddc:	200006dc 	.word	0x200006dc

0800ede0 <__errno>:
 800ede0:	4b01      	ldr	r3, [pc, #4]	@ (800ede8 <__errno+0x8>)
 800ede2:	6818      	ldr	r0, [r3, #0]
 800ede4:	4770      	bx	lr
 800ede6:	bf00      	nop
 800ede8:	20000018 	.word	0x20000018

0800edec <__libc_init_array>:
 800edec:	b570      	push	{r4, r5, r6, lr}
 800edee:	4d0d      	ldr	r5, [pc, #52]	@ (800ee24 <__libc_init_array+0x38>)
 800edf0:	4c0d      	ldr	r4, [pc, #52]	@ (800ee28 <__libc_init_array+0x3c>)
 800edf2:	1b64      	subs	r4, r4, r5
 800edf4:	10a4      	asrs	r4, r4, #2
 800edf6:	2600      	movs	r6, #0
 800edf8:	42a6      	cmp	r6, r4
 800edfa:	d109      	bne.n	800ee10 <__libc_init_array+0x24>
 800edfc:	4d0b      	ldr	r5, [pc, #44]	@ (800ee2c <__libc_init_array+0x40>)
 800edfe:	4c0c      	ldr	r4, [pc, #48]	@ (800ee30 <__libc_init_array+0x44>)
 800ee00:	f003 fa1c 	bl	801223c <_init>
 800ee04:	1b64      	subs	r4, r4, r5
 800ee06:	10a4      	asrs	r4, r4, #2
 800ee08:	2600      	movs	r6, #0
 800ee0a:	42a6      	cmp	r6, r4
 800ee0c:	d105      	bne.n	800ee1a <__libc_init_array+0x2e>
 800ee0e:	bd70      	pop	{r4, r5, r6, pc}
 800ee10:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee14:	4798      	blx	r3
 800ee16:	3601      	adds	r6, #1
 800ee18:	e7ee      	b.n	800edf8 <__libc_init_array+0xc>
 800ee1a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee1e:	4798      	blx	r3
 800ee20:	3601      	adds	r6, #1
 800ee22:	e7f2      	b.n	800ee0a <__libc_init_array+0x1e>
 800ee24:	080137ac 	.word	0x080137ac
 800ee28:	080137ac 	.word	0x080137ac
 800ee2c:	080137ac 	.word	0x080137ac
 800ee30:	080137bc 	.word	0x080137bc

0800ee34 <__retarget_lock_init_recursive>:
 800ee34:	4770      	bx	lr

0800ee36 <__retarget_lock_acquire_recursive>:
 800ee36:	4770      	bx	lr

0800ee38 <__retarget_lock_release_recursive>:
 800ee38:	4770      	bx	lr

0800ee3a <memcpy>:
 800ee3a:	440a      	add	r2, r1
 800ee3c:	4291      	cmp	r1, r2
 800ee3e:	f100 33ff 	add.w	r3, r0, #4294967295
 800ee42:	d100      	bne.n	800ee46 <memcpy+0xc>
 800ee44:	4770      	bx	lr
 800ee46:	b510      	push	{r4, lr}
 800ee48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee50:	4291      	cmp	r1, r2
 800ee52:	d1f9      	bne.n	800ee48 <memcpy+0xe>
 800ee54:	bd10      	pop	{r4, pc}
	...

0800ee58 <nanf>:
 800ee58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ee60 <nanf+0x8>
 800ee5c:	4770      	bx	lr
 800ee5e:	bf00      	nop
 800ee60:	7fc00000 	.word	0x7fc00000

0800ee64 <quorem>:
 800ee64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee68:	6903      	ldr	r3, [r0, #16]
 800ee6a:	690c      	ldr	r4, [r1, #16]
 800ee6c:	42a3      	cmp	r3, r4
 800ee6e:	4607      	mov	r7, r0
 800ee70:	db7e      	blt.n	800ef70 <quorem+0x10c>
 800ee72:	3c01      	subs	r4, #1
 800ee74:	f101 0814 	add.w	r8, r1, #20
 800ee78:	00a3      	lsls	r3, r4, #2
 800ee7a:	f100 0514 	add.w	r5, r0, #20
 800ee7e:	9300      	str	r3, [sp, #0]
 800ee80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ee84:	9301      	str	r3, [sp, #4]
 800ee86:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ee8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ee8e:	3301      	adds	r3, #1
 800ee90:	429a      	cmp	r2, r3
 800ee92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ee96:	fbb2 f6f3 	udiv	r6, r2, r3
 800ee9a:	d32e      	bcc.n	800eefa <quorem+0x96>
 800ee9c:	f04f 0a00 	mov.w	sl, #0
 800eea0:	46c4      	mov	ip, r8
 800eea2:	46ae      	mov	lr, r5
 800eea4:	46d3      	mov	fp, sl
 800eea6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eeaa:	b298      	uxth	r0, r3
 800eeac:	fb06 a000 	mla	r0, r6, r0, sl
 800eeb0:	0c02      	lsrs	r2, r0, #16
 800eeb2:	0c1b      	lsrs	r3, r3, #16
 800eeb4:	fb06 2303 	mla	r3, r6, r3, r2
 800eeb8:	f8de 2000 	ldr.w	r2, [lr]
 800eebc:	b280      	uxth	r0, r0
 800eebe:	b292      	uxth	r2, r2
 800eec0:	1a12      	subs	r2, r2, r0
 800eec2:	445a      	add	r2, fp
 800eec4:	f8de 0000 	ldr.w	r0, [lr]
 800eec8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eecc:	b29b      	uxth	r3, r3
 800eece:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800eed2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800eed6:	b292      	uxth	r2, r2
 800eed8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800eedc:	45e1      	cmp	r9, ip
 800eede:	f84e 2b04 	str.w	r2, [lr], #4
 800eee2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800eee6:	d2de      	bcs.n	800eea6 <quorem+0x42>
 800eee8:	9b00      	ldr	r3, [sp, #0]
 800eeea:	58eb      	ldr	r3, [r5, r3]
 800eeec:	b92b      	cbnz	r3, 800eefa <quorem+0x96>
 800eeee:	9b01      	ldr	r3, [sp, #4]
 800eef0:	3b04      	subs	r3, #4
 800eef2:	429d      	cmp	r5, r3
 800eef4:	461a      	mov	r2, r3
 800eef6:	d32f      	bcc.n	800ef58 <quorem+0xf4>
 800eef8:	613c      	str	r4, [r7, #16]
 800eefa:	4638      	mov	r0, r7
 800eefc:	f001 f90e 	bl	801011c <__mcmp>
 800ef00:	2800      	cmp	r0, #0
 800ef02:	db25      	blt.n	800ef50 <quorem+0xec>
 800ef04:	4629      	mov	r1, r5
 800ef06:	2000      	movs	r0, #0
 800ef08:	f858 2b04 	ldr.w	r2, [r8], #4
 800ef0c:	f8d1 c000 	ldr.w	ip, [r1]
 800ef10:	fa1f fe82 	uxth.w	lr, r2
 800ef14:	fa1f f38c 	uxth.w	r3, ip
 800ef18:	eba3 030e 	sub.w	r3, r3, lr
 800ef1c:	4403      	add	r3, r0
 800ef1e:	0c12      	lsrs	r2, r2, #16
 800ef20:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ef24:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ef28:	b29b      	uxth	r3, r3
 800ef2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef2e:	45c1      	cmp	r9, r8
 800ef30:	f841 3b04 	str.w	r3, [r1], #4
 800ef34:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ef38:	d2e6      	bcs.n	800ef08 <quorem+0xa4>
 800ef3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ef3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef42:	b922      	cbnz	r2, 800ef4e <quorem+0xea>
 800ef44:	3b04      	subs	r3, #4
 800ef46:	429d      	cmp	r5, r3
 800ef48:	461a      	mov	r2, r3
 800ef4a:	d30b      	bcc.n	800ef64 <quorem+0x100>
 800ef4c:	613c      	str	r4, [r7, #16]
 800ef4e:	3601      	adds	r6, #1
 800ef50:	4630      	mov	r0, r6
 800ef52:	b003      	add	sp, #12
 800ef54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef58:	6812      	ldr	r2, [r2, #0]
 800ef5a:	3b04      	subs	r3, #4
 800ef5c:	2a00      	cmp	r2, #0
 800ef5e:	d1cb      	bne.n	800eef8 <quorem+0x94>
 800ef60:	3c01      	subs	r4, #1
 800ef62:	e7c6      	b.n	800eef2 <quorem+0x8e>
 800ef64:	6812      	ldr	r2, [r2, #0]
 800ef66:	3b04      	subs	r3, #4
 800ef68:	2a00      	cmp	r2, #0
 800ef6a:	d1ef      	bne.n	800ef4c <quorem+0xe8>
 800ef6c:	3c01      	subs	r4, #1
 800ef6e:	e7ea      	b.n	800ef46 <quorem+0xe2>
 800ef70:	2000      	movs	r0, #0
 800ef72:	e7ee      	b.n	800ef52 <quorem+0xee>
 800ef74:	0000      	movs	r0, r0
	...

0800ef78 <_dtoa_r>:
 800ef78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef7c:	69c7      	ldr	r7, [r0, #28]
 800ef7e:	b099      	sub	sp, #100	@ 0x64
 800ef80:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ef84:	ec55 4b10 	vmov	r4, r5, d0
 800ef88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ef8a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ef8c:	4683      	mov	fp, r0
 800ef8e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ef90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ef92:	b97f      	cbnz	r7, 800efb4 <_dtoa_r+0x3c>
 800ef94:	2010      	movs	r0, #16
 800ef96:	f7fe fdef 	bl	800db78 <malloc>
 800ef9a:	4602      	mov	r2, r0
 800ef9c:	f8cb 001c 	str.w	r0, [fp, #28]
 800efa0:	b920      	cbnz	r0, 800efac <_dtoa_r+0x34>
 800efa2:	4ba7      	ldr	r3, [pc, #668]	@ (800f240 <_dtoa_r+0x2c8>)
 800efa4:	21ef      	movs	r1, #239	@ 0xef
 800efa6:	48a7      	ldr	r0, [pc, #668]	@ (800f244 <_dtoa_r+0x2cc>)
 800efa8:	f7fe fdb6 	bl	800db18 <__assert_func>
 800efac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800efb0:	6007      	str	r7, [r0, #0]
 800efb2:	60c7      	str	r7, [r0, #12]
 800efb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800efb8:	6819      	ldr	r1, [r3, #0]
 800efba:	b159      	cbz	r1, 800efd4 <_dtoa_r+0x5c>
 800efbc:	685a      	ldr	r2, [r3, #4]
 800efbe:	604a      	str	r2, [r1, #4]
 800efc0:	2301      	movs	r3, #1
 800efc2:	4093      	lsls	r3, r2
 800efc4:	608b      	str	r3, [r1, #8]
 800efc6:	4658      	mov	r0, fp
 800efc8:	f000 fe24 	bl	800fc14 <_Bfree>
 800efcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800efd0:	2200      	movs	r2, #0
 800efd2:	601a      	str	r2, [r3, #0]
 800efd4:	1e2b      	subs	r3, r5, #0
 800efd6:	bfb9      	ittee	lt
 800efd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800efdc:	9303      	strlt	r3, [sp, #12]
 800efde:	2300      	movge	r3, #0
 800efe0:	6033      	strge	r3, [r6, #0]
 800efe2:	9f03      	ldr	r7, [sp, #12]
 800efe4:	4b98      	ldr	r3, [pc, #608]	@ (800f248 <_dtoa_r+0x2d0>)
 800efe6:	bfbc      	itt	lt
 800efe8:	2201      	movlt	r2, #1
 800efea:	6032      	strlt	r2, [r6, #0]
 800efec:	43bb      	bics	r3, r7
 800efee:	d112      	bne.n	800f016 <_dtoa_r+0x9e>
 800eff0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800eff2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800eff6:	6013      	str	r3, [r2, #0]
 800eff8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800effc:	4323      	orrs	r3, r4
 800effe:	f000 854d 	beq.w	800fa9c <_dtoa_r+0xb24>
 800f002:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f004:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f25c <_dtoa_r+0x2e4>
 800f008:	2b00      	cmp	r3, #0
 800f00a:	f000 854f 	beq.w	800faac <_dtoa_r+0xb34>
 800f00e:	f10a 0303 	add.w	r3, sl, #3
 800f012:	f000 bd49 	b.w	800faa8 <_dtoa_r+0xb30>
 800f016:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f01a:	2200      	movs	r2, #0
 800f01c:	ec51 0b17 	vmov	r0, r1, d7
 800f020:	2300      	movs	r3, #0
 800f022:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800f026:	f7f1 fd77 	bl	8000b18 <__aeabi_dcmpeq>
 800f02a:	4680      	mov	r8, r0
 800f02c:	b158      	cbz	r0, 800f046 <_dtoa_r+0xce>
 800f02e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f030:	2301      	movs	r3, #1
 800f032:	6013      	str	r3, [r2, #0]
 800f034:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f036:	b113      	cbz	r3, 800f03e <_dtoa_r+0xc6>
 800f038:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f03a:	4b84      	ldr	r3, [pc, #528]	@ (800f24c <_dtoa_r+0x2d4>)
 800f03c:	6013      	str	r3, [r2, #0]
 800f03e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800f260 <_dtoa_r+0x2e8>
 800f042:	f000 bd33 	b.w	800faac <_dtoa_r+0xb34>
 800f046:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f04a:	aa16      	add	r2, sp, #88	@ 0x58
 800f04c:	a917      	add	r1, sp, #92	@ 0x5c
 800f04e:	4658      	mov	r0, fp
 800f050:	f001 f984 	bl	801035c <__d2b>
 800f054:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f058:	4681      	mov	r9, r0
 800f05a:	2e00      	cmp	r6, #0
 800f05c:	d077      	beq.n	800f14e <_dtoa_r+0x1d6>
 800f05e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f060:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800f064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f068:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f06c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f070:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f074:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f078:	4619      	mov	r1, r3
 800f07a:	2200      	movs	r2, #0
 800f07c:	4b74      	ldr	r3, [pc, #464]	@ (800f250 <_dtoa_r+0x2d8>)
 800f07e:	f7f1 f92b 	bl	80002d8 <__aeabi_dsub>
 800f082:	a369      	add	r3, pc, #420	@ (adr r3, 800f228 <_dtoa_r+0x2b0>)
 800f084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f088:	f7f1 fade 	bl	8000648 <__aeabi_dmul>
 800f08c:	a368      	add	r3, pc, #416	@ (adr r3, 800f230 <_dtoa_r+0x2b8>)
 800f08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f092:	f7f1 f923 	bl	80002dc <__adddf3>
 800f096:	4604      	mov	r4, r0
 800f098:	4630      	mov	r0, r6
 800f09a:	460d      	mov	r5, r1
 800f09c:	f7f1 fa6a 	bl	8000574 <__aeabi_i2d>
 800f0a0:	a365      	add	r3, pc, #404	@ (adr r3, 800f238 <_dtoa_r+0x2c0>)
 800f0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a6:	f7f1 facf 	bl	8000648 <__aeabi_dmul>
 800f0aa:	4602      	mov	r2, r0
 800f0ac:	460b      	mov	r3, r1
 800f0ae:	4620      	mov	r0, r4
 800f0b0:	4629      	mov	r1, r5
 800f0b2:	f7f1 f913 	bl	80002dc <__adddf3>
 800f0b6:	4604      	mov	r4, r0
 800f0b8:	460d      	mov	r5, r1
 800f0ba:	f7f1 fd75 	bl	8000ba8 <__aeabi_d2iz>
 800f0be:	2200      	movs	r2, #0
 800f0c0:	4607      	mov	r7, r0
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	4620      	mov	r0, r4
 800f0c6:	4629      	mov	r1, r5
 800f0c8:	f7f1 fd30 	bl	8000b2c <__aeabi_dcmplt>
 800f0cc:	b140      	cbz	r0, 800f0e0 <_dtoa_r+0x168>
 800f0ce:	4638      	mov	r0, r7
 800f0d0:	f7f1 fa50 	bl	8000574 <__aeabi_i2d>
 800f0d4:	4622      	mov	r2, r4
 800f0d6:	462b      	mov	r3, r5
 800f0d8:	f7f1 fd1e 	bl	8000b18 <__aeabi_dcmpeq>
 800f0dc:	b900      	cbnz	r0, 800f0e0 <_dtoa_r+0x168>
 800f0de:	3f01      	subs	r7, #1
 800f0e0:	2f16      	cmp	r7, #22
 800f0e2:	d851      	bhi.n	800f188 <_dtoa_r+0x210>
 800f0e4:	4b5b      	ldr	r3, [pc, #364]	@ (800f254 <_dtoa_r+0x2dc>)
 800f0e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f0f2:	f7f1 fd1b 	bl	8000b2c <__aeabi_dcmplt>
 800f0f6:	2800      	cmp	r0, #0
 800f0f8:	d048      	beq.n	800f18c <_dtoa_r+0x214>
 800f0fa:	3f01      	subs	r7, #1
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	9312      	str	r3, [sp, #72]	@ 0x48
 800f100:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f102:	1b9b      	subs	r3, r3, r6
 800f104:	1e5a      	subs	r2, r3, #1
 800f106:	bf44      	itt	mi
 800f108:	f1c3 0801 	rsbmi	r8, r3, #1
 800f10c:	2300      	movmi	r3, #0
 800f10e:	9208      	str	r2, [sp, #32]
 800f110:	bf54      	ite	pl
 800f112:	f04f 0800 	movpl.w	r8, #0
 800f116:	9308      	strmi	r3, [sp, #32]
 800f118:	2f00      	cmp	r7, #0
 800f11a:	db39      	blt.n	800f190 <_dtoa_r+0x218>
 800f11c:	9b08      	ldr	r3, [sp, #32]
 800f11e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800f120:	443b      	add	r3, r7
 800f122:	9308      	str	r3, [sp, #32]
 800f124:	2300      	movs	r3, #0
 800f126:	930a      	str	r3, [sp, #40]	@ 0x28
 800f128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f12a:	2b09      	cmp	r3, #9
 800f12c:	d864      	bhi.n	800f1f8 <_dtoa_r+0x280>
 800f12e:	2b05      	cmp	r3, #5
 800f130:	bfc4      	itt	gt
 800f132:	3b04      	subgt	r3, #4
 800f134:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800f136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f138:	f1a3 0302 	sub.w	r3, r3, #2
 800f13c:	bfcc      	ite	gt
 800f13e:	2400      	movgt	r4, #0
 800f140:	2401      	movle	r4, #1
 800f142:	2b03      	cmp	r3, #3
 800f144:	d863      	bhi.n	800f20e <_dtoa_r+0x296>
 800f146:	e8df f003 	tbb	[pc, r3]
 800f14a:	372a      	.short	0x372a
 800f14c:	5535      	.short	0x5535
 800f14e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800f152:	441e      	add	r6, r3
 800f154:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f158:	2b20      	cmp	r3, #32
 800f15a:	bfc1      	itttt	gt
 800f15c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f160:	409f      	lslgt	r7, r3
 800f162:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f166:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f16a:	bfd6      	itet	le
 800f16c:	f1c3 0320 	rsble	r3, r3, #32
 800f170:	ea47 0003 	orrgt.w	r0, r7, r3
 800f174:	fa04 f003 	lslle.w	r0, r4, r3
 800f178:	f7f1 f9ec 	bl	8000554 <__aeabi_ui2d>
 800f17c:	2201      	movs	r2, #1
 800f17e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f182:	3e01      	subs	r6, #1
 800f184:	9214      	str	r2, [sp, #80]	@ 0x50
 800f186:	e777      	b.n	800f078 <_dtoa_r+0x100>
 800f188:	2301      	movs	r3, #1
 800f18a:	e7b8      	b.n	800f0fe <_dtoa_r+0x186>
 800f18c:	9012      	str	r0, [sp, #72]	@ 0x48
 800f18e:	e7b7      	b.n	800f100 <_dtoa_r+0x188>
 800f190:	427b      	negs	r3, r7
 800f192:	930a      	str	r3, [sp, #40]	@ 0x28
 800f194:	2300      	movs	r3, #0
 800f196:	eba8 0807 	sub.w	r8, r8, r7
 800f19a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f19c:	e7c4      	b.n	800f128 <_dtoa_r+0x1b0>
 800f19e:	2300      	movs	r3, #0
 800f1a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f1a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	dc35      	bgt.n	800f214 <_dtoa_r+0x29c>
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	9300      	str	r3, [sp, #0]
 800f1ac:	9307      	str	r3, [sp, #28]
 800f1ae:	461a      	mov	r2, r3
 800f1b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800f1b2:	e00b      	b.n	800f1cc <_dtoa_r+0x254>
 800f1b4:	2301      	movs	r3, #1
 800f1b6:	e7f3      	b.n	800f1a0 <_dtoa_r+0x228>
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f1bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1be:	18fb      	adds	r3, r7, r3
 800f1c0:	9300      	str	r3, [sp, #0]
 800f1c2:	3301      	adds	r3, #1
 800f1c4:	2b01      	cmp	r3, #1
 800f1c6:	9307      	str	r3, [sp, #28]
 800f1c8:	bfb8      	it	lt
 800f1ca:	2301      	movlt	r3, #1
 800f1cc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f1d0:	2100      	movs	r1, #0
 800f1d2:	2204      	movs	r2, #4
 800f1d4:	f102 0514 	add.w	r5, r2, #20
 800f1d8:	429d      	cmp	r5, r3
 800f1da:	d91f      	bls.n	800f21c <_dtoa_r+0x2a4>
 800f1dc:	6041      	str	r1, [r0, #4]
 800f1de:	4658      	mov	r0, fp
 800f1e0:	f000 fcd8 	bl	800fb94 <_Balloc>
 800f1e4:	4682      	mov	sl, r0
 800f1e6:	2800      	cmp	r0, #0
 800f1e8:	d13c      	bne.n	800f264 <_dtoa_r+0x2ec>
 800f1ea:	4b1b      	ldr	r3, [pc, #108]	@ (800f258 <_dtoa_r+0x2e0>)
 800f1ec:	4602      	mov	r2, r0
 800f1ee:	f240 11af 	movw	r1, #431	@ 0x1af
 800f1f2:	e6d8      	b.n	800efa6 <_dtoa_r+0x2e>
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	e7e0      	b.n	800f1ba <_dtoa_r+0x242>
 800f1f8:	2401      	movs	r4, #1
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f200:	f04f 33ff 	mov.w	r3, #4294967295
 800f204:	9300      	str	r3, [sp, #0]
 800f206:	9307      	str	r3, [sp, #28]
 800f208:	2200      	movs	r2, #0
 800f20a:	2312      	movs	r3, #18
 800f20c:	e7d0      	b.n	800f1b0 <_dtoa_r+0x238>
 800f20e:	2301      	movs	r3, #1
 800f210:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f212:	e7f5      	b.n	800f200 <_dtoa_r+0x288>
 800f214:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f216:	9300      	str	r3, [sp, #0]
 800f218:	9307      	str	r3, [sp, #28]
 800f21a:	e7d7      	b.n	800f1cc <_dtoa_r+0x254>
 800f21c:	3101      	adds	r1, #1
 800f21e:	0052      	lsls	r2, r2, #1
 800f220:	e7d8      	b.n	800f1d4 <_dtoa_r+0x25c>
 800f222:	bf00      	nop
 800f224:	f3af 8000 	nop.w
 800f228:	636f4361 	.word	0x636f4361
 800f22c:	3fd287a7 	.word	0x3fd287a7
 800f230:	8b60c8b3 	.word	0x8b60c8b3
 800f234:	3fc68a28 	.word	0x3fc68a28
 800f238:	509f79fb 	.word	0x509f79fb
 800f23c:	3fd34413 	.word	0x3fd34413
 800f240:	080133fa 	.word	0x080133fa
 800f244:	08013411 	.word	0x08013411
 800f248:	7ff00000 	.word	0x7ff00000
 800f24c:	080133c5 	.word	0x080133c5
 800f250:	3ff80000 	.word	0x3ff80000
 800f254:	08013508 	.word	0x08013508
 800f258:	08013469 	.word	0x08013469
 800f25c:	080133f6 	.word	0x080133f6
 800f260:	080133c4 	.word	0x080133c4
 800f264:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f268:	6018      	str	r0, [r3, #0]
 800f26a:	9b07      	ldr	r3, [sp, #28]
 800f26c:	2b0e      	cmp	r3, #14
 800f26e:	f200 80a4 	bhi.w	800f3ba <_dtoa_r+0x442>
 800f272:	2c00      	cmp	r4, #0
 800f274:	f000 80a1 	beq.w	800f3ba <_dtoa_r+0x442>
 800f278:	2f00      	cmp	r7, #0
 800f27a:	dd33      	ble.n	800f2e4 <_dtoa_r+0x36c>
 800f27c:	4bad      	ldr	r3, [pc, #692]	@ (800f534 <_dtoa_r+0x5bc>)
 800f27e:	f007 020f 	and.w	r2, r7, #15
 800f282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f286:	ed93 7b00 	vldr	d7, [r3]
 800f28a:	05f8      	lsls	r0, r7, #23
 800f28c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f290:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f294:	d516      	bpl.n	800f2c4 <_dtoa_r+0x34c>
 800f296:	4ba8      	ldr	r3, [pc, #672]	@ (800f538 <_dtoa_r+0x5c0>)
 800f298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f29c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f2a0:	f7f1 fafc 	bl	800089c <__aeabi_ddiv>
 800f2a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f2a8:	f004 040f 	and.w	r4, r4, #15
 800f2ac:	2603      	movs	r6, #3
 800f2ae:	4da2      	ldr	r5, [pc, #648]	@ (800f538 <_dtoa_r+0x5c0>)
 800f2b0:	b954      	cbnz	r4, 800f2c8 <_dtoa_r+0x350>
 800f2b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f2ba:	f7f1 faef 	bl	800089c <__aeabi_ddiv>
 800f2be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f2c2:	e028      	b.n	800f316 <_dtoa_r+0x39e>
 800f2c4:	2602      	movs	r6, #2
 800f2c6:	e7f2      	b.n	800f2ae <_dtoa_r+0x336>
 800f2c8:	07e1      	lsls	r1, r4, #31
 800f2ca:	d508      	bpl.n	800f2de <_dtoa_r+0x366>
 800f2cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f2d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f2d4:	f7f1 f9b8 	bl	8000648 <__aeabi_dmul>
 800f2d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f2dc:	3601      	adds	r6, #1
 800f2de:	1064      	asrs	r4, r4, #1
 800f2e0:	3508      	adds	r5, #8
 800f2e2:	e7e5      	b.n	800f2b0 <_dtoa_r+0x338>
 800f2e4:	f000 80d2 	beq.w	800f48c <_dtoa_r+0x514>
 800f2e8:	427c      	negs	r4, r7
 800f2ea:	4b92      	ldr	r3, [pc, #584]	@ (800f534 <_dtoa_r+0x5bc>)
 800f2ec:	4d92      	ldr	r5, [pc, #584]	@ (800f538 <_dtoa_r+0x5c0>)
 800f2ee:	f004 020f 	and.w	r2, r4, #15
 800f2f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2fe:	f7f1 f9a3 	bl	8000648 <__aeabi_dmul>
 800f302:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f306:	1124      	asrs	r4, r4, #4
 800f308:	2300      	movs	r3, #0
 800f30a:	2602      	movs	r6, #2
 800f30c:	2c00      	cmp	r4, #0
 800f30e:	f040 80b2 	bne.w	800f476 <_dtoa_r+0x4fe>
 800f312:	2b00      	cmp	r3, #0
 800f314:	d1d3      	bne.n	800f2be <_dtoa_r+0x346>
 800f316:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f318:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	f000 80b7 	beq.w	800f490 <_dtoa_r+0x518>
 800f322:	4b86      	ldr	r3, [pc, #536]	@ (800f53c <_dtoa_r+0x5c4>)
 800f324:	2200      	movs	r2, #0
 800f326:	4620      	mov	r0, r4
 800f328:	4629      	mov	r1, r5
 800f32a:	f7f1 fbff 	bl	8000b2c <__aeabi_dcmplt>
 800f32e:	2800      	cmp	r0, #0
 800f330:	f000 80ae 	beq.w	800f490 <_dtoa_r+0x518>
 800f334:	9b07      	ldr	r3, [sp, #28]
 800f336:	2b00      	cmp	r3, #0
 800f338:	f000 80aa 	beq.w	800f490 <_dtoa_r+0x518>
 800f33c:	9b00      	ldr	r3, [sp, #0]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	dd37      	ble.n	800f3b2 <_dtoa_r+0x43a>
 800f342:	1e7b      	subs	r3, r7, #1
 800f344:	9304      	str	r3, [sp, #16]
 800f346:	4620      	mov	r0, r4
 800f348:	4b7d      	ldr	r3, [pc, #500]	@ (800f540 <_dtoa_r+0x5c8>)
 800f34a:	2200      	movs	r2, #0
 800f34c:	4629      	mov	r1, r5
 800f34e:	f7f1 f97b 	bl	8000648 <__aeabi_dmul>
 800f352:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f356:	9c00      	ldr	r4, [sp, #0]
 800f358:	3601      	adds	r6, #1
 800f35a:	4630      	mov	r0, r6
 800f35c:	f7f1 f90a 	bl	8000574 <__aeabi_i2d>
 800f360:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f364:	f7f1 f970 	bl	8000648 <__aeabi_dmul>
 800f368:	4b76      	ldr	r3, [pc, #472]	@ (800f544 <_dtoa_r+0x5cc>)
 800f36a:	2200      	movs	r2, #0
 800f36c:	f7f0 ffb6 	bl	80002dc <__adddf3>
 800f370:	4605      	mov	r5, r0
 800f372:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f376:	2c00      	cmp	r4, #0
 800f378:	f040 808d 	bne.w	800f496 <_dtoa_r+0x51e>
 800f37c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f380:	4b71      	ldr	r3, [pc, #452]	@ (800f548 <_dtoa_r+0x5d0>)
 800f382:	2200      	movs	r2, #0
 800f384:	f7f0 ffa8 	bl	80002d8 <__aeabi_dsub>
 800f388:	4602      	mov	r2, r0
 800f38a:	460b      	mov	r3, r1
 800f38c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f390:	462a      	mov	r2, r5
 800f392:	4633      	mov	r3, r6
 800f394:	f7f1 fbe8 	bl	8000b68 <__aeabi_dcmpgt>
 800f398:	2800      	cmp	r0, #0
 800f39a:	f040 828b 	bne.w	800f8b4 <_dtoa_r+0x93c>
 800f39e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3a2:	462a      	mov	r2, r5
 800f3a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f3a8:	f7f1 fbc0 	bl	8000b2c <__aeabi_dcmplt>
 800f3ac:	2800      	cmp	r0, #0
 800f3ae:	f040 8128 	bne.w	800f602 <_dtoa_r+0x68a>
 800f3b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f3b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f3ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	f2c0 815a 	blt.w	800f676 <_dtoa_r+0x6fe>
 800f3c2:	2f0e      	cmp	r7, #14
 800f3c4:	f300 8157 	bgt.w	800f676 <_dtoa_r+0x6fe>
 800f3c8:	4b5a      	ldr	r3, [pc, #360]	@ (800f534 <_dtoa_r+0x5bc>)
 800f3ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f3ce:	ed93 7b00 	vldr	d7, [r3]
 800f3d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	ed8d 7b00 	vstr	d7, [sp]
 800f3da:	da03      	bge.n	800f3e4 <_dtoa_r+0x46c>
 800f3dc:	9b07      	ldr	r3, [sp, #28]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	f340 8101 	ble.w	800f5e6 <_dtoa_r+0x66e>
 800f3e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f3e8:	4656      	mov	r6, sl
 800f3ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3ee:	4620      	mov	r0, r4
 800f3f0:	4629      	mov	r1, r5
 800f3f2:	f7f1 fa53 	bl	800089c <__aeabi_ddiv>
 800f3f6:	f7f1 fbd7 	bl	8000ba8 <__aeabi_d2iz>
 800f3fa:	4680      	mov	r8, r0
 800f3fc:	f7f1 f8ba 	bl	8000574 <__aeabi_i2d>
 800f400:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f404:	f7f1 f920 	bl	8000648 <__aeabi_dmul>
 800f408:	4602      	mov	r2, r0
 800f40a:	460b      	mov	r3, r1
 800f40c:	4620      	mov	r0, r4
 800f40e:	4629      	mov	r1, r5
 800f410:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f414:	f7f0 ff60 	bl	80002d8 <__aeabi_dsub>
 800f418:	f806 4b01 	strb.w	r4, [r6], #1
 800f41c:	9d07      	ldr	r5, [sp, #28]
 800f41e:	eba6 040a 	sub.w	r4, r6, sl
 800f422:	42a5      	cmp	r5, r4
 800f424:	4602      	mov	r2, r0
 800f426:	460b      	mov	r3, r1
 800f428:	f040 8117 	bne.w	800f65a <_dtoa_r+0x6e2>
 800f42c:	f7f0 ff56 	bl	80002dc <__adddf3>
 800f430:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f434:	4604      	mov	r4, r0
 800f436:	460d      	mov	r5, r1
 800f438:	f7f1 fb96 	bl	8000b68 <__aeabi_dcmpgt>
 800f43c:	2800      	cmp	r0, #0
 800f43e:	f040 80f9 	bne.w	800f634 <_dtoa_r+0x6bc>
 800f442:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f446:	4620      	mov	r0, r4
 800f448:	4629      	mov	r1, r5
 800f44a:	f7f1 fb65 	bl	8000b18 <__aeabi_dcmpeq>
 800f44e:	b118      	cbz	r0, 800f458 <_dtoa_r+0x4e0>
 800f450:	f018 0f01 	tst.w	r8, #1
 800f454:	f040 80ee 	bne.w	800f634 <_dtoa_r+0x6bc>
 800f458:	4649      	mov	r1, r9
 800f45a:	4658      	mov	r0, fp
 800f45c:	f000 fbda 	bl	800fc14 <_Bfree>
 800f460:	2300      	movs	r3, #0
 800f462:	7033      	strb	r3, [r6, #0]
 800f464:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f466:	3701      	adds	r7, #1
 800f468:	601f      	str	r7, [r3, #0]
 800f46a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	f000 831d 	beq.w	800faac <_dtoa_r+0xb34>
 800f472:	601e      	str	r6, [r3, #0]
 800f474:	e31a      	b.n	800faac <_dtoa_r+0xb34>
 800f476:	07e2      	lsls	r2, r4, #31
 800f478:	d505      	bpl.n	800f486 <_dtoa_r+0x50e>
 800f47a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f47e:	f7f1 f8e3 	bl	8000648 <__aeabi_dmul>
 800f482:	3601      	adds	r6, #1
 800f484:	2301      	movs	r3, #1
 800f486:	1064      	asrs	r4, r4, #1
 800f488:	3508      	adds	r5, #8
 800f48a:	e73f      	b.n	800f30c <_dtoa_r+0x394>
 800f48c:	2602      	movs	r6, #2
 800f48e:	e742      	b.n	800f316 <_dtoa_r+0x39e>
 800f490:	9c07      	ldr	r4, [sp, #28]
 800f492:	9704      	str	r7, [sp, #16]
 800f494:	e761      	b.n	800f35a <_dtoa_r+0x3e2>
 800f496:	4b27      	ldr	r3, [pc, #156]	@ (800f534 <_dtoa_r+0x5bc>)
 800f498:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f49a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f49e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f4a2:	4454      	add	r4, sl
 800f4a4:	2900      	cmp	r1, #0
 800f4a6:	d053      	beq.n	800f550 <_dtoa_r+0x5d8>
 800f4a8:	4928      	ldr	r1, [pc, #160]	@ (800f54c <_dtoa_r+0x5d4>)
 800f4aa:	2000      	movs	r0, #0
 800f4ac:	f7f1 f9f6 	bl	800089c <__aeabi_ddiv>
 800f4b0:	4633      	mov	r3, r6
 800f4b2:	462a      	mov	r2, r5
 800f4b4:	f7f0 ff10 	bl	80002d8 <__aeabi_dsub>
 800f4b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f4bc:	4656      	mov	r6, sl
 800f4be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4c2:	f7f1 fb71 	bl	8000ba8 <__aeabi_d2iz>
 800f4c6:	4605      	mov	r5, r0
 800f4c8:	f7f1 f854 	bl	8000574 <__aeabi_i2d>
 800f4cc:	4602      	mov	r2, r0
 800f4ce:	460b      	mov	r3, r1
 800f4d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4d4:	f7f0 ff00 	bl	80002d8 <__aeabi_dsub>
 800f4d8:	3530      	adds	r5, #48	@ 0x30
 800f4da:	4602      	mov	r2, r0
 800f4dc:	460b      	mov	r3, r1
 800f4de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f4e2:	f806 5b01 	strb.w	r5, [r6], #1
 800f4e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f4ea:	f7f1 fb1f 	bl	8000b2c <__aeabi_dcmplt>
 800f4ee:	2800      	cmp	r0, #0
 800f4f0:	d171      	bne.n	800f5d6 <_dtoa_r+0x65e>
 800f4f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f4f6:	4911      	ldr	r1, [pc, #68]	@ (800f53c <_dtoa_r+0x5c4>)
 800f4f8:	2000      	movs	r0, #0
 800f4fa:	f7f0 feed 	bl	80002d8 <__aeabi_dsub>
 800f4fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f502:	f7f1 fb13 	bl	8000b2c <__aeabi_dcmplt>
 800f506:	2800      	cmp	r0, #0
 800f508:	f040 8095 	bne.w	800f636 <_dtoa_r+0x6be>
 800f50c:	42a6      	cmp	r6, r4
 800f50e:	f43f af50 	beq.w	800f3b2 <_dtoa_r+0x43a>
 800f512:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f516:	4b0a      	ldr	r3, [pc, #40]	@ (800f540 <_dtoa_r+0x5c8>)
 800f518:	2200      	movs	r2, #0
 800f51a:	f7f1 f895 	bl	8000648 <__aeabi_dmul>
 800f51e:	4b08      	ldr	r3, [pc, #32]	@ (800f540 <_dtoa_r+0x5c8>)
 800f520:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f524:	2200      	movs	r2, #0
 800f526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f52a:	f7f1 f88d 	bl	8000648 <__aeabi_dmul>
 800f52e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f532:	e7c4      	b.n	800f4be <_dtoa_r+0x546>
 800f534:	08013508 	.word	0x08013508
 800f538:	080134e0 	.word	0x080134e0
 800f53c:	3ff00000 	.word	0x3ff00000
 800f540:	40240000 	.word	0x40240000
 800f544:	401c0000 	.word	0x401c0000
 800f548:	40140000 	.word	0x40140000
 800f54c:	3fe00000 	.word	0x3fe00000
 800f550:	4631      	mov	r1, r6
 800f552:	4628      	mov	r0, r5
 800f554:	f7f1 f878 	bl	8000648 <__aeabi_dmul>
 800f558:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f55c:	9415      	str	r4, [sp, #84]	@ 0x54
 800f55e:	4656      	mov	r6, sl
 800f560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f564:	f7f1 fb20 	bl	8000ba8 <__aeabi_d2iz>
 800f568:	4605      	mov	r5, r0
 800f56a:	f7f1 f803 	bl	8000574 <__aeabi_i2d>
 800f56e:	4602      	mov	r2, r0
 800f570:	460b      	mov	r3, r1
 800f572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f576:	f7f0 feaf 	bl	80002d8 <__aeabi_dsub>
 800f57a:	3530      	adds	r5, #48	@ 0x30
 800f57c:	f806 5b01 	strb.w	r5, [r6], #1
 800f580:	4602      	mov	r2, r0
 800f582:	460b      	mov	r3, r1
 800f584:	42a6      	cmp	r6, r4
 800f586:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f58a:	f04f 0200 	mov.w	r2, #0
 800f58e:	d124      	bne.n	800f5da <_dtoa_r+0x662>
 800f590:	4bac      	ldr	r3, [pc, #688]	@ (800f844 <_dtoa_r+0x8cc>)
 800f592:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f596:	f7f0 fea1 	bl	80002dc <__adddf3>
 800f59a:	4602      	mov	r2, r0
 800f59c:	460b      	mov	r3, r1
 800f59e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5a2:	f7f1 fae1 	bl	8000b68 <__aeabi_dcmpgt>
 800f5a6:	2800      	cmp	r0, #0
 800f5a8:	d145      	bne.n	800f636 <_dtoa_r+0x6be>
 800f5aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f5ae:	49a5      	ldr	r1, [pc, #660]	@ (800f844 <_dtoa_r+0x8cc>)
 800f5b0:	2000      	movs	r0, #0
 800f5b2:	f7f0 fe91 	bl	80002d8 <__aeabi_dsub>
 800f5b6:	4602      	mov	r2, r0
 800f5b8:	460b      	mov	r3, r1
 800f5ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5be:	f7f1 fab5 	bl	8000b2c <__aeabi_dcmplt>
 800f5c2:	2800      	cmp	r0, #0
 800f5c4:	f43f aef5 	beq.w	800f3b2 <_dtoa_r+0x43a>
 800f5c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f5ca:	1e73      	subs	r3, r6, #1
 800f5cc:	9315      	str	r3, [sp, #84]	@ 0x54
 800f5ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f5d2:	2b30      	cmp	r3, #48	@ 0x30
 800f5d4:	d0f8      	beq.n	800f5c8 <_dtoa_r+0x650>
 800f5d6:	9f04      	ldr	r7, [sp, #16]
 800f5d8:	e73e      	b.n	800f458 <_dtoa_r+0x4e0>
 800f5da:	4b9b      	ldr	r3, [pc, #620]	@ (800f848 <_dtoa_r+0x8d0>)
 800f5dc:	f7f1 f834 	bl	8000648 <__aeabi_dmul>
 800f5e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5e4:	e7bc      	b.n	800f560 <_dtoa_r+0x5e8>
 800f5e6:	d10c      	bne.n	800f602 <_dtoa_r+0x68a>
 800f5e8:	4b98      	ldr	r3, [pc, #608]	@ (800f84c <_dtoa_r+0x8d4>)
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f5f0:	f7f1 f82a 	bl	8000648 <__aeabi_dmul>
 800f5f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f5f8:	f7f1 faac 	bl	8000b54 <__aeabi_dcmpge>
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	f000 8157 	beq.w	800f8b0 <_dtoa_r+0x938>
 800f602:	2400      	movs	r4, #0
 800f604:	4625      	mov	r5, r4
 800f606:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f608:	43db      	mvns	r3, r3
 800f60a:	9304      	str	r3, [sp, #16]
 800f60c:	4656      	mov	r6, sl
 800f60e:	2700      	movs	r7, #0
 800f610:	4621      	mov	r1, r4
 800f612:	4658      	mov	r0, fp
 800f614:	f000 fafe 	bl	800fc14 <_Bfree>
 800f618:	2d00      	cmp	r5, #0
 800f61a:	d0dc      	beq.n	800f5d6 <_dtoa_r+0x65e>
 800f61c:	b12f      	cbz	r7, 800f62a <_dtoa_r+0x6b2>
 800f61e:	42af      	cmp	r7, r5
 800f620:	d003      	beq.n	800f62a <_dtoa_r+0x6b2>
 800f622:	4639      	mov	r1, r7
 800f624:	4658      	mov	r0, fp
 800f626:	f000 faf5 	bl	800fc14 <_Bfree>
 800f62a:	4629      	mov	r1, r5
 800f62c:	4658      	mov	r0, fp
 800f62e:	f000 faf1 	bl	800fc14 <_Bfree>
 800f632:	e7d0      	b.n	800f5d6 <_dtoa_r+0x65e>
 800f634:	9704      	str	r7, [sp, #16]
 800f636:	4633      	mov	r3, r6
 800f638:	461e      	mov	r6, r3
 800f63a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f63e:	2a39      	cmp	r2, #57	@ 0x39
 800f640:	d107      	bne.n	800f652 <_dtoa_r+0x6da>
 800f642:	459a      	cmp	sl, r3
 800f644:	d1f8      	bne.n	800f638 <_dtoa_r+0x6c0>
 800f646:	9a04      	ldr	r2, [sp, #16]
 800f648:	3201      	adds	r2, #1
 800f64a:	9204      	str	r2, [sp, #16]
 800f64c:	2230      	movs	r2, #48	@ 0x30
 800f64e:	f88a 2000 	strb.w	r2, [sl]
 800f652:	781a      	ldrb	r2, [r3, #0]
 800f654:	3201      	adds	r2, #1
 800f656:	701a      	strb	r2, [r3, #0]
 800f658:	e7bd      	b.n	800f5d6 <_dtoa_r+0x65e>
 800f65a:	4b7b      	ldr	r3, [pc, #492]	@ (800f848 <_dtoa_r+0x8d0>)
 800f65c:	2200      	movs	r2, #0
 800f65e:	f7f0 fff3 	bl	8000648 <__aeabi_dmul>
 800f662:	2200      	movs	r2, #0
 800f664:	2300      	movs	r3, #0
 800f666:	4604      	mov	r4, r0
 800f668:	460d      	mov	r5, r1
 800f66a:	f7f1 fa55 	bl	8000b18 <__aeabi_dcmpeq>
 800f66e:	2800      	cmp	r0, #0
 800f670:	f43f aebb 	beq.w	800f3ea <_dtoa_r+0x472>
 800f674:	e6f0      	b.n	800f458 <_dtoa_r+0x4e0>
 800f676:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f678:	2a00      	cmp	r2, #0
 800f67a:	f000 80db 	beq.w	800f834 <_dtoa_r+0x8bc>
 800f67e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f680:	2a01      	cmp	r2, #1
 800f682:	f300 80bf 	bgt.w	800f804 <_dtoa_r+0x88c>
 800f686:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f688:	2a00      	cmp	r2, #0
 800f68a:	f000 80b7 	beq.w	800f7fc <_dtoa_r+0x884>
 800f68e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f692:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f694:	4646      	mov	r6, r8
 800f696:	9a08      	ldr	r2, [sp, #32]
 800f698:	2101      	movs	r1, #1
 800f69a:	441a      	add	r2, r3
 800f69c:	4658      	mov	r0, fp
 800f69e:	4498      	add	r8, r3
 800f6a0:	9208      	str	r2, [sp, #32]
 800f6a2:	f000 fbb5 	bl	800fe10 <__i2b>
 800f6a6:	4605      	mov	r5, r0
 800f6a8:	b15e      	cbz	r6, 800f6c2 <_dtoa_r+0x74a>
 800f6aa:	9b08      	ldr	r3, [sp, #32]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	dd08      	ble.n	800f6c2 <_dtoa_r+0x74a>
 800f6b0:	42b3      	cmp	r3, r6
 800f6b2:	9a08      	ldr	r2, [sp, #32]
 800f6b4:	bfa8      	it	ge
 800f6b6:	4633      	movge	r3, r6
 800f6b8:	eba8 0803 	sub.w	r8, r8, r3
 800f6bc:	1af6      	subs	r6, r6, r3
 800f6be:	1ad3      	subs	r3, r2, r3
 800f6c0:	9308      	str	r3, [sp, #32]
 800f6c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6c4:	b1f3      	cbz	r3, 800f704 <_dtoa_r+0x78c>
 800f6c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	f000 80b7 	beq.w	800f83c <_dtoa_r+0x8c4>
 800f6ce:	b18c      	cbz	r4, 800f6f4 <_dtoa_r+0x77c>
 800f6d0:	4629      	mov	r1, r5
 800f6d2:	4622      	mov	r2, r4
 800f6d4:	4658      	mov	r0, fp
 800f6d6:	f000 fc5b 	bl	800ff90 <__pow5mult>
 800f6da:	464a      	mov	r2, r9
 800f6dc:	4601      	mov	r1, r0
 800f6de:	4605      	mov	r5, r0
 800f6e0:	4658      	mov	r0, fp
 800f6e2:	f000 fbab 	bl	800fe3c <__multiply>
 800f6e6:	4649      	mov	r1, r9
 800f6e8:	9004      	str	r0, [sp, #16]
 800f6ea:	4658      	mov	r0, fp
 800f6ec:	f000 fa92 	bl	800fc14 <_Bfree>
 800f6f0:	9b04      	ldr	r3, [sp, #16]
 800f6f2:	4699      	mov	r9, r3
 800f6f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6f6:	1b1a      	subs	r2, r3, r4
 800f6f8:	d004      	beq.n	800f704 <_dtoa_r+0x78c>
 800f6fa:	4649      	mov	r1, r9
 800f6fc:	4658      	mov	r0, fp
 800f6fe:	f000 fc47 	bl	800ff90 <__pow5mult>
 800f702:	4681      	mov	r9, r0
 800f704:	2101      	movs	r1, #1
 800f706:	4658      	mov	r0, fp
 800f708:	f000 fb82 	bl	800fe10 <__i2b>
 800f70c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f70e:	4604      	mov	r4, r0
 800f710:	2b00      	cmp	r3, #0
 800f712:	f000 81cf 	beq.w	800fab4 <_dtoa_r+0xb3c>
 800f716:	461a      	mov	r2, r3
 800f718:	4601      	mov	r1, r0
 800f71a:	4658      	mov	r0, fp
 800f71c:	f000 fc38 	bl	800ff90 <__pow5mult>
 800f720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f722:	2b01      	cmp	r3, #1
 800f724:	4604      	mov	r4, r0
 800f726:	f300 8095 	bgt.w	800f854 <_dtoa_r+0x8dc>
 800f72a:	9b02      	ldr	r3, [sp, #8]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	f040 8087 	bne.w	800f840 <_dtoa_r+0x8c8>
 800f732:	9b03      	ldr	r3, [sp, #12]
 800f734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f738:	2b00      	cmp	r3, #0
 800f73a:	f040 8089 	bne.w	800f850 <_dtoa_r+0x8d8>
 800f73e:	9b03      	ldr	r3, [sp, #12]
 800f740:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f744:	0d1b      	lsrs	r3, r3, #20
 800f746:	051b      	lsls	r3, r3, #20
 800f748:	b12b      	cbz	r3, 800f756 <_dtoa_r+0x7de>
 800f74a:	9b08      	ldr	r3, [sp, #32]
 800f74c:	3301      	adds	r3, #1
 800f74e:	9308      	str	r3, [sp, #32]
 800f750:	f108 0801 	add.w	r8, r8, #1
 800f754:	2301      	movs	r3, #1
 800f756:	930a      	str	r3, [sp, #40]	@ 0x28
 800f758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	f000 81b0 	beq.w	800fac0 <_dtoa_r+0xb48>
 800f760:	6923      	ldr	r3, [r4, #16]
 800f762:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f766:	6918      	ldr	r0, [r3, #16]
 800f768:	f000 fb06 	bl	800fd78 <__hi0bits>
 800f76c:	f1c0 0020 	rsb	r0, r0, #32
 800f770:	9b08      	ldr	r3, [sp, #32]
 800f772:	4418      	add	r0, r3
 800f774:	f010 001f 	ands.w	r0, r0, #31
 800f778:	d077      	beq.n	800f86a <_dtoa_r+0x8f2>
 800f77a:	f1c0 0320 	rsb	r3, r0, #32
 800f77e:	2b04      	cmp	r3, #4
 800f780:	dd6b      	ble.n	800f85a <_dtoa_r+0x8e2>
 800f782:	9b08      	ldr	r3, [sp, #32]
 800f784:	f1c0 001c 	rsb	r0, r0, #28
 800f788:	4403      	add	r3, r0
 800f78a:	4480      	add	r8, r0
 800f78c:	4406      	add	r6, r0
 800f78e:	9308      	str	r3, [sp, #32]
 800f790:	f1b8 0f00 	cmp.w	r8, #0
 800f794:	dd05      	ble.n	800f7a2 <_dtoa_r+0x82a>
 800f796:	4649      	mov	r1, r9
 800f798:	4642      	mov	r2, r8
 800f79a:	4658      	mov	r0, fp
 800f79c:	f000 fc52 	bl	8010044 <__lshift>
 800f7a0:	4681      	mov	r9, r0
 800f7a2:	9b08      	ldr	r3, [sp, #32]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	dd05      	ble.n	800f7b4 <_dtoa_r+0x83c>
 800f7a8:	4621      	mov	r1, r4
 800f7aa:	461a      	mov	r2, r3
 800f7ac:	4658      	mov	r0, fp
 800f7ae:	f000 fc49 	bl	8010044 <__lshift>
 800f7b2:	4604      	mov	r4, r0
 800f7b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d059      	beq.n	800f86e <_dtoa_r+0x8f6>
 800f7ba:	4621      	mov	r1, r4
 800f7bc:	4648      	mov	r0, r9
 800f7be:	f000 fcad 	bl	801011c <__mcmp>
 800f7c2:	2800      	cmp	r0, #0
 800f7c4:	da53      	bge.n	800f86e <_dtoa_r+0x8f6>
 800f7c6:	1e7b      	subs	r3, r7, #1
 800f7c8:	9304      	str	r3, [sp, #16]
 800f7ca:	4649      	mov	r1, r9
 800f7cc:	2300      	movs	r3, #0
 800f7ce:	220a      	movs	r2, #10
 800f7d0:	4658      	mov	r0, fp
 800f7d2:	f000 fa41 	bl	800fc58 <__multadd>
 800f7d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f7d8:	4681      	mov	r9, r0
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	f000 8172 	beq.w	800fac4 <_dtoa_r+0xb4c>
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	4629      	mov	r1, r5
 800f7e4:	220a      	movs	r2, #10
 800f7e6:	4658      	mov	r0, fp
 800f7e8:	f000 fa36 	bl	800fc58 <__multadd>
 800f7ec:	9b00      	ldr	r3, [sp, #0]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	4605      	mov	r5, r0
 800f7f2:	dc67      	bgt.n	800f8c4 <_dtoa_r+0x94c>
 800f7f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7f6:	2b02      	cmp	r3, #2
 800f7f8:	dc41      	bgt.n	800f87e <_dtoa_r+0x906>
 800f7fa:	e063      	b.n	800f8c4 <_dtoa_r+0x94c>
 800f7fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f7fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f802:	e746      	b.n	800f692 <_dtoa_r+0x71a>
 800f804:	9b07      	ldr	r3, [sp, #28]
 800f806:	1e5c      	subs	r4, r3, #1
 800f808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f80a:	42a3      	cmp	r3, r4
 800f80c:	bfbf      	itttt	lt
 800f80e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f810:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f812:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f814:	1ae3      	sublt	r3, r4, r3
 800f816:	bfb4      	ite	lt
 800f818:	18d2      	addlt	r2, r2, r3
 800f81a:	1b1c      	subge	r4, r3, r4
 800f81c:	9b07      	ldr	r3, [sp, #28]
 800f81e:	bfbc      	itt	lt
 800f820:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f822:	2400      	movlt	r4, #0
 800f824:	2b00      	cmp	r3, #0
 800f826:	bfb5      	itete	lt
 800f828:	eba8 0603 	sublt.w	r6, r8, r3
 800f82c:	9b07      	ldrge	r3, [sp, #28]
 800f82e:	2300      	movlt	r3, #0
 800f830:	4646      	movge	r6, r8
 800f832:	e730      	b.n	800f696 <_dtoa_r+0x71e>
 800f834:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f836:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f838:	4646      	mov	r6, r8
 800f83a:	e735      	b.n	800f6a8 <_dtoa_r+0x730>
 800f83c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f83e:	e75c      	b.n	800f6fa <_dtoa_r+0x782>
 800f840:	2300      	movs	r3, #0
 800f842:	e788      	b.n	800f756 <_dtoa_r+0x7de>
 800f844:	3fe00000 	.word	0x3fe00000
 800f848:	40240000 	.word	0x40240000
 800f84c:	40140000 	.word	0x40140000
 800f850:	9b02      	ldr	r3, [sp, #8]
 800f852:	e780      	b.n	800f756 <_dtoa_r+0x7de>
 800f854:	2300      	movs	r3, #0
 800f856:	930a      	str	r3, [sp, #40]	@ 0x28
 800f858:	e782      	b.n	800f760 <_dtoa_r+0x7e8>
 800f85a:	d099      	beq.n	800f790 <_dtoa_r+0x818>
 800f85c:	9a08      	ldr	r2, [sp, #32]
 800f85e:	331c      	adds	r3, #28
 800f860:	441a      	add	r2, r3
 800f862:	4498      	add	r8, r3
 800f864:	441e      	add	r6, r3
 800f866:	9208      	str	r2, [sp, #32]
 800f868:	e792      	b.n	800f790 <_dtoa_r+0x818>
 800f86a:	4603      	mov	r3, r0
 800f86c:	e7f6      	b.n	800f85c <_dtoa_r+0x8e4>
 800f86e:	9b07      	ldr	r3, [sp, #28]
 800f870:	9704      	str	r7, [sp, #16]
 800f872:	2b00      	cmp	r3, #0
 800f874:	dc20      	bgt.n	800f8b8 <_dtoa_r+0x940>
 800f876:	9300      	str	r3, [sp, #0]
 800f878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f87a:	2b02      	cmp	r3, #2
 800f87c:	dd1e      	ble.n	800f8bc <_dtoa_r+0x944>
 800f87e:	9b00      	ldr	r3, [sp, #0]
 800f880:	2b00      	cmp	r3, #0
 800f882:	f47f aec0 	bne.w	800f606 <_dtoa_r+0x68e>
 800f886:	4621      	mov	r1, r4
 800f888:	2205      	movs	r2, #5
 800f88a:	4658      	mov	r0, fp
 800f88c:	f000 f9e4 	bl	800fc58 <__multadd>
 800f890:	4601      	mov	r1, r0
 800f892:	4604      	mov	r4, r0
 800f894:	4648      	mov	r0, r9
 800f896:	f000 fc41 	bl	801011c <__mcmp>
 800f89a:	2800      	cmp	r0, #0
 800f89c:	f77f aeb3 	ble.w	800f606 <_dtoa_r+0x68e>
 800f8a0:	4656      	mov	r6, sl
 800f8a2:	2331      	movs	r3, #49	@ 0x31
 800f8a4:	f806 3b01 	strb.w	r3, [r6], #1
 800f8a8:	9b04      	ldr	r3, [sp, #16]
 800f8aa:	3301      	adds	r3, #1
 800f8ac:	9304      	str	r3, [sp, #16]
 800f8ae:	e6ae      	b.n	800f60e <_dtoa_r+0x696>
 800f8b0:	9c07      	ldr	r4, [sp, #28]
 800f8b2:	9704      	str	r7, [sp, #16]
 800f8b4:	4625      	mov	r5, r4
 800f8b6:	e7f3      	b.n	800f8a0 <_dtoa_r+0x928>
 800f8b8:	9b07      	ldr	r3, [sp, #28]
 800f8ba:	9300      	str	r3, [sp, #0]
 800f8bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	f000 8104 	beq.w	800facc <_dtoa_r+0xb54>
 800f8c4:	2e00      	cmp	r6, #0
 800f8c6:	dd05      	ble.n	800f8d4 <_dtoa_r+0x95c>
 800f8c8:	4629      	mov	r1, r5
 800f8ca:	4632      	mov	r2, r6
 800f8cc:	4658      	mov	r0, fp
 800f8ce:	f000 fbb9 	bl	8010044 <__lshift>
 800f8d2:	4605      	mov	r5, r0
 800f8d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d05a      	beq.n	800f990 <_dtoa_r+0xa18>
 800f8da:	6869      	ldr	r1, [r5, #4]
 800f8dc:	4658      	mov	r0, fp
 800f8de:	f000 f959 	bl	800fb94 <_Balloc>
 800f8e2:	4606      	mov	r6, r0
 800f8e4:	b928      	cbnz	r0, 800f8f2 <_dtoa_r+0x97a>
 800f8e6:	4b84      	ldr	r3, [pc, #528]	@ (800faf8 <_dtoa_r+0xb80>)
 800f8e8:	4602      	mov	r2, r0
 800f8ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f8ee:	f7ff bb5a 	b.w	800efa6 <_dtoa_r+0x2e>
 800f8f2:	692a      	ldr	r2, [r5, #16]
 800f8f4:	3202      	adds	r2, #2
 800f8f6:	0092      	lsls	r2, r2, #2
 800f8f8:	f105 010c 	add.w	r1, r5, #12
 800f8fc:	300c      	adds	r0, #12
 800f8fe:	f7ff fa9c 	bl	800ee3a <memcpy>
 800f902:	2201      	movs	r2, #1
 800f904:	4631      	mov	r1, r6
 800f906:	4658      	mov	r0, fp
 800f908:	f000 fb9c 	bl	8010044 <__lshift>
 800f90c:	f10a 0301 	add.w	r3, sl, #1
 800f910:	9307      	str	r3, [sp, #28]
 800f912:	9b00      	ldr	r3, [sp, #0]
 800f914:	4453      	add	r3, sl
 800f916:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f918:	9b02      	ldr	r3, [sp, #8]
 800f91a:	f003 0301 	and.w	r3, r3, #1
 800f91e:	462f      	mov	r7, r5
 800f920:	930a      	str	r3, [sp, #40]	@ 0x28
 800f922:	4605      	mov	r5, r0
 800f924:	9b07      	ldr	r3, [sp, #28]
 800f926:	4621      	mov	r1, r4
 800f928:	3b01      	subs	r3, #1
 800f92a:	4648      	mov	r0, r9
 800f92c:	9300      	str	r3, [sp, #0]
 800f92e:	f7ff fa99 	bl	800ee64 <quorem>
 800f932:	4639      	mov	r1, r7
 800f934:	9002      	str	r0, [sp, #8]
 800f936:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f93a:	4648      	mov	r0, r9
 800f93c:	f000 fbee 	bl	801011c <__mcmp>
 800f940:	462a      	mov	r2, r5
 800f942:	9008      	str	r0, [sp, #32]
 800f944:	4621      	mov	r1, r4
 800f946:	4658      	mov	r0, fp
 800f948:	f000 fc04 	bl	8010154 <__mdiff>
 800f94c:	68c2      	ldr	r2, [r0, #12]
 800f94e:	4606      	mov	r6, r0
 800f950:	bb02      	cbnz	r2, 800f994 <_dtoa_r+0xa1c>
 800f952:	4601      	mov	r1, r0
 800f954:	4648      	mov	r0, r9
 800f956:	f000 fbe1 	bl	801011c <__mcmp>
 800f95a:	4602      	mov	r2, r0
 800f95c:	4631      	mov	r1, r6
 800f95e:	4658      	mov	r0, fp
 800f960:	920e      	str	r2, [sp, #56]	@ 0x38
 800f962:	f000 f957 	bl	800fc14 <_Bfree>
 800f966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f968:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f96a:	9e07      	ldr	r6, [sp, #28]
 800f96c:	ea43 0102 	orr.w	r1, r3, r2
 800f970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f972:	4319      	orrs	r1, r3
 800f974:	d110      	bne.n	800f998 <_dtoa_r+0xa20>
 800f976:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f97a:	d029      	beq.n	800f9d0 <_dtoa_r+0xa58>
 800f97c:	9b08      	ldr	r3, [sp, #32]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	dd02      	ble.n	800f988 <_dtoa_r+0xa10>
 800f982:	9b02      	ldr	r3, [sp, #8]
 800f984:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f988:	9b00      	ldr	r3, [sp, #0]
 800f98a:	f883 8000 	strb.w	r8, [r3]
 800f98e:	e63f      	b.n	800f610 <_dtoa_r+0x698>
 800f990:	4628      	mov	r0, r5
 800f992:	e7bb      	b.n	800f90c <_dtoa_r+0x994>
 800f994:	2201      	movs	r2, #1
 800f996:	e7e1      	b.n	800f95c <_dtoa_r+0x9e4>
 800f998:	9b08      	ldr	r3, [sp, #32]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	db04      	blt.n	800f9a8 <_dtoa_r+0xa30>
 800f99e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f9a0:	430b      	orrs	r3, r1
 800f9a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f9a4:	430b      	orrs	r3, r1
 800f9a6:	d120      	bne.n	800f9ea <_dtoa_r+0xa72>
 800f9a8:	2a00      	cmp	r2, #0
 800f9aa:	dded      	ble.n	800f988 <_dtoa_r+0xa10>
 800f9ac:	4649      	mov	r1, r9
 800f9ae:	2201      	movs	r2, #1
 800f9b0:	4658      	mov	r0, fp
 800f9b2:	f000 fb47 	bl	8010044 <__lshift>
 800f9b6:	4621      	mov	r1, r4
 800f9b8:	4681      	mov	r9, r0
 800f9ba:	f000 fbaf 	bl	801011c <__mcmp>
 800f9be:	2800      	cmp	r0, #0
 800f9c0:	dc03      	bgt.n	800f9ca <_dtoa_r+0xa52>
 800f9c2:	d1e1      	bne.n	800f988 <_dtoa_r+0xa10>
 800f9c4:	f018 0f01 	tst.w	r8, #1
 800f9c8:	d0de      	beq.n	800f988 <_dtoa_r+0xa10>
 800f9ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f9ce:	d1d8      	bne.n	800f982 <_dtoa_r+0xa0a>
 800f9d0:	9a00      	ldr	r2, [sp, #0]
 800f9d2:	2339      	movs	r3, #57	@ 0x39
 800f9d4:	7013      	strb	r3, [r2, #0]
 800f9d6:	4633      	mov	r3, r6
 800f9d8:	461e      	mov	r6, r3
 800f9da:	3b01      	subs	r3, #1
 800f9dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f9e0:	2a39      	cmp	r2, #57	@ 0x39
 800f9e2:	d052      	beq.n	800fa8a <_dtoa_r+0xb12>
 800f9e4:	3201      	adds	r2, #1
 800f9e6:	701a      	strb	r2, [r3, #0]
 800f9e8:	e612      	b.n	800f610 <_dtoa_r+0x698>
 800f9ea:	2a00      	cmp	r2, #0
 800f9ec:	dd07      	ble.n	800f9fe <_dtoa_r+0xa86>
 800f9ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f9f2:	d0ed      	beq.n	800f9d0 <_dtoa_r+0xa58>
 800f9f4:	9a00      	ldr	r2, [sp, #0]
 800f9f6:	f108 0301 	add.w	r3, r8, #1
 800f9fa:	7013      	strb	r3, [r2, #0]
 800f9fc:	e608      	b.n	800f610 <_dtoa_r+0x698>
 800f9fe:	9b07      	ldr	r3, [sp, #28]
 800fa00:	9a07      	ldr	r2, [sp, #28]
 800fa02:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fa06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa08:	4293      	cmp	r3, r2
 800fa0a:	d028      	beq.n	800fa5e <_dtoa_r+0xae6>
 800fa0c:	4649      	mov	r1, r9
 800fa0e:	2300      	movs	r3, #0
 800fa10:	220a      	movs	r2, #10
 800fa12:	4658      	mov	r0, fp
 800fa14:	f000 f920 	bl	800fc58 <__multadd>
 800fa18:	42af      	cmp	r7, r5
 800fa1a:	4681      	mov	r9, r0
 800fa1c:	f04f 0300 	mov.w	r3, #0
 800fa20:	f04f 020a 	mov.w	r2, #10
 800fa24:	4639      	mov	r1, r7
 800fa26:	4658      	mov	r0, fp
 800fa28:	d107      	bne.n	800fa3a <_dtoa_r+0xac2>
 800fa2a:	f000 f915 	bl	800fc58 <__multadd>
 800fa2e:	4607      	mov	r7, r0
 800fa30:	4605      	mov	r5, r0
 800fa32:	9b07      	ldr	r3, [sp, #28]
 800fa34:	3301      	adds	r3, #1
 800fa36:	9307      	str	r3, [sp, #28]
 800fa38:	e774      	b.n	800f924 <_dtoa_r+0x9ac>
 800fa3a:	f000 f90d 	bl	800fc58 <__multadd>
 800fa3e:	4629      	mov	r1, r5
 800fa40:	4607      	mov	r7, r0
 800fa42:	2300      	movs	r3, #0
 800fa44:	220a      	movs	r2, #10
 800fa46:	4658      	mov	r0, fp
 800fa48:	f000 f906 	bl	800fc58 <__multadd>
 800fa4c:	4605      	mov	r5, r0
 800fa4e:	e7f0      	b.n	800fa32 <_dtoa_r+0xaba>
 800fa50:	9b00      	ldr	r3, [sp, #0]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	bfcc      	ite	gt
 800fa56:	461e      	movgt	r6, r3
 800fa58:	2601      	movle	r6, #1
 800fa5a:	4456      	add	r6, sl
 800fa5c:	2700      	movs	r7, #0
 800fa5e:	4649      	mov	r1, r9
 800fa60:	2201      	movs	r2, #1
 800fa62:	4658      	mov	r0, fp
 800fa64:	f000 faee 	bl	8010044 <__lshift>
 800fa68:	4621      	mov	r1, r4
 800fa6a:	4681      	mov	r9, r0
 800fa6c:	f000 fb56 	bl	801011c <__mcmp>
 800fa70:	2800      	cmp	r0, #0
 800fa72:	dcb0      	bgt.n	800f9d6 <_dtoa_r+0xa5e>
 800fa74:	d102      	bne.n	800fa7c <_dtoa_r+0xb04>
 800fa76:	f018 0f01 	tst.w	r8, #1
 800fa7a:	d1ac      	bne.n	800f9d6 <_dtoa_r+0xa5e>
 800fa7c:	4633      	mov	r3, r6
 800fa7e:	461e      	mov	r6, r3
 800fa80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa84:	2a30      	cmp	r2, #48	@ 0x30
 800fa86:	d0fa      	beq.n	800fa7e <_dtoa_r+0xb06>
 800fa88:	e5c2      	b.n	800f610 <_dtoa_r+0x698>
 800fa8a:	459a      	cmp	sl, r3
 800fa8c:	d1a4      	bne.n	800f9d8 <_dtoa_r+0xa60>
 800fa8e:	9b04      	ldr	r3, [sp, #16]
 800fa90:	3301      	adds	r3, #1
 800fa92:	9304      	str	r3, [sp, #16]
 800fa94:	2331      	movs	r3, #49	@ 0x31
 800fa96:	f88a 3000 	strb.w	r3, [sl]
 800fa9a:	e5b9      	b.n	800f610 <_dtoa_r+0x698>
 800fa9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fa9e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800fafc <_dtoa_r+0xb84>
 800faa2:	b11b      	cbz	r3, 800faac <_dtoa_r+0xb34>
 800faa4:	f10a 0308 	add.w	r3, sl, #8
 800faa8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800faaa:	6013      	str	r3, [r2, #0]
 800faac:	4650      	mov	r0, sl
 800faae:	b019      	add	sp, #100	@ 0x64
 800fab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fab6:	2b01      	cmp	r3, #1
 800fab8:	f77f ae37 	ble.w	800f72a <_dtoa_r+0x7b2>
 800fabc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fabe:	930a      	str	r3, [sp, #40]	@ 0x28
 800fac0:	2001      	movs	r0, #1
 800fac2:	e655      	b.n	800f770 <_dtoa_r+0x7f8>
 800fac4:	9b00      	ldr	r3, [sp, #0]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	f77f aed6 	ble.w	800f878 <_dtoa_r+0x900>
 800facc:	4656      	mov	r6, sl
 800face:	4621      	mov	r1, r4
 800fad0:	4648      	mov	r0, r9
 800fad2:	f7ff f9c7 	bl	800ee64 <quorem>
 800fad6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fada:	f806 8b01 	strb.w	r8, [r6], #1
 800fade:	9b00      	ldr	r3, [sp, #0]
 800fae0:	eba6 020a 	sub.w	r2, r6, sl
 800fae4:	4293      	cmp	r3, r2
 800fae6:	ddb3      	ble.n	800fa50 <_dtoa_r+0xad8>
 800fae8:	4649      	mov	r1, r9
 800faea:	2300      	movs	r3, #0
 800faec:	220a      	movs	r2, #10
 800faee:	4658      	mov	r0, fp
 800faf0:	f000 f8b2 	bl	800fc58 <__multadd>
 800faf4:	4681      	mov	r9, r0
 800faf6:	e7ea      	b.n	800face <_dtoa_r+0xb56>
 800faf8:	08013469 	.word	0x08013469
 800fafc:	080133ed 	.word	0x080133ed

0800fb00 <_free_r>:
 800fb00:	b538      	push	{r3, r4, r5, lr}
 800fb02:	4605      	mov	r5, r0
 800fb04:	2900      	cmp	r1, #0
 800fb06:	d041      	beq.n	800fb8c <_free_r+0x8c>
 800fb08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb0c:	1f0c      	subs	r4, r1, #4
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	bfb8      	it	lt
 800fb12:	18e4      	addlt	r4, r4, r3
 800fb14:	f7fe f8e2 	bl	800dcdc <__malloc_lock>
 800fb18:	4a1d      	ldr	r2, [pc, #116]	@ (800fb90 <_free_r+0x90>)
 800fb1a:	6813      	ldr	r3, [r2, #0]
 800fb1c:	b933      	cbnz	r3, 800fb2c <_free_r+0x2c>
 800fb1e:	6063      	str	r3, [r4, #4]
 800fb20:	6014      	str	r4, [r2, #0]
 800fb22:	4628      	mov	r0, r5
 800fb24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb28:	f7fe b8de 	b.w	800dce8 <__malloc_unlock>
 800fb2c:	42a3      	cmp	r3, r4
 800fb2e:	d908      	bls.n	800fb42 <_free_r+0x42>
 800fb30:	6820      	ldr	r0, [r4, #0]
 800fb32:	1821      	adds	r1, r4, r0
 800fb34:	428b      	cmp	r3, r1
 800fb36:	bf01      	itttt	eq
 800fb38:	6819      	ldreq	r1, [r3, #0]
 800fb3a:	685b      	ldreq	r3, [r3, #4]
 800fb3c:	1809      	addeq	r1, r1, r0
 800fb3e:	6021      	streq	r1, [r4, #0]
 800fb40:	e7ed      	b.n	800fb1e <_free_r+0x1e>
 800fb42:	461a      	mov	r2, r3
 800fb44:	685b      	ldr	r3, [r3, #4]
 800fb46:	b10b      	cbz	r3, 800fb4c <_free_r+0x4c>
 800fb48:	42a3      	cmp	r3, r4
 800fb4a:	d9fa      	bls.n	800fb42 <_free_r+0x42>
 800fb4c:	6811      	ldr	r1, [r2, #0]
 800fb4e:	1850      	adds	r0, r2, r1
 800fb50:	42a0      	cmp	r0, r4
 800fb52:	d10b      	bne.n	800fb6c <_free_r+0x6c>
 800fb54:	6820      	ldr	r0, [r4, #0]
 800fb56:	4401      	add	r1, r0
 800fb58:	1850      	adds	r0, r2, r1
 800fb5a:	4283      	cmp	r3, r0
 800fb5c:	6011      	str	r1, [r2, #0]
 800fb5e:	d1e0      	bne.n	800fb22 <_free_r+0x22>
 800fb60:	6818      	ldr	r0, [r3, #0]
 800fb62:	685b      	ldr	r3, [r3, #4]
 800fb64:	6053      	str	r3, [r2, #4]
 800fb66:	4408      	add	r0, r1
 800fb68:	6010      	str	r0, [r2, #0]
 800fb6a:	e7da      	b.n	800fb22 <_free_r+0x22>
 800fb6c:	d902      	bls.n	800fb74 <_free_r+0x74>
 800fb6e:	230c      	movs	r3, #12
 800fb70:	602b      	str	r3, [r5, #0]
 800fb72:	e7d6      	b.n	800fb22 <_free_r+0x22>
 800fb74:	6820      	ldr	r0, [r4, #0]
 800fb76:	1821      	adds	r1, r4, r0
 800fb78:	428b      	cmp	r3, r1
 800fb7a:	bf04      	itt	eq
 800fb7c:	6819      	ldreq	r1, [r3, #0]
 800fb7e:	685b      	ldreq	r3, [r3, #4]
 800fb80:	6063      	str	r3, [r4, #4]
 800fb82:	bf04      	itt	eq
 800fb84:	1809      	addeq	r1, r1, r0
 800fb86:	6021      	streq	r1, [r4, #0]
 800fb88:	6054      	str	r4, [r2, #4]
 800fb8a:	e7ca      	b.n	800fb22 <_free_r+0x22>
 800fb8c:	bd38      	pop	{r3, r4, r5, pc}
 800fb8e:	bf00      	nop
 800fb90:	2000059c 	.word	0x2000059c

0800fb94 <_Balloc>:
 800fb94:	b570      	push	{r4, r5, r6, lr}
 800fb96:	69c6      	ldr	r6, [r0, #28]
 800fb98:	4604      	mov	r4, r0
 800fb9a:	460d      	mov	r5, r1
 800fb9c:	b976      	cbnz	r6, 800fbbc <_Balloc+0x28>
 800fb9e:	2010      	movs	r0, #16
 800fba0:	f7fd ffea 	bl	800db78 <malloc>
 800fba4:	4602      	mov	r2, r0
 800fba6:	61e0      	str	r0, [r4, #28]
 800fba8:	b920      	cbnz	r0, 800fbb4 <_Balloc+0x20>
 800fbaa:	4b18      	ldr	r3, [pc, #96]	@ (800fc0c <_Balloc+0x78>)
 800fbac:	4818      	ldr	r0, [pc, #96]	@ (800fc10 <_Balloc+0x7c>)
 800fbae:	216b      	movs	r1, #107	@ 0x6b
 800fbb0:	f7fd ffb2 	bl	800db18 <__assert_func>
 800fbb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fbb8:	6006      	str	r6, [r0, #0]
 800fbba:	60c6      	str	r6, [r0, #12]
 800fbbc:	69e6      	ldr	r6, [r4, #28]
 800fbbe:	68f3      	ldr	r3, [r6, #12]
 800fbc0:	b183      	cbz	r3, 800fbe4 <_Balloc+0x50>
 800fbc2:	69e3      	ldr	r3, [r4, #28]
 800fbc4:	68db      	ldr	r3, [r3, #12]
 800fbc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fbca:	b9b8      	cbnz	r0, 800fbfc <_Balloc+0x68>
 800fbcc:	2101      	movs	r1, #1
 800fbce:	fa01 f605 	lsl.w	r6, r1, r5
 800fbd2:	1d72      	adds	r2, r6, #5
 800fbd4:	0092      	lsls	r2, r2, #2
 800fbd6:	4620      	mov	r0, r4
 800fbd8:	f001 ff0a 	bl	80119f0 <_calloc_r>
 800fbdc:	b160      	cbz	r0, 800fbf8 <_Balloc+0x64>
 800fbde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fbe2:	e00e      	b.n	800fc02 <_Balloc+0x6e>
 800fbe4:	2221      	movs	r2, #33	@ 0x21
 800fbe6:	2104      	movs	r1, #4
 800fbe8:	4620      	mov	r0, r4
 800fbea:	f001 ff01 	bl	80119f0 <_calloc_r>
 800fbee:	69e3      	ldr	r3, [r4, #28]
 800fbf0:	60f0      	str	r0, [r6, #12]
 800fbf2:	68db      	ldr	r3, [r3, #12]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d1e4      	bne.n	800fbc2 <_Balloc+0x2e>
 800fbf8:	2000      	movs	r0, #0
 800fbfa:	bd70      	pop	{r4, r5, r6, pc}
 800fbfc:	6802      	ldr	r2, [r0, #0]
 800fbfe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fc02:	2300      	movs	r3, #0
 800fc04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fc08:	e7f7      	b.n	800fbfa <_Balloc+0x66>
 800fc0a:	bf00      	nop
 800fc0c:	080133fa 	.word	0x080133fa
 800fc10:	0801347a 	.word	0x0801347a

0800fc14 <_Bfree>:
 800fc14:	b570      	push	{r4, r5, r6, lr}
 800fc16:	69c6      	ldr	r6, [r0, #28]
 800fc18:	4605      	mov	r5, r0
 800fc1a:	460c      	mov	r4, r1
 800fc1c:	b976      	cbnz	r6, 800fc3c <_Bfree+0x28>
 800fc1e:	2010      	movs	r0, #16
 800fc20:	f7fd ffaa 	bl	800db78 <malloc>
 800fc24:	4602      	mov	r2, r0
 800fc26:	61e8      	str	r0, [r5, #28]
 800fc28:	b920      	cbnz	r0, 800fc34 <_Bfree+0x20>
 800fc2a:	4b09      	ldr	r3, [pc, #36]	@ (800fc50 <_Bfree+0x3c>)
 800fc2c:	4809      	ldr	r0, [pc, #36]	@ (800fc54 <_Bfree+0x40>)
 800fc2e:	218f      	movs	r1, #143	@ 0x8f
 800fc30:	f7fd ff72 	bl	800db18 <__assert_func>
 800fc34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fc38:	6006      	str	r6, [r0, #0]
 800fc3a:	60c6      	str	r6, [r0, #12]
 800fc3c:	b13c      	cbz	r4, 800fc4e <_Bfree+0x3a>
 800fc3e:	69eb      	ldr	r3, [r5, #28]
 800fc40:	6862      	ldr	r2, [r4, #4]
 800fc42:	68db      	ldr	r3, [r3, #12]
 800fc44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fc48:	6021      	str	r1, [r4, #0]
 800fc4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fc4e:	bd70      	pop	{r4, r5, r6, pc}
 800fc50:	080133fa 	.word	0x080133fa
 800fc54:	0801347a 	.word	0x0801347a

0800fc58 <__multadd>:
 800fc58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc5c:	690d      	ldr	r5, [r1, #16]
 800fc5e:	4607      	mov	r7, r0
 800fc60:	460c      	mov	r4, r1
 800fc62:	461e      	mov	r6, r3
 800fc64:	f101 0c14 	add.w	ip, r1, #20
 800fc68:	2000      	movs	r0, #0
 800fc6a:	f8dc 3000 	ldr.w	r3, [ip]
 800fc6e:	b299      	uxth	r1, r3
 800fc70:	fb02 6101 	mla	r1, r2, r1, r6
 800fc74:	0c1e      	lsrs	r6, r3, #16
 800fc76:	0c0b      	lsrs	r3, r1, #16
 800fc78:	fb02 3306 	mla	r3, r2, r6, r3
 800fc7c:	b289      	uxth	r1, r1
 800fc7e:	3001      	adds	r0, #1
 800fc80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fc84:	4285      	cmp	r5, r0
 800fc86:	f84c 1b04 	str.w	r1, [ip], #4
 800fc8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fc8e:	dcec      	bgt.n	800fc6a <__multadd+0x12>
 800fc90:	b30e      	cbz	r6, 800fcd6 <__multadd+0x7e>
 800fc92:	68a3      	ldr	r3, [r4, #8]
 800fc94:	42ab      	cmp	r3, r5
 800fc96:	dc19      	bgt.n	800fccc <__multadd+0x74>
 800fc98:	6861      	ldr	r1, [r4, #4]
 800fc9a:	4638      	mov	r0, r7
 800fc9c:	3101      	adds	r1, #1
 800fc9e:	f7ff ff79 	bl	800fb94 <_Balloc>
 800fca2:	4680      	mov	r8, r0
 800fca4:	b928      	cbnz	r0, 800fcb2 <__multadd+0x5a>
 800fca6:	4602      	mov	r2, r0
 800fca8:	4b0c      	ldr	r3, [pc, #48]	@ (800fcdc <__multadd+0x84>)
 800fcaa:	480d      	ldr	r0, [pc, #52]	@ (800fce0 <__multadd+0x88>)
 800fcac:	21ba      	movs	r1, #186	@ 0xba
 800fcae:	f7fd ff33 	bl	800db18 <__assert_func>
 800fcb2:	6922      	ldr	r2, [r4, #16]
 800fcb4:	3202      	adds	r2, #2
 800fcb6:	f104 010c 	add.w	r1, r4, #12
 800fcba:	0092      	lsls	r2, r2, #2
 800fcbc:	300c      	adds	r0, #12
 800fcbe:	f7ff f8bc 	bl	800ee3a <memcpy>
 800fcc2:	4621      	mov	r1, r4
 800fcc4:	4638      	mov	r0, r7
 800fcc6:	f7ff ffa5 	bl	800fc14 <_Bfree>
 800fcca:	4644      	mov	r4, r8
 800fccc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fcd0:	3501      	adds	r5, #1
 800fcd2:	615e      	str	r6, [r3, #20]
 800fcd4:	6125      	str	r5, [r4, #16]
 800fcd6:	4620      	mov	r0, r4
 800fcd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcdc:	08013469 	.word	0x08013469
 800fce0:	0801347a 	.word	0x0801347a

0800fce4 <__s2b>:
 800fce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fce8:	460c      	mov	r4, r1
 800fcea:	4615      	mov	r5, r2
 800fcec:	461f      	mov	r7, r3
 800fcee:	2209      	movs	r2, #9
 800fcf0:	3308      	adds	r3, #8
 800fcf2:	4606      	mov	r6, r0
 800fcf4:	fb93 f3f2 	sdiv	r3, r3, r2
 800fcf8:	2100      	movs	r1, #0
 800fcfa:	2201      	movs	r2, #1
 800fcfc:	429a      	cmp	r2, r3
 800fcfe:	db09      	blt.n	800fd14 <__s2b+0x30>
 800fd00:	4630      	mov	r0, r6
 800fd02:	f7ff ff47 	bl	800fb94 <_Balloc>
 800fd06:	b940      	cbnz	r0, 800fd1a <__s2b+0x36>
 800fd08:	4602      	mov	r2, r0
 800fd0a:	4b19      	ldr	r3, [pc, #100]	@ (800fd70 <__s2b+0x8c>)
 800fd0c:	4819      	ldr	r0, [pc, #100]	@ (800fd74 <__s2b+0x90>)
 800fd0e:	21d3      	movs	r1, #211	@ 0xd3
 800fd10:	f7fd ff02 	bl	800db18 <__assert_func>
 800fd14:	0052      	lsls	r2, r2, #1
 800fd16:	3101      	adds	r1, #1
 800fd18:	e7f0      	b.n	800fcfc <__s2b+0x18>
 800fd1a:	9b08      	ldr	r3, [sp, #32]
 800fd1c:	6143      	str	r3, [r0, #20]
 800fd1e:	2d09      	cmp	r5, #9
 800fd20:	f04f 0301 	mov.w	r3, #1
 800fd24:	6103      	str	r3, [r0, #16]
 800fd26:	dd16      	ble.n	800fd56 <__s2b+0x72>
 800fd28:	f104 0909 	add.w	r9, r4, #9
 800fd2c:	46c8      	mov	r8, r9
 800fd2e:	442c      	add	r4, r5
 800fd30:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fd34:	4601      	mov	r1, r0
 800fd36:	3b30      	subs	r3, #48	@ 0x30
 800fd38:	220a      	movs	r2, #10
 800fd3a:	4630      	mov	r0, r6
 800fd3c:	f7ff ff8c 	bl	800fc58 <__multadd>
 800fd40:	45a0      	cmp	r8, r4
 800fd42:	d1f5      	bne.n	800fd30 <__s2b+0x4c>
 800fd44:	f1a5 0408 	sub.w	r4, r5, #8
 800fd48:	444c      	add	r4, r9
 800fd4a:	1b2d      	subs	r5, r5, r4
 800fd4c:	1963      	adds	r3, r4, r5
 800fd4e:	42bb      	cmp	r3, r7
 800fd50:	db04      	blt.n	800fd5c <__s2b+0x78>
 800fd52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd56:	340a      	adds	r4, #10
 800fd58:	2509      	movs	r5, #9
 800fd5a:	e7f6      	b.n	800fd4a <__s2b+0x66>
 800fd5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fd60:	4601      	mov	r1, r0
 800fd62:	3b30      	subs	r3, #48	@ 0x30
 800fd64:	220a      	movs	r2, #10
 800fd66:	4630      	mov	r0, r6
 800fd68:	f7ff ff76 	bl	800fc58 <__multadd>
 800fd6c:	e7ee      	b.n	800fd4c <__s2b+0x68>
 800fd6e:	bf00      	nop
 800fd70:	08013469 	.word	0x08013469
 800fd74:	0801347a 	.word	0x0801347a

0800fd78 <__hi0bits>:
 800fd78:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	bf36      	itet	cc
 800fd80:	0403      	lslcc	r3, r0, #16
 800fd82:	2000      	movcs	r0, #0
 800fd84:	2010      	movcc	r0, #16
 800fd86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fd8a:	bf3c      	itt	cc
 800fd8c:	021b      	lslcc	r3, r3, #8
 800fd8e:	3008      	addcc	r0, #8
 800fd90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fd94:	bf3c      	itt	cc
 800fd96:	011b      	lslcc	r3, r3, #4
 800fd98:	3004      	addcc	r0, #4
 800fd9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd9e:	bf3c      	itt	cc
 800fda0:	009b      	lslcc	r3, r3, #2
 800fda2:	3002      	addcc	r0, #2
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	db05      	blt.n	800fdb4 <__hi0bits+0x3c>
 800fda8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fdac:	f100 0001 	add.w	r0, r0, #1
 800fdb0:	bf08      	it	eq
 800fdb2:	2020      	moveq	r0, #32
 800fdb4:	4770      	bx	lr

0800fdb6 <__lo0bits>:
 800fdb6:	6803      	ldr	r3, [r0, #0]
 800fdb8:	4602      	mov	r2, r0
 800fdba:	f013 0007 	ands.w	r0, r3, #7
 800fdbe:	d00b      	beq.n	800fdd8 <__lo0bits+0x22>
 800fdc0:	07d9      	lsls	r1, r3, #31
 800fdc2:	d421      	bmi.n	800fe08 <__lo0bits+0x52>
 800fdc4:	0798      	lsls	r0, r3, #30
 800fdc6:	bf49      	itett	mi
 800fdc8:	085b      	lsrmi	r3, r3, #1
 800fdca:	089b      	lsrpl	r3, r3, #2
 800fdcc:	2001      	movmi	r0, #1
 800fdce:	6013      	strmi	r3, [r2, #0]
 800fdd0:	bf5c      	itt	pl
 800fdd2:	6013      	strpl	r3, [r2, #0]
 800fdd4:	2002      	movpl	r0, #2
 800fdd6:	4770      	bx	lr
 800fdd8:	b299      	uxth	r1, r3
 800fdda:	b909      	cbnz	r1, 800fde0 <__lo0bits+0x2a>
 800fddc:	0c1b      	lsrs	r3, r3, #16
 800fdde:	2010      	movs	r0, #16
 800fde0:	b2d9      	uxtb	r1, r3
 800fde2:	b909      	cbnz	r1, 800fde8 <__lo0bits+0x32>
 800fde4:	3008      	adds	r0, #8
 800fde6:	0a1b      	lsrs	r3, r3, #8
 800fde8:	0719      	lsls	r1, r3, #28
 800fdea:	bf04      	itt	eq
 800fdec:	091b      	lsreq	r3, r3, #4
 800fdee:	3004      	addeq	r0, #4
 800fdf0:	0799      	lsls	r1, r3, #30
 800fdf2:	bf04      	itt	eq
 800fdf4:	089b      	lsreq	r3, r3, #2
 800fdf6:	3002      	addeq	r0, #2
 800fdf8:	07d9      	lsls	r1, r3, #31
 800fdfa:	d403      	bmi.n	800fe04 <__lo0bits+0x4e>
 800fdfc:	085b      	lsrs	r3, r3, #1
 800fdfe:	f100 0001 	add.w	r0, r0, #1
 800fe02:	d003      	beq.n	800fe0c <__lo0bits+0x56>
 800fe04:	6013      	str	r3, [r2, #0]
 800fe06:	4770      	bx	lr
 800fe08:	2000      	movs	r0, #0
 800fe0a:	4770      	bx	lr
 800fe0c:	2020      	movs	r0, #32
 800fe0e:	4770      	bx	lr

0800fe10 <__i2b>:
 800fe10:	b510      	push	{r4, lr}
 800fe12:	460c      	mov	r4, r1
 800fe14:	2101      	movs	r1, #1
 800fe16:	f7ff febd 	bl	800fb94 <_Balloc>
 800fe1a:	4602      	mov	r2, r0
 800fe1c:	b928      	cbnz	r0, 800fe2a <__i2b+0x1a>
 800fe1e:	4b05      	ldr	r3, [pc, #20]	@ (800fe34 <__i2b+0x24>)
 800fe20:	4805      	ldr	r0, [pc, #20]	@ (800fe38 <__i2b+0x28>)
 800fe22:	f240 1145 	movw	r1, #325	@ 0x145
 800fe26:	f7fd fe77 	bl	800db18 <__assert_func>
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	6144      	str	r4, [r0, #20]
 800fe2e:	6103      	str	r3, [r0, #16]
 800fe30:	bd10      	pop	{r4, pc}
 800fe32:	bf00      	nop
 800fe34:	08013469 	.word	0x08013469
 800fe38:	0801347a 	.word	0x0801347a

0800fe3c <__multiply>:
 800fe3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe40:	4614      	mov	r4, r2
 800fe42:	690a      	ldr	r2, [r1, #16]
 800fe44:	6923      	ldr	r3, [r4, #16]
 800fe46:	429a      	cmp	r2, r3
 800fe48:	bfa8      	it	ge
 800fe4a:	4623      	movge	r3, r4
 800fe4c:	460f      	mov	r7, r1
 800fe4e:	bfa4      	itt	ge
 800fe50:	460c      	movge	r4, r1
 800fe52:	461f      	movge	r7, r3
 800fe54:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800fe58:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800fe5c:	68a3      	ldr	r3, [r4, #8]
 800fe5e:	6861      	ldr	r1, [r4, #4]
 800fe60:	eb0a 0609 	add.w	r6, sl, r9
 800fe64:	42b3      	cmp	r3, r6
 800fe66:	b085      	sub	sp, #20
 800fe68:	bfb8      	it	lt
 800fe6a:	3101      	addlt	r1, #1
 800fe6c:	f7ff fe92 	bl	800fb94 <_Balloc>
 800fe70:	b930      	cbnz	r0, 800fe80 <__multiply+0x44>
 800fe72:	4602      	mov	r2, r0
 800fe74:	4b44      	ldr	r3, [pc, #272]	@ (800ff88 <__multiply+0x14c>)
 800fe76:	4845      	ldr	r0, [pc, #276]	@ (800ff8c <__multiply+0x150>)
 800fe78:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fe7c:	f7fd fe4c 	bl	800db18 <__assert_func>
 800fe80:	f100 0514 	add.w	r5, r0, #20
 800fe84:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fe88:	462b      	mov	r3, r5
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	4543      	cmp	r3, r8
 800fe8e:	d321      	bcc.n	800fed4 <__multiply+0x98>
 800fe90:	f107 0114 	add.w	r1, r7, #20
 800fe94:	f104 0214 	add.w	r2, r4, #20
 800fe98:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800fe9c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800fea0:	9302      	str	r3, [sp, #8]
 800fea2:	1b13      	subs	r3, r2, r4
 800fea4:	3b15      	subs	r3, #21
 800fea6:	f023 0303 	bic.w	r3, r3, #3
 800feaa:	3304      	adds	r3, #4
 800feac:	f104 0715 	add.w	r7, r4, #21
 800feb0:	42ba      	cmp	r2, r7
 800feb2:	bf38      	it	cc
 800feb4:	2304      	movcc	r3, #4
 800feb6:	9301      	str	r3, [sp, #4]
 800feb8:	9b02      	ldr	r3, [sp, #8]
 800feba:	9103      	str	r1, [sp, #12]
 800febc:	428b      	cmp	r3, r1
 800febe:	d80c      	bhi.n	800feda <__multiply+0x9e>
 800fec0:	2e00      	cmp	r6, #0
 800fec2:	dd03      	ble.n	800fecc <__multiply+0x90>
 800fec4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d05b      	beq.n	800ff84 <__multiply+0x148>
 800fecc:	6106      	str	r6, [r0, #16]
 800fece:	b005      	add	sp, #20
 800fed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fed4:	f843 2b04 	str.w	r2, [r3], #4
 800fed8:	e7d8      	b.n	800fe8c <__multiply+0x50>
 800feda:	f8b1 a000 	ldrh.w	sl, [r1]
 800fede:	f1ba 0f00 	cmp.w	sl, #0
 800fee2:	d024      	beq.n	800ff2e <__multiply+0xf2>
 800fee4:	f104 0e14 	add.w	lr, r4, #20
 800fee8:	46a9      	mov	r9, r5
 800feea:	f04f 0c00 	mov.w	ip, #0
 800feee:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fef2:	f8d9 3000 	ldr.w	r3, [r9]
 800fef6:	fa1f fb87 	uxth.w	fp, r7
 800fefa:	b29b      	uxth	r3, r3
 800fefc:	fb0a 330b 	mla	r3, sl, fp, r3
 800ff00:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ff04:	f8d9 7000 	ldr.w	r7, [r9]
 800ff08:	4463      	add	r3, ip
 800ff0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ff0e:	fb0a c70b 	mla	r7, sl, fp, ip
 800ff12:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ff16:	b29b      	uxth	r3, r3
 800ff18:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ff1c:	4572      	cmp	r2, lr
 800ff1e:	f849 3b04 	str.w	r3, [r9], #4
 800ff22:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ff26:	d8e2      	bhi.n	800feee <__multiply+0xb2>
 800ff28:	9b01      	ldr	r3, [sp, #4]
 800ff2a:	f845 c003 	str.w	ip, [r5, r3]
 800ff2e:	9b03      	ldr	r3, [sp, #12]
 800ff30:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ff34:	3104      	adds	r1, #4
 800ff36:	f1b9 0f00 	cmp.w	r9, #0
 800ff3a:	d021      	beq.n	800ff80 <__multiply+0x144>
 800ff3c:	682b      	ldr	r3, [r5, #0]
 800ff3e:	f104 0c14 	add.w	ip, r4, #20
 800ff42:	46ae      	mov	lr, r5
 800ff44:	f04f 0a00 	mov.w	sl, #0
 800ff48:	f8bc b000 	ldrh.w	fp, [ip]
 800ff4c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ff50:	fb09 770b 	mla	r7, r9, fp, r7
 800ff54:	4457      	add	r7, sl
 800ff56:	b29b      	uxth	r3, r3
 800ff58:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ff5c:	f84e 3b04 	str.w	r3, [lr], #4
 800ff60:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ff64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ff68:	f8be 3000 	ldrh.w	r3, [lr]
 800ff6c:	fb09 330a 	mla	r3, r9, sl, r3
 800ff70:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ff74:	4562      	cmp	r2, ip
 800ff76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ff7a:	d8e5      	bhi.n	800ff48 <__multiply+0x10c>
 800ff7c:	9f01      	ldr	r7, [sp, #4]
 800ff7e:	51eb      	str	r3, [r5, r7]
 800ff80:	3504      	adds	r5, #4
 800ff82:	e799      	b.n	800feb8 <__multiply+0x7c>
 800ff84:	3e01      	subs	r6, #1
 800ff86:	e79b      	b.n	800fec0 <__multiply+0x84>
 800ff88:	08013469 	.word	0x08013469
 800ff8c:	0801347a 	.word	0x0801347a

0800ff90 <__pow5mult>:
 800ff90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff94:	4615      	mov	r5, r2
 800ff96:	f012 0203 	ands.w	r2, r2, #3
 800ff9a:	4607      	mov	r7, r0
 800ff9c:	460e      	mov	r6, r1
 800ff9e:	d007      	beq.n	800ffb0 <__pow5mult+0x20>
 800ffa0:	4c25      	ldr	r4, [pc, #148]	@ (8010038 <__pow5mult+0xa8>)
 800ffa2:	3a01      	subs	r2, #1
 800ffa4:	2300      	movs	r3, #0
 800ffa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ffaa:	f7ff fe55 	bl	800fc58 <__multadd>
 800ffae:	4606      	mov	r6, r0
 800ffb0:	10ad      	asrs	r5, r5, #2
 800ffb2:	d03d      	beq.n	8010030 <__pow5mult+0xa0>
 800ffb4:	69fc      	ldr	r4, [r7, #28]
 800ffb6:	b97c      	cbnz	r4, 800ffd8 <__pow5mult+0x48>
 800ffb8:	2010      	movs	r0, #16
 800ffba:	f7fd fddd 	bl	800db78 <malloc>
 800ffbe:	4602      	mov	r2, r0
 800ffc0:	61f8      	str	r0, [r7, #28]
 800ffc2:	b928      	cbnz	r0, 800ffd0 <__pow5mult+0x40>
 800ffc4:	4b1d      	ldr	r3, [pc, #116]	@ (801003c <__pow5mult+0xac>)
 800ffc6:	481e      	ldr	r0, [pc, #120]	@ (8010040 <__pow5mult+0xb0>)
 800ffc8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ffcc:	f7fd fda4 	bl	800db18 <__assert_func>
 800ffd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ffd4:	6004      	str	r4, [r0, #0]
 800ffd6:	60c4      	str	r4, [r0, #12]
 800ffd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ffdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ffe0:	b94c      	cbnz	r4, 800fff6 <__pow5mult+0x66>
 800ffe2:	f240 2171 	movw	r1, #625	@ 0x271
 800ffe6:	4638      	mov	r0, r7
 800ffe8:	f7ff ff12 	bl	800fe10 <__i2b>
 800ffec:	2300      	movs	r3, #0
 800ffee:	f8c8 0008 	str.w	r0, [r8, #8]
 800fff2:	4604      	mov	r4, r0
 800fff4:	6003      	str	r3, [r0, #0]
 800fff6:	f04f 0900 	mov.w	r9, #0
 800fffa:	07eb      	lsls	r3, r5, #31
 800fffc:	d50a      	bpl.n	8010014 <__pow5mult+0x84>
 800fffe:	4631      	mov	r1, r6
 8010000:	4622      	mov	r2, r4
 8010002:	4638      	mov	r0, r7
 8010004:	f7ff ff1a 	bl	800fe3c <__multiply>
 8010008:	4631      	mov	r1, r6
 801000a:	4680      	mov	r8, r0
 801000c:	4638      	mov	r0, r7
 801000e:	f7ff fe01 	bl	800fc14 <_Bfree>
 8010012:	4646      	mov	r6, r8
 8010014:	106d      	asrs	r5, r5, #1
 8010016:	d00b      	beq.n	8010030 <__pow5mult+0xa0>
 8010018:	6820      	ldr	r0, [r4, #0]
 801001a:	b938      	cbnz	r0, 801002c <__pow5mult+0x9c>
 801001c:	4622      	mov	r2, r4
 801001e:	4621      	mov	r1, r4
 8010020:	4638      	mov	r0, r7
 8010022:	f7ff ff0b 	bl	800fe3c <__multiply>
 8010026:	6020      	str	r0, [r4, #0]
 8010028:	f8c0 9000 	str.w	r9, [r0]
 801002c:	4604      	mov	r4, r0
 801002e:	e7e4      	b.n	800fffa <__pow5mult+0x6a>
 8010030:	4630      	mov	r0, r6
 8010032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010036:	bf00      	nop
 8010038:	080134d4 	.word	0x080134d4
 801003c:	080133fa 	.word	0x080133fa
 8010040:	0801347a 	.word	0x0801347a

08010044 <__lshift>:
 8010044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010048:	460c      	mov	r4, r1
 801004a:	6849      	ldr	r1, [r1, #4]
 801004c:	6923      	ldr	r3, [r4, #16]
 801004e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010052:	68a3      	ldr	r3, [r4, #8]
 8010054:	4607      	mov	r7, r0
 8010056:	4691      	mov	r9, r2
 8010058:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801005c:	f108 0601 	add.w	r6, r8, #1
 8010060:	42b3      	cmp	r3, r6
 8010062:	db0b      	blt.n	801007c <__lshift+0x38>
 8010064:	4638      	mov	r0, r7
 8010066:	f7ff fd95 	bl	800fb94 <_Balloc>
 801006a:	4605      	mov	r5, r0
 801006c:	b948      	cbnz	r0, 8010082 <__lshift+0x3e>
 801006e:	4602      	mov	r2, r0
 8010070:	4b28      	ldr	r3, [pc, #160]	@ (8010114 <__lshift+0xd0>)
 8010072:	4829      	ldr	r0, [pc, #164]	@ (8010118 <__lshift+0xd4>)
 8010074:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010078:	f7fd fd4e 	bl	800db18 <__assert_func>
 801007c:	3101      	adds	r1, #1
 801007e:	005b      	lsls	r3, r3, #1
 8010080:	e7ee      	b.n	8010060 <__lshift+0x1c>
 8010082:	2300      	movs	r3, #0
 8010084:	f100 0114 	add.w	r1, r0, #20
 8010088:	f100 0210 	add.w	r2, r0, #16
 801008c:	4618      	mov	r0, r3
 801008e:	4553      	cmp	r3, sl
 8010090:	db33      	blt.n	80100fa <__lshift+0xb6>
 8010092:	6920      	ldr	r0, [r4, #16]
 8010094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010098:	f104 0314 	add.w	r3, r4, #20
 801009c:	f019 091f 	ands.w	r9, r9, #31
 80100a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80100a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80100a8:	d02b      	beq.n	8010102 <__lshift+0xbe>
 80100aa:	f1c9 0e20 	rsb	lr, r9, #32
 80100ae:	468a      	mov	sl, r1
 80100b0:	2200      	movs	r2, #0
 80100b2:	6818      	ldr	r0, [r3, #0]
 80100b4:	fa00 f009 	lsl.w	r0, r0, r9
 80100b8:	4310      	orrs	r0, r2
 80100ba:	f84a 0b04 	str.w	r0, [sl], #4
 80100be:	f853 2b04 	ldr.w	r2, [r3], #4
 80100c2:	459c      	cmp	ip, r3
 80100c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80100c8:	d8f3      	bhi.n	80100b2 <__lshift+0x6e>
 80100ca:	ebac 0304 	sub.w	r3, ip, r4
 80100ce:	3b15      	subs	r3, #21
 80100d0:	f023 0303 	bic.w	r3, r3, #3
 80100d4:	3304      	adds	r3, #4
 80100d6:	f104 0015 	add.w	r0, r4, #21
 80100da:	4584      	cmp	ip, r0
 80100dc:	bf38      	it	cc
 80100de:	2304      	movcc	r3, #4
 80100e0:	50ca      	str	r2, [r1, r3]
 80100e2:	b10a      	cbz	r2, 80100e8 <__lshift+0xa4>
 80100e4:	f108 0602 	add.w	r6, r8, #2
 80100e8:	3e01      	subs	r6, #1
 80100ea:	4638      	mov	r0, r7
 80100ec:	612e      	str	r6, [r5, #16]
 80100ee:	4621      	mov	r1, r4
 80100f0:	f7ff fd90 	bl	800fc14 <_Bfree>
 80100f4:	4628      	mov	r0, r5
 80100f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80100fe:	3301      	adds	r3, #1
 8010100:	e7c5      	b.n	801008e <__lshift+0x4a>
 8010102:	3904      	subs	r1, #4
 8010104:	f853 2b04 	ldr.w	r2, [r3], #4
 8010108:	f841 2f04 	str.w	r2, [r1, #4]!
 801010c:	459c      	cmp	ip, r3
 801010e:	d8f9      	bhi.n	8010104 <__lshift+0xc0>
 8010110:	e7ea      	b.n	80100e8 <__lshift+0xa4>
 8010112:	bf00      	nop
 8010114:	08013469 	.word	0x08013469
 8010118:	0801347a 	.word	0x0801347a

0801011c <__mcmp>:
 801011c:	690a      	ldr	r2, [r1, #16]
 801011e:	4603      	mov	r3, r0
 8010120:	6900      	ldr	r0, [r0, #16]
 8010122:	1a80      	subs	r0, r0, r2
 8010124:	b530      	push	{r4, r5, lr}
 8010126:	d10e      	bne.n	8010146 <__mcmp+0x2a>
 8010128:	3314      	adds	r3, #20
 801012a:	3114      	adds	r1, #20
 801012c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010130:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010134:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010138:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801013c:	4295      	cmp	r5, r2
 801013e:	d003      	beq.n	8010148 <__mcmp+0x2c>
 8010140:	d205      	bcs.n	801014e <__mcmp+0x32>
 8010142:	f04f 30ff 	mov.w	r0, #4294967295
 8010146:	bd30      	pop	{r4, r5, pc}
 8010148:	42a3      	cmp	r3, r4
 801014a:	d3f3      	bcc.n	8010134 <__mcmp+0x18>
 801014c:	e7fb      	b.n	8010146 <__mcmp+0x2a>
 801014e:	2001      	movs	r0, #1
 8010150:	e7f9      	b.n	8010146 <__mcmp+0x2a>
	...

08010154 <__mdiff>:
 8010154:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010158:	4689      	mov	r9, r1
 801015a:	4606      	mov	r6, r0
 801015c:	4611      	mov	r1, r2
 801015e:	4648      	mov	r0, r9
 8010160:	4614      	mov	r4, r2
 8010162:	f7ff ffdb 	bl	801011c <__mcmp>
 8010166:	1e05      	subs	r5, r0, #0
 8010168:	d112      	bne.n	8010190 <__mdiff+0x3c>
 801016a:	4629      	mov	r1, r5
 801016c:	4630      	mov	r0, r6
 801016e:	f7ff fd11 	bl	800fb94 <_Balloc>
 8010172:	4602      	mov	r2, r0
 8010174:	b928      	cbnz	r0, 8010182 <__mdiff+0x2e>
 8010176:	4b3f      	ldr	r3, [pc, #252]	@ (8010274 <__mdiff+0x120>)
 8010178:	f240 2137 	movw	r1, #567	@ 0x237
 801017c:	483e      	ldr	r0, [pc, #248]	@ (8010278 <__mdiff+0x124>)
 801017e:	f7fd fccb 	bl	800db18 <__assert_func>
 8010182:	2301      	movs	r3, #1
 8010184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010188:	4610      	mov	r0, r2
 801018a:	b003      	add	sp, #12
 801018c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010190:	bfbc      	itt	lt
 8010192:	464b      	movlt	r3, r9
 8010194:	46a1      	movlt	r9, r4
 8010196:	4630      	mov	r0, r6
 8010198:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801019c:	bfba      	itte	lt
 801019e:	461c      	movlt	r4, r3
 80101a0:	2501      	movlt	r5, #1
 80101a2:	2500      	movge	r5, #0
 80101a4:	f7ff fcf6 	bl	800fb94 <_Balloc>
 80101a8:	4602      	mov	r2, r0
 80101aa:	b918      	cbnz	r0, 80101b4 <__mdiff+0x60>
 80101ac:	4b31      	ldr	r3, [pc, #196]	@ (8010274 <__mdiff+0x120>)
 80101ae:	f240 2145 	movw	r1, #581	@ 0x245
 80101b2:	e7e3      	b.n	801017c <__mdiff+0x28>
 80101b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80101b8:	6926      	ldr	r6, [r4, #16]
 80101ba:	60c5      	str	r5, [r0, #12]
 80101bc:	f109 0310 	add.w	r3, r9, #16
 80101c0:	f109 0514 	add.w	r5, r9, #20
 80101c4:	f104 0e14 	add.w	lr, r4, #20
 80101c8:	f100 0b14 	add.w	fp, r0, #20
 80101cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80101d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80101d4:	9301      	str	r3, [sp, #4]
 80101d6:	46d9      	mov	r9, fp
 80101d8:	f04f 0c00 	mov.w	ip, #0
 80101dc:	9b01      	ldr	r3, [sp, #4]
 80101de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80101e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80101e6:	9301      	str	r3, [sp, #4]
 80101e8:	fa1f f38a 	uxth.w	r3, sl
 80101ec:	4619      	mov	r1, r3
 80101ee:	b283      	uxth	r3, r0
 80101f0:	1acb      	subs	r3, r1, r3
 80101f2:	0c00      	lsrs	r0, r0, #16
 80101f4:	4463      	add	r3, ip
 80101f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80101fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80101fe:	b29b      	uxth	r3, r3
 8010200:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010204:	4576      	cmp	r6, lr
 8010206:	f849 3b04 	str.w	r3, [r9], #4
 801020a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801020e:	d8e5      	bhi.n	80101dc <__mdiff+0x88>
 8010210:	1b33      	subs	r3, r6, r4
 8010212:	3b15      	subs	r3, #21
 8010214:	f023 0303 	bic.w	r3, r3, #3
 8010218:	3415      	adds	r4, #21
 801021a:	3304      	adds	r3, #4
 801021c:	42a6      	cmp	r6, r4
 801021e:	bf38      	it	cc
 8010220:	2304      	movcc	r3, #4
 8010222:	441d      	add	r5, r3
 8010224:	445b      	add	r3, fp
 8010226:	461e      	mov	r6, r3
 8010228:	462c      	mov	r4, r5
 801022a:	4544      	cmp	r4, r8
 801022c:	d30e      	bcc.n	801024c <__mdiff+0xf8>
 801022e:	f108 0103 	add.w	r1, r8, #3
 8010232:	1b49      	subs	r1, r1, r5
 8010234:	f021 0103 	bic.w	r1, r1, #3
 8010238:	3d03      	subs	r5, #3
 801023a:	45a8      	cmp	r8, r5
 801023c:	bf38      	it	cc
 801023e:	2100      	movcc	r1, #0
 8010240:	440b      	add	r3, r1
 8010242:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010246:	b191      	cbz	r1, 801026e <__mdiff+0x11a>
 8010248:	6117      	str	r7, [r2, #16]
 801024a:	e79d      	b.n	8010188 <__mdiff+0x34>
 801024c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010250:	46e6      	mov	lr, ip
 8010252:	0c08      	lsrs	r0, r1, #16
 8010254:	fa1c fc81 	uxtah	ip, ip, r1
 8010258:	4471      	add	r1, lr
 801025a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801025e:	b289      	uxth	r1, r1
 8010260:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010264:	f846 1b04 	str.w	r1, [r6], #4
 8010268:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801026c:	e7dd      	b.n	801022a <__mdiff+0xd6>
 801026e:	3f01      	subs	r7, #1
 8010270:	e7e7      	b.n	8010242 <__mdiff+0xee>
 8010272:	bf00      	nop
 8010274:	08013469 	.word	0x08013469
 8010278:	0801347a 	.word	0x0801347a

0801027c <__ulp>:
 801027c:	b082      	sub	sp, #8
 801027e:	ed8d 0b00 	vstr	d0, [sp]
 8010282:	9a01      	ldr	r2, [sp, #4]
 8010284:	4b0f      	ldr	r3, [pc, #60]	@ (80102c4 <__ulp+0x48>)
 8010286:	4013      	ands	r3, r2
 8010288:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801028c:	2b00      	cmp	r3, #0
 801028e:	dc08      	bgt.n	80102a2 <__ulp+0x26>
 8010290:	425b      	negs	r3, r3
 8010292:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010296:	ea4f 5223 	mov.w	r2, r3, asr #20
 801029a:	da04      	bge.n	80102a6 <__ulp+0x2a>
 801029c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80102a0:	4113      	asrs	r3, r2
 80102a2:	2200      	movs	r2, #0
 80102a4:	e008      	b.n	80102b8 <__ulp+0x3c>
 80102a6:	f1a2 0314 	sub.w	r3, r2, #20
 80102aa:	2b1e      	cmp	r3, #30
 80102ac:	bfda      	itte	le
 80102ae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80102b2:	40da      	lsrle	r2, r3
 80102b4:	2201      	movgt	r2, #1
 80102b6:	2300      	movs	r3, #0
 80102b8:	4619      	mov	r1, r3
 80102ba:	4610      	mov	r0, r2
 80102bc:	ec41 0b10 	vmov	d0, r0, r1
 80102c0:	b002      	add	sp, #8
 80102c2:	4770      	bx	lr
 80102c4:	7ff00000 	.word	0x7ff00000

080102c8 <__b2d>:
 80102c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102cc:	6906      	ldr	r6, [r0, #16]
 80102ce:	f100 0814 	add.w	r8, r0, #20
 80102d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80102d6:	1f37      	subs	r7, r6, #4
 80102d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80102dc:	4610      	mov	r0, r2
 80102de:	f7ff fd4b 	bl	800fd78 <__hi0bits>
 80102e2:	f1c0 0320 	rsb	r3, r0, #32
 80102e6:	280a      	cmp	r0, #10
 80102e8:	600b      	str	r3, [r1, #0]
 80102ea:	491b      	ldr	r1, [pc, #108]	@ (8010358 <__b2d+0x90>)
 80102ec:	dc15      	bgt.n	801031a <__b2d+0x52>
 80102ee:	f1c0 0c0b 	rsb	ip, r0, #11
 80102f2:	fa22 f30c 	lsr.w	r3, r2, ip
 80102f6:	45b8      	cmp	r8, r7
 80102f8:	ea43 0501 	orr.w	r5, r3, r1
 80102fc:	bf34      	ite	cc
 80102fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010302:	2300      	movcs	r3, #0
 8010304:	3015      	adds	r0, #21
 8010306:	fa02 f000 	lsl.w	r0, r2, r0
 801030a:	fa23 f30c 	lsr.w	r3, r3, ip
 801030e:	4303      	orrs	r3, r0
 8010310:	461c      	mov	r4, r3
 8010312:	ec45 4b10 	vmov	d0, r4, r5
 8010316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801031a:	45b8      	cmp	r8, r7
 801031c:	bf3a      	itte	cc
 801031e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010322:	f1a6 0708 	subcc.w	r7, r6, #8
 8010326:	2300      	movcs	r3, #0
 8010328:	380b      	subs	r0, #11
 801032a:	d012      	beq.n	8010352 <__b2d+0x8a>
 801032c:	f1c0 0120 	rsb	r1, r0, #32
 8010330:	fa23 f401 	lsr.w	r4, r3, r1
 8010334:	4082      	lsls	r2, r0
 8010336:	4322      	orrs	r2, r4
 8010338:	4547      	cmp	r7, r8
 801033a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801033e:	bf8c      	ite	hi
 8010340:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010344:	2200      	movls	r2, #0
 8010346:	4083      	lsls	r3, r0
 8010348:	40ca      	lsrs	r2, r1
 801034a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801034e:	4313      	orrs	r3, r2
 8010350:	e7de      	b.n	8010310 <__b2d+0x48>
 8010352:	ea42 0501 	orr.w	r5, r2, r1
 8010356:	e7db      	b.n	8010310 <__b2d+0x48>
 8010358:	3ff00000 	.word	0x3ff00000

0801035c <__d2b>:
 801035c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010360:	460f      	mov	r7, r1
 8010362:	2101      	movs	r1, #1
 8010364:	ec59 8b10 	vmov	r8, r9, d0
 8010368:	4616      	mov	r6, r2
 801036a:	f7ff fc13 	bl	800fb94 <_Balloc>
 801036e:	4604      	mov	r4, r0
 8010370:	b930      	cbnz	r0, 8010380 <__d2b+0x24>
 8010372:	4602      	mov	r2, r0
 8010374:	4b23      	ldr	r3, [pc, #140]	@ (8010404 <__d2b+0xa8>)
 8010376:	4824      	ldr	r0, [pc, #144]	@ (8010408 <__d2b+0xac>)
 8010378:	f240 310f 	movw	r1, #783	@ 0x30f
 801037c:	f7fd fbcc 	bl	800db18 <__assert_func>
 8010380:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010384:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010388:	b10d      	cbz	r5, 801038e <__d2b+0x32>
 801038a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801038e:	9301      	str	r3, [sp, #4]
 8010390:	f1b8 0300 	subs.w	r3, r8, #0
 8010394:	d023      	beq.n	80103de <__d2b+0x82>
 8010396:	4668      	mov	r0, sp
 8010398:	9300      	str	r3, [sp, #0]
 801039a:	f7ff fd0c 	bl	800fdb6 <__lo0bits>
 801039e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80103a2:	b1d0      	cbz	r0, 80103da <__d2b+0x7e>
 80103a4:	f1c0 0320 	rsb	r3, r0, #32
 80103a8:	fa02 f303 	lsl.w	r3, r2, r3
 80103ac:	430b      	orrs	r3, r1
 80103ae:	40c2      	lsrs	r2, r0
 80103b0:	6163      	str	r3, [r4, #20]
 80103b2:	9201      	str	r2, [sp, #4]
 80103b4:	9b01      	ldr	r3, [sp, #4]
 80103b6:	61a3      	str	r3, [r4, #24]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	bf0c      	ite	eq
 80103bc:	2201      	moveq	r2, #1
 80103be:	2202      	movne	r2, #2
 80103c0:	6122      	str	r2, [r4, #16]
 80103c2:	b1a5      	cbz	r5, 80103ee <__d2b+0x92>
 80103c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80103c8:	4405      	add	r5, r0
 80103ca:	603d      	str	r5, [r7, #0]
 80103cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80103d0:	6030      	str	r0, [r6, #0]
 80103d2:	4620      	mov	r0, r4
 80103d4:	b003      	add	sp, #12
 80103d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103da:	6161      	str	r1, [r4, #20]
 80103dc:	e7ea      	b.n	80103b4 <__d2b+0x58>
 80103de:	a801      	add	r0, sp, #4
 80103e0:	f7ff fce9 	bl	800fdb6 <__lo0bits>
 80103e4:	9b01      	ldr	r3, [sp, #4]
 80103e6:	6163      	str	r3, [r4, #20]
 80103e8:	3020      	adds	r0, #32
 80103ea:	2201      	movs	r2, #1
 80103ec:	e7e8      	b.n	80103c0 <__d2b+0x64>
 80103ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80103f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80103f6:	6038      	str	r0, [r7, #0]
 80103f8:	6918      	ldr	r0, [r3, #16]
 80103fa:	f7ff fcbd 	bl	800fd78 <__hi0bits>
 80103fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010402:	e7e5      	b.n	80103d0 <__d2b+0x74>
 8010404:	08013469 	.word	0x08013469
 8010408:	0801347a 	.word	0x0801347a

0801040c <__ratio>:
 801040c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010410:	b085      	sub	sp, #20
 8010412:	e9cd 1000 	strd	r1, r0, [sp]
 8010416:	a902      	add	r1, sp, #8
 8010418:	f7ff ff56 	bl	80102c8 <__b2d>
 801041c:	9800      	ldr	r0, [sp, #0]
 801041e:	a903      	add	r1, sp, #12
 8010420:	ec55 4b10 	vmov	r4, r5, d0
 8010424:	f7ff ff50 	bl	80102c8 <__b2d>
 8010428:	9b01      	ldr	r3, [sp, #4]
 801042a:	6919      	ldr	r1, [r3, #16]
 801042c:	9b00      	ldr	r3, [sp, #0]
 801042e:	691b      	ldr	r3, [r3, #16]
 8010430:	1ac9      	subs	r1, r1, r3
 8010432:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010436:	1a9b      	subs	r3, r3, r2
 8010438:	ec5b ab10 	vmov	sl, fp, d0
 801043c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010440:	2b00      	cmp	r3, #0
 8010442:	bfce      	itee	gt
 8010444:	462a      	movgt	r2, r5
 8010446:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801044a:	465a      	movle	r2, fp
 801044c:	462f      	mov	r7, r5
 801044e:	46d9      	mov	r9, fp
 8010450:	bfcc      	ite	gt
 8010452:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010456:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801045a:	464b      	mov	r3, r9
 801045c:	4652      	mov	r2, sl
 801045e:	4620      	mov	r0, r4
 8010460:	4639      	mov	r1, r7
 8010462:	f7f0 fa1b 	bl	800089c <__aeabi_ddiv>
 8010466:	ec41 0b10 	vmov	d0, r0, r1
 801046a:	b005      	add	sp, #20
 801046c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010470 <__copybits>:
 8010470:	3901      	subs	r1, #1
 8010472:	b570      	push	{r4, r5, r6, lr}
 8010474:	1149      	asrs	r1, r1, #5
 8010476:	6914      	ldr	r4, [r2, #16]
 8010478:	3101      	adds	r1, #1
 801047a:	f102 0314 	add.w	r3, r2, #20
 801047e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010482:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010486:	1f05      	subs	r5, r0, #4
 8010488:	42a3      	cmp	r3, r4
 801048a:	d30c      	bcc.n	80104a6 <__copybits+0x36>
 801048c:	1aa3      	subs	r3, r4, r2
 801048e:	3b11      	subs	r3, #17
 8010490:	f023 0303 	bic.w	r3, r3, #3
 8010494:	3211      	adds	r2, #17
 8010496:	42a2      	cmp	r2, r4
 8010498:	bf88      	it	hi
 801049a:	2300      	movhi	r3, #0
 801049c:	4418      	add	r0, r3
 801049e:	2300      	movs	r3, #0
 80104a0:	4288      	cmp	r0, r1
 80104a2:	d305      	bcc.n	80104b0 <__copybits+0x40>
 80104a4:	bd70      	pop	{r4, r5, r6, pc}
 80104a6:	f853 6b04 	ldr.w	r6, [r3], #4
 80104aa:	f845 6f04 	str.w	r6, [r5, #4]!
 80104ae:	e7eb      	b.n	8010488 <__copybits+0x18>
 80104b0:	f840 3b04 	str.w	r3, [r0], #4
 80104b4:	e7f4      	b.n	80104a0 <__copybits+0x30>

080104b6 <__any_on>:
 80104b6:	f100 0214 	add.w	r2, r0, #20
 80104ba:	6900      	ldr	r0, [r0, #16]
 80104bc:	114b      	asrs	r3, r1, #5
 80104be:	4298      	cmp	r0, r3
 80104c0:	b510      	push	{r4, lr}
 80104c2:	db11      	blt.n	80104e8 <__any_on+0x32>
 80104c4:	dd0a      	ble.n	80104dc <__any_on+0x26>
 80104c6:	f011 011f 	ands.w	r1, r1, #31
 80104ca:	d007      	beq.n	80104dc <__any_on+0x26>
 80104cc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80104d0:	fa24 f001 	lsr.w	r0, r4, r1
 80104d4:	fa00 f101 	lsl.w	r1, r0, r1
 80104d8:	428c      	cmp	r4, r1
 80104da:	d10b      	bne.n	80104f4 <__any_on+0x3e>
 80104dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80104e0:	4293      	cmp	r3, r2
 80104e2:	d803      	bhi.n	80104ec <__any_on+0x36>
 80104e4:	2000      	movs	r0, #0
 80104e6:	bd10      	pop	{r4, pc}
 80104e8:	4603      	mov	r3, r0
 80104ea:	e7f7      	b.n	80104dc <__any_on+0x26>
 80104ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80104f0:	2900      	cmp	r1, #0
 80104f2:	d0f5      	beq.n	80104e0 <__any_on+0x2a>
 80104f4:	2001      	movs	r0, #1
 80104f6:	e7f6      	b.n	80104e6 <__any_on+0x30>

080104f8 <sulp>:
 80104f8:	b570      	push	{r4, r5, r6, lr}
 80104fa:	4604      	mov	r4, r0
 80104fc:	460d      	mov	r5, r1
 80104fe:	ec45 4b10 	vmov	d0, r4, r5
 8010502:	4616      	mov	r6, r2
 8010504:	f7ff feba 	bl	801027c <__ulp>
 8010508:	ec51 0b10 	vmov	r0, r1, d0
 801050c:	b17e      	cbz	r6, 801052e <sulp+0x36>
 801050e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010512:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010516:	2b00      	cmp	r3, #0
 8010518:	dd09      	ble.n	801052e <sulp+0x36>
 801051a:	051b      	lsls	r3, r3, #20
 801051c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010520:	2400      	movs	r4, #0
 8010522:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010526:	4622      	mov	r2, r4
 8010528:	462b      	mov	r3, r5
 801052a:	f7f0 f88d 	bl	8000648 <__aeabi_dmul>
 801052e:	ec41 0b10 	vmov	d0, r0, r1
 8010532:	bd70      	pop	{r4, r5, r6, pc}
 8010534:	0000      	movs	r0, r0
	...

08010538 <_strtod_l>:
 8010538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801053c:	b09f      	sub	sp, #124	@ 0x7c
 801053e:	460c      	mov	r4, r1
 8010540:	9217      	str	r2, [sp, #92]	@ 0x5c
 8010542:	2200      	movs	r2, #0
 8010544:	921a      	str	r2, [sp, #104]	@ 0x68
 8010546:	9005      	str	r0, [sp, #20]
 8010548:	f04f 0a00 	mov.w	sl, #0
 801054c:	f04f 0b00 	mov.w	fp, #0
 8010550:	460a      	mov	r2, r1
 8010552:	9219      	str	r2, [sp, #100]	@ 0x64
 8010554:	7811      	ldrb	r1, [r2, #0]
 8010556:	292b      	cmp	r1, #43	@ 0x2b
 8010558:	d04a      	beq.n	80105f0 <_strtod_l+0xb8>
 801055a:	d838      	bhi.n	80105ce <_strtod_l+0x96>
 801055c:	290d      	cmp	r1, #13
 801055e:	d832      	bhi.n	80105c6 <_strtod_l+0x8e>
 8010560:	2908      	cmp	r1, #8
 8010562:	d832      	bhi.n	80105ca <_strtod_l+0x92>
 8010564:	2900      	cmp	r1, #0
 8010566:	d03b      	beq.n	80105e0 <_strtod_l+0xa8>
 8010568:	2200      	movs	r2, #0
 801056a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801056c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801056e:	782a      	ldrb	r2, [r5, #0]
 8010570:	2a30      	cmp	r2, #48	@ 0x30
 8010572:	f040 80b3 	bne.w	80106dc <_strtod_l+0x1a4>
 8010576:	786a      	ldrb	r2, [r5, #1]
 8010578:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801057c:	2a58      	cmp	r2, #88	@ 0x58
 801057e:	d16e      	bne.n	801065e <_strtod_l+0x126>
 8010580:	9302      	str	r3, [sp, #8]
 8010582:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010584:	9301      	str	r3, [sp, #4]
 8010586:	ab1a      	add	r3, sp, #104	@ 0x68
 8010588:	9300      	str	r3, [sp, #0]
 801058a:	4a8e      	ldr	r2, [pc, #568]	@ (80107c4 <_strtod_l+0x28c>)
 801058c:	9805      	ldr	r0, [sp, #20]
 801058e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010590:	a919      	add	r1, sp, #100	@ 0x64
 8010592:	f001 faa9 	bl	8011ae8 <__gethex>
 8010596:	f010 060f 	ands.w	r6, r0, #15
 801059a:	4604      	mov	r4, r0
 801059c:	d005      	beq.n	80105aa <_strtod_l+0x72>
 801059e:	2e06      	cmp	r6, #6
 80105a0:	d128      	bne.n	80105f4 <_strtod_l+0xbc>
 80105a2:	3501      	adds	r5, #1
 80105a4:	2300      	movs	r3, #0
 80105a6:	9519      	str	r5, [sp, #100]	@ 0x64
 80105a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80105aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	f040 858e 	bne.w	80110ce <_strtod_l+0xb96>
 80105b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80105b4:	b1cb      	cbz	r3, 80105ea <_strtod_l+0xb2>
 80105b6:	4652      	mov	r2, sl
 80105b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80105bc:	ec43 2b10 	vmov	d0, r2, r3
 80105c0:	b01f      	add	sp, #124	@ 0x7c
 80105c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105c6:	2920      	cmp	r1, #32
 80105c8:	d1ce      	bne.n	8010568 <_strtod_l+0x30>
 80105ca:	3201      	adds	r2, #1
 80105cc:	e7c1      	b.n	8010552 <_strtod_l+0x1a>
 80105ce:	292d      	cmp	r1, #45	@ 0x2d
 80105d0:	d1ca      	bne.n	8010568 <_strtod_l+0x30>
 80105d2:	2101      	movs	r1, #1
 80105d4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80105d6:	1c51      	adds	r1, r2, #1
 80105d8:	9119      	str	r1, [sp, #100]	@ 0x64
 80105da:	7852      	ldrb	r2, [r2, #1]
 80105dc:	2a00      	cmp	r2, #0
 80105de:	d1c5      	bne.n	801056c <_strtod_l+0x34>
 80105e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80105e2:	9419      	str	r4, [sp, #100]	@ 0x64
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	f040 8570 	bne.w	80110ca <_strtod_l+0xb92>
 80105ea:	4652      	mov	r2, sl
 80105ec:	465b      	mov	r3, fp
 80105ee:	e7e5      	b.n	80105bc <_strtod_l+0x84>
 80105f0:	2100      	movs	r1, #0
 80105f2:	e7ef      	b.n	80105d4 <_strtod_l+0x9c>
 80105f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80105f6:	b13a      	cbz	r2, 8010608 <_strtod_l+0xd0>
 80105f8:	2135      	movs	r1, #53	@ 0x35
 80105fa:	a81c      	add	r0, sp, #112	@ 0x70
 80105fc:	f7ff ff38 	bl	8010470 <__copybits>
 8010600:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010602:	9805      	ldr	r0, [sp, #20]
 8010604:	f7ff fb06 	bl	800fc14 <_Bfree>
 8010608:	3e01      	subs	r6, #1
 801060a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801060c:	2e04      	cmp	r6, #4
 801060e:	d806      	bhi.n	801061e <_strtod_l+0xe6>
 8010610:	e8df f006 	tbb	[pc, r6]
 8010614:	201d0314 	.word	0x201d0314
 8010618:	14          	.byte	0x14
 8010619:	00          	.byte	0x00
 801061a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801061e:	05e1      	lsls	r1, r4, #23
 8010620:	bf48      	it	mi
 8010622:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010626:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801062a:	0d1b      	lsrs	r3, r3, #20
 801062c:	051b      	lsls	r3, r3, #20
 801062e:	2b00      	cmp	r3, #0
 8010630:	d1bb      	bne.n	80105aa <_strtod_l+0x72>
 8010632:	f7fe fbd5 	bl	800ede0 <__errno>
 8010636:	2322      	movs	r3, #34	@ 0x22
 8010638:	6003      	str	r3, [r0, #0]
 801063a:	e7b6      	b.n	80105aa <_strtod_l+0x72>
 801063c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8010640:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010644:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010648:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801064c:	e7e7      	b.n	801061e <_strtod_l+0xe6>
 801064e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80107cc <_strtod_l+0x294>
 8010652:	e7e4      	b.n	801061e <_strtod_l+0xe6>
 8010654:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010658:	f04f 3aff 	mov.w	sl, #4294967295
 801065c:	e7df      	b.n	801061e <_strtod_l+0xe6>
 801065e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010660:	1c5a      	adds	r2, r3, #1
 8010662:	9219      	str	r2, [sp, #100]	@ 0x64
 8010664:	785b      	ldrb	r3, [r3, #1]
 8010666:	2b30      	cmp	r3, #48	@ 0x30
 8010668:	d0f9      	beq.n	801065e <_strtod_l+0x126>
 801066a:	2b00      	cmp	r3, #0
 801066c:	d09d      	beq.n	80105aa <_strtod_l+0x72>
 801066e:	2301      	movs	r3, #1
 8010670:	9309      	str	r3, [sp, #36]	@ 0x24
 8010672:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010674:	930c      	str	r3, [sp, #48]	@ 0x30
 8010676:	2300      	movs	r3, #0
 8010678:	9308      	str	r3, [sp, #32]
 801067a:	930a      	str	r3, [sp, #40]	@ 0x28
 801067c:	461f      	mov	r7, r3
 801067e:	220a      	movs	r2, #10
 8010680:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8010682:	7805      	ldrb	r5, [r0, #0]
 8010684:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8010688:	b2d9      	uxtb	r1, r3
 801068a:	2909      	cmp	r1, #9
 801068c:	d928      	bls.n	80106e0 <_strtod_l+0x1a8>
 801068e:	494e      	ldr	r1, [pc, #312]	@ (80107c8 <_strtod_l+0x290>)
 8010690:	2201      	movs	r2, #1
 8010692:	f001 f991 	bl	80119b8 <strncmp>
 8010696:	2800      	cmp	r0, #0
 8010698:	d032      	beq.n	8010700 <_strtod_l+0x1c8>
 801069a:	2000      	movs	r0, #0
 801069c:	462a      	mov	r2, r5
 801069e:	4681      	mov	r9, r0
 80106a0:	463d      	mov	r5, r7
 80106a2:	4603      	mov	r3, r0
 80106a4:	2a65      	cmp	r2, #101	@ 0x65
 80106a6:	d001      	beq.n	80106ac <_strtod_l+0x174>
 80106a8:	2a45      	cmp	r2, #69	@ 0x45
 80106aa:	d114      	bne.n	80106d6 <_strtod_l+0x19e>
 80106ac:	b91d      	cbnz	r5, 80106b6 <_strtod_l+0x17e>
 80106ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106b0:	4302      	orrs	r2, r0
 80106b2:	d095      	beq.n	80105e0 <_strtod_l+0xa8>
 80106b4:	2500      	movs	r5, #0
 80106b6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80106b8:	1c62      	adds	r2, r4, #1
 80106ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80106bc:	7862      	ldrb	r2, [r4, #1]
 80106be:	2a2b      	cmp	r2, #43	@ 0x2b
 80106c0:	d077      	beq.n	80107b2 <_strtod_l+0x27a>
 80106c2:	2a2d      	cmp	r2, #45	@ 0x2d
 80106c4:	d07b      	beq.n	80107be <_strtod_l+0x286>
 80106c6:	f04f 0c00 	mov.w	ip, #0
 80106ca:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80106ce:	2909      	cmp	r1, #9
 80106d0:	f240 8082 	bls.w	80107d8 <_strtod_l+0x2a0>
 80106d4:	9419      	str	r4, [sp, #100]	@ 0x64
 80106d6:	f04f 0800 	mov.w	r8, #0
 80106da:	e0a2      	b.n	8010822 <_strtod_l+0x2ea>
 80106dc:	2300      	movs	r3, #0
 80106de:	e7c7      	b.n	8010670 <_strtod_l+0x138>
 80106e0:	2f08      	cmp	r7, #8
 80106e2:	bfd5      	itete	le
 80106e4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80106e6:	9908      	ldrgt	r1, [sp, #32]
 80106e8:	fb02 3301 	mlale	r3, r2, r1, r3
 80106ec:	fb02 3301 	mlagt	r3, r2, r1, r3
 80106f0:	f100 0001 	add.w	r0, r0, #1
 80106f4:	bfd4      	ite	le
 80106f6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80106f8:	9308      	strgt	r3, [sp, #32]
 80106fa:	3701      	adds	r7, #1
 80106fc:	9019      	str	r0, [sp, #100]	@ 0x64
 80106fe:	e7bf      	b.n	8010680 <_strtod_l+0x148>
 8010700:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010702:	1c5a      	adds	r2, r3, #1
 8010704:	9219      	str	r2, [sp, #100]	@ 0x64
 8010706:	785a      	ldrb	r2, [r3, #1]
 8010708:	b37f      	cbz	r7, 801076a <_strtod_l+0x232>
 801070a:	4681      	mov	r9, r0
 801070c:	463d      	mov	r5, r7
 801070e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8010712:	2b09      	cmp	r3, #9
 8010714:	d912      	bls.n	801073c <_strtod_l+0x204>
 8010716:	2301      	movs	r3, #1
 8010718:	e7c4      	b.n	80106a4 <_strtod_l+0x16c>
 801071a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801071c:	1c5a      	adds	r2, r3, #1
 801071e:	9219      	str	r2, [sp, #100]	@ 0x64
 8010720:	785a      	ldrb	r2, [r3, #1]
 8010722:	3001      	adds	r0, #1
 8010724:	2a30      	cmp	r2, #48	@ 0x30
 8010726:	d0f8      	beq.n	801071a <_strtod_l+0x1e2>
 8010728:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801072c:	2b08      	cmp	r3, #8
 801072e:	f200 84d3 	bhi.w	80110d8 <_strtod_l+0xba0>
 8010732:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010734:	930c      	str	r3, [sp, #48]	@ 0x30
 8010736:	4681      	mov	r9, r0
 8010738:	2000      	movs	r0, #0
 801073a:	4605      	mov	r5, r0
 801073c:	3a30      	subs	r2, #48	@ 0x30
 801073e:	f100 0301 	add.w	r3, r0, #1
 8010742:	d02a      	beq.n	801079a <_strtod_l+0x262>
 8010744:	4499      	add	r9, r3
 8010746:	eb00 0c05 	add.w	ip, r0, r5
 801074a:	462b      	mov	r3, r5
 801074c:	210a      	movs	r1, #10
 801074e:	4563      	cmp	r3, ip
 8010750:	d10d      	bne.n	801076e <_strtod_l+0x236>
 8010752:	1c69      	adds	r1, r5, #1
 8010754:	4401      	add	r1, r0
 8010756:	4428      	add	r0, r5
 8010758:	2808      	cmp	r0, #8
 801075a:	dc16      	bgt.n	801078a <_strtod_l+0x252>
 801075c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801075e:	230a      	movs	r3, #10
 8010760:	fb03 2300 	mla	r3, r3, r0, r2
 8010764:	930a      	str	r3, [sp, #40]	@ 0x28
 8010766:	2300      	movs	r3, #0
 8010768:	e018      	b.n	801079c <_strtod_l+0x264>
 801076a:	4638      	mov	r0, r7
 801076c:	e7da      	b.n	8010724 <_strtod_l+0x1ec>
 801076e:	2b08      	cmp	r3, #8
 8010770:	f103 0301 	add.w	r3, r3, #1
 8010774:	dc03      	bgt.n	801077e <_strtod_l+0x246>
 8010776:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8010778:	434e      	muls	r6, r1
 801077a:	960a      	str	r6, [sp, #40]	@ 0x28
 801077c:	e7e7      	b.n	801074e <_strtod_l+0x216>
 801077e:	2b10      	cmp	r3, #16
 8010780:	bfde      	ittt	le
 8010782:	9e08      	ldrle	r6, [sp, #32]
 8010784:	434e      	mulle	r6, r1
 8010786:	9608      	strle	r6, [sp, #32]
 8010788:	e7e1      	b.n	801074e <_strtod_l+0x216>
 801078a:	280f      	cmp	r0, #15
 801078c:	dceb      	bgt.n	8010766 <_strtod_l+0x22e>
 801078e:	9808      	ldr	r0, [sp, #32]
 8010790:	230a      	movs	r3, #10
 8010792:	fb03 2300 	mla	r3, r3, r0, r2
 8010796:	9308      	str	r3, [sp, #32]
 8010798:	e7e5      	b.n	8010766 <_strtod_l+0x22e>
 801079a:	4629      	mov	r1, r5
 801079c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801079e:	1c50      	adds	r0, r2, #1
 80107a0:	9019      	str	r0, [sp, #100]	@ 0x64
 80107a2:	7852      	ldrb	r2, [r2, #1]
 80107a4:	4618      	mov	r0, r3
 80107a6:	460d      	mov	r5, r1
 80107a8:	e7b1      	b.n	801070e <_strtod_l+0x1d6>
 80107aa:	f04f 0900 	mov.w	r9, #0
 80107ae:	2301      	movs	r3, #1
 80107b0:	e77d      	b.n	80106ae <_strtod_l+0x176>
 80107b2:	f04f 0c00 	mov.w	ip, #0
 80107b6:	1ca2      	adds	r2, r4, #2
 80107b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80107ba:	78a2      	ldrb	r2, [r4, #2]
 80107bc:	e785      	b.n	80106ca <_strtod_l+0x192>
 80107be:	f04f 0c01 	mov.w	ip, #1
 80107c2:	e7f8      	b.n	80107b6 <_strtod_l+0x27e>
 80107c4:	080135e8 	.word	0x080135e8
 80107c8:	080135d0 	.word	0x080135d0
 80107cc:	7ff00000 	.word	0x7ff00000
 80107d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80107d2:	1c51      	adds	r1, r2, #1
 80107d4:	9119      	str	r1, [sp, #100]	@ 0x64
 80107d6:	7852      	ldrb	r2, [r2, #1]
 80107d8:	2a30      	cmp	r2, #48	@ 0x30
 80107da:	d0f9      	beq.n	80107d0 <_strtod_l+0x298>
 80107dc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80107e0:	2908      	cmp	r1, #8
 80107e2:	f63f af78 	bhi.w	80106d6 <_strtod_l+0x19e>
 80107e6:	3a30      	subs	r2, #48	@ 0x30
 80107e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80107ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80107ec:	920f      	str	r2, [sp, #60]	@ 0x3c
 80107ee:	f04f 080a 	mov.w	r8, #10
 80107f2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80107f4:	1c56      	adds	r6, r2, #1
 80107f6:	9619      	str	r6, [sp, #100]	@ 0x64
 80107f8:	7852      	ldrb	r2, [r2, #1]
 80107fa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80107fe:	f1be 0f09 	cmp.w	lr, #9
 8010802:	d939      	bls.n	8010878 <_strtod_l+0x340>
 8010804:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010806:	1a76      	subs	r6, r6, r1
 8010808:	2e08      	cmp	r6, #8
 801080a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801080e:	dc03      	bgt.n	8010818 <_strtod_l+0x2e0>
 8010810:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010812:	4588      	cmp	r8, r1
 8010814:	bfa8      	it	ge
 8010816:	4688      	movge	r8, r1
 8010818:	f1bc 0f00 	cmp.w	ip, #0
 801081c:	d001      	beq.n	8010822 <_strtod_l+0x2ea>
 801081e:	f1c8 0800 	rsb	r8, r8, #0
 8010822:	2d00      	cmp	r5, #0
 8010824:	d14e      	bne.n	80108c4 <_strtod_l+0x38c>
 8010826:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010828:	4308      	orrs	r0, r1
 801082a:	f47f aebe 	bne.w	80105aa <_strtod_l+0x72>
 801082e:	2b00      	cmp	r3, #0
 8010830:	f47f aed6 	bne.w	80105e0 <_strtod_l+0xa8>
 8010834:	2a69      	cmp	r2, #105	@ 0x69
 8010836:	d028      	beq.n	801088a <_strtod_l+0x352>
 8010838:	dc25      	bgt.n	8010886 <_strtod_l+0x34e>
 801083a:	2a49      	cmp	r2, #73	@ 0x49
 801083c:	d025      	beq.n	801088a <_strtod_l+0x352>
 801083e:	2a4e      	cmp	r2, #78	@ 0x4e
 8010840:	f47f aece 	bne.w	80105e0 <_strtod_l+0xa8>
 8010844:	499b      	ldr	r1, [pc, #620]	@ (8010ab4 <_strtod_l+0x57c>)
 8010846:	a819      	add	r0, sp, #100	@ 0x64
 8010848:	f001 fb70 	bl	8011f2c <__match>
 801084c:	2800      	cmp	r0, #0
 801084e:	f43f aec7 	beq.w	80105e0 <_strtod_l+0xa8>
 8010852:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010854:	781b      	ldrb	r3, [r3, #0]
 8010856:	2b28      	cmp	r3, #40	@ 0x28
 8010858:	d12e      	bne.n	80108b8 <_strtod_l+0x380>
 801085a:	4997      	ldr	r1, [pc, #604]	@ (8010ab8 <_strtod_l+0x580>)
 801085c:	aa1c      	add	r2, sp, #112	@ 0x70
 801085e:	a819      	add	r0, sp, #100	@ 0x64
 8010860:	f001 fb78 	bl	8011f54 <__hexnan>
 8010864:	2805      	cmp	r0, #5
 8010866:	d127      	bne.n	80108b8 <_strtod_l+0x380>
 8010868:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801086a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801086e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010872:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010876:	e698      	b.n	80105aa <_strtod_l+0x72>
 8010878:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801087a:	fb08 2101 	mla	r1, r8, r1, r2
 801087e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8010882:	920e      	str	r2, [sp, #56]	@ 0x38
 8010884:	e7b5      	b.n	80107f2 <_strtod_l+0x2ba>
 8010886:	2a6e      	cmp	r2, #110	@ 0x6e
 8010888:	e7da      	b.n	8010840 <_strtod_l+0x308>
 801088a:	498c      	ldr	r1, [pc, #560]	@ (8010abc <_strtod_l+0x584>)
 801088c:	a819      	add	r0, sp, #100	@ 0x64
 801088e:	f001 fb4d 	bl	8011f2c <__match>
 8010892:	2800      	cmp	r0, #0
 8010894:	f43f aea4 	beq.w	80105e0 <_strtod_l+0xa8>
 8010898:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801089a:	4989      	ldr	r1, [pc, #548]	@ (8010ac0 <_strtod_l+0x588>)
 801089c:	3b01      	subs	r3, #1
 801089e:	a819      	add	r0, sp, #100	@ 0x64
 80108a0:	9319      	str	r3, [sp, #100]	@ 0x64
 80108a2:	f001 fb43 	bl	8011f2c <__match>
 80108a6:	b910      	cbnz	r0, 80108ae <_strtod_l+0x376>
 80108a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80108aa:	3301      	adds	r3, #1
 80108ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80108ae:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8010ad0 <_strtod_l+0x598>
 80108b2:	f04f 0a00 	mov.w	sl, #0
 80108b6:	e678      	b.n	80105aa <_strtod_l+0x72>
 80108b8:	4882      	ldr	r0, [pc, #520]	@ (8010ac4 <_strtod_l+0x58c>)
 80108ba:	f001 f891 	bl	80119e0 <nan>
 80108be:	ec5b ab10 	vmov	sl, fp, d0
 80108c2:	e672      	b.n	80105aa <_strtod_l+0x72>
 80108c4:	eba8 0309 	sub.w	r3, r8, r9
 80108c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80108ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80108cc:	2f00      	cmp	r7, #0
 80108ce:	bf08      	it	eq
 80108d0:	462f      	moveq	r7, r5
 80108d2:	2d10      	cmp	r5, #16
 80108d4:	462c      	mov	r4, r5
 80108d6:	bfa8      	it	ge
 80108d8:	2410      	movge	r4, #16
 80108da:	f7ef fe3b 	bl	8000554 <__aeabi_ui2d>
 80108de:	2d09      	cmp	r5, #9
 80108e0:	4682      	mov	sl, r0
 80108e2:	468b      	mov	fp, r1
 80108e4:	dc13      	bgt.n	801090e <_strtod_l+0x3d6>
 80108e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	f43f ae5e 	beq.w	80105aa <_strtod_l+0x72>
 80108ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108f0:	dd78      	ble.n	80109e4 <_strtod_l+0x4ac>
 80108f2:	2b16      	cmp	r3, #22
 80108f4:	dc5f      	bgt.n	80109b6 <_strtod_l+0x47e>
 80108f6:	4974      	ldr	r1, [pc, #464]	@ (8010ac8 <_strtod_l+0x590>)
 80108f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80108fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010900:	4652      	mov	r2, sl
 8010902:	465b      	mov	r3, fp
 8010904:	f7ef fea0 	bl	8000648 <__aeabi_dmul>
 8010908:	4682      	mov	sl, r0
 801090a:	468b      	mov	fp, r1
 801090c:	e64d      	b.n	80105aa <_strtod_l+0x72>
 801090e:	4b6e      	ldr	r3, [pc, #440]	@ (8010ac8 <_strtod_l+0x590>)
 8010910:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010914:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010918:	f7ef fe96 	bl	8000648 <__aeabi_dmul>
 801091c:	4682      	mov	sl, r0
 801091e:	9808      	ldr	r0, [sp, #32]
 8010920:	468b      	mov	fp, r1
 8010922:	f7ef fe17 	bl	8000554 <__aeabi_ui2d>
 8010926:	4602      	mov	r2, r0
 8010928:	460b      	mov	r3, r1
 801092a:	4650      	mov	r0, sl
 801092c:	4659      	mov	r1, fp
 801092e:	f7ef fcd5 	bl	80002dc <__adddf3>
 8010932:	2d0f      	cmp	r5, #15
 8010934:	4682      	mov	sl, r0
 8010936:	468b      	mov	fp, r1
 8010938:	ddd5      	ble.n	80108e6 <_strtod_l+0x3ae>
 801093a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801093c:	1b2c      	subs	r4, r5, r4
 801093e:	441c      	add	r4, r3
 8010940:	2c00      	cmp	r4, #0
 8010942:	f340 8096 	ble.w	8010a72 <_strtod_l+0x53a>
 8010946:	f014 030f 	ands.w	r3, r4, #15
 801094a:	d00a      	beq.n	8010962 <_strtod_l+0x42a>
 801094c:	495e      	ldr	r1, [pc, #376]	@ (8010ac8 <_strtod_l+0x590>)
 801094e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010952:	4652      	mov	r2, sl
 8010954:	465b      	mov	r3, fp
 8010956:	e9d1 0100 	ldrd	r0, r1, [r1]
 801095a:	f7ef fe75 	bl	8000648 <__aeabi_dmul>
 801095e:	4682      	mov	sl, r0
 8010960:	468b      	mov	fp, r1
 8010962:	f034 040f 	bics.w	r4, r4, #15
 8010966:	d073      	beq.n	8010a50 <_strtod_l+0x518>
 8010968:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801096c:	dd48      	ble.n	8010a00 <_strtod_l+0x4c8>
 801096e:	2400      	movs	r4, #0
 8010970:	46a0      	mov	r8, r4
 8010972:	940a      	str	r4, [sp, #40]	@ 0x28
 8010974:	46a1      	mov	r9, r4
 8010976:	9a05      	ldr	r2, [sp, #20]
 8010978:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8010ad0 <_strtod_l+0x598>
 801097c:	2322      	movs	r3, #34	@ 0x22
 801097e:	6013      	str	r3, [r2, #0]
 8010980:	f04f 0a00 	mov.w	sl, #0
 8010984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010986:	2b00      	cmp	r3, #0
 8010988:	f43f ae0f 	beq.w	80105aa <_strtod_l+0x72>
 801098c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801098e:	9805      	ldr	r0, [sp, #20]
 8010990:	f7ff f940 	bl	800fc14 <_Bfree>
 8010994:	9805      	ldr	r0, [sp, #20]
 8010996:	4649      	mov	r1, r9
 8010998:	f7ff f93c 	bl	800fc14 <_Bfree>
 801099c:	9805      	ldr	r0, [sp, #20]
 801099e:	4641      	mov	r1, r8
 80109a0:	f7ff f938 	bl	800fc14 <_Bfree>
 80109a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80109a6:	9805      	ldr	r0, [sp, #20]
 80109a8:	f7ff f934 	bl	800fc14 <_Bfree>
 80109ac:	9805      	ldr	r0, [sp, #20]
 80109ae:	4621      	mov	r1, r4
 80109b0:	f7ff f930 	bl	800fc14 <_Bfree>
 80109b4:	e5f9      	b.n	80105aa <_strtod_l+0x72>
 80109b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80109b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80109bc:	4293      	cmp	r3, r2
 80109be:	dbbc      	blt.n	801093a <_strtod_l+0x402>
 80109c0:	4c41      	ldr	r4, [pc, #260]	@ (8010ac8 <_strtod_l+0x590>)
 80109c2:	f1c5 050f 	rsb	r5, r5, #15
 80109c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80109ca:	4652      	mov	r2, sl
 80109cc:	465b      	mov	r3, fp
 80109ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80109d2:	f7ef fe39 	bl	8000648 <__aeabi_dmul>
 80109d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109d8:	1b5d      	subs	r5, r3, r5
 80109da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80109de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80109e2:	e78f      	b.n	8010904 <_strtod_l+0x3cc>
 80109e4:	3316      	adds	r3, #22
 80109e6:	dba8      	blt.n	801093a <_strtod_l+0x402>
 80109e8:	4b37      	ldr	r3, [pc, #220]	@ (8010ac8 <_strtod_l+0x590>)
 80109ea:	eba9 0808 	sub.w	r8, r9, r8
 80109ee:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80109f2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80109f6:	4650      	mov	r0, sl
 80109f8:	4659      	mov	r1, fp
 80109fa:	f7ef ff4f 	bl	800089c <__aeabi_ddiv>
 80109fe:	e783      	b.n	8010908 <_strtod_l+0x3d0>
 8010a00:	4b32      	ldr	r3, [pc, #200]	@ (8010acc <_strtod_l+0x594>)
 8010a02:	9308      	str	r3, [sp, #32]
 8010a04:	2300      	movs	r3, #0
 8010a06:	1124      	asrs	r4, r4, #4
 8010a08:	4650      	mov	r0, sl
 8010a0a:	4659      	mov	r1, fp
 8010a0c:	461e      	mov	r6, r3
 8010a0e:	2c01      	cmp	r4, #1
 8010a10:	dc21      	bgt.n	8010a56 <_strtod_l+0x51e>
 8010a12:	b10b      	cbz	r3, 8010a18 <_strtod_l+0x4e0>
 8010a14:	4682      	mov	sl, r0
 8010a16:	468b      	mov	fp, r1
 8010a18:	492c      	ldr	r1, [pc, #176]	@ (8010acc <_strtod_l+0x594>)
 8010a1a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010a1e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010a22:	4652      	mov	r2, sl
 8010a24:	465b      	mov	r3, fp
 8010a26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a2a:	f7ef fe0d 	bl	8000648 <__aeabi_dmul>
 8010a2e:	4b28      	ldr	r3, [pc, #160]	@ (8010ad0 <_strtod_l+0x598>)
 8010a30:	460a      	mov	r2, r1
 8010a32:	400b      	ands	r3, r1
 8010a34:	4927      	ldr	r1, [pc, #156]	@ (8010ad4 <_strtod_l+0x59c>)
 8010a36:	428b      	cmp	r3, r1
 8010a38:	4682      	mov	sl, r0
 8010a3a:	d898      	bhi.n	801096e <_strtod_l+0x436>
 8010a3c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8010a40:	428b      	cmp	r3, r1
 8010a42:	bf86      	itte	hi
 8010a44:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8010ad8 <_strtod_l+0x5a0>
 8010a48:	f04f 3aff 	movhi.w	sl, #4294967295
 8010a4c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8010a50:	2300      	movs	r3, #0
 8010a52:	9308      	str	r3, [sp, #32]
 8010a54:	e07a      	b.n	8010b4c <_strtod_l+0x614>
 8010a56:	07e2      	lsls	r2, r4, #31
 8010a58:	d505      	bpl.n	8010a66 <_strtod_l+0x52e>
 8010a5a:	9b08      	ldr	r3, [sp, #32]
 8010a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a60:	f7ef fdf2 	bl	8000648 <__aeabi_dmul>
 8010a64:	2301      	movs	r3, #1
 8010a66:	9a08      	ldr	r2, [sp, #32]
 8010a68:	3208      	adds	r2, #8
 8010a6a:	3601      	adds	r6, #1
 8010a6c:	1064      	asrs	r4, r4, #1
 8010a6e:	9208      	str	r2, [sp, #32]
 8010a70:	e7cd      	b.n	8010a0e <_strtod_l+0x4d6>
 8010a72:	d0ed      	beq.n	8010a50 <_strtod_l+0x518>
 8010a74:	4264      	negs	r4, r4
 8010a76:	f014 020f 	ands.w	r2, r4, #15
 8010a7a:	d00a      	beq.n	8010a92 <_strtod_l+0x55a>
 8010a7c:	4b12      	ldr	r3, [pc, #72]	@ (8010ac8 <_strtod_l+0x590>)
 8010a7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a82:	4650      	mov	r0, sl
 8010a84:	4659      	mov	r1, fp
 8010a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a8a:	f7ef ff07 	bl	800089c <__aeabi_ddiv>
 8010a8e:	4682      	mov	sl, r0
 8010a90:	468b      	mov	fp, r1
 8010a92:	1124      	asrs	r4, r4, #4
 8010a94:	d0dc      	beq.n	8010a50 <_strtod_l+0x518>
 8010a96:	2c1f      	cmp	r4, #31
 8010a98:	dd20      	ble.n	8010adc <_strtod_l+0x5a4>
 8010a9a:	2400      	movs	r4, #0
 8010a9c:	46a0      	mov	r8, r4
 8010a9e:	940a      	str	r4, [sp, #40]	@ 0x28
 8010aa0:	46a1      	mov	r9, r4
 8010aa2:	9a05      	ldr	r2, [sp, #20]
 8010aa4:	2322      	movs	r3, #34	@ 0x22
 8010aa6:	f04f 0a00 	mov.w	sl, #0
 8010aaa:	f04f 0b00 	mov.w	fp, #0
 8010aae:	6013      	str	r3, [r2, #0]
 8010ab0:	e768      	b.n	8010984 <_strtod_l+0x44c>
 8010ab2:	bf00      	nop
 8010ab4:	080133c1 	.word	0x080133c1
 8010ab8:	080135d4 	.word	0x080135d4
 8010abc:	080133b9 	.word	0x080133b9
 8010ac0:	080133f0 	.word	0x080133f0
 8010ac4:	080133b3 	.word	0x080133b3
 8010ac8:	08013508 	.word	0x08013508
 8010acc:	080134e0 	.word	0x080134e0
 8010ad0:	7ff00000 	.word	0x7ff00000
 8010ad4:	7ca00000 	.word	0x7ca00000
 8010ad8:	7fefffff 	.word	0x7fefffff
 8010adc:	f014 0310 	ands.w	r3, r4, #16
 8010ae0:	bf18      	it	ne
 8010ae2:	236a      	movne	r3, #106	@ 0x6a
 8010ae4:	4ea9      	ldr	r6, [pc, #676]	@ (8010d8c <_strtod_l+0x854>)
 8010ae6:	9308      	str	r3, [sp, #32]
 8010ae8:	4650      	mov	r0, sl
 8010aea:	4659      	mov	r1, fp
 8010aec:	2300      	movs	r3, #0
 8010aee:	07e2      	lsls	r2, r4, #31
 8010af0:	d504      	bpl.n	8010afc <_strtod_l+0x5c4>
 8010af2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010af6:	f7ef fda7 	bl	8000648 <__aeabi_dmul>
 8010afa:	2301      	movs	r3, #1
 8010afc:	1064      	asrs	r4, r4, #1
 8010afe:	f106 0608 	add.w	r6, r6, #8
 8010b02:	d1f4      	bne.n	8010aee <_strtod_l+0x5b6>
 8010b04:	b10b      	cbz	r3, 8010b0a <_strtod_l+0x5d2>
 8010b06:	4682      	mov	sl, r0
 8010b08:	468b      	mov	fp, r1
 8010b0a:	9b08      	ldr	r3, [sp, #32]
 8010b0c:	b1b3      	cbz	r3, 8010b3c <_strtod_l+0x604>
 8010b0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010b12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	4659      	mov	r1, fp
 8010b1a:	dd0f      	ble.n	8010b3c <_strtod_l+0x604>
 8010b1c:	2b1f      	cmp	r3, #31
 8010b1e:	dd55      	ble.n	8010bcc <_strtod_l+0x694>
 8010b20:	2b34      	cmp	r3, #52	@ 0x34
 8010b22:	bfde      	ittt	le
 8010b24:	f04f 33ff 	movle.w	r3, #4294967295
 8010b28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8010b2c:	4093      	lslle	r3, r2
 8010b2e:	f04f 0a00 	mov.w	sl, #0
 8010b32:	bfcc      	ite	gt
 8010b34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010b38:	ea03 0b01 	andle.w	fp, r3, r1
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	2300      	movs	r3, #0
 8010b40:	4650      	mov	r0, sl
 8010b42:	4659      	mov	r1, fp
 8010b44:	f7ef ffe8 	bl	8000b18 <__aeabi_dcmpeq>
 8010b48:	2800      	cmp	r0, #0
 8010b4a:	d1a6      	bne.n	8010a9a <_strtod_l+0x562>
 8010b4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b4e:	9300      	str	r3, [sp, #0]
 8010b50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010b52:	9805      	ldr	r0, [sp, #20]
 8010b54:	462b      	mov	r3, r5
 8010b56:	463a      	mov	r2, r7
 8010b58:	f7ff f8c4 	bl	800fce4 <__s2b>
 8010b5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8010b5e:	2800      	cmp	r0, #0
 8010b60:	f43f af05 	beq.w	801096e <_strtod_l+0x436>
 8010b64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010b66:	2a00      	cmp	r2, #0
 8010b68:	eba9 0308 	sub.w	r3, r9, r8
 8010b6c:	bfa8      	it	ge
 8010b6e:	2300      	movge	r3, #0
 8010b70:	9312      	str	r3, [sp, #72]	@ 0x48
 8010b72:	2400      	movs	r4, #0
 8010b74:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010b78:	9316      	str	r3, [sp, #88]	@ 0x58
 8010b7a:	46a0      	mov	r8, r4
 8010b7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b7e:	9805      	ldr	r0, [sp, #20]
 8010b80:	6859      	ldr	r1, [r3, #4]
 8010b82:	f7ff f807 	bl	800fb94 <_Balloc>
 8010b86:	4681      	mov	r9, r0
 8010b88:	2800      	cmp	r0, #0
 8010b8a:	f43f aef4 	beq.w	8010976 <_strtod_l+0x43e>
 8010b8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b90:	691a      	ldr	r2, [r3, #16]
 8010b92:	3202      	adds	r2, #2
 8010b94:	f103 010c 	add.w	r1, r3, #12
 8010b98:	0092      	lsls	r2, r2, #2
 8010b9a:	300c      	adds	r0, #12
 8010b9c:	f7fe f94d 	bl	800ee3a <memcpy>
 8010ba0:	ec4b ab10 	vmov	d0, sl, fp
 8010ba4:	9805      	ldr	r0, [sp, #20]
 8010ba6:	aa1c      	add	r2, sp, #112	@ 0x70
 8010ba8:	a91b      	add	r1, sp, #108	@ 0x6c
 8010baa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010bae:	f7ff fbd5 	bl	801035c <__d2b>
 8010bb2:	901a      	str	r0, [sp, #104]	@ 0x68
 8010bb4:	2800      	cmp	r0, #0
 8010bb6:	f43f aede 	beq.w	8010976 <_strtod_l+0x43e>
 8010bba:	9805      	ldr	r0, [sp, #20]
 8010bbc:	2101      	movs	r1, #1
 8010bbe:	f7ff f927 	bl	800fe10 <__i2b>
 8010bc2:	4680      	mov	r8, r0
 8010bc4:	b948      	cbnz	r0, 8010bda <_strtod_l+0x6a2>
 8010bc6:	f04f 0800 	mov.w	r8, #0
 8010bca:	e6d4      	b.n	8010976 <_strtod_l+0x43e>
 8010bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8010bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8010bd4:	ea03 0a0a 	and.w	sl, r3, sl
 8010bd8:	e7b0      	b.n	8010b3c <_strtod_l+0x604>
 8010bda:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8010bdc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010bde:	2d00      	cmp	r5, #0
 8010be0:	bfab      	itete	ge
 8010be2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8010be4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8010be6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8010be8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8010bea:	bfac      	ite	ge
 8010bec:	18ef      	addge	r7, r5, r3
 8010bee:	1b5e      	sublt	r6, r3, r5
 8010bf0:	9b08      	ldr	r3, [sp, #32]
 8010bf2:	1aed      	subs	r5, r5, r3
 8010bf4:	4415      	add	r5, r2
 8010bf6:	4b66      	ldr	r3, [pc, #408]	@ (8010d90 <_strtod_l+0x858>)
 8010bf8:	3d01      	subs	r5, #1
 8010bfa:	429d      	cmp	r5, r3
 8010bfc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010c00:	da50      	bge.n	8010ca4 <_strtod_l+0x76c>
 8010c02:	1b5b      	subs	r3, r3, r5
 8010c04:	2b1f      	cmp	r3, #31
 8010c06:	eba2 0203 	sub.w	r2, r2, r3
 8010c0a:	f04f 0101 	mov.w	r1, #1
 8010c0e:	dc3d      	bgt.n	8010c8c <_strtod_l+0x754>
 8010c10:	fa01 f303 	lsl.w	r3, r1, r3
 8010c14:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010c16:	2300      	movs	r3, #0
 8010c18:	9310      	str	r3, [sp, #64]	@ 0x40
 8010c1a:	18bd      	adds	r5, r7, r2
 8010c1c:	9b08      	ldr	r3, [sp, #32]
 8010c1e:	42af      	cmp	r7, r5
 8010c20:	4416      	add	r6, r2
 8010c22:	441e      	add	r6, r3
 8010c24:	463b      	mov	r3, r7
 8010c26:	bfa8      	it	ge
 8010c28:	462b      	movge	r3, r5
 8010c2a:	42b3      	cmp	r3, r6
 8010c2c:	bfa8      	it	ge
 8010c2e:	4633      	movge	r3, r6
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	bfc2      	ittt	gt
 8010c34:	1aed      	subgt	r5, r5, r3
 8010c36:	1af6      	subgt	r6, r6, r3
 8010c38:	1aff      	subgt	r7, r7, r3
 8010c3a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	dd16      	ble.n	8010c6e <_strtod_l+0x736>
 8010c40:	4641      	mov	r1, r8
 8010c42:	9805      	ldr	r0, [sp, #20]
 8010c44:	461a      	mov	r2, r3
 8010c46:	f7ff f9a3 	bl	800ff90 <__pow5mult>
 8010c4a:	4680      	mov	r8, r0
 8010c4c:	2800      	cmp	r0, #0
 8010c4e:	d0ba      	beq.n	8010bc6 <_strtod_l+0x68e>
 8010c50:	4601      	mov	r1, r0
 8010c52:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010c54:	9805      	ldr	r0, [sp, #20]
 8010c56:	f7ff f8f1 	bl	800fe3c <__multiply>
 8010c5a:	900e      	str	r0, [sp, #56]	@ 0x38
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	f43f ae8a 	beq.w	8010976 <_strtod_l+0x43e>
 8010c62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010c64:	9805      	ldr	r0, [sp, #20]
 8010c66:	f7fe ffd5 	bl	800fc14 <_Bfree>
 8010c6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010c6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8010c6e:	2d00      	cmp	r5, #0
 8010c70:	dc1d      	bgt.n	8010cae <_strtod_l+0x776>
 8010c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	dd23      	ble.n	8010cc0 <_strtod_l+0x788>
 8010c78:	4649      	mov	r1, r9
 8010c7a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010c7c:	9805      	ldr	r0, [sp, #20]
 8010c7e:	f7ff f987 	bl	800ff90 <__pow5mult>
 8010c82:	4681      	mov	r9, r0
 8010c84:	b9e0      	cbnz	r0, 8010cc0 <_strtod_l+0x788>
 8010c86:	f04f 0900 	mov.w	r9, #0
 8010c8a:	e674      	b.n	8010976 <_strtod_l+0x43e>
 8010c8c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010c90:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010c94:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8010c98:	35e2      	adds	r5, #226	@ 0xe2
 8010c9a:	fa01 f305 	lsl.w	r3, r1, r5
 8010c9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010ca0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010ca2:	e7ba      	b.n	8010c1a <_strtod_l+0x6e2>
 8010ca4:	2300      	movs	r3, #0
 8010ca6:	9310      	str	r3, [sp, #64]	@ 0x40
 8010ca8:	2301      	movs	r3, #1
 8010caa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010cac:	e7b5      	b.n	8010c1a <_strtod_l+0x6e2>
 8010cae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010cb0:	9805      	ldr	r0, [sp, #20]
 8010cb2:	462a      	mov	r2, r5
 8010cb4:	f7ff f9c6 	bl	8010044 <__lshift>
 8010cb8:	901a      	str	r0, [sp, #104]	@ 0x68
 8010cba:	2800      	cmp	r0, #0
 8010cbc:	d1d9      	bne.n	8010c72 <_strtod_l+0x73a>
 8010cbe:	e65a      	b.n	8010976 <_strtod_l+0x43e>
 8010cc0:	2e00      	cmp	r6, #0
 8010cc2:	dd07      	ble.n	8010cd4 <_strtod_l+0x79c>
 8010cc4:	4649      	mov	r1, r9
 8010cc6:	9805      	ldr	r0, [sp, #20]
 8010cc8:	4632      	mov	r2, r6
 8010cca:	f7ff f9bb 	bl	8010044 <__lshift>
 8010cce:	4681      	mov	r9, r0
 8010cd0:	2800      	cmp	r0, #0
 8010cd2:	d0d8      	beq.n	8010c86 <_strtod_l+0x74e>
 8010cd4:	2f00      	cmp	r7, #0
 8010cd6:	dd08      	ble.n	8010cea <_strtod_l+0x7b2>
 8010cd8:	4641      	mov	r1, r8
 8010cda:	9805      	ldr	r0, [sp, #20]
 8010cdc:	463a      	mov	r2, r7
 8010cde:	f7ff f9b1 	bl	8010044 <__lshift>
 8010ce2:	4680      	mov	r8, r0
 8010ce4:	2800      	cmp	r0, #0
 8010ce6:	f43f ae46 	beq.w	8010976 <_strtod_l+0x43e>
 8010cea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010cec:	9805      	ldr	r0, [sp, #20]
 8010cee:	464a      	mov	r2, r9
 8010cf0:	f7ff fa30 	bl	8010154 <__mdiff>
 8010cf4:	4604      	mov	r4, r0
 8010cf6:	2800      	cmp	r0, #0
 8010cf8:	f43f ae3d 	beq.w	8010976 <_strtod_l+0x43e>
 8010cfc:	68c3      	ldr	r3, [r0, #12]
 8010cfe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010d00:	2300      	movs	r3, #0
 8010d02:	60c3      	str	r3, [r0, #12]
 8010d04:	4641      	mov	r1, r8
 8010d06:	f7ff fa09 	bl	801011c <__mcmp>
 8010d0a:	2800      	cmp	r0, #0
 8010d0c:	da46      	bge.n	8010d9c <_strtod_l+0x864>
 8010d0e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d10:	ea53 030a 	orrs.w	r3, r3, sl
 8010d14:	d16c      	bne.n	8010df0 <_strtod_l+0x8b8>
 8010d16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d168      	bne.n	8010df0 <_strtod_l+0x8b8>
 8010d1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010d22:	0d1b      	lsrs	r3, r3, #20
 8010d24:	051b      	lsls	r3, r3, #20
 8010d26:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010d2a:	d961      	bls.n	8010df0 <_strtod_l+0x8b8>
 8010d2c:	6963      	ldr	r3, [r4, #20]
 8010d2e:	b913      	cbnz	r3, 8010d36 <_strtod_l+0x7fe>
 8010d30:	6923      	ldr	r3, [r4, #16]
 8010d32:	2b01      	cmp	r3, #1
 8010d34:	dd5c      	ble.n	8010df0 <_strtod_l+0x8b8>
 8010d36:	4621      	mov	r1, r4
 8010d38:	2201      	movs	r2, #1
 8010d3a:	9805      	ldr	r0, [sp, #20]
 8010d3c:	f7ff f982 	bl	8010044 <__lshift>
 8010d40:	4641      	mov	r1, r8
 8010d42:	4604      	mov	r4, r0
 8010d44:	f7ff f9ea 	bl	801011c <__mcmp>
 8010d48:	2800      	cmp	r0, #0
 8010d4a:	dd51      	ble.n	8010df0 <_strtod_l+0x8b8>
 8010d4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010d50:	9a08      	ldr	r2, [sp, #32]
 8010d52:	0d1b      	lsrs	r3, r3, #20
 8010d54:	051b      	lsls	r3, r3, #20
 8010d56:	2a00      	cmp	r2, #0
 8010d58:	d06b      	beq.n	8010e32 <_strtod_l+0x8fa>
 8010d5a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010d5e:	d868      	bhi.n	8010e32 <_strtod_l+0x8fa>
 8010d60:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010d64:	f67f ae9d 	bls.w	8010aa2 <_strtod_l+0x56a>
 8010d68:	4b0a      	ldr	r3, [pc, #40]	@ (8010d94 <_strtod_l+0x85c>)
 8010d6a:	4650      	mov	r0, sl
 8010d6c:	4659      	mov	r1, fp
 8010d6e:	2200      	movs	r2, #0
 8010d70:	f7ef fc6a 	bl	8000648 <__aeabi_dmul>
 8010d74:	4b08      	ldr	r3, [pc, #32]	@ (8010d98 <_strtod_l+0x860>)
 8010d76:	400b      	ands	r3, r1
 8010d78:	4682      	mov	sl, r0
 8010d7a:	468b      	mov	fp, r1
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	f47f ae05 	bne.w	801098c <_strtod_l+0x454>
 8010d82:	9a05      	ldr	r2, [sp, #20]
 8010d84:	2322      	movs	r3, #34	@ 0x22
 8010d86:	6013      	str	r3, [r2, #0]
 8010d88:	e600      	b.n	801098c <_strtod_l+0x454>
 8010d8a:	bf00      	nop
 8010d8c:	08013600 	.word	0x08013600
 8010d90:	fffffc02 	.word	0xfffffc02
 8010d94:	39500000 	.word	0x39500000
 8010d98:	7ff00000 	.word	0x7ff00000
 8010d9c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8010da0:	d165      	bne.n	8010e6e <_strtod_l+0x936>
 8010da2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010da4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010da8:	b35a      	cbz	r2, 8010e02 <_strtod_l+0x8ca>
 8010daa:	4a9f      	ldr	r2, [pc, #636]	@ (8011028 <_strtod_l+0xaf0>)
 8010dac:	4293      	cmp	r3, r2
 8010dae:	d12b      	bne.n	8010e08 <_strtod_l+0x8d0>
 8010db0:	9b08      	ldr	r3, [sp, #32]
 8010db2:	4651      	mov	r1, sl
 8010db4:	b303      	cbz	r3, 8010df8 <_strtod_l+0x8c0>
 8010db6:	4b9d      	ldr	r3, [pc, #628]	@ (801102c <_strtod_l+0xaf4>)
 8010db8:	465a      	mov	r2, fp
 8010dba:	4013      	ands	r3, r2
 8010dbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8010dc4:	d81b      	bhi.n	8010dfe <_strtod_l+0x8c6>
 8010dc6:	0d1b      	lsrs	r3, r3, #20
 8010dc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8010dd0:	4299      	cmp	r1, r3
 8010dd2:	d119      	bne.n	8010e08 <_strtod_l+0x8d0>
 8010dd4:	4b96      	ldr	r3, [pc, #600]	@ (8011030 <_strtod_l+0xaf8>)
 8010dd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010dd8:	429a      	cmp	r2, r3
 8010dda:	d102      	bne.n	8010de2 <_strtod_l+0x8aa>
 8010ddc:	3101      	adds	r1, #1
 8010dde:	f43f adca 	beq.w	8010976 <_strtod_l+0x43e>
 8010de2:	4b92      	ldr	r3, [pc, #584]	@ (801102c <_strtod_l+0xaf4>)
 8010de4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010de6:	401a      	ands	r2, r3
 8010de8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8010dec:	f04f 0a00 	mov.w	sl, #0
 8010df0:	9b08      	ldr	r3, [sp, #32]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d1b8      	bne.n	8010d68 <_strtod_l+0x830>
 8010df6:	e5c9      	b.n	801098c <_strtod_l+0x454>
 8010df8:	f04f 33ff 	mov.w	r3, #4294967295
 8010dfc:	e7e8      	b.n	8010dd0 <_strtod_l+0x898>
 8010dfe:	4613      	mov	r3, r2
 8010e00:	e7e6      	b.n	8010dd0 <_strtod_l+0x898>
 8010e02:	ea53 030a 	orrs.w	r3, r3, sl
 8010e06:	d0a1      	beq.n	8010d4c <_strtod_l+0x814>
 8010e08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010e0a:	b1db      	cbz	r3, 8010e44 <_strtod_l+0x90c>
 8010e0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010e0e:	4213      	tst	r3, r2
 8010e10:	d0ee      	beq.n	8010df0 <_strtod_l+0x8b8>
 8010e12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e14:	9a08      	ldr	r2, [sp, #32]
 8010e16:	4650      	mov	r0, sl
 8010e18:	4659      	mov	r1, fp
 8010e1a:	b1bb      	cbz	r3, 8010e4c <_strtod_l+0x914>
 8010e1c:	f7ff fb6c 	bl	80104f8 <sulp>
 8010e20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010e24:	ec53 2b10 	vmov	r2, r3, d0
 8010e28:	f7ef fa58 	bl	80002dc <__adddf3>
 8010e2c:	4682      	mov	sl, r0
 8010e2e:	468b      	mov	fp, r1
 8010e30:	e7de      	b.n	8010df0 <_strtod_l+0x8b8>
 8010e32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010e36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010e3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010e3e:	f04f 3aff 	mov.w	sl, #4294967295
 8010e42:	e7d5      	b.n	8010df0 <_strtod_l+0x8b8>
 8010e44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010e46:	ea13 0f0a 	tst.w	r3, sl
 8010e4a:	e7e1      	b.n	8010e10 <_strtod_l+0x8d8>
 8010e4c:	f7ff fb54 	bl	80104f8 <sulp>
 8010e50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010e54:	ec53 2b10 	vmov	r2, r3, d0
 8010e58:	f7ef fa3e 	bl	80002d8 <__aeabi_dsub>
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	2300      	movs	r3, #0
 8010e60:	4682      	mov	sl, r0
 8010e62:	468b      	mov	fp, r1
 8010e64:	f7ef fe58 	bl	8000b18 <__aeabi_dcmpeq>
 8010e68:	2800      	cmp	r0, #0
 8010e6a:	d0c1      	beq.n	8010df0 <_strtod_l+0x8b8>
 8010e6c:	e619      	b.n	8010aa2 <_strtod_l+0x56a>
 8010e6e:	4641      	mov	r1, r8
 8010e70:	4620      	mov	r0, r4
 8010e72:	f7ff facb 	bl	801040c <__ratio>
 8010e76:	ec57 6b10 	vmov	r6, r7, d0
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010e80:	4630      	mov	r0, r6
 8010e82:	4639      	mov	r1, r7
 8010e84:	f7ef fe5c 	bl	8000b40 <__aeabi_dcmple>
 8010e88:	2800      	cmp	r0, #0
 8010e8a:	d06f      	beq.n	8010f6c <_strtod_l+0xa34>
 8010e8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d17a      	bne.n	8010f88 <_strtod_l+0xa50>
 8010e92:	f1ba 0f00 	cmp.w	sl, #0
 8010e96:	d158      	bne.n	8010f4a <_strtod_l+0xa12>
 8010e98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010e9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d15a      	bne.n	8010f58 <_strtod_l+0xa20>
 8010ea2:	4b64      	ldr	r3, [pc, #400]	@ (8011034 <_strtod_l+0xafc>)
 8010ea4:	2200      	movs	r2, #0
 8010ea6:	4630      	mov	r0, r6
 8010ea8:	4639      	mov	r1, r7
 8010eaa:	f7ef fe3f 	bl	8000b2c <__aeabi_dcmplt>
 8010eae:	2800      	cmp	r0, #0
 8010eb0:	d159      	bne.n	8010f66 <_strtod_l+0xa2e>
 8010eb2:	4630      	mov	r0, r6
 8010eb4:	4639      	mov	r1, r7
 8010eb6:	4b60      	ldr	r3, [pc, #384]	@ (8011038 <_strtod_l+0xb00>)
 8010eb8:	2200      	movs	r2, #0
 8010eba:	f7ef fbc5 	bl	8000648 <__aeabi_dmul>
 8010ebe:	4606      	mov	r6, r0
 8010ec0:	460f      	mov	r7, r1
 8010ec2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010ec6:	9606      	str	r6, [sp, #24]
 8010ec8:	9307      	str	r3, [sp, #28]
 8010eca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ece:	4d57      	ldr	r5, [pc, #348]	@ (801102c <_strtod_l+0xaf4>)
 8010ed0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010ed4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ed6:	401d      	ands	r5, r3
 8010ed8:	4b58      	ldr	r3, [pc, #352]	@ (801103c <_strtod_l+0xb04>)
 8010eda:	429d      	cmp	r5, r3
 8010edc:	f040 80b2 	bne.w	8011044 <_strtod_l+0xb0c>
 8010ee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ee2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010ee6:	ec4b ab10 	vmov	d0, sl, fp
 8010eea:	f7ff f9c7 	bl	801027c <__ulp>
 8010eee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ef2:	ec51 0b10 	vmov	r0, r1, d0
 8010ef6:	f7ef fba7 	bl	8000648 <__aeabi_dmul>
 8010efa:	4652      	mov	r2, sl
 8010efc:	465b      	mov	r3, fp
 8010efe:	f7ef f9ed 	bl	80002dc <__adddf3>
 8010f02:	460b      	mov	r3, r1
 8010f04:	4949      	ldr	r1, [pc, #292]	@ (801102c <_strtod_l+0xaf4>)
 8010f06:	4a4e      	ldr	r2, [pc, #312]	@ (8011040 <_strtod_l+0xb08>)
 8010f08:	4019      	ands	r1, r3
 8010f0a:	4291      	cmp	r1, r2
 8010f0c:	4682      	mov	sl, r0
 8010f0e:	d942      	bls.n	8010f96 <_strtod_l+0xa5e>
 8010f10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010f12:	4b47      	ldr	r3, [pc, #284]	@ (8011030 <_strtod_l+0xaf8>)
 8010f14:	429a      	cmp	r2, r3
 8010f16:	d103      	bne.n	8010f20 <_strtod_l+0x9e8>
 8010f18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010f1a:	3301      	adds	r3, #1
 8010f1c:	f43f ad2b 	beq.w	8010976 <_strtod_l+0x43e>
 8010f20:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8011030 <_strtod_l+0xaf8>
 8010f24:	f04f 3aff 	mov.w	sl, #4294967295
 8010f28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010f2a:	9805      	ldr	r0, [sp, #20]
 8010f2c:	f7fe fe72 	bl	800fc14 <_Bfree>
 8010f30:	9805      	ldr	r0, [sp, #20]
 8010f32:	4649      	mov	r1, r9
 8010f34:	f7fe fe6e 	bl	800fc14 <_Bfree>
 8010f38:	9805      	ldr	r0, [sp, #20]
 8010f3a:	4641      	mov	r1, r8
 8010f3c:	f7fe fe6a 	bl	800fc14 <_Bfree>
 8010f40:	9805      	ldr	r0, [sp, #20]
 8010f42:	4621      	mov	r1, r4
 8010f44:	f7fe fe66 	bl	800fc14 <_Bfree>
 8010f48:	e618      	b.n	8010b7c <_strtod_l+0x644>
 8010f4a:	f1ba 0f01 	cmp.w	sl, #1
 8010f4e:	d103      	bne.n	8010f58 <_strtod_l+0xa20>
 8010f50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	f43f ada5 	beq.w	8010aa2 <_strtod_l+0x56a>
 8010f58:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8011008 <_strtod_l+0xad0>
 8010f5c:	4f35      	ldr	r7, [pc, #212]	@ (8011034 <_strtod_l+0xafc>)
 8010f5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010f62:	2600      	movs	r6, #0
 8010f64:	e7b1      	b.n	8010eca <_strtod_l+0x992>
 8010f66:	4f34      	ldr	r7, [pc, #208]	@ (8011038 <_strtod_l+0xb00>)
 8010f68:	2600      	movs	r6, #0
 8010f6a:	e7aa      	b.n	8010ec2 <_strtod_l+0x98a>
 8010f6c:	4b32      	ldr	r3, [pc, #200]	@ (8011038 <_strtod_l+0xb00>)
 8010f6e:	4630      	mov	r0, r6
 8010f70:	4639      	mov	r1, r7
 8010f72:	2200      	movs	r2, #0
 8010f74:	f7ef fb68 	bl	8000648 <__aeabi_dmul>
 8010f78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010f7a:	4606      	mov	r6, r0
 8010f7c:	460f      	mov	r7, r1
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d09f      	beq.n	8010ec2 <_strtod_l+0x98a>
 8010f82:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010f86:	e7a0      	b.n	8010eca <_strtod_l+0x992>
 8010f88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8011010 <_strtod_l+0xad8>
 8010f8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010f90:	ec57 6b17 	vmov	r6, r7, d7
 8010f94:	e799      	b.n	8010eca <_strtod_l+0x992>
 8010f96:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010f9a:	9b08      	ldr	r3, [sp, #32]
 8010f9c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d1c1      	bne.n	8010f28 <_strtod_l+0x9f0>
 8010fa4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010fa8:	0d1b      	lsrs	r3, r3, #20
 8010faa:	051b      	lsls	r3, r3, #20
 8010fac:	429d      	cmp	r5, r3
 8010fae:	d1bb      	bne.n	8010f28 <_strtod_l+0x9f0>
 8010fb0:	4630      	mov	r0, r6
 8010fb2:	4639      	mov	r1, r7
 8010fb4:	f7ef fea8 	bl	8000d08 <__aeabi_d2lz>
 8010fb8:	f7ef fb18 	bl	80005ec <__aeabi_l2d>
 8010fbc:	4602      	mov	r2, r0
 8010fbe:	460b      	mov	r3, r1
 8010fc0:	4630      	mov	r0, r6
 8010fc2:	4639      	mov	r1, r7
 8010fc4:	f7ef f988 	bl	80002d8 <__aeabi_dsub>
 8010fc8:	460b      	mov	r3, r1
 8010fca:	4602      	mov	r2, r0
 8010fcc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010fd0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010fd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010fd6:	ea46 060a 	orr.w	r6, r6, sl
 8010fda:	431e      	orrs	r6, r3
 8010fdc:	d06f      	beq.n	80110be <_strtod_l+0xb86>
 8010fde:	a30e      	add	r3, pc, #56	@ (adr r3, 8011018 <_strtod_l+0xae0>)
 8010fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fe4:	f7ef fda2 	bl	8000b2c <__aeabi_dcmplt>
 8010fe8:	2800      	cmp	r0, #0
 8010fea:	f47f accf 	bne.w	801098c <_strtod_l+0x454>
 8010fee:	a30c      	add	r3, pc, #48	@ (adr r3, 8011020 <_strtod_l+0xae8>)
 8010ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010ff8:	f7ef fdb6 	bl	8000b68 <__aeabi_dcmpgt>
 8010ffc:	2800      	cmp	r0, #0
 8010ffe:	d093      	beq.n	8010f28 <_strtod_l+0x9f0>
 8011000:	e4c4      	b.n	801098c <_strtod_l+0x454>
 8011002:	bf00      	nop
 8011004:	f3af 8000 	nop.w
 8011008:	00000000 	.word	0x00000000
 801100c:	bff00000 	.word	0xbff00000
 8011010:	00000000 	.word	0x00000000
 8011014:	3ff00000 	.word	0x3ff00000
 8011018:	94a03595 	.word	0x94a03595
 801101c:	3fdfffff 	.word	0x3fdfffff
 8011020:	35afe535 	.word	0x35afe535
 8011024:	3fe00000 	.word	0x3fe00000
 8011028:	000fffff 	.word	0x000fffff
 801102c:	7ff00000 	.word	0x7ff00000
 8011030:	7fefffff 	.word	0x7fefffff
 8011034:	3ff00000 	.word	0x3ff00000
 8011038:	3fe00000 	.word	0x3fe00000
 801103c:	7fe00000 	.word	0x7fe00000
 8011040:	7c9fffff 	.word	0x7c9fffff
 8011044:	9b08      	ldr	r3, [sp, #32]
 8011046:	b323      	cbz	r3, 8011092 <_strtod_l+0xb5a>
 8011048:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801104c:	d821      	bhi.n	8011092 <_strtod_l+0xb5a>
 801104e:	a328      	add	r3, pc, #160	@ (adr r3, 80110f0 <_strtod_l+0xbb8>)
 8011050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011054:	4630      	mov	r0, r6
 8011056:	4639      	mov	r1, r7
 8011058:	f7ef fd72 	bl	8000b40 <__aeabi_dcmple>
 801105c:	b1a0      	cbz	r0, 8011088 <_strtod_l+0xb50>
 801105e:	4639      	mov	r1, r7
 8011060:	4630      	mov	r0, r6
 8011062:	f7ef fdc9 	bl	8000bf8 <__aeabi_d2uiz>
 8011066:	2801      	cmp	r0, #1
 8011068:	bf38      	it	cc
 801106a:	2001      	movcc	r0, #1
 801106c:	f7ef fa72 	bl	8000554 <__aeabi_ui2d>
 8011070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011072:	4606      	mov	r6, r0
 8011074:	460f      	mov	r7, r1
 8011076:	b9fb      	cbnz	r3, 80110b8 <_strtod_l+0xb80>
 8011078:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801107c:	9014      	str	r0, [sp, #80]	@ 0x50
 801107e:	9315      	str	r3, [sp, #84]	@ 0x54
 8011080:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8011084:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011088:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801108a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801108e:	1b5b      	subs	r3, r3, r5
 8011090:	9311      	str	r3, [sp, #68]	@ 0x44
 8011092:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011096:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801109a:	f7ff f8ef 	bl	801027c <__ulp>
 801109e:	4650      	mov	r0, sl
 80110a0:	ec53 2b10 	vmov	r2, r3, d0
 80110a4:	4659      	mov	r1, fp
 80110a6:	f7ef facf 	bl	8000648 <__aeabi_dmul>
 80110aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80110ae:	f7ef f915 	bl	80002dc <__adddf3>
 80110b2:	4682      	mov	sl, r0
 80110b4:	468b      	mov	fp, r1
 80110b6:	e770      	b.n	8010f9a <_strtod_l+0xa62>
 80110b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80110bc:	e7e0      	b.n	8011080 <_strtod_l+0xb48>
 80110be:	a30e      	add	r3, pc, #56	@ (adr r3, 80110f8 <_strtod_l+0xbc0>)
 80110c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110c4:	f7ef fd32 	bl	8000b2c <__aeabi_dcmplt>
 80110c8:	e798      	b.n	8010ffc <_strtod_l+0xac4>
 80110ca:	2300      	movs	r3, #0
 80110cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80110ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80110d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80110d2:	6013      	str	r3, [r2, #0]
 80110d4:	f7ff ba6d 	b.w	80105b2 <_strtod_l+0x7a>
 80110d8:	2a65      	cmp	r2, #101	@ 0x65
 80110da:	f43f ab66 	beq.w	80107aa <_strtod_l+0x272>
 80110de:	2a45      	cmp	r2, #69	@ 0x45
 80110e0:	f43f ab63 	beq.w	80107aa <_strtod_l+0x272>
 80110e4:	2301      	movs	r3, #1
 80110e6:	f7ff bb9e 	b.w	8010826 <_strtod_l+0x2ee>
 80110ea:	bf00      	nop
 80110ec:	f3af 8000 	nop.w
 80110f0:	ffc00000 	.word	0xffc00000
 80110f4:	41dfffff 	.word	0x41dfffff
 80110f8:	94a03595 	.word	0x94a03595
 80110fc:	3fcfffff 	.word	0x3fcfffff

08011100 <_strtod_r>:
 8011100:	4b01      	ldr	r3, [pc, #4]	@ (8011108 <_strtod_r+0x8>)
 8011102:	f7ff ba19 	b.w	8010538 <_strtod_l>
 8011106:	bf00      	nop
 8011108:	20000068 	.word	0x20000068

0801110c <_strtol_l.constprop.0>:
 801110c:	2b24      	cmp	r3, #36	@ 0x24
 801110e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011112:	4686      	mov	lr, r0
 8011114:	4690      	mov	r8, r2
 8011116:	d801      	bhi.n	801111c <_strtol_l.constprop.0+0x10>
 8011118:	2b01      	cmp	r3, #1
 801111a:	d106      	bne.n	801112a <_strtol_l.constprop.0+0x1e>
 801111c:	f7fd fe60 	bl	800ede0 <__errno>
 8011120:	2316      	movs	r3, #22
 8011122:	6003      	str	r3, [r0, #0]
 8011124:	2000      	movs	r0, #0
 8011126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801112a:	4834      	ldr	r0, [pc, #208]	@ (80111fc <_strtol_l.constprop.0+0xf0>)
 801112c:	460d      	mov	r5, r1
 801112e:	462a      	mov	r2, r5
 8011130:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011134:	5d06      	ldrb	r6, [r0, r4]
 8011136:	f016 0608 	ands.w	r6, r6, #8
 801113a:	d1f8      	bne.n	801112e <_strtol_l.constprop.0+0x22>
 801113c:	2c2d      	cmp	r4, #45	@ 0x2d
 801113e:	d12d      	bne.n	801119c <_strtol_l.constprop.0+0x90>
 8011140:	782c      	ldrb	r4, [r5, #0]
 8011142:	2601      	movs	r6, #1
 8011144:	1c95      	adds	r5, r2, #2
 8011146:	f033 0210 	bics.w	r2, r3, #16
 801114a:	d109      	bne.n	8011160 <_strtol_l.constprop.0+0x54>
 801114c:	2c30      	cmp	r4, #48	@ 0x30
 801114e:	d12a      	bne.n	80111a6 <_strtol_l.constprop.0+0x9a>
 8011150:	782a      	ldrb	r2, [r5, #0]
 8011152:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011156:	2a58      	cmp	r2, #88	@ 0x58
 8011158:	d125      	bne.n	80111a6 <_strtol_l.constprop.0+0x9a>
 801115a:	786c      	ldrb	r4, [r5, #1]
 801115c:	2310      	movs	r3, #16
 801115e:	3502      	adds	r5, #2
 8011160:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011164:	f10c 3cff 	add.w	ip, ip, #4294967295
 8011168:	2200      	movs	r2, #0
 801116a:	fbbc f9f3 	udiv	r9, ip, r3
 801116e:	4610      	mov	r0, r2
 8011170:	fb03 ca19 	mls	sl, r3, r9, ip
 8011174:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011178:	2f09      	cmp	r7, #9
 801117a:	d81b      	bhi.n	80111b4 <_strtol_l.constprop.0+0xa8>
 801117c:	463c      	mov	r4, r7
 801117e:	42a3      	cmp	r3, r4
 8011180:	dd27      	ble.n	80111d2 <_strtol_l.constprop.0+0xc6>
 8011182:	1c57      	adds	r7, r2, #1
 8011184:	d007      	beq.n	8011196 <_strtol_l.constprop.0+0x8a>
 8011186:	4581      	cmp	r9, r0
 8011188:	d320      	bcc.n	80111cc <_strtol_l.constprop.0+0xc0>
 801118a:	d101      	bne.n	8011190 <_strtol_l.constprop.0+0x84>
 801118c:	45a2      	cmp	sl, r4
 801118e:	db1d      	blt.n	80111cc <_strtol_l.constprop.0+0xc0>
 8011190:	fb00 4003 	mla	r0, r0, r3, r4
 8011194:	2201      	movs	r2, #1
 8011196:	f815 4b01 	ldrb.w	r4, [r5], #1
 801119a:	e7eb      	b.n	8011174 <_strtol_l.constprop.0+0x68>
 801119c:	2c2b      	cmp	r4, #43	@ 0x2b
 801119e:	bf04      	itt	eq
 80111a0:	782c      	ldrbeq	r4, [r5, #0]
 80111a2:	1c95      	addeq	r5, r2, #2
 80111a4:	e7cf      	b.n	8011146 <_strtol_l.constprop.0+0x3a>
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d1da      	bne.n	8011160 <_strtol_l.constprop.0+0x54>
 80111aa:	2c30      	cmp	r4, #48	@ 0x30
 80111ac:	bf0c      	ite	eq
 80111ae:	2308      	moveq	r3, #8
 80111b0:	230a      	movne	r3, #10
 80111b2:	e7d5      	b.n	8011160 <_strtol_l.constprop.0+0x54>
 80111b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80111b8:	2f19      	cmp	r7, #25
 80111ba:	d801      	bhi.n	80111c0 <_strtol_l.constprop.0+0xb4>
 80111bc:	3c37      	subs	r4, #55	@ 0x37
 80111be:	e7de      	b.n	801117e <_strtol_l.constprop.0+0x72>
 80111c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80111c4:	2f19      	cmp	r7, #25
 80111c6:	d804      	bhi.n	80111d2 <_strtol_l.constprop.0+0xc6>
 80111c8:	3c57      	subs	r4, #87	@ 0x57
 80111ca:	e7d8      	b.n	801117e <_strtol_l.constprop.0+0x72>
 80111cc:	f04f 32ff 	mov.w	r2, #4294967295
 80111d0:	e7e1      	b.n	8011196 <_strtol_l.constprop.0+0x8a>
 80111d2:	1c53      	adds	r3, r2, #1
 80111d4:	d108      	bne.n	80111e8 <_strtol_l.constprop.0+0xdc>
 80111d6:	2322      	movs	r3, #34	@ 0x22
 80111d8:	f8ce 3000 	str.w	r3, [lr]
 80111dc:	4660      	mov	r0, ip
 80111de:	f1b8 0f00 	cmp.w	r8, #0
 80111e2:	d0a0      	beq.n	8011126 <_strtol_l.constprop.0+0x1a>
 80111e4:	1e69      	subs	r1, r5, #1
 80111e6:	e006      	b.n	80111f6 <_strtol_l.constprop.0+0xea>
 80111e8:	b106      	cbz	r6, 80111ec <_strtol_l.constprop.0+0xe0>
 80111ea:	4240      	negs	r0, r0
 80111ec:	f1b8 0f00 	cmp.w	r8, #0
 80111f0:	d099      	beq.n	8011126 <_strtol_l.constprop.0+0x1a>
 80111f2:	2a00      	cmp	r2, #0
 80111f4:	d1f6      	bne.n	80111e4 <_strtol_l.constprop.0+0xd8>
 80111f6:	f8c8 1000 	str.w	r1, [r8]
 80111fa:	e794      	b.n	8011126 <_strtol_l.constprop.0+0x1a>
 80111fc:	08013629 	.word	0x08013629

08011200 <_strtol_r>:
 8011200:	f7ff bf84 	b.w	801110c <_strtol_l.constprop.0>

08011204 <__ssputs_r>:
 8011204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011208:	688e      	ldr	r6, [r1, #8]
 801120a:	461f      	mov	r7, r3
 801120c:	42be      	cmp	r6, r7
 801120e:	680b      	ldr	r3, [r1, #0]
 8011210:	4682      	mov	sl, r0
 8011212:	460c      	mov	r4, r1
 8011214:	4690      	mov	r8, r2
 8011216:	d82d      	bhi.n	8011274 <__ssputs_r+0x70>
 8011218:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801121c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011220:	d026      	beq.n	8011270 <__ssputs_r+0x6c>
 8011222:	6965      	ldr	r5, [r4, #20]
 8011224:	6909      	ldr	r1, [r1, #16]
 8011226:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801122a:	eba3 0901 	sub.w	r9, r3, r1
 801122e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011232:	1c7b      	adds	r3, r7, #1
 8011234:	444b      	add	r3, r9
 8011236:	106d      	asrs	r5, r5, #1
 8011238:	429d      	cmp	r5, r3
 801123a:	bf38      	it	cc
 801123c:	461d      	movcc	r5, r3
 801123e:	0553      	lsls	r3, r2, #21
 8011240:	d527      	bpl.n	8011292 <__ssputs_r+0x8e>
 8011242:	4629      	mov	r1, r5
 8011244:	f7fc fcca 	bl	800dbdc <_malloc_r>
 8011248:	4606      	mov	r6, r0
 801124a:	b360      	cbz	r0, 80112a6 <__ssputs_r+0xa2>
 801124c:	6921      	ldr	r1, [r4, #16]
 801124e:	464a      	mov	r2, r9
 8011250:	f7fd fdf3 	bl	800ee3a <memcpy>
 8011254:	89a3      	ldrh	r3, [r4, #12]
 8011256:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801125a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801125e:	81a3      	strh	r3, [r4, #12]
 8011260:	6126      	str	r6, [r4, #16]
 8011262:	6165      	str	r5, [r4, #20]
 8011264:	444e      	add	r6, r9
 8011266:	eba5 0509 	sub.w	r5, r5, r9
 801126a:	6026      	str	r6, [r4, #0]
 801126c:	60a5      	str	r5, [r4, #8]
 801126e:	463e      	mov	r6, r7
 8011270:	42be      	cmp	r6, r7
 8011272:	d900      	bls.n	8011276 <__ssputs_r+0x72>
 8011274:	463e      	mov	r6, r7
 8011276:	6820      	ldr	r0, [r4, #0]
 8011278:	4632      	mov	r2, r6
 801127a:	4641      	mov	r1, r8
 801127c:	f7fd fcdd 	bl	800ec3a <memmove>
 8011280:	68a3      	ldr	r3, [r4, #8]
 8011282:	1b9b      	subs	r3, r3, r6
 8011284:	60a3      	str	r3, [r4, #8]
 8011286:	6823      	ldr	r3, [r4, #0]
 8011288:	4433      	add	r3, r6
 801128a:	6023      	str	r3, [r4, #0]
 801128c:	2000      	movs	r0, #0
 801128e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011292:	462a      	mov	r2, r5
 8011294:	f000 ff0b 	bl	80120ae <_realloc_r>
 8011298:	4606      	mov	r6, r0
 801129a:	2800      	cmp	r0, #0
 801129c:	d1e0      	bne.n	8011260 <__ssputs_r+0x5c>
 801129e:	6921      	ldr	r1, [r4, #16]
 80112a0:	4650      	mov	r0, sl
 80112a2:	f7fe fc2d 	bl	800fb00 <_free_r>
 80112a6:	230c      	movs	r3, #12
 80112a8:	f8ca 3000 	str.w	r3, [sl]
 80112ac:	89a3      	ldrh	r3, [r4, #12]
 80112ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112b2:	81a3      	strh	r3, [r4, #12]
 80112b4:	f04f 30ff 	mov.w	r0, #4294967295
 80112b8:	e7e9      	b.n	801128e <__ssputs_r+0x8a>
	...

080112bc <_svfiprintf_r>:
 80112bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112c0:	4698      	mov	r8, r3
 80112c2:	898b      	ldrh	r3, [r1, #12]
 80112c4:	061b      	lsls	r3, r3, #24
 80112c6:	b09d      	sub	sp, #116	@ 0x74
 80112c8:	4607      	mov	r7, r0
 80112ca:	460d      	mov	r5, r1
 80112cc:	4614      	mov	r4, r2
 80112ce:	d510      	bpl.n	80112f2 <_svfiprintf_r+0x36>
 80112d0:	690b      	ldr	r3, [r1, #16]
 80112d2:	b973      	cbnz	r3, 80112f2 <_svfiprintf_r+0x36>
 80112d4:	2140      	movs	r1, #64	@ 0x40
 80112d6:	f7fc fc81 	bl	800dbdc <_malloc_r>
 80112da:	6028      	str	r0, [r5, #0]
 80112dc:	6128      	str	r0, [r5, #16]
 80112de:	b930      	cbnz	r0, 80112ee <_svfiprintf_r+0x32>
 80112e0:	230c      	movs	r3, #12
 80112e2:	603b      	str	r3, [r7, #0]
 80112e4:	f04f 30ff 	mov.w	r0, #4294967295
 80112e8:	b01d      	add	sp, #116	@ 0x74
 80112ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112ee:	2340      	movs	r3, #64	@ 0x40
 80112f0:	616b      	str	r3, [r5, #20]
 80112f2:	2300      	movs	r3, #0
 80112f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80112f6:	2320      	movs	r3, #32
 80112f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80112fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8011300:	2330      	movs	r3, #48	@ 0x30
 8011302:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80114a0 <_svfiprintf_r+0x1e4>
 8011306:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801130a:	f04f 0901 	mov.w	r9, #1
 801130e:	4623      	mov	r3, r4
 8011310:	469a      	mov	sl, r3
 8011312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011316:	b10a      	cbz	r2, 801131c <_svfiprintf_r+0x60>
 8011318:	2a25      	cmp	r2, #37	@ 0x25
 801131a:	d1f9      	bne.n	8011310 <_svfiprintf_r+0x54>
 801131c:	ebba 0b04 	subs.w	fp, sl, r4
 8011320:	d00b      	beq.n	801133a <_svfiprintf_r+0x7e>
 8011322:	465b      	mov	r3, fp
 8011324:	4622      	mov	r2, r4
 8011326:	4629      	mov	r1, r5
 8011328:	4638      	mov	r0, r7
 801132a:	f7ff ff6b 	bl	8011204 <__ssputs_r>
 801132e:	3001      	adds	r0, #1
 8011330:	f000 80a7 	beq.w	8011482 <_svfiprintf_r+0x1c6>
 8011334:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011336:	445a      	add	r2, fp
 8011338:	9209      	str	r2, [sp, #36]	@ 0x24
 801133a:	f89a 3000 	ldrb.w	r3, [sl]
 801133e:	2b00      	cmp	r3, #0
 8011340:	f000 809f 	beq.w	8011482 <_svfiprintf_r+0x1c6>
 8011344:	2300      	movs	r3, #0
 8011346:	f04f 32ff 	mov.w	r2, #4294967295
 801134a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801134e:	f10a 0a01 	add.w	sl, sl, #1
 8011352:	9304      	str	r3, [sp, #16]
 8011354:	9307      	str	r3, [sp, #28]
 8011356:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801135a:	931a      	str	r3, [sp, #104]	@ 0x68
 801135c:	4654      	mov	r4, sl
 801135e:	2205      	movs	r2, #5
 8011360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011364:	484e      	ldr	r0, [pc, #312]	@ (80114a0 <_svfiprintf_r+0x1e4>)
 8011366:	f7ee ff5b 	bl	8000220 <memchr>
 801136a:	9a04      	ldr	r2, [sp, #16]
 801136c:	b9d8      	cbnz	r0, 80113a6 <_svfiprintf_r+0xea>
 801136e:	06d0      	lsls	r0, r2, #27
 8011370:	bf44      	itt	mi
 8011372:	2320      	movmi	r3, #32
 8011374:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011378:	0711      	lsls	r1, r2, #28
 801137a:	bf44      	itt	mi
 801137c:	232b      	movmi	r3, #43	@ 0x2b
 801137e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011382:	f89a 3000 	ldrb.w	r3, [sl]
 8011386:	2b2a      	cmp	r3, #42	@ 0x2a
 8011388:	d015      	beq.n	80113b6 <_svfiprintf_r+0xfa>
 801138a:	9a07      	ldr	r2, [sp, #28]
 801138c:	4654      	mov	r4, sl
 801138e:	2000      	movs	r0, #0
 8011390:	f04f 0c0a 	mov.w	ip, #10
 8011394:	4621      	mov	r1, r4
 8011396:	f811 3b01 	ldrb.w	r3, [r1], #1
 801139a:	3b30      	subs	r3, #48	@ 0x30
 801139c:	2b09      	cmp	r3, #9
 801139e:	d94b      	bls.n	8011438 <_svfiprintf_r+0x17c>
 80113a0:	b1b0      	cbz	r0, 80113d0 <_svfiprintf_r+0x114>
 80113a2:	9207      	str	r2, [sp, #28]
 80113a4:	e014      	b.n	80113d0 <_svfiprintf_r+0x114>
 80113a6:	eba0 0308 	sub.w	r3, r0, r8
 80113aa:	fa09 f303 	lsl.w	r3, r9, r3
 80113ae:	4313      	orrs	r3, r2
 80113b0:	9304      	str	r3, [sp, #16]
 80113b2:	46a2      	mov	sl, r4
 80113b4:	e7d2      	b.n	801135c <_svfiprintf_r+0xa0>
 80113b6:	9b03      	ldr	r3, [sp, #12]
 80113b8:	1d19      	adds	r1, r3, #4
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	9103      	str	r1, [sp, #12]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	bfbb      	ittet	lt
 80113c2:	425b      	neglt	r3, r3
 80113c4:	f042 0202 	orrlt.w	r2, r2, #2
 80113c8:	9307      	strge	r3, [sp, #28]
 80113ca:	9307      	strlt	r3, [sp, #28]
 80113cc:	bfb8      	it	lt
 80113ce:	9204      	strlt	r2, [sp, #16]
 80113d0:	7823      	ldrb	r3, [r4, #0]
 80113d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80113d4:	d10a      	bne.n	80113ec <_svfiprintf_r+0x130>
 80113d6:	7863      	ldrb	r3, [r4, #1]
 80113d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80113da:	d132      	bne.n	8011442 <_svfiprintf_r+0x186>
 80113dc:	9b03      	ldr	r3, [sp, #12]
 80113de:	1d1a      	adds	r2, r3, #4
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	9203      	str	r2, [sp, #12]
 80113e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80113e8:	3402      	adds	r4, #2
 80113ea:	9305      	str	r3, [sp, #20]
 80113ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80114b0 <_svfiprintf_r+0x1f4>
 80113f0:	7821      	ldrb	r1, [r4, #0]
 80113f2:	2203      	movs	r2, #3
 80113f4:	4650      	mov	r0, sl
 80113f6:	f7ee ff13 	bl	8000220 <memchr>
 80113fa:	b138      	cbz	r0, 801140c <_svfiprintf_r+0x150>
 80113fc:	9b04      	ldr	r3, [sp, #16]
 80113fe:	eba0 000a 	sub.w	r0, r0, sl
 8011402:	2240      	movs	r2, #64	@ 0x40
 8011404:	4082      	lsls	r2, r0
 8011406:	4313      	orrs	r3, r2
 8011408:	3401      	adds	r4, #1
 801140a:	9304      	str	r3, [sp, #16]
 801140c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011410:	4824      	ldr	r0, [pc, #144]	@ (80114a4 <_svfiprintf_r+0x1e8>)
 8011412:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011416:	2206      	movs	r2, #6
 8011418:	f7ee ff02 	bl	8000220 <memchr>
 801141c:	2800      	cmp	r0, #0
 801141e:	d036      	beq.n	801148e <_svfiprintf_r+0x1d2>
 8011420:	4b21      	ldr	r3, [pc, #132]	@ (80114a8 <_svfiprintf_r+0x1ec>)
 8011422:	bb1b      	cbnz	r3, 801146c <_svfiprintf_r+0x1b0>
 8011424:	9b03      	ldr	r3, [sp, #12]
 8011426:	3307      	adds	r3, #7
 8011428:	f023 0307 	bic.w	r3, r3, #7
 801142c:	3308      	adds	r3, #8
 801142e:	9303      	str	r3, [sp, #12]
 8011430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011432:	4433      	add	r3, r6
 8011434:	9309      	str	r3, [sp, #36]	@ 0x24
 8011436:	e76a      	b.n	801130e <_svfiprintf_r+0x52>
 8011438:	fb0c 3202 	mla	r2, ip, r2, r3
 801143c:	460c      	mov	r4, r1
 801143e:	2001      	movs	r0, #1
 8011440:	e7a8      	b.n	8011394 <_svfiprintf_r+0xd8>
 8011442:	2300      	movs	r3, #0
 8011444:	3401      	adds	r4, #1
 8011446:	9305      	str	r3, [sp, #20]
 8011448:	4619      	mov	r1, r3
 801144a:	f04f 0c0a 	mov.w	ip, #10
 801144e:	4620      	mov	r0, r4
 8011450:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011454:	3a30      	subs	r2, #48	@ 0x30
 8011456:	2a09      	cmp	r2, #9
 8011458:	d903      	bls.n	8011462 <_svfiprintf_r+0x1a6>
 801145a:	2b00      	cmp	r3, #0
 801145c:	d0c6      	beq.n	80113ec <_svfiprintf_r+0x130>
 801145e:	9105      	str	r1, [sp, #20]
 8011460:	e7c4      	b.n	80113ec <_svfiprintf_r+0x130>
 8011462:	fb0c 2101 	mla	r1, ip, r1, r2
 8011466:	4604      	mov	r4, r0
 8011468:	2301      	movs	r3, #1
 801146a:	e7f0      	b.n	801144e <_svfiprintf_r+0x192>
 801146c:	ab03      	add	r3, sp, #12
 801146e:	9300      	str	r3, [sp, #0]
 8011470:	462a      	mov	r2, r5
 8011472:	4b0e      	ldr	r3, [pc, #56]	@ (80114ac <_svfiprintf_r+0x1f0>)
 8011474:	a904      	add	r1, sp, #16
 8011476:	4638      	mov	r0, r7
 8011478:	f7fc fcdc 	bl	800de34 <_printf_float>
 801147c:	1c42      	adds	r2, r0, #1
 801147e:	4606      	mov	r6, r0
 8011480:	d1d6      	bne.n	8011430 <_svfiprintf_r+0x174>
 8011482:	89ab      	ldrh	r3, [r5, #12]
 8011484:	065b      	lsls	r3, r3, #25
 8011486:	f53f af2d 	bmi.w	80112e4 <_svfiprintf_r+0x28>
 801148a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801148c:	e72c      	b.n	80112e8 <_svfiprintf_r+0x2c>
 801148e:	ab03      	add	r3, sp, #12
 8011490:	9300      	str	r3, [sp, #0]
 8011492:	462a      	mov	r2, r5
 8011494:	4b05      	ldr	r3, [pc, #20]	@ (80114ac <_svfiprintf_r+0x1f0>)
 8011496:	a904      	add	r1, sp, #16
 8011498:	4638      	mov	r0, r7
 801149a:	f7fc ff63 	bl	800e364 <_printf_i>
 801149e:	e7ed      	b.n	801147c <_svfiprintf_r+0x1c0>
 80114a0:	08013729 	.word	0x08013729
 80114a4:	08013733 	.word	0x08013733
 80114a8:	0800de35 	.word	0x0800de35
 80114ac:	08011205 	.word	0x08011205
 80114b0:	0801372f 	.word	0x0801372f

080114b4 <__sfputc_r>:
 80114b4:	6893      	ldr	r3, [r2, #8]
 80114b6:	3b01      	subs	r3, #1
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	b410      	push	{r4}
 80114bc:	6093      	str	r3, [r2, #8]
 80114be:	da08      	bge.n	80114d2 <__sfputc_r+0x1e>
 80114c0:	6994      	ldr	r4, [r2, #24]
 80114c2:	42a3      	cmp	r3, r4
 80114c4:	db01      	blt.n	80114ca <__sfputc_r+0x16>
 80114c6:	290a      	cmp	r1, #10
 80114c8:	d103      	bne.n	80114d2 <__sfputc_r+0x1e>
 80114ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114ce:	f000 b9df 	b.w	8011890 <__swbuf_r>
 80114d2:	6813      	ldr	r3, [r2, #0]
 80114d4:	1c58      	adds	r0, r3, #1
 80114d6:	6010      	str	r0, [r2, #0]
 80114d8:	7019      	strb	r1, [r3, #0]
 80114da:	4608      	mov	r0, r1
 80114dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114e0:	4770      	bx	lr

080114e2 <__sfputs_r>:
 80114e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114e4:	4606      	mov	r6, r0
 80114e6:	460f      	mov	r7, r1
 80114e8:	4614      	mov	r4, r2
 80114ea:	18d5      	adds	r5, r2, r3
 80114ec:	42ac      	cmp	r4, r5
 80114ee:	d101      	bne.n	80114f4 <__sfputs_r+0x12>
 80114f0:	2000      	movs	r0, #0
 80114f2:	e007      	b.n	8011504 <__sfputs_r+0x22>
 80114f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114f8:	463a      	mov	r2, r7
 80114fa:	4630      	mov	r0, r6
 80114fc:	f7ff ffda 	bl	80114b4 <__sfputc_r>
 8011500:	1c43      	adds	r3, r0, #1
 8011502:	d1f3      	bne.n	80114ec <__sfputs_r+0xa>
 8011504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011508 <_vfiprintf_r>:
 8011508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801150c:	460d      	mov	r5, r1
 801150e:	b09d      	sub	sp, #116	@ 0x74
 8011510:	4614      	mov	r4, r2
 8011512:	4698      	mov	r8, r3
 8011514:	4606      	mov	r6, r0
 8011516:	b118      	cbz	r0, 8011520 <_vfiprintf_r+0x18>
 8011518:	6a03      	ldr	r3, [r0, #32]
 801151a:	b90b      	cbnz	r3, 8011520 <_vfiprintf_r+0x18>
 801151c:	f7fd fae2 	bl	800eae4 <__sinit>
 8011520:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011522:	07d9      	lsls	r1, r3, #31
 8011524:	d405      	bmi.n	8011532 <_vfiprintf_r+0x2a>
 8011526:	89ab      	ldrh	r3, [r5, #12]
 8011528:	059a      	lsls	r2, r3, #22
 801152a:	d402      	bmi.n	8011532 <_vfiprintf_r+0x2a>
 801152c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801152e:	f7fd fc82 	bl	800ee36 <__retarget_lock_acquire_recursive>
 8011532:	89ab      	ldrh	r3, [r5, #12]
 8011534:	071b      	lsls	r3, r3, #28
 8011536:	d501      	bpl.n	801153c <_vfiprintf_r+0x34>
 8011538:	692b      	ldr	r3, [r5, #16]
 801153a:	b99b      	cbnz	r3, 8011564 <_vfiprintf_r+0x5c>
 801153c:	4629      	mov	r1, r5
 801153e:	4630      	mov	r0, r6
 8011540:	f000 f9e4 	bl	801190c <__swsetup_r>
 8011544:	b170      	cbz	r0, 8011564 <_vfiprintf_r+0x5c>
 8011546:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011548:	07dc      	lsls	r4, r3, #31
 801154a:	d504      	bpl.n	8011556 <_vfiprintf_r+0x4e>
 801154c:	f04f 30ff 	mov.w	r0, #4294967295
 8011550:	b01d      	add	sp, #116	@ 0x74
 8011552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011556:	89ab      	ldrh	r3, [r5, #12]
 8011558:	0598      	lsls	r0, r3, #22
 801155a:	d4f7      	bmi.n	801154c <_vfiprintf_r+0x44>
 801155c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801155e:	f7fd fc6b 	bl	800ee38 <__retarget_lock_release_recursive>
 8011562:	e7f3      	b.n	801154c <_vfiprintf_r+0x44>
 8011564:	2300      	movs	r3, #0
 8011566:	9309      	str	r3, [sp, #36]	@ 0x24
 8011568:	2320      	movs	r3, #32
 801156a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801156e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011572:	2330      	movs	r3, #48	@ 0x30
 8011574:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011724 <_vfiprintf_r+0x21c>
 8011578:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801157c:	f04f 0901 	mov.w	r9, #1
 8011580:	4623      	mov	r3, r4
 8011582:	469a      	mov	sl, r3
 8011584:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011588:	b10a      	cbz	r2, 801158e <_vfiprintf_r+0x86>
 801158a:	2a25      	cmp	r2, #37	@ 0x25
 801158c:	d1f9      	bne.n	8011582 <_vfiprintf_r+0x7a>
 801158e:	ebba 0b04 	subs.w	fp, sl, r4
 8011592:	d00b      	beq.n	80115ac <_vfiprintf_r+0xa4>
 8011594:	465b      	mov	r3, fp
 8011596:	4622      	mov	r2, r4
 8011598:	4629      	mov	r1, r5
 801159a:	4630      	mov	r0, r6
 801159c:	f7ff ffa1 	bl	80114e2 <__sfputs_r>
 80115a0:	3001      	adds	r0, #1
 80115a2:	f000 80a7 	beq.w	80116f4 <_vfiprintf_r+0x1ec>
 80115a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80115a8:	445a      	add	r2, fp
 80115aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80115ac:	f89a 3000 	ldrb.w	r3, [sl]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	f000 809f 	beq.w	80116f4 <_vfiprintf_r+0x1ec>
 80115b6:	2300      	movs	r3, #0
 80115b8:	f04f 32ff 	mov.w	r2, #4294967295
 80115bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115c0:	f10a 0a01 	add.w	sl, sl, #1
 80115c4:	9304      	str	r3, [sp, #16]
 80115c6:	9307      	str	r3, [sp, #28]
 80115c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80115cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80115ce:	4654      	mov	r4, sl
 80115d0:	2205      	movs	r2, #5
 80115d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115d6:	4853      	ldr	r0, [pc, #332]	@ (8011724 <_vfiprintf_r+0x21c>)
 80115d8:	f7ee fe22 	bl	8000220 <memchr>
 80115dc:	9a04      	ldr	r2, [sp, #16]
 80115de:	b9d8      	cbnz	r0, 8011618 <_vfiprintf_r+0x110>
 80115e0:	06d1      	lsls	r1, r2, #27
 80115e2:	bf44      	itt	mi
 80115e4:	2320      	movmi	r3, #32
 80115e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115ea:	0713      	lsls	r3, r2, #28
 80115ec:	bf44      	itt	mi
 80115ee:	232b      	movmi	r3, #43	@ 0x2b
 80115f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115f4:	f89a 3000 	ldrb.w	r3, [sl]
 80115f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80115fa:	d015      	beq.n	8011628 <_vfiprintf_r+0x120>
 80115fc:	9a07      	ldr	r2, [sp, #28]
 80115fe:	4654      	mov	r4, sl
 8011600:	2000      	movs	r0, #0
 8011602:	f04f 0c0a 	mov.w	ip, #10
 8011606:	4621      	mov	r1, r4
 8011608:	f811 3b01 	ldrb.w	r3, [r1], #1
 801160c:	3b30      	subs	r3, #48	@ 0x30
 801160e:	2b09      	cmp	r3, #9
 8011610:	d94b      	bls.n	80116aa <_vfiprintf_r+0x1a2>
 8011612:	b1b0      	cbz	r0, 8011642 <_vfiprintf_r+0x13a>
 8011614:	9207      	str	r2, [sp, #28]
 8011616:	e014      	b.n	8011642 <_vfiprintf_r+0x13a>
 8011618:	eba0 0308 	sub.w	r3, r0, r8
 801161c:	fa09 f303 	lsl.w	r3, r9, r3
 8011620:	4313      	orrs	r3, r2
 8011622:	9304      	str	r3, [sp, #16]
 8011624:	46a2      	mov	sl, r4
 8011626:	e7d2      	b.n	80115ce <_vfiprintf_r+0xc6>
 8011628:	9b03      	ldr	r3, [sp, #12]
 801162a:	1d19      	adds	r1, r3, #4
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	9103      	str	r1, [sp, #12]
 8011630:	2b00      	cmp	r3, #0
 8011632:	bfbb      	ittet	lt
 8011634:	425b      	neglt	r3, r3
 8011636:	f042 0202 	orrlt.w	r2, r2, #2
 801163a:	9307      	strge	r3, [sp, #28]
 801163c:	9307      	strlt	r3, [sp, #28]
 801163e:	bfb8      	it	lt
 8011640:	9204      	strlt	r2, [sp, #16]
 8011642:	7823      	ldrb	r3, [r4, #0]
 8011644:	2b2e      	cmp	r3, #46	@ 0x2e
 8011646:	d10a      	bne.n	801165e <_vfiprintf_r+0x156>
 8011648:	7863      	ldrb	r3, [r4, #1]
 801164a:	2b2a      	cmp	r3, #42	@ 0x2a
 801164c:	d132      	bne.n	80116b4 <_vfiprintf_r+0x1ac>
 801164e:	9b03      	ldr	r3, [sp, #12]
 8011650:	1d1a      	adds	r2, r3, #4
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	9203      	str	r2, [sp, #12]
 8011656:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801165a:	3402      	adds	r4, #2
 801165c:	9305      	str	r3, [sp, #20]
 801165e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011734 <_vfiprintf_r+0x22c>
 8011662:	7821      	ldrb	r1, [r4, #0]
 8011664:	2203      	movs	r2, #3
 8011666:	4650      	mov	r0, sl
 8011668:	f7ee fdda 	bl	8000220 <memchr>
 801166c:	b138      	cbz	r0, 801167e <_vfiprintf_r+0x176>
 801166e:	9b04      	ldr	r3, [sp, #16]
 8011670:	eba0 000a 	sub.w	r0, r0, sl
 8011674:	2240      	movs	r2, #64	@ 0x40
 8011676:	4082      	lsls	r2, r0
 8011678:	4313      	orrs	r3, r2
 801167a:	3401      	adds	r4, #1
 801167c:	9304      	str	r3, [sp, #16]
 801167e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011682:	4829      	ldr	r0, [pc, #164]	@ (8011728 <_vfiprintf_r+0x220>)
 8011684:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011688:	2206      	movs	r2, #6
 801168a:	f7ee fdc9 	bl	8000220 <memchr>
 801168e:	2800      	cmp	r0, #0
 8011690:	d03f      	beq.n	8011712 <_vfiprintf_r+0x20a>
 8011692:	4b26      	ldr	r3, [pc, #152]	@ (801172c <_vfiprintf_r+0x224>)
 8011694:	bb1b      	cbnz	r3, 80116de <_vfiprintf_r+0x1d6>
 8011696:	9b03      	ldr	r3, [sp, #12]
 8011698:	3307      	adds	r3, #7
 801169a:	f023 0307 	bic.w	r3, r3, #7
 801169e:	3308      	adds	r3, #8
 80116a0:	9303      	str	r3, [sp, #12]
 80116a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116a4:	443b      	add	r3, r7
 80116a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80116a8:	e76a      	b.n	8011580 <_vfiprintf_r+0x78>
 80116aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80116ae:	460c      	mov	r4, r1
 80116b0:	2001      	movs	r0, #1
 80116b2:	e7a8      	b.n	8011606 <_vfiprintf_r+0xfe>
 80116b4:	2300      	movs	r3, #0
 80116b6:	3401      	adds	r4, #1
 80116b8:	9305      	str	r3, [sp, #20]
 80116ba:	4619      	mov	r1, r3
 80116bc:	f04f 0c0a 	mov.w	ip, #10
 80116c0:	4620      	mov	r0, r4
 80116c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116c6:	3a30      	subs	r2, #48	@ 0x30
 80116c8:	2a09      	cmp	r2, #9
 80116ca:	d903      	bls.n	80116d4 <_vfiprintf_r+0x1cc>
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d0c6      	beq.n	801165e <_vfiprintf_r+0x156>
 80116d0:	9105      	str	r1, [sp, #20]
 80116d2:	e7c4      	b.n	801165e <_vfiprintf_r+0x156>
 80116d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80116d8:	4604      	mov	r4, r0
 80116da:	2301      	movs	r3, #1
 80116dc:	e7f0      	b.n	80116c0 <_vfiprintf_r+0x1b8>
 80116de:	ab03      	add	r3, sp, #12
 80116e0:	9300      	str	r3, [sp, #0]
 80116e2:	462a      	mov	r2, r5
 80116e4:	4b12      	ldr	r3, [pc, #72]	@ (8011730 <_vfiprintf_r+0x228>)
 80116e6:	a904      	add	r1, sp, #16
 80116e8:	4630      	mov	r0, r6
 80116ea:	f7fc fba3 	bl	800de34 <_printf_float>
 80116ee:	4607      	mov	r7, r0
 80116f0:	1c78      	adds	r0, r7, #1
 80116f2:	d1d6      	bne.n	80116a2 <_vfiprintf_r+0x19a>
 80116f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80116f6:	07d9      	lsls	r1, r3, #31
 80116f8:	d405      	bmi.n	8011706 <_vfiprintf_r+0x1fe>
 80116fa:	89ab      	ldrh	r3, [r5, #12]
 80116fc:	059a      	lsls	r2, r3, #22
 80116fe:	d402      	bmi.n	8011706 <_vfiprintf_r+0x1fe>
 8011700:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011702:	f7fd fb99 	bl	800ee38 <__retarget_lock_release_recursive>
 8011706:	89ab      	ldrh	r3, [r5, #12]
 8011708:	065b      	lsls	r3, r3, #25
 801170a:	f53f af1f 	bmi.w	801154c <_vfiprintf_r+0x44>
 801170e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011710:	e71e      	b.n	8011550 <_vfiprintf_r+0x48>
 8011712:	ab03      	add	r3, sp, #12
 8011714:	9300      	str	r3, [sp, #0]
 8011716:	462a      	mov	r2, r5
 8011718:	4b05      	ldr	r3, [pc, #20]	@ (8011730 <_vfiprintf_r+0x228>)
 801171a:	a904      	add	r1, sp, #16
 801171c:	4630      	mov	r0, r6
 801171e:	f7fc fe21 	bl	800e364 <_printf_i>
 8011722:	e7e4      	b.n	80116ee <_vfiprintf_r+0x1e6>
 8011724:	08013729 	.word	0x08013729
 8011728:	08013733 	.word	0x08013733
 801172c:	0800de35 	.word	0x0800de35
 8011730:	080114e3 	.word	0x080114e3
 8011734:	0801372f 	.word	0x0801372f

08011738 <__sflush_r>:
 8011738:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801173c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011740:	0716      	lsls	r6, r2, #28
 8011742:	4605      	mov	r5, r0
 8011744:	460c      	mov	r4, r1
 8011746:	d454      	bmi.n	80117f2 <__sflush_r+0xba>
 8011748:	684b      	ldr	r3, [r1, #4]
 801174a:	2b00      	cmp	r3, #0
 801174c:	dc02      	bgt.n	8011754 <__sflush_r+0x1c>
 801174e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011750:	2b00      	cmp	r3, #0
 8011752:	dd48      	ble.n	80117e6 <__sflush_r+0xae>
 8011754:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011756:	2e00      	cmp	r6, #0
 8011758:	d045      	beq.n	80117e6 <__sflush_r+0xae>
 801175a:	2300      	movs	r3, #0
 801175c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011760:	682f      	ldr	r7, [r5, #0]
 8011762:	6a21      	ldr	r1, [r4, #32]
 8011764:	602b      	str	r3, [r5, #0]
 8011766:	d030      	beq.n	80117ca <__sflush_r+0x92>
 8011768:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801176a:	89a3      	ldrh	r3, [r4, #12]
 801176c:	0759      	lsls	r1, r3, #29
 801176e:	d505      	bpl.n	801177c <__sflush_r+0x44>
 8011770:	6863      	ldr	r3, [r4, #4]
 8011772:	1ad2      	subs	r2, r2, r3
 8011774:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011776:	b10b      	cbz	r3, 801177c <__sflush_r+0x44>
 8011778:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801177a:	1ad2      	subs	r2, r2, r3
 801177c:	2300      	movs	r3, #0
 801177e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011780:	6a21      	ldr	r1, [r4, #32]
 8011782:	4628      	mov	r0, r5
 8011784:	47b0      	blx	r6
 8011786:	1c43      	adds	r3, r0, #1
 8011788:	89a3      	ldrh	r3, [r4, #12]
 801178a:	d106      	bne.n	801179a <__sflush_r+0x62>
 801178c:	6829      	ldr	r1, [r5, #0]
 801178e:	291d      	cmp	r1, #29
 8011790:	d82b      	bhi.n	80117ea <__sflush_r+0xb2>
 8011792:	4a2a      	ldr	r2, [pc, #168]	@ (801183c <__sflush_r+0x104>)
 8011794:	410a      	asrs	r2, r1
 8011796:	07d6      	lsls	r6, r2, #31
 8011798:	d427      	bmi.n	80117ea <__sflush_r+0xb2>
 801179a:	2200      	movs	r2, #0
 801179c:	6062      	str	r2, [r4, #4]
 801179e:	04d9      	lsls	r1, r3, #19
 80117a0:	6922      	ldr	r2, [r4, #16]
 80117a2:	6022      	str	r2, [r4, #0]
 80117a4:	d504      	bpl.n	80117b0 <__sflush_r+0x78>
 80117a6:	1c42      	adds	r2, r0, #1
 80117a8:	d101      	bne.n	80117ae <__sflush_r+0x76>
 80117aa:	682b      	ldr	r3, [r5, #0]
 80117ac:	b903      	cbnz	r3, 80117b0 <__sflush_r+0x78>
 80117ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80117b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80117b2:	602f      	str	r7, [r5, #0]
 80117b4:	b1b9      	cbz	r1, 80117e6 <__sflush_r+0xae>
 80117b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80117ba:	4299      	cmp	r1, r3
 80117bc:	d002      	beq.n	80117c4 <__sflush_r+0x8c>
 80117be:	4628      	mov	r0, r5
 80117c0:	f7fe f99e 	bl	800fb00 <_free_r>
 80117c4:	2300      	movs	r3, #0
 80117c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80117c8:	e00d      	b.n	80117e6 <__sflush_r+0xae>
 80117ca:	2301      	movs	r3, #1
 80117cc:	4628      	mov	r0, r5
 80117ce:	47b0      	blx	r6
 80117d0:	4602      	mov	r2, r0
 80117d2:	1c50      	adds	r0, r2, #1
 80117d4:	d1c9      	bne.n	801176a <__sflush_r+0x32>
 80117d6:	682b      	ldr	r3, [r5, #0]
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d0c6      	beq.n	801176a <__sflush_r+0x32>
 80117dc:	2b1d      	cmp	r3, #29
 80117de:	d001      	beq.n	80117e4 <__sflush_r+0xac>
 80117e0:	2b16      	cmp	r3, #22
 80117e2:	d11e      	bne.n	8011822 <__sflush_r+0xea>
 80117e4:	602f      	str	r7, [r5, #0]
 80117e6:	2000      	movs	r0, #0
 80117e8:	e022      	b.n	8011830 <__sflush_r+0xf8>
 80117ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117ee:	b21b      	sxth	r3, r3
 80117f0:	e01b      	b.n	801182a <__sflush_r+0xf2>
 80117f2:	690f      	ldr	r7, [r1, #16]
 80117f4:	2f00      	cmp	r7, #0
 80117f6:	d0f6      	beq.n	80117e6 <__sflush_r+0xae>
 80117f8:	0793      	lsls	r3, r2, #30
 80117fa:	680e      	ldr	r6, [r1, #0]
 80117fc:	bf08      	it	eq
 80117fe:	694b      	ldreq	r3, [r1, #20]
 8011800:	600f      	str	r7, [r1, #0]
 8011802:	bf18      	it	ne
 8011804:	2300      	movne	r3, #0
 8011806:	eba6 0807 	sub.w	r8, r6, r7
 801180a:	608b      	str	r3, [r1, #8]
 801180c:	f1b8 0f00 	cmp.w	r8, #0
 8011810:	dde9      	ble.n	80117e6 <__sflush_r+0xae>
 8011812:	6a21      	ldr	r1, [r4, #32]
 8011814:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011816:	4643      	mov	r3, r8
 8011818:	463a      	mov	r2, r7
 801181a:	4628      	mov	r0, r5
 801181c:	47b0      	blx	r6
 801181e:	2800      	cmp	r0, #0
 8011820:	dc08      	bgt.n	8011834 <__sflush_r+0xfc>
 8011822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801182a:	81a3      	strh	r3, [r4, #12]
 801182c:	f04f 30ff 	mov.w	r0, #4294967295
 8011830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011834:	4407      	add	r7, r0
 8011836:	eba8 0800 	sub.w	r8, r8, r0
 801183a:	e7e7      	b.n	801180c <__sflush_r+0xd4>
 801183c:	dfbffffe 	.word	0xdfbffffe

08011840 <_fflush_r>:
 8011840:	b538      	push	{r3, r4, r5, lr}
 8011842:	690b      	ldr	r3, [r1, #16]
 8011844:	4605      	mov	r5, r0
 8011846:	460c      	mov	r4, r1
 8011848:	b913      	cbnz	r3, 8011850 <_fflush_r+0x10>
 801184a:	2500      	movs	r5, #0
 801184c:	4628      	mov	r0, r5
 801184e:	bd38      	pop	{r3, r4, r5, pc}
 8011850:	b118      	cbz	r0, 801185a <_fflush_r+0x1a>
 8011852:	6a03      	ldr	r3, [r0, #32]
 8011854:	b90b      	cbnz	r3, 801185a <_fflush_r+0x1a>
 8011856:	f7fd f945 	bl	800eae4 <__sinit>
 801185a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d0f3      	beq.n	801184a <_fflush_r+0xa>
 8011862:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011864:	07d0      	lsls	r0, r2, #31
 8011866:	d404      	bmi.n	8011872 <_fflush_r+0x32>
 8011868:	0599      	lsls	r1, r3, #22
 801186a:	d402      	bmi.n	8011872 <_fflush_r+0x32>
 801186c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801186e:	f7fd fae2 	bl	800ee36 <__retarget_lock_acquire_recursive>
 8011872:	4628      	mov	r0, r5
 8011874:	4621      	mov	r1, r4
 8011876:	f7ff ff5f 	bl	8011738 <__sflush_r>
 801187a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801187c:	07da      	lsls	r2, r3, #31
 801187e:	4605      	mov	r5, r0
 8011880:	d4e4      	bmi.n	801184c <_fflush_r+0xc>
 8011882:	89a3      	ldrh	r3, [r4, #12]
 8011884:	059b      	lsls	r3, r3, #22
 8011886:	d4e1      	bmi.n	801184c <_fflush_r+0xc>
 8011888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801188a:	f7fd fad5 	bl	800ee38 <__retarget_lock_release_recursive>
 801188e:	e7dd      	b.n	801184c <_fflush_r+0xc>

08011890 <__swbuf_r>:
 8011890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011892:	460e      	mov	r6, r1
 8011894:	4614      	mov	r4, r2
 8011896:	4605      	mov	r5, r0
 8011898:	b118      	cbz	r0, 80118a2 <__swbuf_r+0x12>
 801189a:	6a03      	ldr	r3, [r0, #32]
 801189c:	b90b      	cbnz	r3, 80118a2 <__swbuf_r+0x12>
 801189e:	f7fd f921 	bl	800eae4 <__sinit>
 80118a2:	69a3      	ldr	r3, [r4, #24]
 80118a4:	60a3      	str	r3, [r4, #8]
 80118a6:	89a3      	ldrh	r3, [r4, #12]
 80118a8:	071a      	lsls	r2, r3, #28
 80118aa:	d501      	bpl.n	80118b0 <__swbuf_r+0x20>
 80118ac:	6923      	ldr	r3, [r4, #16]
 80118ae:	b943      	cbnz	r3, 80118c2 <__swbuf_r+0x32>
 80118b0:	4621      	mov	r1, r4
 80118b2:	4628      	mov	r0, r5
 80118b4:	f000 f82a 	bl	801190c <__swsetup_r>
 80118b8:	b118      	cbz	r0, 80118c2 <__swbuf_r+0x32>
 80118ba:	f04f 37ff 	mov.w	r7, #4294967295
 80118be:	4638      	mov	r0, r7
 80118c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118c2:	6823      	ldr	r3, [r4, #0]
 80118c4:	6922      	ldr	r2, [r4, #16]
 80118c6:	1a98      	subs	r0, r3, r2
 80118c8:	6963      	ldr	r3, [r4, #20]
 80118ca:	b2f6      	uxtb	r6, r6
 80118cc:	4283      	cmp	r3, r0
 80118ce:	4637      	mov	r7, r6
 80118d0:	dc05      	bgt.n	80118de <__swbuf_r+0x4e>
 80118d2:	4621      	mov	r1, r4
 80118d4:	4628      	mov	r0, r5
 80118d6:	f7ff ffb3 	bl	8011840 <_fflush_r>
 80118da:	2800      	cmp	r0, #0
 80118dc:	d1ed      	bne.n	80118ba <__swbuf_r+0x2a>
 80118de:	68a3      	ldr	r3, [r4, #8]
 80118e0:	3b01      	subs	r3, #1
 80118e2:	60a3      	str	r3, [r4, #8]
 80118e4:	6823      	ldr	r3, [r4, #0]
 80118e6:	1c5a      	adds	r2, r3, #1
 80118e8:	6022      	str	r2, [r4, #0]
 80118ea:	701e      	strb	r6, [r3, #0]
 80118ec:	6962      	ldr	r2, [r4, #20]
 80118ee:	1c43      	adds	r3, r0, #1
 80118f0:	429a      	cmp	r2, r3
 80118f2:	d004      	beq.n	80118fe <__swbuf_r+0x6e>
 80118f4:	89a3      	ldrh	r3, [r4, #12]
 80118f6:	07db      	lsls	r3, r3, #31
 80118f8:	d5e1      	bpl.n	80118be <__swbuf_r+0x2e>
 80118fa:	2e0a      	cmp	r6, #10
 80118fc:	d1df      	bne.n	80118be <__swbuf_r+0x2e>
 80118fe:	4621      	mov	r1, r4
 8011900:	4628      	mov	r0, r5
 8011902:	f7ff ff9d 	bl	8011840 <_fflush_r>
 8011906:	2800      	cmp	r0, #0
 8011908:	d0d9      	beq.n	80118be <__swbuf_r+0x2e>
 801190a:	e7d6      	b.n	80118ba <__swbuf_r+0x2a>

0801190c <__swsetup_r>:
 801190c:	b538      	push	{r3, r4, r5, lr}
 801190e:	4b29      	ldr	r3, [pc, #164]	@ (80119b4 <__swsetup_r+0xa8>)
 8011910:	4605      	mov	r5, r0
 8011912:	6818      	ldr	r0, [r3, #0]
 8011914:	460c      	mov	r4, r1
 8011916:	b118      	cbz	r0, 8011920 <__swsetup_r+0x14>
 8011918:	6a03      	ldr	r3, [r0, #32]
 801191a:	b90b      	cbnz	r3, 8011920 <__swsetup_r+0x14>
 801191c:	f7fd f8e2 	bl	800eae4 <__sinit>
 8011920:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011924:	0719      	lsls	r1, r3, #28
 8011926:	d422      	bmi.n	801196e <__swsetup_r+0x62>
 8011928:	06da      	lsls	r2, r3, #27
 801192a:	d407      	bmi.n	801193c <__swsetup_r+0x30>
 801192c:	2209      	movs	r2, #9
 801192e:	602a      	str	r2, [r5, #0]
 8011930:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011934:	81a3      	strh	r3, [r4, #12]
 8011936:	f04f 30ff 	mov.w	r0, #4294967295
 801193a:	e033      	b.n	80119a4 <__swsetup_r+0x98>
 801193c:	0758      	lsls	r0, r3, #29
 801193e:	d512      	bpl.n	8011966 <__swsetup_r+0x5a>
 8011940:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011942:	b141      	cbz	r1, 8011956 <__swsetup_r+0x4a>
 8011944:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011948:	4299      	cmp	r1, r3
 801194a:	d002      	beq.n	8011952 <__swsetup_r+0x46>
 801194c:	4628      	mov	r0, r5
 801194e:	f7fe f8d7 	bl	800fb00 <_free_r>
 8011952:	2300      	movs	r3, #0
 8011954:	6363      	str	r3, [r4, #52]	@ 0x34
 8011956:	89a3      	ldrh	r3, [r4, #12]
 8011958:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801195c:	81a3      	strh	r3, [r4, #12]
 801195e:	2300      	movs	r3, #0
 8011960:	6063      	str	r3, [r4, #4]
 8011962:	6923      	ldr	r3, [r4, #16]
 8011964:	6023      	str	r3, [r4, #0]
 8011966:	89a3      	ldrh	r3, [r4, #12]
 8011968:	f043 0308 	orr.w	r3, r3, #8
 801196c:	81a3      	strh	r3, [r4, #12]
 801196e:	6923      	ldr	r3, [r4, #16]
 8011970:	b94b      	cbnz	r3, 8011986 <__swsetup_r+0x7a>
 8011972:	89a3      	ldrh	r3, [r4, #12]
 8011974:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801197c:	d003      	beq.n	8011986 <__swsetup_r+0x7a>
 801197e:	4621      	mov	r1, r4
 8011980:	4628      	mov	r0, r5
 8011982:	f000 fbf5 	bl	8012170 <__smakebuf_r>
 8011986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801198a:	f013 0201 	ands.w	r2, r3, #1
 801198e:	d00a      	beq.n	80119a6 <__swsetup_r+0x9a>
 8011990:	2200      	movs	r2, #0
 8011992:	60a2      	str	r2, [r4, #8]
 8011994:	6962      	ldr	r2, [r4, #20]
 8011996:	4252      	negs	r2, r2
 8011998:	61a2      	str	r2, [r4, #24]
 801199a:	6922      	ldr	r2, [r4, #16]
 801199c:	b942      	cbnz	r2, 80119b0 <__swsetup_r+0xa4>
 801199e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80119a2:	d1c5      	bne.n	8011930 <__swsetup_r+0x24>
 80119a4:	bd38      	pop	{r3, r4, r5, pc}
 80119a6:	0799      	lsls	r1, r3, #30
 80119a8:	bf58      	it	pl
 80119aa:	6962      	ldrpl	r2, [r4, #20]
 80119ac:	60a2      	str	r2, [r4, #8]
 80119ae:	e7f4      	b.n	801199a <__swsetup_r+0x8e>
 80119b0:	2000      	movs	r0, #0
 80119b2:	e7f7      	b.n	80119a4 <__swsetup_r+0x98>
 80119b4:	20000018 	.word	0x20000018

080119b8 <strncmp>:
 80119b8:	b510      	push	{r4, lr}
 80119ba:	b16a      	cbz	r2, 80119d8 <strncmp+0x20>
 80119bc:	3901      	subs	r1, #1
 80119be:	1884      	adds	r4, r0, r2
 80119c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80119c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80119c8:	429a      	cmp	r2, r3
 80119ca:	d103      	bne.n	80119d4 <strncmp+0x1c>
 80119cc:	42a0      	cmp	r0, r4
 80119ce:	d001      	beq.n	80119d4 <strncmp+0x1c>
 80119d0:	2a00      	cmp	r2, #0
 80119d2:	d1f5      	bne.n	80119c0 <strncmp+0x8>
 80119d4:	1ad0      	subs	r0, r2, r3
 80119d6:	bd10      	pop	{r4, pc}
 80119d8:	4610      	mov	r0, r2
 80119da:	e7fc      	b.n	80119d6 <strncmp+0x1e>
 80119dc:	0000      	movs	r0, r0
	...

080119e0 <nan>:
 80119e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80119e8 <nan+0x8>
 80119e4:	4770      	bx	lr
 80119e6:	bf00      	nop
 80119e8:	00000000 	.word	0x00000000
 80119ec:	7ff80000 	.word	0x7ff80000

080119f0 <_calloc_r>:
 80119f0:	b570      	push	{r4, r5, r6, lr}
 80119f2:	fba1 5402 	umull	r5, r4, r1, r2
 80119f6:	b93c      	cbnz	r4, 8011a08 <_calloc_r+0x18>
 80119f8:	4629      	mov	r1, r5
 80119fa:	f7fc f8ef 	bl	800dbdc <_malloc_r>
 80119fe:	4606      	mov	r6, r0
 8011a00:	b928      	cbnz	r0, 8011a0e <_calloc_r+0x1e>
 8011a02:	2600      	movs	r6, #0
 8011a04:	4630      	mov	r0, r6
 8011a06:	bd70      	pop	{r4, r5, r6, pc}
 8011a08:	220c      	movs	r2, #12
 8011a0a:	6002      	str	r2, [r0, #0]
 8011a0c:	e7f9      	b.n	8011a02 <_calloc_r+0x12>
 8011a0e:	462a      	mov	r2, r5
 8011a10:	4621      	mov	r1, r4
 8011a12:	f7fd f92c 	bl	800ec6e <memset>
 8011a16:	e7f5      	b.n	8011a04 <_calloc_r+0x14>

08011a18 <rshift>:
 8011a18:	6903      	ldr	r3, [r0, #16]
 8011a1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011a1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011a22:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011a26:	f100 0414 	add.w	r4, r0, #20
 8011a2a:	dd45      	ble.n	8011ab8 <rshift+0xa0>
 8011a2c:	f011 011f 	ands.w	r1, r1, #31
 8011a30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011a34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011a38:	d10c      	bne.n	8011a54 <rshift+0x3c>
 8011a3a:	f100 0710 	add.w	r7, r0, #16
 8011a3e:	4629      	mov	r1, r5
 8011a40:	42b1      	cmp	r1, r6
 8011a42:	d334      	bcc.n	8011aae <rshift+0x96>
 8011a44:	1a9b      	subs	r3, r3, r2
 8011a46:	009b      	lsls	r3, r3, #2
 8011a48:	1eea      	subs	r2, r5, #3
 8011a4a:	4296      	cmp	r6, r2
 8011a4c:	bf38      	it	cc
 8011a4e:	2300      	movcc	r3, #0
 8011a50:	4423      	add	r3, r4
 8011a52:	e015      	b.n	8011a80 <rshift+0x68>
 8011a54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011a58:	f1c1 0820 	rsb	r8, r1, #32
 8011a5c:	40cf      	lsrs	r7, r1
 8011a5e:	f105 0e04 	add.w	lr, r5, #4
 8011a62:	46a1      	mov	r9, r4
 8011a64:	4576      	cmp	r6, lr
 8011a66:	46f4      	mov	ip, lr
 8011a68:	d815      	bhi.n	8011a96 <rshift+0x7e>
 8011a6a:	1a9a      	subs	r2, r3, r2
 8011a6c:	0092      	lsls	r2, r2, #2
 8011a6e:	3a04      	subs	r2, #4
 8011a70:	3501      	adds	r5, #1
 8011a72:	42ae      	cmp	r6, r5
 8011a74:	bf38      	it	cc
 8011a76:	2200      	movcc	r2, #0
 8011a78:	18a3      	adds	r3, r4, r2
 8011a7a:	50a7      	str	r7, [r4, r2]
 8011a7c:	b107      	cbz	r7, 8011a80 <rshift+0x68>
 8011a7e:	3304      	adds	r3, #4
 8011a80:	1b1a      	subs	r2, r3, r4
 8011a82:	42a3      	cmp	r3, r4
 8011a84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011a88:	bf08      	it	eq
 8011a8a:	2300      	moveq	r3, #0
 8011a8c:	6102      	str	r2, [r0, #16]
 8011a8e:	bf08      	it	eq
 8011a90:	6143      	streq	r3, [r0, #20]
 8011a92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a96:	f8dc c000 	ldr.w	ip, [ip]
 8011a9a:	fa0c fc08 	lsl.w	ip, ip, r8
 8011a9e:	ea4c 0707 	orr.w	r7, ip, r7
 8011aa2:	f849 7b04 	str.w	r7, [r9], #4
 8011aa6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011aaa:	40cf      	lsrs	r7, r1
 8011aac:	e7da      	b.n	8011a64 <rshift+0x4c>
 8011aae:	f851 cb04 	ldr.w	ip, [r1], #4
 8011ab2:	f847 cf04 	str.w	ip, [r7, #4]!
 8011ab6:	e7c3      	b.n	8011a40 <rshift+0x28>
 8011ab8:	4623      	mov	r3, r4
 8011aba:	e7e1      	b.n	8011a80 <rshift+0x68>

08011abc <__hexdig_fun>:
 8011abc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8011ac0:	2b09      	cmp	r3, #9
 8011ac2:	d802      	bhi.n	8011aca <__hexdig_fun+0xe>
 8011ac4:	3820      	subs	r0, #32
 8011ac6:	b2c0      	uxtb	r0, r0
 8011ac8:	4770      	bx	lr
 8011aca:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8011ace:	2b05      	cmp	r3, #5
 8011ad0:	d801      	bhi.n	8011ad6 <__hexdig_fun+0x1a>
 8011ad2:	3847      	subs	r0, #71	@ 0x47
 8011ad4:	e7f7      	b.n	8011ac6 <__hexdig_fun+0xa>
 8011ad6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011ada:	2b05      	cmp	r3, #5
 8011adc:	d801      	bhi.n	8011ae2 <__hexdig_fun+0x26>
 8011ade:	3827      	subs	r0, #39	@ 0x27
 8011ae0:	e7f1      	b.n	8011ac6 <__hexdig_fun+0xa>
 8011ae2:	2000      	movs	r0, #0
 8011ae4:	4770      	bx	lr
	...

08011ae8 <__gethex>:
 8011ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aec:	b085      	sub	sp, #20
 8011aee:	468a      	mov	sl, r1
 8011af0:	9302      	str	r3, [sp, #8]
 8011af2:	680b      	ldr	r3, [r1, #0]
 8011af4:	9001      	str	r0, [sp, #4]
 8011af6:	4690      	mov	r8, r2
 8011af8:	1c9c      	adds	r4, r3, #2
 8011afa:	46a1      	mov	r9, r4
 8011afc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011b00:	2830      	cmp	r0, #48	@ 0x30
 8011b02:	d0fa      	beq.n	8011afa <__gethex+0x12>
 8011b04:	eba9 0303 	sub.w	r3, r9, r3
 8011b08:	f1a3 0b02 	sub.w	fp, r3, #2
 8011b0c:	f7ff ffd6 	bl	8011abc <__hexdig_fun>
 8011b10:	4605      	mov	r5, r0
 8011b12:	2800      	cmp	r0, #0
 8011b14:	d168      	bne.n	8011be8 <__gethex+0x100>
 8011b16:	49a0      	ldr	r1, [pc, #640]	@ (8011d98 <__gethex+0x2b0>)
 8011b18:	2201      	movs	r2, #1
 8011b1a:	4648      	mov	r0, r9
 8011b1c:	f7ff ff4c 	bl	80119b8 <strncmp>
 8011b20:	4607      	mov	r7, r0
 8011b22:	2800      	cmp	r0, #0
 8011b24:	d167      	bne.n	8011bf6 <__gethex+0x10e>
 8011b26:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011b2a:	4626      	mov	r6, r4
 8011b2c:	f7ff ffc6 	bl	8011abc <__hexdig_fun>
 8011b30:	2800      	cmp	r0, #0
 8011b32:	d062      	beq.n	8011bfa <__gethex+0x112>
 8011b34:	4623      	mov	r3, r4
 8011b36:	7818      	ldrb	r0, [r3, #0]
 8011b38:	2830      	cmp	r0, #48	@ 0x30
 8011b3a:	4699      	mov	r9, r3
 8011b3c:	f103 0301 	add.w	r3, r3, #1
 8011b40:	d0f9      	beq.n	8011b36 <__gethex+0x4e>
 8011b42:	f7ff ffbb 	bl	8011abc <__hexdig_fun>
 8011b46:	fab0 f580 	clz	r5, r0
 8011b4a:	096d      	lsrs	r5, r5, #5
 8011b4c:	f04f 0b01 	mov.w	fp, #1
 8011b50:	464a      	mov	r2, r9
 8011b52:	4616      	mov	r6, r2
 8011b54:	3201      	adds	r2, #1
 8011b56:	7830      	ldrb	r0, [r6, #0]
 8011b58:	f7ff ffb0 	bl	8011abc <__hexdig_fun>
 8011b5c:	2800      	cmp	r0, #0
 8011b5e:	d1f8      	bne.n	8011b52 <__gethex+0x6a>
 8011b60:	498d      	ldr	r1, [pc, #564]	@ (8011d98 <__gethex+0x2b0>)
 8011b62:	2201      	movs	r2, #1
 8011b64:	4630      	mov	r0, r6
 8011b66:	f7ff ff27 	bl	80119b8 <strncmp>
 8011b6a:	2800      	cmp	r0, #0
 8011b6c:	d13f      	bne.n	8011bee <__gethex+0x106>
 8011b6e:	b944      	cbnz	r4, 8011b82 <__gethex+0x9a>
 8011b70:	1c74      	adds	r4, r6, #1
 8011b72:	4622      	mov	r2, r4
 8011b74:	4616      	mov	r6, r2
 8011b76:	3201      	adds	r2, #1
 8011b78:	7830      	ldrb	r0, [r6, #0]
 8011b7a:	f7ff ff9f 	bl	8011abc <__hexdig_fun>
 8011b7e:	2800      	cmp	r0, #0
 8011b80:	d1f8      	bne.n	8011b74 <__gethex+0x8c>
 8011b82:	1ba4      	subs	r4, r4, r6
 8011b84:	00a7      	lsls	r7, r4, #2
 8011b86:	7833      	ldrb	r3, [r6, #0]
 8011b88:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011b8c:	2b50      	cmp	r3, #80	@ 0x50
 8011b8e:	d13e      	bne.n	8011c0e <__gethex+0x126>
 8011b90:	7873      	ldrb	r3, [r6, #1]
 8011b92:	2b2b      	cmp	r3, #43	@ 0x2b
 8011b94:	d033      	beq.n	8011bfe <__gethex+0x116>
 8011b96:	2b2d      	cmp	r3, #45	@ 0x2d
 8011b98:	d034      	beq.n	8011c04 <__gethex+0x11c>
 8011b9a:	1c71      	adds	r1, r6, #1
 8011b9c:	2400      	movs	r4, #0
 8011b9e:	7808      	ldrb	r0, [r1, #0]
 8011ba0:	f7ff ff8c 	bl	8011abc <__hexdig_fun>
 8011ba4:	1e43      	subs	r3, r0, #1
 8011ba6:	b2db      	uxtb	r3, r3
 8011ba8:	2b18      	cmp	r3, #24
 8011baa:	d830      	bhi.n	8011c0e <__gethex+0x126>
 8011bac:	f1a0 0210 	sub.w	r2, r0, #16
 8011bb0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011bb4:	f7ff ff82 	bl	8011abc <__hexdig_fun>
 8011bb8:	f100 3cff 	add.w	ip, r0, #4294967295
 8011bbc:	fa5f fc8c 	uxtb.w	ip, ip
 8011bc0:	f1bc 0f18 	cmp.w	ip, #24
 8011bc4:	f04f 030a 	mov.w	r3, #10
 8011bc8:	d91e      	bls.n	8011c08 <__gethex+0x120>
 8011bca:	b104      	cbz	r4, 8011bce <__gethex+0xe6>
 8011bcc:	4252      	negs	r2, r2
 8011bce:	4417      	add	r7, r2
 8011bd0:	f8ca 1000 	str.w	r1, [sl]
 8011bd4:	b1ed      	cbz	r5, 8011c12 <__gethex+0x12a>
 8011bd6:	f1bb 0f00 	cmp.w	fp, #0
 8011bda:	bf0c      	ite	eq
 8011bdc:	2506      	moveq	r5, #6
 8011bde:	2500      	movne	r5, #0
 8011be0:	4628      	mov	r0, r5
 8011be2:	b005      	add	sp, #20
 8011be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011be8:	2500      	movs	r5, #0
 8011bea:	462c      	mov	r4, r5
 8011bec:	e7b0      	b.n	8011b50 <__gethex+0x68>
 8011bee:	2c00      	cmp	r4, #0
 8011bf0:	d1c7      	bne.n	8011b82 <__gethex+0x9a>
 8011bf2:	4627      	mov	r7, r4
 8011bf4:	e7c7      	b.n	8011b86 <__gethex+0x9e>
 8011bf6:	464e      	mov	r6, r9
 8011bf8:	462f      	mov	r7, r5
 8011bfa:	2501      	movs	r5, #1
 8011bfc:	e7c3      	b.n	8011b86 <__gethex+0x9e>
 8011bfe:	2400      	movs	r4, #0
 8011c00:	1cb1      	adds	r1, r6, #2
 8011c02:	e7cc      	b.n	8011b9e <__gethex+0xb6>
 8011c04:	2401      	movs	r4, #1
 8011c06:	e7fb      	b.n	8011c00 <__gethex+0x118>
 8011c08:	fb03 0002 	mla	r0, r3, r2, r0
 8011c0c:	e7ce      	b.n	8011bac <__gethex+0xc4>
 8011c0e:	4631      	mov	r1, r6
 8011c10:	e7de      	b.n	8011bd0 <__gethex+0xe8>
 8011c12:	eba6 0309 	sub.w	r3, r6, r9
 8011c16:	3b01      	subs	r3, #1
 8011c18:	4629      	mov	r1, r5
 8011c1a:	2b07      	cmp	r3, #7
 8011c1c:	dc0a      	bgt.n	8011c34 <__gethex+0x14c>
 8011c1e:	9801      	ldr	r0, [sp, #4]
 8011c20:	f7fd ffb8 	bl	800fb94 <_Balloc>
 8011c24:	4604      	mov	r4, r0
 8011c26:	b940      	cbnz	r0, 8011c3a <__gethex+0x152>
 8011c28:	4b5c      	ldr	r3, [pc, #368]	@ (8011d9c <__gethex+0x2b4>)
 8011c2a:	4602      	mov	r2, r0
 8011c2c:	21e4      	movs	r1, #228	@ 0xe4
 8011c2e:	485c      	ldr	r0, [pc, #368]	@ (8011da0 <__gethex+0x2b8>)
 8011c30:	f7fb ff72 	bl	800db18 <__assert_func>
 8011c34:	3101      	adds	r1, #1
 8011c36:	105b      	asrs	r3, r3, #1
 8011c38:	e7ef      	b.n	8011c1a <__gethex+0x132>
 8011c3a:	f100 0a14 	add.w	sl, r0, #20
 8011c3e:	2300      	movs	r3, #0
 8011c40:	4655      	mov	r5, sl
 8011c42:	469b      	mov	fp, r3
 8011c44:	45b1      	cmp	r9, r6
 8011c46:	d337      	bcc.n	8011cb8 <__gethex+0x1d0>
 8011c48:	f845 bb04 	str.w	fp, [r5], #4
 8011c4c:	eba5 050a 	sub.w	r5, r5, sl
 8011c50:	10ad      	asrs	r5, r5, #2
 8011c52:	6125      	str	r5, [r4, #16]
 8011c54:	4658      	mov	r0, fp
 8011c56:	f7fe f88f 	bl	800fd78 <__hi0bits>
 8011c5a:	016d      	lsls	r5, r5, #5
 8011c5c:	f8d8 6000 	ldr.w	r6, [r8]
 8011c60:	1a2d      	subs	r5, r5, r0
 8011c62:	42b5      	cmp	r5, r6
 8011c64:	dd54      	ble.n	8011d10 <__gethex+0x228>
 8011c66:	1bad      	subs	r5, r5, r6
 8011c68:	4629      	mov	r1, r5
 8011c6a:	4620      	mov	r0, r4
 8011c6c:	f7fe fc23 	bl	80104b6 <__any_on>
 8011c70:	4681      	mov	r9, r0
 8011c72:	b178      	cbz	r0, 8011c94 <__gethex+0x1ac>
 8011c74:	1e6b      	subs	r3, r5, #1
 8011c76:	1159      	asrs	r1, r3, #5
 8011c78:	f003 021f 	and.w	r2, r3, #31
 8011c7c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011c80:	f04f 0901 	mov.w	r9, #1
 8011c84:	fa09 f202 	lsl.w	r2, r9, r2
 8011c88:	420a      	tst	r2, r1
 8011c8a:	d003      	beq.n	8011c94 <__gethex+0x1ac>
 8011c8c:	454b      	cmp	r3, r9
 8011c8e:	dc36      	bgt.n	8011cfe <__gethex+0x216>
 8011c90:	f04f 0902 	mov.w	r9, #2
 8011c94:	4629      	mov	r1, r5
 8011c96:	4620      	mov	r0, r4
 8011c98:	f7ff febe 	bl	8011a18 <rshift>
 8011c9c:	442f      	add	r7, r5
 8011c9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011ca2:	42bb      	cmp	r3, r7
 8011ca4:	da42      	bge.n	8011d2c <__gethex+0x244>
 8011ca6:	9801      	ldr	r0, [sp, #4]
 8011ca8:	4621      	mov	r1, r4
 8011caa:	f7fd ffb3 	bl	800fc14 <_Bfree>
 8011cae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	6013      	str	r3, [r2, #0]
 8011cb4:	25a3      	movs	r5, #163	@ 0xa3
 8011cb6:	e793      	b.n	8011be0 <__gethex+0xf8>
 8011cb8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011cbc:	2a2e      	cmp	r2, #46	@ 0x2e
 8011cbe:	d012      	beq.n	8011ce6 <__gethex+0x1fe>
 8011cc0:	2b20      	cmp	r3, #32
 8011cc2:	d104      	bne.n	8011cce <__gethex+0x1e6>
 8011cc4:	f845 bb04 	str.w	fp, [r5], #4
 8011cc8:	f04f 0b00 	mov.w	fp, #0
 8011ccc:	465b      	mov	r3, fp
 8011cce:	7830      	ldrb	r0, [r6, #0]
 8011cd0:	9303      	str	r3, [sp, #12]
 8011cd2:	f7ff fef3 	bl	8011abc <__hexdig_fun>
 8011cd6:	9b03      	ldr	r3, [sp, #12]
 8011cd8:	f000 000f 	and.w	r0, r0, #15
 8011cdc:	4098      	lsls	r0, r3
 8011cde:	ea4b 0b00 	orr.w	fp, fp, r0
 8011ce2:	3304      	adds	r3, #4
 8011ce4:	e7ae      	b.n	8011c44 <__gethex+0x15c>
 8011ce6:	45b1      	cmp	r9, r6
 8011ce8:	d8ea      	bhi.n	8011cc0 <__gethex+0x1d8>
 8011cea:	492b      	ldr	r1, [pc, #172]	@ (8011d98 <__gethex+0x2b0>)
 8011cec:	9303      	str	r3, [sp, #12]
 8011cee:	2201      	movs	r2, #1
 8011cf0:	4630      	mov	r0, r6
 8011cf2:	f7ff fe61 	bl	80119b8 <strncmp>
 8011cf6:	9b03      	ldr	r3, [sp, #12]
 8011cf8:	2800      	cmp	r0, #0
 8011cfa:	d1e1      	bne.n	8011cc0 <__gethex+0x1d8>
 8011cfc:	e7a2      	b.n	8011c44 <__gethex+0x15c>
 8011cfe:	1ea9      	subs	r1, r5, #2
 8011d00:	4620      	mov	r0, r4
 8011d02:	f7fe fbd8 	bl	80104b6 <__any_on>
 8011d06:	2800      	cmp	r0, #0
 8011d08:	d0c2      	beq.n	8011c90 <__gethex+0x1a8>
 8011d0a:	f04f 0903 	mov.w	r9, #3
 8011d0e:	e7c1      	b.n	8011c94 <__gethex+0x1ac>
 8011d10:	da09      	bge.n	8011d26 <__gethex+0x23e>
 8011d12:	1b75      	subs	r5, r6, r5
 8011d14:	4621      	mov	r1, r4
 8011d16:	9801      	ldr	r0, [sp, #4]
 8011d18:	462a      	mov	r2, r5
 8011d1a:	f7fe f993 	bl	8010044 <__lshift>
 8011d1e:	1b7f      	subs	r7, r7, r5
 8011d20:	4604      	mov	r4, r0
 8011d22:	f100 0a14 	add.w	sl, r0, #20
 8011d26:	f04f 0900 	mov.w	r9, #0
 8011d2a:	e7b8      	b.n	8011c9e <__gethex+0x1b6>
 8011d2c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011d30:	42bd      	cmp	r5, r7
 8011d32:	dd6f      	ble.n	8011e14 <__gethex+0x32c>
 8011d34:	1bed      	subs	r5, r5, r7
 8011d36:	42ae      	cmp	r6, r5
 8011d38:	dc34      	bgt.n	8011da4 <__gethex+0x2bc>
 8011d3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011d3e:	2b02      	cmp	r3, #2
 8011d40:	d022      	beq.n	8011d88 <__gethex+0x2a0>
 8011d42:	2b03      	cmp	r3, #3
 8011d44:	d024      	beq.n	8011d90 <__gethex+0x2a8>
 8011d46:	2b01      	cmp	r3, #1
 8011d48:	d115      	bne.n	8011d76 <__gethex+0x28e>
 8011d4a:	42ae      	cmp	r6, r5
 8011d4c:	d113      	bne.n	8011d76 <__gethex+0x28e>
 8011d4e:	2e01      	cmp	r6, #1
 8011d50:	d10b      	bne.n	8011d6a <__gethex+0x282>
 8011d52:	9a02      	ldr	r2, [sp, #8]
 8011d54:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011d58:	6013      	str	r3, [r2, #0]
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	6123      	str	r3, [r4, #16]
 8011d5e:	f8ca 3000 	str.w	r3, [sl]
 8011d62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d64:	2562      	movs	r5, #98	@ 0x62
 8011d66:	601c      	str	r4, [r3, #0]
 8011d68:	e73a      	b.n	8011be0 <__gethex+0xf8>
 8011d6a:	1e71      	subs	r1, r6, #1
 8011d6c:	4620      	mov	r0, r4
 8011d6e:	f7fe fba2 	bl	80104b6 <__any_on>
 8011d72:	2800      	cmp	r0, #0
 8011d74:	d1ed      	bne.n	8011d52 <__gethex+0x26a>
 8011d76:	9801      	ldr	r0, [sp, #4]
 8011d78:	4621      	mov	r1, r4
 8011d7a:	f7fd ff4b 	bl	800fc14 <_Bfree>
 8011d7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011d80:	2300      	movs	r3, #0
 8011d82:	6013      	str	r3, [r2, #0]
 8011d84:	2550      	movs	r5, #80	@ 0x50
 8011d86:	e72b      	b.n	8011be0 <__gethex+0xf8>
 8011d88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d1f3      	bne.n	8011d76 <__gethex+0x28e>
 8011d8e:	e7e0      	b.n	8011d52 <__gethex+0x26a>
 8011d90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d1dd      	bne.n	8011d52 <__gethex+0x26a>
 8011d96:	e7ee      	b.n	8011d76 <__gethex+0x28e>
 8011d98:	080135d0 	.word	0x080135d0
 8011d9c:	08013469 	.word	0x08013469
 8011da0:	08013742 	.word	0x08013742
 8011da4:	1e6f      	subs	r7, r5, #1
 8011da6:	f1b9 0f00 	cmp.w	r9, #0
 8011daa:	d130      	bne.n	8011e0e <__gethex+0x326>
 8011dac:	b127      	cbz	r7, 8011db8 <__gethex+0x2d0>
 8011dae:	4639      	mov	r1, r7
 8011db0:	4620      	mov	r0, r4
 8011db2:	f7fe fb80 	bl	80104b6 <__any_on>
 8011db6:	4681      	mov	r9, r0
 8011db8:	117a      	asrs	r2, r7, #5
 8011dba:	2301      	movs	r3, #1
 8011dbc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011dc0:	f007 071f 	and.w	r7, r7, #31
 8011dc4:	40bb      	lsls	r3, r7
 8011dc6:	4213      	tst	r3, r2
 8011dc8:	4629      	mov	r1, r5
 8011dca:	4620      	mov	r0, r4
 8011dcc:	bf18      	it	ne
 8011dce:	f049 0902 	orrne.w	r9, r9, #2
 8011dd2:	f7ff fe21 	bl	8011a18 <rshift>
 8011dd6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011dda:	1b76      	subs	r6, r6, r5
 8011ddc:	2502      	movs	r5, #2
 8011dde:	f1b9 0f00 	cmp.w	r9, #0
 8011de2:	d047      	beq.n	8011e74 <__gethex+0x38c>
 8011de4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011de8:	2b02      	cmp	r3, #2
 8011dea:	d015      	beq.n	8011e18 <__gethex+0x330>
 8011dec:	2b03      	cmp	r3, #3
 8011dee:	d017      	beq.n	8011e20 <__gethex+0x338>
 8011df0:	2b01      	cmp	r3, #1
 8011df2:	d109      	bne.n	8011e08 <__gethex+0x320>
 8011df4:	f019 0f02 	tst.w	r9, #2
 8011df8:	d006      	beq.n	8011e08 <__gethex+0x320>
 8011dfa:	f8da 3000 	ldr.w	r3, [sl]
 8011dfe:	ea49 0903 	orr.w	r9, r9, r3
 8011e02:	f019 0f01 	tst.w	r9, #1
 8011e06:	d10e      	bne.n	8011e26 <__gethex+0x33e>
 8011e08:	f045 0510 	orr.w	r5, r5, #16
 8011e0c:	e032      	b.n	8011e74 <__gethex+0x38c>
 8011e0e:	f04f 0901 	mov.w	r9, #1
 8011e12:	e7d1      	b.n	8011db8 <__gethex+0x2d0>
 8011e14:	2501      	movs	r5, #1
 8011e16:	e7e2      	b.n	8011dde <__gethex+0x2f6>
 8011e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e1a:	f1c3 0301 	rsb	r3, r3, #1
 8011e1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011e20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d0f0      	beq.n	8011e08 <__gethex+0x320>
 8011e26:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011e2a:	f104 0314 	add.w	r3, r4, #20
 8011e2e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011e32:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011e36:	f04f 0c00 	mov.w	ip, #0
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e40:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011e44:	d01b      	beq.n	8011e7e <__gethex+0x396>
 8011e46:	3201      	adds	r2, #1
 8011e48:	6002      	str	r2, [r0, #0]
 8011e4a:	2d02      	cmp	r5, #2
 8011e4c:	f104 0314 	add.w	r3, r4, #20
 8011e50:	d13c      	bne.n	8011ecc <__gethex+0x3e4>
 8011e52:	f8d8 2000 	ldr.w	r2, [r8]
 8011e56:	3a01      	subs	r2, #1
 8011e58:	42b2      	cmp	r2, r6
 8011e5a:	d109      	bne.n	8011e70 <__gethex+0x388>
 8011e5c:	1171      	asrs	r1, r6, #5
 8011e5e:	2201      	movs	r2, #1
 8011e60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011e64:	f006 061f 	and.w	r6, r6, #31
 8011e68:	fa02 f606 	lsl.w	r6, r2, r6
 8011e6c:	421e      	tst	r6, r3
 8011e6e:	d13a      	bne.n	8011ee6 <__gethex+0x3fe>
 8011e70:	f045 0520 	orr.w	r5, r5, #32
 8011e74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011e76:	601c      	str	r4, [r3, #0]
 8011e78:	9b02      	ldr	r3, [sp, #8]
 8011e7a:	601f      	str	r7, [r3, #0]
 8011e7c:	e6b0      	b.n	8011be0 <__gethex+0xf8>
 8011e7e:	4299      	cmp	r1, r3
 8011e80:	f843 cc04 	str.w	ip, [r3, #-4]
 8011e84:	d8d9      	bhi.n	8011e3a <__gethex+0x352>
 8011e86:	68a3      	ldr	r3, [r4, #8]
 8011e88:	459b      	cmp	fp, r3
 8011e8a:	db17      	blt.n	8011ebc <__gethex+0x3d4>
 8011e8c:	6861      	ldr	r1, [r4, #4]
 8011e8e:	9801      	ldr	r0, [sp, #4]
 8011e90:	3101      	adds	r1, #1
 8011e92:	f7fd fe7f 	bl	800fb94 <_Balloc>
 8011e96:	4681      	mov	r9, r0
 8011e98:	b918      	cbnz	r0, 8011ea2 <__gethex+0x3ba>
 8011e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8011f04 <__gethex+0x41c>)
 8011e9c:	4602      	mov	r2, r0
 8011e9e:	2184      	movs	r1, #132	@ 0x84
 8011ea0:	e6c5      	b.n	8011c2e <__gethex+0x146>
 8011ea2:	6922      	ldr	r2, [r4, #16]
 8011ea4:	3202      	adds	r2, #2
 8011ea6:	f104 010c 	add.w	r1, r4, #12
 8011eaa:	0092      	lsls	r2, r2, #2
 8011eac:	300c      	adds	r0, #12
 8011eae:	f7fc ffc4 	bl	800ee3a <memcpy>
 8011eb2:	4621      	mov	r1, r4
 8011eb4:	9801      	ldr	r0, [sp, #4]
 8011eb6:	f7fd fead 	bl	800fc14 <_Bfree>
 8011eba:	464c      	mov	r4, r9
 8011ebc:	6923      	ldr	r3, [r4, #16]
 8011ebe:	1c5a      	adds	r2, r3, #1
 8011ec0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011ec4:	6122      	str	r2, [r4, #16]
 8011ec6:	2201      	movs	r2, #1
 8011ec8:	615a      	str	r2, [r3, #20]
 8011eca:	e7be      	b.n	8011e4a <__gethex+0x362>
 8011ecc:	6922      	ldr	r2, [r4, #16]
 8011ece:	455a      	cmp	r2, fp
 8011ed0:	dd0b      	ble.n	8011eea <__gethex+0x402>
 8011ed2:	2101      	movs	r1, #1
 8011ed4:	4620      	mov	r0, r4
 8011ed6:	f7ff fd9f 	bl	8011a18 <rshift>
 8011eda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011ede:	3701      	adds	r7, #1
 8011ee0:	42bb      	cmp	r3, r7
 8011ee2:	f6ff aee0 	blt.w	8011ca6 <__gethex+0x1be>
 8011ee6:	2501      	movs	r5, #1
 8011ee8:	e7c2      	b.n	8011e70 <__gethex+0x388>
 8011eea:	f016 061f 	ands.w	r6, r6, #31
 8011eee:	d0fa      	beq.n	8011ee6 <__gethex+0x3fe>
 8011ef0:	4453      	add	r3, sl
 8011ef2:	f1c6 0620 	rsb	r6, r6, #32
 8011ef6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011efa:	f7fd ff3d 	bl	800fd78 <__hi0bits>
 8011efe:	42b0      	cmp	r0, r6
 8011f00:	dbe7      	blt.n	8011ed2 <__gethex+0x3ea>
 8011f02:	e7f0      	b.n	8011ee6 <__gethex+0x3fe>
 8011f04:	08013469 	.word	0x08013469

08011f08 <L_shift>:
 8011f08:	f1c2 0208 	rsb	r2, r2, #8
 8011f0c:	0092      	lsls	r2, r2, #2
 8011f0e:	b570      	push	{r4, r5, r6, lr}
 8011f10:	f1c2 0620 	rsb	r6, r2, #32
 8011f14:	6843      	ldr	r3, [r0, #4]
 8011f16:	6804      	ldr	r4, [r0, #0]
 8011f18:	fa03 f506 	lsl.w	r5, r3, r6
 8011f1c:	432c      	orrs	r4, r5
 8011f1e:	40d3      	lsrs	r3, r2
 8011f20:	6004      	str	r4, [r0, #0]
 8011f22:	f840 3f04 	str.w	r3, [r0, #4]!
 8011f26:	4288      	cmp	r0, r1
 8011f28:	d3f4      	bcc.n	8011f14 <L_shift+0xc>
 8011f2a:	bd70      	pop	{r4, r5, r6, pc}

08011f2c <__match>:
 8011f2c:	b530      	push	{r4, r5, lr}
 8011f2e:	6803      	ldr	r3, [r0, #0]
 8011f30:	3301      	adds	r3, #1
 8011f32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f36:	b914      	cbnz	r4, 8011f3e <__match+0x12>
 8011f38:	6003      	str	r3, [r0, #0]
 8011f3a:	2001      	movs	r0, #1
 8011f3c:	bd30      	pop	{r4, r5, pc}
 8011f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f42:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011f46:	2d19      	cmp	r5, #25
 8011f48:	bf98      	it	ls
 8011f4a:	3220      	addls	r2, #32
 8011f4c:	42a2      	cmp	r2, r4
 8011f4e:	d0f0      	beq.n	8011f32 <__match+0x6>
 8011f50:	2000      	movs	r0, #0
 8011f52:	e7f3      	b.n	8011f3c <__match+0x10>

08011f54 <__hexnan>:
 8011f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f58:	680b      	ldr	r3, [r1, #0]
 8011f5a:	6801      	ldr	r1, [r0, #0]
 8011f5c:	115e      	asrs	r6, r3, #5
 8011f5e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011f62:	f013 031f 	ands.w	r3, r3, #31
 8011f66:	b087      	sub	sp, #28
 8011f68:	bf18      	it	ne
 8011f6a:	3604      	addne	r6, #4
 8011f6c:	2500      	movs	r5, #0
 8011f6e:	1f37      	subs	r7, r6, #4
 8011f70:	4682      	mov	sl, r0
 8011f72:	4690      	mov	r8, r2
 8011f74:	9301      	str	r3, [sp, #4]
 8011f76:	f846 5c04 	str.w	r5, [r6, #-4]
 8011f7a:	46b9      	mov	r9, r7
 8011f7c:	463c      	mov	r4, r7
 8011f7e:	9502      	str	r5, [sp, #8]
 8011f80:	46ab      	mov	fp, r5
 8011f82:	784a      	ldrb	r2, [r1, #1]
 8011f84:	1c4b      	adds	r3, r1, #1
 8011f86:	9303      	str	r3, [sp, #12]
 8011f88:	b342      	cbz	r2, 8011fdc <__hexnan+0x88>
 8011f8a:	4610      	mov	r0, r2
 8011f8c:	9105      	str	r1, [sp, #20]
 8011f8e:	9204      	str	r2, [sp, #16]
 8011f90:	f7ff fd94 	bl	8011abc <__hexdig_fun>
 8011f94:	2800      	cmp	r0, #0
 8011f96:	d151      	bne.n	801203c <__hexnan+0xe8>
 8011f98:	9a04      	ldr	r2, [sp, #16]
 8011f9a:	9905      	ldr	r1, [sp, #20]
 8011f9c:	2a20      	cmp	r2, #32
 8011f9e:	d818      	bhi.n	8011fd2 <__hexnan+0x7e>
 8011fa0:	9b02      	ldr	r3, [sp, #8]
 8011fa2:	459b      	cmp	fp, r3
 8011fa4:	dd13      	ble.n	8011fce <__hexnan+0x7a>
 8011fa6:	454c      	cmp	r4, r9
 8011fa8:	d206      	bcs.n	8011fb8 <__hexnan+0x64>
 8011faa:	2d07      	cmp	r5, #7
 8011fac:	dc04      	bgt.n	8011fb8 <__hexnan+0x64>
 8011fae:	462a      	mov	r2, r5
 8011fb0:	4649      	mov	r1, r9
 8011fb2:	4620      	mov	r0, r4
 8011fb4:	f7ff ffa8 	bl	8011f08 <L_shift>
 8011fb8:	4544      	cmp	r4, r8
 8011fba:	d952      	bls.n	8012062 <__hexnan+0x10e>
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	f1a4 0904 	sub.w	r9, r4, #4
 8011fc2:	f844 3c04 	str.w	r3, [r4, #-4]
 8011fc6:	f8cd b008 	str.w	fp, [sp, #8]
 8011fca:	464c      	mov	r4, r9
 8011fcc:	461d      	mov	r5, r3
 8011fce:	9903      	ldr	r1, [sp, #12]
 8011fd0:	e7d7      	b.n	8011f82 <__hexnan+0x2e>
 8011fd2:	2a29      	cmp	r2, #41	@ 0x29
 8011fd4:	d157      	bne.n	8012086 <__hexnan+0x132>
 8011fd6:	3102      	adds	r1, #2
 8011fd8:	f8ca 1000 	str.w	r1, [sl]
 8011fdc:	f1bb 0f00 	cmp.w	fp, #0
 8011fe0:	d051      	beq.n	8012086 <__hexnan+0x132>
 8011fe2:	454c      	cmp	r4, r9
 8011fe4:	d206      	bcs.n	8011ff4 <__hexnan+0xa0>
 8011fe6:	2d07      	cmp	r5, #7
 8011fe8:	dc04      	bgt.n	8011ff4 <__hexnan+0xa0>
 8011fea:	462a      	mov	r2, r5
 8011fec:	4649      	mov	r1, r9
 8011fee:	4620      	mov	r0, r4
 8011ff0:	f7ff ff8a 	bl	8011f08 <L_shift>
 8011ff4:	4544      	cmp	r4, r8
 8011ff6:	d936      	bls.n	8012066 <__hexnan+0x112>
 8011ff8:	f1a8 0204 	sub.w	r2, r8, #4
 8011ffc:	4623      	mov	r3, r4
 8011ffe:	f853 1b04 	ldr.w	r1, [r3], #4
 8012002:	f842 1f04 	str.w	r1, [r2, #4]!
 8012006:	429f      	cmp	r7, r3
 8012008:	d2f9      	bcs.n	8011ffe <__hexnan+0xaa>
 801200a:	1b3b      	subs	r3, r7, r4
 801200c:	f023 0303 	bic.w	r3, r3, #3
 8012010:	3304      	adds	r3, #4
 8012012:	3401      	adds	r4, #1
 8012014:	3e03      	subs	r6, #3
 8012016:	42b4      	cmp	r4, r6
 8012018:	bf88      	it	hi
 801201a:	2304      	movhi	r3, #4
 801201c:	4443      	add	r3, r8
 801201e:	2200      	movs	r2, #0
 8012020:	f843 2b04 	str.w	r2, [r3], #4
 8012024:	429f      	cmp	r7, r3
 8012026:	d2fb      	bcs.n	8012020 <__hexnan+0xcc>
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	b91b      	cbnz	r3, 8012034 <__hexnan+0xe0>
 801202c:	4547      	cmp	r7, r8
 801202e:	d128      	bne.n	8012082 <__hexnan+0x12e>
 8012030:	2301      	movs	r3, #1
 8012032:	603b      	str	r3, [r7, #0]
 8012034:	2005      	movs	r0, #5
 8012036:	b007      	add	sp, #28
 8012038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801203c:	3501      	adds	r5, #1
 801203e:	2d08      	cmp	r5, #8
 8012040:	f10b 0b01 	add.w	fp, fp, #1
 8012044:	dd06      	ble.n	8012054 <__hexnan+0x100>
 8012046:	4544      	cmp	r4, r8
 8012048:	d9c1      	bls.n	8011fce <__hexnan+0x7a>
 801204a:	2300      	movs	r3, #0
 801204c:	f844 3c04 	str.w	r3, [r4, #-4]
 8012050:	2501      	movs	r5, #1
 8012052:	3c04      	subs	r4, #4
 8012054:	6822      	ldr	r2, [r4, #0]
 8012056:	f000 000f 	and.w	r0, r0, #15
 801205a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801205e:	6020      	str	r0, [r4, #0]
 8012060:	e7b5      	b.n	8011fce <__hexnan+0x7a>
 8012062:	2508      	movs	r5, #8
 8012064:	e7b3      	b.n	8011fce <__hexnan+0x7a>
 8012066:	9b01      	ldr	r3, [sp, #4]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d0dd      	beq.n	8012028 <__hexnan+0xd4>
 801206c:	f1c3 0320 	rsb	r3, r3, #32
 8012070:	f04f 32ff 	mov.w	r2, #4294967295
 8012074:	40da      	lsrs	r2, r3
 8012076:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801207a:	4013      	ands	r3, r2
 801207c:	f846 3c04 	str.w	r3, [r6, #-4]
 8012080:	e7d2      	b.n	8012028 <__hexnan+0xd4>
 8012082:	3f04      	subs	r7, #4
 8012084:	e7d0      	b.n	8012028 <__hexnan+0xd4>
 8012086:	2004      	movs	r0, #4
 8012088:	e7d5      	b.n	8012036 <__hexnan+0xe2>

0801208a <__ascii_mbtowc>:
 801208a:	b082      	sub	sp, #8
 801208c:	b901      	cbnz	r1, 8012090 <__ascii_mbtowc+0x6>
 801208e:	a901      	add	r1, sp, #4
 8012090:	b142      	cbz	r2, 80120a4 <__ascii_mbtowc+0x1a>
 8012092:	b14b      	cbz	r3, 80120a8 <__ascii_mbtowc+0x1e>
 8012094:	7813      	ldrb	r3, [r2, #0]
 8012096:	600b      	str	r3, [r1, #0]
 8012098:	7812      	ldrb	r2, [r2, #0]
 801209a:	1e10      	subs	r0, r2, #0
 801209c:	bf18      	it	ne
 801209e:	2001      	movne	r0, #1
 80120a0:	b002      	add	sp, #8
 80120a2:	4770      	bx	lr
 80120a4:	4610      	mov	r0, r2
 80120a6:	e7fb      	b.n	80120a0 <__ascii_mbtowc+0x16>
 80120a8:	f06f 0001 	mvn.w	r0, #1
 80120ac:	e7f8      	b.n	80120a0 <__ascii_mbtowc+0x16>

080120ae <_realloc_r>:
 80120ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120b2:	4680      	mov	r8, r0
 80120b4:	4615      	mov	r5, r2
 80120b6:	460c      	mov	r4, r1
 80120b8:	b921      	cbnz	r1, 80120c4 <_realloc_r+0x16>
 80120ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80120be:	4611      	mov	r1, r2
 80120c0:	f7fb bd8c 	b.w	800dbdc <_malloc_r>
 80120c4:	b92a      	cbnz	r2, 80120d2 <_realloc_r+0x24>
 80120c6:	f7fd fd1b 	bl	800fb00 <_free_r>
 80120ca:	2400      	movs	r4, #0
 80120cc:	4620      	mov	r0, r4
 80120ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120d2:	f000 f8ab 	bl	801222c <_malloc_usable_size_r>
 80120d6:	4285      	cmp	r5, r0
 80120d8:	4606      	mov	r6, r0
 80120da:	d802      	bhi.n	80120e2 <_realloc_r+0x34>
 80120dc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80120e0:	d8f4      	bhi.n	80120cc <_realloc_r+0x1e>
 80120e2:	4629      	mov	r1, r5
 80120e4:	4640      	mov	r0, r8
 80120e6:	f7fb fd79 	bl	800dbdc <_malloc_r>
 80120ea:	4607      	mov	r7, r0
 80120ec:	2800      	cmp	r0, #0
 80120ee:	d0ec      	beq.n	80120ca <_realloc_r+0x1c>
 80120f0:	42b5      	cmp	r5, r6
 80120f2:	462a      	mov	r2, r5
 80120f4:	4621      	mov	r1, r4
 80120f6:	bf28      	it	cs
 80120f8:	4632      	movcs	r2, r6
 80120fa:	f7fc fe9e 	bl	800ee3a <memcpy>
 80120fe:	4621      	mov	r1, r4
 8012100:	4640      	mov	r0, r8
 8012102:	f7fd fcfd 	bl	800fb00 <_free_r>
 8012106:	463c      	mov	r4, r7
 8012108:	e7e0      	b.n	80120cc <_realloc_r+0x1e>

0801210a <__ascii_wctomb>:
 801210a:	4603      	mov	r3, r0
 801210c:	4608      	mov	r0, r1
 801210e:	b141      	cbz	r1, 8012122 <__ascii_wctomb+0x18>
 8012110:	2aff      	cmp	r2, #255	@ 0xff
 8012112:	d904      	bls.n	801211e <__ascii_wctomb+0x14>
 8012114:	228a      	movs	r2, #138	@ 0x8a
 8012116:	601a      	str	r2, [r3, #0]
 8012118:	f04f 30ff 	mov.w	r0, #4294967295
 801211c:	4770      	bx	lr
 801211e:	700a      	strb	r2, [r1, #0]
 8012120:	2001      	movs	r0, #1
 8012122:	4770      	bx	lr

08012124 <__swhatbuf_r>:
 8012124:	b570      	push	{r4, r5, r6, lr}
 8012126:	460c      	mov	r4, r1
 8012128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801212c:	2900      	cmp	r1, #0
 801212e:	b096      	sub	sp, #88	@ 0x58
 8012130:	4615      	mov	r5, r2
 8012132:	461e      	mov	r6, r3
 8012134:	da0d      	bge.n	8012152 <__swhatbuf_r+0x2e>
 8012136:	89a3      	ldrh	r3, [r4, #12]
 8012138:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801213c:	f04f 0100 	mov.w	r1, #0
 8012140:	bf14      	ite	ne
 8012142:	2340      	movne	r3, #64	@ 0x40
 8012144:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012148:	2000      	movs	r0, #0
 801214a:	6031      	str	r1, [r6, #0]
 801214c:	602b      	str	r3, [r5, #0]
 801214e:	b016      	add	sp, #88	@ 0x58
 8012150:	bd70      	pop	{r4, r5, r6, pc}
 8012152:	466a      	mov	r2, sp
 8012154:	f000 f848 	bl	80121e8 <_fstat_r>
 8012158:	2800      	cmp	r0, #0
 801215a:	dbec      	blt.n	8012136 <__swhatbuf_r+0x12>
 801215c:	9901      	ldr	r1, [sp, #4]
 801215e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012162:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012166:	4259      	negs	r1, r3
 8012168:	4159      	adcs	r1, r3
 801216a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801216e:	e7eb      	b.n	8012148 <__swhatbuf_r+0x24>

08012170 <__smakebuf_r>:
 8012170:	898b      	ldrh	r3, [r1, #12]
 8012172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012174:	079d      	lsls	r5, r3, #30
 8012176:	4606      	mov	r6, r0
 8012178:	460c      	mov	r4, r1
 801217a:	d507      	bpl.n	801218c <__smakebuf_r+0x1c>
 801217c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012180:	6023      	str	r3, [r4, #0]
 8012182:	6123      	str	r3, [r4, #16]
 8012184:	2301      	movs	r3, #1
 8012186:	6163      	str	r3, [r4, #20]
 8012188:	b003      	add	sp, #12
 801218a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801218c:	ab01      	add	r3, sp, #4
 801218e:	466a      	mov	r2, sp
 8012190:	f7ff ffc8 	bl	8012124 <__swhatbuf_r>
 8012194:	9f00      	ldr	r7, [sp, #0]
 8012196:	4605      	mov	r5, r0
 8012198:	4639      	mov	r1, r7
 801219a:	4630      	mov	r0, r6
 801219c:	f7fb fd1e 	bl	800dbdc <_malloc_r>
 80121a0:	b948      	cbnz	r0, 80121b6 <__smakebuf_r+0x46>
 80121a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121a6:	059a      	lsls	r2, r3, #22
 80121a8:	d4ee      	bmi.n	8012188 <__smakebuf_r+0x18>
 80121aa:	f023 0303 	bic.w	r3, r3, #3
 80121ae:	f043 0302 	orr.w	r3, r3, #2
 80121b2:	81a3      	strh	r3, [r4, #12]
 80121b4:	e7e2      	b.n	801217c <__smakebuf_r+0xc>
 80121b6:	89a3      	ldrh	r3, [r4, #12]
 80121b8:	6020      	str	r0, [r4, #0]
 80121ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121be:	81a3      	strh	r3, [r4, #12]
 80121c0:	9b01      	ldr	r3, [sp, #4]
 80121c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80121c6:	b15b      	cbz	r3, 80121e0 <__smakebuf_r+0x70>
 80121c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80121cc:	4630      	mov	r0, r6
 80121ce:	f000 f81d 	bl	801220c <_isatty_r>
 80121d2:	b128      	cbz	r0, 80121e0 <__smakebuf_r+0x70>
 80121d4:	89a3      	ldrh	r3, [r4, #12]
 80121d6:	f023 0303 	bic.w	r3, r3, #3
 80121da:	f043 0301 	orr.w	r3, r3, #1
 80121de:	81a3      	strh	r3, [r4, #12]
 80121e0:	89a3      	ldrh	r3, [r4, #12]
 80121e2:	431d      	orrs	r5, r3
 80121e4:	81a5      	strh	r5, [r4, #12]
 80121e6:	e7cf      	b.n	8012188 <__smakebuf_r+0x18>

080121e8 <_fstat_r>:
 80121e8:	b538      	push	{r3, r4, r5, lr}
 80121ea:	4d07      	ldr	r5, [pc, #28]	@ (8012208 <_fstat_r+0x20>)
 80121ec:	2300      	movs	r3, #0
 80121ee:	4604      	mov	r4, r0
 80121f0:	4608      	mov	r0, r1
 80121f2:	4611      	mov	r1, r2
 80121f4:	602b      	str	r3, [r5, #0]
 80121f6:	f7f3 fa97 	bl	8005728 <_fstat>
 80121fa:	1c43      	adds	r3, r0, #1
 80121fc:	d102      	bne.n	8012204 <_fstat_r+0x1c>
 80121fe:	682b      	ldr	r3, [r5, #0]
 8012200:	b103      	cbz	r3, 8012204 <_fstat_r+0x1c>
 8012202:	6023      	str	r3, [r4, #0]
 8012204:	bd38      	pop	{r3, r4, r5, pc}
 8012206:	bf00      	nop
 8012208:	200006dc 	.word	0x200006dc

0801220c <_isatty_r>:
 801220c:	b538      	push	{r3, r4, r5, lr}
 801220e:	4d06      	ldr	r5, [pc, #24]	@ (8012228 <_isatty_r+0x1c>)
 8012210:	2300      	movs	r3, #0
 8012212:	4604      	mov	r4, r0
 8012214:	4608      	mov	r0, r1
 8012216:	602b      	str	r3, [r5, #0]
 8012218:	f7f3 fa96 	bl	8005748 <_isatty>
 801221c:	1c43      	adds	r3, r0, #1
 801221e:	d102      	bne.n	8012226 <_isatty_r+0x1a>
 8012220:	682b      	ldr	r3, [r5, #0]
 8012222:	b103      	cbz	r3, 8012226 <_isatty_r+0x1a>
 8012224:	6023      	str	r3, [r4, #0]
 8012226:	bd38      	pop	{r3, r4, r5, pc}
 8012228:	200006dc 	.word	0x200006dc

0801222c <_malloc_usable_size_r>:
 801222c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012230:	1f18      	subs	r0, r3, #4
 8012232:	2b00      	cmp	r3, #0
 8012234:	bfbc      	itt	lt
 8012236:	580b      	ldrlt	r3, [r1, r0]
 8012238:	18c0      	addlt	r0, r0, r3
 801223a:	4770      	bx	lr

0801223c <_init>:
 801223c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801223e:	bf00      	nop
 8012240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012242:	bc08      	pop	{r3}
 8012244:	469e      	mov	lr, r3
 8012246:	4770      	bx	lr

08012248 <_fini>:
 8012248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801224a:	bf00      	nop
 801224c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801224e:	bc08      	pop	{r3}
 8012250:	469e      	mov	lr, r3
 8012252:	4770      	bx	lr
