
istflow -prj "C:/Users/Public/DTS/reveal_ex/MACHXO2/counter_rel.rvl" -design "Reveal_xo2_xo3_impl1.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="2"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.8_x64/tcltk/bin/tclsh" "C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/reveal_workspace/tmpreveal/counter_rel_generate.tcl".
all messages logged in file C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/reveal_workspace/counter_rel/counter_top_la0_bb.v. VERI-1482
all messages logged in file C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/reveal_workspace/tmpreveal/counter_top_reveal_coretop.v. VERI-1482
Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/MACHXO2/source/counter_top.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/MACHXO2/source/counter_top.v(2): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/MACHXO2/source/counter_top.v" arg3="2"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/MACHXO2/source/counter_top.v(29): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/MACHXO2/source/counter_top.v" arg3="29"  />
(VERI-1491) Pretty printing all modules in library work to file C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v
Lpf file 'C:/Users/Public/DTS/reveal_ex/MACHXO2/Reveal_xo2_xo3.lpf' is updated.

synpwrap -msg -prj "Reveal_xo2_xo3_impl1_synplify.tcl" -log "Reveal_xo2_xo3_impl1.srf"
Copyright (C) 1992-2016 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.8.0.115.3
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Reveal_xo2_xo3_impl1.srf
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 7 6.1
#Hostname: L-8X3YD72

# Fri Apr 28 10:51:46 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v" (library work)
Verilog syntax check successful!
File C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v changed - recompiling
File C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v changed - recompiling
File C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v changed - recompiling
Selecting top level module counter_top
@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp3.v":1202:7:1202:10|Synthesizing module OSCF in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp3.v":1025:7:1025:9|Synthesizing module VHI in library work.







@N: CG364 :"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v":11:7:11:26|Synthesizing module counter_top_la0_trig in library work.



@N: CG364 :"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":12:7:12:21|Synthesizing module counter_top_la0 in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":50:7:50:17|Synthesizing module counter_top in library work.

@N: CL159 :"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:51:47 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
File C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:51:47 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:51:47 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
File C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\synwork\Reveal_xo2_xo3_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 10:51:48 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\Reveal_xo2_xo3_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\Reveal_xo2_xo3_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=72  set on top level netlist counter_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock        Clock                     Clock
Clock                                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
System                                    469.9 MHz     2.128         system       system_clkgroup           0    
counter_top|clk1                          55.0 MHz      18.182        inferred     Autoconstr_clkgroup_0     195  
reveal_coretop|jtck_inferred_clock[0]     283.3 MHz     3.530         inferred     Autoconstr_clkgroup_1     165  
==================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 28 10:51:49 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.73ns		 434 /       344
   2		0h:00m:02s		    -1.73ns		 427 /       344
   3		0h:00m:02s		    -1.37ns		 428 /       344
   4		0h:00m:02s		    -1.67ns		 428 /       344
   5		0h:00m:02s		    -1.57ns		 429 /       344
   6		0h:00m:02s		    -1.57ns		 429 /       344
   7		0h:00m:02s		    -1.57ns		 429 /       344
Timing driven replication report
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   8		0h:00m:03s		    -1.89ns		 434 /       349
   9		0h:00m:03s		    -1.49ns		 437 /       349
  10		0h:00m:03s		    -1.49ns		 437 /       349
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  11		0h:00m:03s		    -1.51ns		 438 /       355
  12		0h:00m:03s		    -1.28ns		 439 /       355
  13		0h:00m:03s		    -1.25ns		 439 /       355
  14		0h:00m:03s		    -1.14ns		 440 /       355
  15		0h:00m:03s		    -1.11ns		 441 /       355
  16		0h:00m:03s		    -1.41ns		 441 /       355
  17		0h:00m:03s		    -1.10ns		 441 /       355
  18		0h:00m:03s		    -1.17ns		 441 /       355
  19		0h:00m:03s		    -1.43ns		 442 /       355
  20		0h:00m:03s		    -1.10ns		 442 /       355
  21		0h:00m:03s		    -1.10ns		 444 /       355

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 158MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 355 clock pin(s) of sequential element(s)
0 instances converted, 355 sequential instances remain driven by gated/generated clocks

======================================================================================================================================================== Gated/Generated Clocks ========================================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCinst0                                                  OSCF                   194        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       counter_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             161        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr_d4         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 123MB peak: 158MB)

Writing Analyst data base C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\synwork\Reveal_xo2_xo3_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1\Reveal_xo2_xo3_impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 163MB)

@W: MT246 :"c:\users\public\dts\reveal_ex\machxo2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":40:15:40:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock counter_top|clk1 with period 18.18ns. Please declare a user-defined clock on object "n:clk1"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 4.94ns. Please declare a user-defined clock on object "n:counter_top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 28 10:51:55 2017
#


Top view:               counter_top
Requested Frequency:    55.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -0.871

                                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------
counter_top|clk1                          55.0 MHz      174.0 MHz     18.182        5.746         12.436     inferred     Autoconstr_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     202.5 MHz     172.2 MHz     4.937         5.809         -0.871     inferred     Autoconstr_clkgroup_1
System                                    332.1 MHz     282.2 MHz     3.011         3.543         -0.531     system       system_clkgroup      
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  3.012       -0.531  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 counter_top|clk1                       |  18.182      16.457  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  4.937       0.482  |  No paths    -    
counter_top|clk1                       System                                 |  18.182      14.032  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       counter_top|clk1                       |  18.182      12.436  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -      |  4.937       0.248
reveal_coretop|jtck_inferred_clock[0]  counter_top|clk1                       |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  4.937       -0.871  |  No paths    -      |  No paths    -    
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_top|clk1
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                                         Arrival           
Instance                                                                                       Reference            Type        Pin     Net                     Time        Slack 
                                                                                               Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        counter_top|clk1     FD1P3DX     Q       capture                 0.964       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[0]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[1]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[1]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[2]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[2]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[3]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[4]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[4]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[5]       0.856       12.544
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[1]           counter_top|clk1     FD1S3DX     Q       gt_1                    0.958       13.128
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[3]           counter_top|clk1     FD1S3DX     Q       gt_3                    0.958       13.128
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.compare_reg\[0\][1]     counter_top|clk1     FD1P3DX     Q       compare_reg\[0\][1]     0.904       13.182
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                          Required           
Instance                                                                               Reference            Type        Pin     Net                      Time         Slack 
                                                                                       Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[7]      18.076       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[7]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[7]       18.076       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[7]     18.076       12.436
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[5]      18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[6]      18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[5]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[5]       18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[6]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[6]       18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[5]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[5]     18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[6]     18.076       12.499
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[3]      18.076       12.561
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.182
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.076

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.436

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        FD1P3DX      Q        Out     0.964     0.964       -         
capture                                                                                        Net          -        -       -         -           6         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIBBT91[2]     ORCALUT4     A        In      0.000     0.964       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIBBT91[2]     ORCALUT4     Z        Out     0.728     1.692       -         
clear_5_0_312_1_o2_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[6]     ORCALUT4     A        In      0.000     1.692       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[6]     ORCALUT4     Z        Out     0.830     2.522       -         
N_102                                                                                          Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     A        In      0.000     2.522       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     Z        Out     0.979     3.501       -         
pre_trig_cntr                                                                                  Net          -        -       -         -           27        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        A1       In      0.000     3.501       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        COUT     Out     1.049     4.550       -         
post_trig_cntr_cry[0]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        CIN      In      0.000     4.550       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        COUT     Out     0.062     4.613       -         
post_trig_cntr_cry[2]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        CIN      In      0.000     4.613       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        COUT     Out     0.062     4.675       -         
post_trig_cntr_cry[4]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        CIN      In      0.000     4.675       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        COUT     Out     0.062     4.738       -         
post_trig_cntr_cry[6]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        CIN      In      0.000     4.738       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        S0       Out     0.902     5.640       -         
post_trig_cntr_s[7]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]              FD1P3DX      D        In      0.000     5.640       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                             Arrival           
Instance                                                                                     Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.076       -0.871
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[17]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]                1.073       -0.871
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.045       -0.843
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[29]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]               1.024       -0.691
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[28]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]               1.018       -0.685
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]                1.018       -0.664
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[19]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.015       -0.661
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     0.934       -0.580
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]               0.904       -0.550
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]               0.904       -0.550
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                              Starting                                                                                              Required           
Instance                                                                                      Reference                                 Type           Pin         Net                              Time         Slack 
                                                                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           parity_calc_5                    4.880        -0.871
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX        D           tm_crc_7[0]                      4.880        -0.664
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[1]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_26_i                           4.880        0.195 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[2]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_24_i                           4.880        0.195 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[4]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_22_i                           4.880        0.195 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                         reveal_coretop|jtck_inferred_clock[0]     jtagconn16     er2_tdo     er2_tdo[0]                       4.937        0.248 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        SP          tt_wr_addr_cntr_1_sqmuxa_i_0     4.466        0.711 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[0]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           N_54                             5.258        0.798 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[3]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           shift_reg_14[3]                  5.258        0.798 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX        SP          un1_jtdo_4_i                     4.466        0.909 
=======================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.751
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.871

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.076     1.076       -         
addr[0]                                                                                          Net          -        -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.076       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     0.728     1.804       -         
N_91                                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     1.804       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.302     2.107       -         
rd_dout_tcnt[0]                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig_N_2L1             ORCALUT4     A        In      0.000     2.107       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig_N_2L1             ORCALUT4     Z        Out     0.728     2.835       -         
rd_dout_trig_N_2L1                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     B        In      0.000     2.835       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.302     3.137       -         
rd_dout_trig[0]                                                                                  Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2     ORCALUT4     B        In      0.000     3.137       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2     ORCALUT4     Z        Out     0.728     3.866       -         
parity_calc_5_iv_RNO_2                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1     ORCALUT4     C        In      0.000     3.866       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1     ORCALUT4     Z        Out     0.728     4.594       -         
parity_calc_5_iv_RNO_1                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO       ORCALUT4     C        In      0.000     4.594       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO       ORCALUT4     Z        Out     0.728     5.323       -         
parity_calc_4_m                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     C        In      0.000     5.323       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     Z        Out     0.428     5.751       -         
parity_calc_5                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.751       -         
===============================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.751
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.871

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[17]                          FD1P3DX      Q        Out     1.073     1.073       -         
addr[1]                                                                                                      Net          -        -       -         -           38        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     A        In      0.000     1.073       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     Z        Out     0.830     1.903       -         
N_70                                                                                                         Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     A        In      0.000     1.903       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     Z        Out     0.728     2.632       -         
te_event_cnt_cntg_reg_RNIDJ331[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        ALUT     In      0.000     2.632       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        Z        Out     0.203     2.835       -         
rd_dout_te[0]                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     A        In      0.000     2.835       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     Z        Out     0.302     3.137       -         
rd_dout_trig[0]                                                                                              Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     B        In      0.000     3.137       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     Z        Out     0.728     3.866       -         
parity_calc_5_iv_RNO_2                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     C        In      0.000     3.866       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     Z        Out     0.728     4.594       -         
parity_calc_5_iv_RNO_1                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     C        In      0.000     4.594       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     Z        Out     0.728     5.323       -         
parity_calc_4_m                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     C        In      0.000     5.323       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     Z        Out     0.428     5.751       -         
parity_calc_5                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                            FD1P3DX      D        In      0.000     5.751       -         
===========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.723
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.843

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18]                          FD1P3DX      Q        Out     1.045     1.045       -         
addr[2]                                                                                                      Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     B        In      0.000     1.045       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a2[0]                ORCALUT4     Z        Out     0.830     1.875       -         
N_70                                                                                                         Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     A        In      0.000     1.875       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     Z        Out     0.728     2.603       -         
te_event_cnt_cntg_reg_RNIDJ331[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        ALUT     In      0.000     2.603       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        Z        Out     0.203     2.807       -         
rd_dout_te[0]                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     A        In      0.000     2.807       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     Z        Out     0.302     3.109       -         
rd_dout_trig[0]                                                                                              Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     B        In      0.000     3.109       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     Z        Out     0.728     3.838       -         
parity_calc_5_iv_RNO_2                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     C        In      0.000     3.838       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     Z        Out     0.728     4.566       -         
parity_calc_5_iv_RNO_1                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     C        In      0.000     4.566       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     Z        Out     0.728     5.294       -         
parity_calc_4_m                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     C        In      0.000     5.294       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     Z        Out     0.428     5.723       -         
parity_calc_5                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                            FD1P3DX      D        In      0.000     5.723       -         
===========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.706
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.826

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]                        FD1P3DX      Q        Out     1.076     1.076       -         
addr[0]                                                                                                    Net          -        -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]              ORCALUT4     A        In      0.000     1.076       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]              ORCALUT4     Z        Out     0.782     1.858       -         
N_56                                                                                                       Net          -        -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3_RNIS1QO1[0]     ORCALUT4     A        In      0.000     1.858       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3_RNIS1QO1[0]     ORCALUT4     Z        Out     0.728     2.587       -         
rd_dout_te_1_u_i_a3_RNIS1QO1[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                    PFUMX        BLUT     In      0.000     2.587       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                    PFUMX        Z        Out     0.203     2.790       -         
rd_dout_te[0]                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                          ORCALUT4     A        In      0.000     2.790       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                          ORCALUT4     Z        Out     0.302     3.092       -         
rd_dout_trig[0]                                                                                            Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2               ORCALUT4     B        In      0.000     3.092       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2               ORCALUT4     Z        Out     0.728     3.821       -         
parity_calc_5_iv_RNO_2                                                                                     Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1               ORCALUT4     C        In      0.000     3.821       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1               ORCALUT4     Z        Out     0.728     4.549       -         
parity_calc_5_iv_RNO_1                                                                                     Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                 ORCALUT4     C        In      0.000     4.549       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                 ORCALUT4     Z        Out     0.728     5.278       -         
parity_calc_4_m                                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                     ORCALUT4     C        In      0.000     5.278       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                     ORCALUT4     Z        Out     0.428     5.706       -         
parity_calc_5                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                          FD1P3DX      D        In      0.000     5.706       -         
=========================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.937
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      5.706
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.826

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]                          FD1P3DX      Q        Out     1.076     1.076       -         
addr[0]                                                                                                      Net          -        -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]                ORCALUT4     A        In      0.000     1.076       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.rd_dout_te_1_u_i_a3[0]                ORCALUT4     Z        Out     0.782     1.858       -         
N_56                                                                                                         Net          -        -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     B        In      0.000     1.858       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg_RNIDJ331[0]     ORCALUT4     Z        Out     0.728     2.587       -         
te_event_cnt_cntg_reg_RNIDJ331[0]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        ALUT     In      0.000     2.587       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.addr_RNICFU83[0]                      PFUMX        Z        Out     0.203     2.790       -         
rd_dout_te[0]                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     A        In      0.000     2.790       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                            ORCALUT4     Z        Out     0.302     3.092       -         
rd_dout_trig[0]                                                                                              Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     B        In      0.000     3.092       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_2                 ORCALUT4     Z        Out     0.728     3.821       -         
parity_calc_5_iv_RNO_2                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     C        In      0.000     3.821       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_1                 ORCALUT4     Z        Out     0.728     4.549       -         
parity_calc_5_iv_RNO_1                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     C        In      0.000     4.549       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO                   ORCALUT4     Z        Out     0.728     5.278       -         
parity_calc_4_m                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     C        In      0.000     5.278       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_5_iv                       ORCALUT4     Z        Out     0.428     5.706       -         
parity_calc_5                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                            FD1P3DX      D        In      0.000     5.706       -         
===========================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                            Arrival           
Instance                                                                            Reference     Type              Pin           Net                   Time        Slack 
                                                                                    Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        ip_enable     ip_enable[0]          0.000       -0.531
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jce2          jce2[0]               0.000       -0.531
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jshift        jshift[0]             0.000       -0.531
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jrstn         jrstn[0]              0.000       2.283 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jtdi          jtdi[0]               0.000       3.723 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       4.832 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       4.832 
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                   Required           
Instance                                                                               Reference     Type           Pin         Net               Time         Slack 
                                                                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                  System        jtagconn16     er2_tdo     er2_tdo[0]        3.011        -0.531
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc      System        FD1P3DX        D           parity_calc_5     4.880        0.482 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]        System        FD1P3BX        D           tm_crc_7[0]       4.880        0.482 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[0]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[1]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[2]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[4]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[5]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_rd_addr_cntr[6]     System        FD1P3DX        SP          N_9_i             4.466        1.872 
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           59        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       B             In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       Z             Out     0.728     1.652       -         
jtdo_iv_m2_e_2_1                                                                                        Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       A             In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z             Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A             In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z             Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -             -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C             In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z             Out     0.302     3.543       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     3.543       -         
=============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                 Net            -           -       -         -           15        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       B           In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       Z           Out     0.728     1.652       -         
jtdo_iv_m2_e_2_1                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       A           In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z           Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A           In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z           Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C           In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z           Out     0.302     3.543       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     3.543       -         
===========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                               Net            -           -       -         -           37        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       C           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       B           In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_2_1                  ORCALUT4       Z           Out     0.728     1.652       -         
jtdo_iv_m2_e_2_1                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       A           In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z           Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A           In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z           Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C           In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z           Out     0.302     3.543       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     3.543       -         
===========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           59        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       D             In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       Z             Out     0.728     1.652       -         
rd_dout_tm_m_2[0]                                                                                       Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       B             In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z             Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A             In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z             Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -             -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C             In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z             Out     0.302     3.543       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     3.543       -         
=============================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.011
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.011

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                 Net            -           -       -         -           15        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.923     0.923       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           10        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       D           In      0.000     0.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNO             ORCALUT4       Z           Out     0.728     1.652       -         
rd_dout_tm_m_2[0]                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       B           In      0.000     1.652       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1                 ORCALUT4       Z           Out     0.728     2.380       -         
jtdo_iv_m2_e_4_x1                                                                                       Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       A           In      0.000     2.380       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_m2_e_4_x1_RNIH67N         ORCALUT4       Z           Out     0.860     3.241       -         
jtdo_iv_m2_e_4                                                                                          Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       C           In      0.000     3.241       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jtdo_iv_N_5_mux_i                 ORCALUT4       Z           Out     0.302     3.543       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     3.543       -         
===========================================================================================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 163MB)

---------------------------------------
Resource Usage Report
Part: lfe3_35ea-6

Register bits: 355 of 33264 (1%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2C:          54
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        225
FD1S3BX:        1
FD1S3DX:        78
GSR:            1
IB:             1
INV:            13
L6MUX21:        1
OB:             4
ORCALUT4:       430
OSCF:           1
PFUMX:          7
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 34MB peak: 163MB)

Process took 0h:00m:05s realtime, 0h:00m:06s cputime
# Fri Apr 28 10:51:55 2017

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.8_x64/module" -ic reveal -nopropwarn -l "LatticeECP3" -d LFE3-35EA -path "C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1" -path "C:/Users/Public/DTS/reveal_ex/MACHXO2"   "C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/Reveal_xo2_xo3_impl1.edi" "Reveal_xo2_xo3_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Reveal_xo2_xo3_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr112112p12f3a6c3.edn


C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p12f3a6c3 -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 10:51:57 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p12f3a6c3 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr112112p12f3a6c3
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr112112p12f3a6c3.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr112112p12f3a6c3.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr112112p12f3a6c3.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr6825668256p133c3638.edn


C:\Users\Public\DTS\reveal_ex\MACHXO2\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr6825668256p133c3638 -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 10:51:57 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr6825668256p133c3638 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr6825668256p133c3638
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[7:0], RdAddress[7:0], Data[5:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[5:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr6825668256p133c3638.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr6825668256p133c3638.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr6825668256p133c3638.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "LatticeECP3" -d LFE3-35EA  -p "C:/lscc/diamond/3.8_x64/ispfpga/ep5c00/data"  -p "C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1" -p "C:/Users/Public/DTS/reveal_ex/MACHXO2" -p "C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/reveal_workspace/counter_rel"  "Reveal_xo2_xo3_impl1.ngo" "Reveal_xo2_xo3_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Reveal_xo2_xo3_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/pmi_ram_dpebnonesadr112112p12f3a6c3.ngo'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/pmi_ram_dpebnonesadr6825668256p133c3638.ngo'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.8_x64/ispfpga/ep5c00/data/ep5chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0_0_S0" arg2="un3_cnt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0_0_S1" arg2="un3_cnt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_s_31_0_S1" arg2="un3_cnt_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_s_31_0_COUT" arg2="un3_cnt_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/tdoa" arg2="ep5chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/cdn" arg2="ep5chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/ip_enable_15" arg2="ep5chub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u_1" arg2="ep5chub/genblk5_un1_jtage_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u" arg2="ep5chub/genblk5_un1_jtage_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/bit_count_cry_0_S0_0" arg2="ep5chub/bit_count_cry_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/bit_count_cry_0_COUT_3" arg2="ep5chub/bit_count_cry_0_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/rom_rd_addr_cry_0_S0_0" arg2="ep5chub/rom_rd_addr_cry_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/rom_rd_addr_s_0_S1_7" arg2="ep5chub/rom_rd_addr_s_0_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/rom_rd_addr_s_0_COUT_7" arg2="ep5chub/rom_rd_addr_s_0_COUT_7"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="45"  />

Design Results:
    995 blocks expanded
Complete the first expansion.
Writing 'Reveal_xo2_xo3_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "LatticeECP3" -p LFE3-35EA -t FPBGA484 -s 6 -oc Commercial   "Reveal_xo2_xo3_impl1.ngd" -o "Reveal_xo2_xo3_impl1_map.ncd" -pr "Reveal_xo2_xo3_impl1.prf" -mp "Reveal_xo2_xo3_impl1.mrp" -lpf "C:/Users/Public/DTS/reveal_ex/MACHXO2/impl1/Reveal_xo2_xo3_impl1_synplify.lpf" -lpf "C:/Users/Public/DTS/reveal_ex/MACHXO2/Reveal_xo2_xo3.lpf"             
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Reveal_xo2_xo3_impl1.ngd
   Picdevice="LFE3-35EA"

   Pictype="FPBGA484"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-35EAFPBGA484, Performance used: 6.

Loading device for application map from file 'ec5a71x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.61.
Running general design DRC...

Removing unused logic...

Optimizing...

218 CCU2 constant inputs absorbed.

logic VCC cell counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell VCC is replaced by device VCC cell VCC_INST

logic VCC cell ep5chub/VCC_0 is replaced by device VCC cell VCC_INST

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="rstn_c"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a6c3_0_0_0"  />



Design Summary:
   Number of registers:    405 out of 26718 (2%)
      PFU registers:          405 out of 24948 (2%)
      PIO registers:            0 out of  1770 (0%)
   Number of SLICEs:       410 out of 16632 (2%)
      SLICEs as Logic/ROM:    410 out of 16632 (2%)
      SLICEs as RAM:            0 out of  3204 (0%)
      SLICEs as Carry:         62 out of 16632 (0%)
   Number of LUT4s:        580 out of 33264 (2%)
      Number used as logic LUTs:        456
      Number used as distributed RAM:     0
      Number used as ripple logic:      124
      Number used as shift registers:     0
   Number of PIO sites used: 5 out of 295 (2%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 1 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  2 out of 72 (3%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 128 (0 %)
   Number of Used DSP ALU Sites:  0 out of 64 (0 %)
   Number of clocks:  2
     Net clk1: 120 loads, 120 rising, 0 falling (Driver: OSCinst0 )
     Net jtaghub16_jtck: 129 loads, 0 rising, 129 falling (Driver: ep5chub/genblk5_jtage_u )
   Number of Clock Enables:  42
     Net jtaghub16_ip_enable0: 28 loads, 28 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_dr_RNIH8JG: 17 loads, 17 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_38: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_46_i: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_768_1_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_49_i: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_768_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_9_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/un1_rd_dout_tm55_i: 6 loads, 6 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_28: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_29_i: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net ep5chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net ep5chub/N_5_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net rstn_c merged into GSR:  32
   Number of LSRs:  2
     Net jtaghub16_jrstn: 126 loads, 126 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 94 loads, 92 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 130 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/VCC: 102 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 94 loads
     Net jtaghub16_jshift: 52 loads
     Net jtaghub16_ip_enable0: 51 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[0]: 40 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[1]: 38 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[9]: 27 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_47: 27 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr: 27 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 64 MB

Dumping design to file Reveal_xo2_xo3_impl1_map.ncd.

mpartrce -p "Reveal_xo2_xo3_impl1.p2t" -f "Reveal_xo2_xo3_impl1.p3t" -tf "Reveal_xo2_xo3_impl1.pt" "Reveal_xo2_xo3_impl1_map.ncd" "Reveal_xo2_xo3_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Reveal_xo2_xo3_impl1_map.ncd"
Fri Apr 28 10:51:58 2017

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF Reveal_xo2_xo3_impl1_map.ncd Reveal_xo2_xo3_impl1.dir/5_1.ncd Reveal_xo2_xo3_impl1.prf
Preference file: Reveal_xo2_xo3_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Reveal_xo2_xo3_impl1_map.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-35EA
Package:     FPBGA484
Performance: 6
Loading device for application par from file 'ec5a71x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.61.
Performance Hardware Data Status:   Final          Version 36.22.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       5/332           1% used
                      5/295           1% bonded

   SLICE            410/16632         2% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR                2/72            2% used


Number of Signals: 1027
Number of Connections: 3002

Pin Constraint Summary:
   0 out of 5 pins locked (0% locked).

The following 2 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: ep5chub/genblk5_jtage_u, clk load #: 130)
    clk1 (driver: OSCinst0, clk load #: 123)


The following 3 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: ep5chub/genblk5_jtage_u, clk load #: 0, sr load #: 126, ce load #: 0)
    counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n (driver: counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_394, clk load #: 0, sr load #: 94, ce load #: 0)
    jtaghub16_ip_enable0 (driver: SLICE_302, clk load #: 0, sr load #: 0, ce load #: 28)

Signal rstn_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
......................
Placer score = 151316.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  150385
Finished Placer Phase 2.  REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 130
  PRIMARY "clk1" from comp "OSCinst0" on site "OSC", clk load = 123
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 126
  SECONDARY "counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n" from F0 on comp "counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_394" on site "R61C36C", clk load = 0, ce load = 0, sr load = 94
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_302" on site "R2C39C", clk load = 0, ce load = 28, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
     DCC   : 2 out of 6 (33%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   5 out of 332 (1.5%) PIO sites used.
   5 out of 295 (1.7%) bonded PIO sites used.
   Number of PIO comps: 5; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    1     |   4 / 36  ( 11%) | 2.5V  |    OFF / OFF    |               
    2     |   1 / 28  (  3%) | 2.5V  |    OFF / OFF    |               
    3     |   0 / 58  (  0%) |  OFF  |    OFF / OFF    |               
    6     |   0 / 67  (  0%) |  OFF  |    OFF / OFF    |               
    7     |   0 / 40  (  0%) |  OFF  |    OFF / OFF    |               
    8     |   0 / 24  (  0%) |  OFF  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
# of MULT9X9C                                                        
# of MULT18X18C                                                      
# of ALU24A                                                          
# of ALU54A                                                          

DSP Slice #:          17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                        
# of MULT18X18C                                                      
# of ALU24A                                                          
# of ALU54A                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 7 secs 

Dumping design to file Reveal_xo2_xo3_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 3002 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 15 secs 

Start NBR router at 10:52:13 04/28/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 10:52:13 04/28/17

Start NBR section for initial routing at 10:52:13 04/28/17
Level 4, iteration 1
103(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:52:14 04/28/17
Level 4, iteration 1
57(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 
Level 4, iteration 2
28(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 

Start NBR section for re-routing at 10:52:14 04/28/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 16 secs 

Start NBR section for post-routing at 10:52:14 04/28/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 16 secs 
Total REAL time: 16 secs 
Completely routed.
End of route.  3002 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Reveal_xo2_xo3_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 17 secs 
Total REAL time to completion: 18 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Reveal_xo2_xo3_impl1.pt" -o "Reveal_xo2_xo3_impl1.twr" "Reveal_xo2_xo3_impl1.ncd" "Reveal_xo2_xo3_impl1.prf"
trce:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file reveal_xo2_xo3_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-35EA
Package:     FPBGA484
Performance: 6
Loading device for application trce from file 'ec5a71x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.61.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 10:52:17 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_xo2_xo3_impl1.twr -gui Reveal_xo2_xo3_impl1.ncd Reveal_xo2_xo3_impl1.prf 
Design file:     reveal_xo2_xo3_impl1.ncd
Preference file: reveal_xo2_xo3_impl1.prf
Device,speed:    LFE3-35EA,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 2134  Score: 1874001
Cumulative negative slack: 1874001

Constraints cover 5271 paths, 2 nets, and 3002 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 10:52:18 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_xo2_xo3_impl1.twr -gui Reveal_xo2_xo3_impl1.ncd Reveal_xo2_xo3_impl1.prf 
Design file:     reveal_xo2_xo3_impl1.ncd
Preference file: reveal_xo2_xo3_impl1.prf
Device,speed:    LFE3-35EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5271 paths, 2 nets, and 3002 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2134 (setup), 0 (hold)
Score: 1874001 (setup), 0 (hold)
Cumulative negative slack: 1874001 (1874001+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

ltxt2ptxt  -path "C:/Users/Public/DTS/reveal_ex/MACHXO2" "Reveal_xo2_xo3_impl1.ncd"

Loading design for application ltxt2ptxt from file reveal_xo2_xo3_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-35EA
Package:     FPBGA484
Performance: 6
Loading device for application ltxt2ptxt from file 'ec5a71x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.61.
Performance Hardware Data Status:   Final          Version 36.22.

bitgen -w "Reveal_xo2_xo3_impl1.ncd" -f "Reveal_xo2_xo3_impl1.t2b" -e -s "C:/Users/Public/DTS/reveal_ex/MACHXO2/Reveal_xo2_xo3.sec" -k "C:/Users/Public/DTS/reveal_ex/MACHXO2/Reveal_xo2_xo3.bek" "Reveal_xo2_xo3_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.8.0.115.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Reveal_xo2_xo3_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-35EA
Package:     FPBGA484
Performance: 6
Loading device for application Bitgen from file 'ec5a71x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.61.
Performance Hardware Data Status:   Final          Version 36.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Reveal_xo2_xo3_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.40.
 
Saving bit stream in "Reveal_xo2_xo3_impl1.bit".
