
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a484  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012b8  0800a634  0800a634  0000b634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8ec  0800b8ec  0000d878  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8ec  0800b8ec  0000c8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8f4  0800b8f4  0000d878  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8f4  0800b8f4  0000c8f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8f8  0800b8f8  0000c8f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000878  20000000  0800b8fc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d878  2**0
                  CONTENTS
 10 .bss          00000afc  20000878  20000878  0000d878  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001374  20001374  0000d878  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d878  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004fb98  00000000  00000000  0000d8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004936  00000000  00000000  0005d440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003900  00000000  00000000  00061d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002ae9  00000000  00000000  00065678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243bc  00000000  00000000  00068161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000257d7  00000000  00000000  0008c51d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f1955  00000000  00000000  000b1cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a3649  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000fc94  00000000  00000000  001a368c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001b3320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000878 	.word	0x20000878
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a61c 	.word	0x0800a61c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000087c 	.word	0x2000087c
 80001ec:	0800a61c 	.word	0x0800a61c

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2iz>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000994:	d215      	bcs.n	80009c2 <__aeabi_d2iz+0x36>
 8000996:	d511      	bpl.n	80009bc <__aeabi_d2iz+0x30>
 8000998:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d912      	bls.n	80009c8 <__aeabi_d2iz+0x3c>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009b2:	fa23 f002 	lsr.w	r0, r3, r2
 80009b6:	bf18      	it	ne
 80009b8:	4240      	negne	r0, r0
 80009ba:	4770      	bx	lr
 80009bc:	f04f 0000 	mov.w	r0, #0
 80009c0:	4770      	bx	lr
 80009c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c6:	d105      	bne.n	80009d4 <__aeabi_d2iz+0x48>
 80009c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009cc:	bf08      	it	eq
 80009ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_frsub>:
 8000a7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a80:	e002      	b.n	8000a88 <__addsf3>
 8000a82:	bf00      	nop

08000a84 <__aeabi_fsub>:
 8000a84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a88 <__addsf3>:
 8000a88:	0042      	lsls	r2, r0, #1
 8000a8a:	bf1f      	itttt	ne
 8000a8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a90:	ea92 0f03 	teqne	r2, r3
 8000a94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a9c:	d06a      	beq.n	8000b74 <__addsf3+0xec>
 8000a9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aa2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aa6:	bfc1      	itttt	gt
 8000aa8:	18d2      	addgt	r2, r2, r3
 8000aaa:	4041      	eorgt	r1, r0
 8000aac:	4048      	eorgt	r0, r1
 8000aae:	4041      	eorgt	r1, r0
 8000ab0:	bfb8      	it	lt
 8000ab2:	425b      	neglt	r3, r3
 8000ab4:	2b19      	cmp	r3, #25
 8000ab6:	bf88      	it	hi
 8000ab8:	4770      	bxhi	lr
 8000aba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000abe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ace:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ad2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ad6:	bf18      	it	ne
 8000ad8:	4249      	negne	r1, r1
 8000ada:	ea92 0f03 	teq	r2, r3
 8000ade:	d03f      	beq.n	8000b60 <__addsf3+0xd8>
 8000ae0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ae8:	eb10 000c 	adds.w	r0, r0, ip
 8000aec:	f1c3 0320 	rsb	r3, r3, #32
 8000af0:	fa01 f103 	lsl.w	r1, r1, r3
 8000af4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000af8:	d502      	bpl.n	8000b00 <__addsf3+0x78>
 8000afa:	4249      	negs	r1, r1
 8000afc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b04:	d313      	bcc.n	8000b2e <__addsf3+0xa6>
 8000b06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b0a:	d306      	bcc.n	8000b1a <__addsf3+0x92>
 8000b0c:	0840      	lsrs	r0, r0, #1
 8000b0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b12:	f102 0201 	add.w	r2, r2, #1
 8000b16:	2afe      	cmp	r2, #254	@ 0xfe
 8000b18:	d251      	bcs.n	8000bbe <__addsf3+0x136>
 8000b1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b22:	bf08      	it	eq
 8000b24:	f020 0001 	biceq.w	r0, r0, #1
 8000b28:	ea40 0003 	orr.w	r0, r0, r3
 8000b2c:	4770      	bx	lr
 8000b2e:	0049      	lsls	r1, r1, #1
 8000b30:	eb40 0000 	adc.w	r0, r0, r0
 8000b34:	3a01      	subs	r2, #1
 8000b36:	bf28      	it	cs
 8000b38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b3c:	d2ed      	bcs.n	8000b1a <__addsf3+0x92>
 8000b3e:	fab0 fc80 	clz	ip, r0
 8000b42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b46:	ebb2 020c 	subs.w	r2, r2, ip
 8000b4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b4e:	bfaa      	itet	ge
 8000b50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b54:	4252      	neglt	r2, r2
 8000b56:	4318      	orrge	r0, r3
 8000b58:	bfbc      	itt	lt
 8000b5a:	40d0      	lsrlt	r0, r2
 8000b5c:	4318      	orrlt	r0, r3
 8000b5e:	4770      	bx	lr
 8000b60:	f092 0f00 	teq	r2, #0
 8000b64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b68:	bf06      	itte	eq
 8000b6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	3201      	addeq	r2, #1
 8000b70:	3b01      	subne	r3, #1
 8000b72:	e7b5      	b.n	8000ae0 <__addsf3+0x58>
 8000b74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b7c:	bf18      	it	ne
 8000b7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b82:	d021      	beq.n	8000bc8 <__addsf3+0x140>
 8000b84:	ea92 0f03 	teq	r2, r3
 8000b88:	d004      	beq.n	8000b94 <__addsf3+0x10c>
 8000b8a:	f092 0f00 	teq	r2, #0
 8000b8e:	bf08      	it	eq
 8000b90:	4608      	moveq	r0, r1
 8000b92:	4770      	bx	lr
 8000b94:	ea90 0f01 	teq	r0, r1
 8000b98:	bf1c      	itt	ne
 8000b9a:	2000      	movne	r0, #0
 8000b9c:	4770      	bxne	lr
 8000b9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ba2:	d104      	bne.n	8000bae <__addsf3+0x126>
 8000ba4:	0040      	lsls	r0, r0, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bac:	4770      	bx	lr
 8000bae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bb2:	bf3c      	itt	cc
 8000bb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bxcc	lr
 8000bba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc6:	4770      	bx	lr
 8000bc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bcc:	bf16      	itet	ne
 8000bce:	4608      	movne	r0, r1
 8000bd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd4:	4601      	movne	r1, r0
 8000bd6:	0242      	lsls	r2, r0, #9
 8000bd8:	bf06      	itte	eq
 8000bda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bde:	ea90 0f01 	teqeq	r0, r1
 8000be2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_ui2f>:
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e004      	b.n	8000bf8 <__aeabi_i2f+0x8>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_i2f>:
 8000bf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bf4:	bf48      	it	mi
 8000bf6:	4240      	negmi	r0, r0
 8000bf8:	ea5f 0c00 	movs.w	ip, r0
 8000bfc:	bf08      	it	eq
 8000bfe:	4770      	bxeq	lr
 8000c00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c04:	4601      	mov	r1, r0
 8000c06:	f04f 0000 	mov.w	r0, #0
 8000c0a:	e01c      	b.n	8000c46 <__aeabi_l2f+0x2a>

08000c0c <__aeabi_ul2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e00a      	b.n	8000c30 <__aeabi_l2f+0x14>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_l2f>:
 8000c1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c20:	bf08      	it	eq
 8000c22:	4770      	bxeq	lr
 8000c24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__aeabi_l2f+0x14>
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	ea5f 0c01 	movs.w	ip, r1
 8000c34:	bf02      	ittt	eq
 8000c36:	4684      	moveq	ip, r0
 8000c38:	4601      	moveq	r1, r0
 8000c3a:	2000      	moveq	r0, #0
 8000c3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c40:	bf08      	it	eq
 8000c42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c4a:	fabc f28c 	clz	r2, ip
 8000c4e:	3a08      	subs	r2, #8
 8000c50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c54:	db10      	blt.n	8000c78 <__aeabi_l2f+0x5c>
 8000c56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c68:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f102 0220 	add.w	r2, r2, #32
 8000c7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c88:	fa21 f202 	lsr.w	r2, r1, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af02      	add	r7, sp, #8
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	4608      	mov	r0, r1
 8000f92:	4611      	mov	r1, r2
 8000f94:	461a      	mov	r2, r3
 8000f96:	4603      	mov	r3, r0
 8000f98:	817b      	strh	r3, [r7, #10]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	813b      	strh	r3, [r7, #8]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8000fa8:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8000faa:	7dbb      	ldrb	r3, [r7, #22]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	bf0c      	ite	eq
 8000fb0:	2301      	moveq	r3, #1
 8000fb2:	2300      	movne	r3, #0
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8000fb8:	897a      	ldrh	r2, [r7, #10]
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	b298      	uxth	r0, r3
 8000fc0:	893b      	ldrh	r3, [r7, #8]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	893a      	ldrh	r2, [r7, #8]
 8000fc8:	8979      	ldrh	r1, [r7, #10]
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	4603      	mov	r3, r0
 8000fce:	68f8      	ldr	r0, [r7, #12]
 8000fd0:	f001 f875 	bl	80020be <u8g2_IsIntersection>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d040      	beq.n	800105c <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 8000fde:	e035      	b.n	800104c <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8000fe0:	6a3b      	ldr	r3, [r7, #32]
 8000fe2:	781a      	ldrb	r2, [r3, #0]
 8000fe4:	7dfb      	ldrb	r3, [r7, #23]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d00c      	beq.n	8001008 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	7dba      	ldrb	r2, [r7, #22]
 8000ff2:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8000ff6:	893a      	ldrh	r2, [r7, #8]
 8000ff8:	8979      	ldrh	r1, [r7, #10]
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2301      	movs	r3, #1
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f000 ff9e 	bl	8001f42 <u8g2_DrawHVLine>
 8001006:	e010      	b.n	800102a <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10b      	bne.n	800102a <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	7d7a      	ldrb	r2, [r7, #21]
 8001016:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800101a:	893a      	ldrh	r2, [r7, #8]
 800101c:	8979      	ldrh	r1, [r7, #10]
 800101e:	2300      	movs	r3, #0
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2301      	movs	r3, #1
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f000 ff8c 	bl	8001f42 <u8g2_DrawHVLine>
    }
    x++;
 800102a:	897b      	ldrh	r3, [r7, #10]
 800102c:	3301      	adds	r3, #1
 800102e:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001030:	7dfb      	ldrb	r3, [r7, #23]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001036:	7dfb      	ldrb	r3, [r7, #23]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d104      	bne.n	8001046 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 800103c:	2301      	movs	r3, #1
 800103e:	75fb      	strb	r3, [r7, #23]
      b++;
 8001040:	6a3b      	ldr	r3, [r7, #32]
 8001042:	3301      	adds	r3, #1
 8001044:	623b      	str	r3, [r7, #32]
    }
    len--;
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	3b01      	subs	r3, #1
 800104a:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1c6      	bne.n	8000fe0 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	7dba      	ldrb	r2, [r7, #22]
 8001056:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 800105a:	e000      	b.n	800105e <u8g2_DrawHXBM+0xd6>
    return;
 800105c:	bf00      	nop
}
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af02      	add	r7, sp, #8
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	4608      	mov	r0, r1
 800106e:	4611      	mov	r1, r2
 8001070:	461a      	mov	r2, r3
 8001072:	4603      	mov	r3, r0
 8001074:	817b      	strh	r3, [r7, #10]
 8001076:	460b      	mov	r3, r1
 8001078:	813b      	strh	r3, [r7, #8]
 800107a:	4613      	mov	r3, r2
 800107c:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 800107e:	88fb      	ldrh	r3, [r7, #6]
 8001080:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8001082:	8afb      	ldrh	r3, [r7, #22]
 8001084:	3307      	adds	r3, #7
 8001086:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8001088:	8afb      	ldrh	r3, [r7, #22]
 800108a:	08db      	lsrs	r3, r3, #3
 800108c:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 800108e:	897a      	ldrh	r2, [r7, #10]
 8001090:	88fb      	ldrh	r3, [r7, #6]
 8001092:	4413      	add	r3, r2
 8001094:	b298      	uxth	r0, r3
 8001096:	893a      	ldrh	r2, [r7, #8]
 8001098:	8c3b      	ldrh	r3, [r7, #32]
 800109a:	4413      	add	r3, r2
 800109c:	b29b      	uxth	r3, r3
 800109e:	893a      	ldrh	r2, [r7, #8]
 80010a0:	8979      	ldrh	r1, [r7, #10]
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	4603      	mov	r3, r0
 80010a6:	68f8      	ldr	r0, [r7, #12]
 80010a8:	f001 f809 	bl	80020be <u8g2_IsIntersection>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d017      	beq.n	80010e2 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 80010b2:	e012      	b.n	80010da <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 80010b4:	88f8      	ldrh	r0, [r7, #6]
 80010b6:	893a      	ldrh	r2, [r7, #8]
 80010b8:	8979      	ldrh	r1, [r7, #10]
 80010ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	4603      	mov	r3, r0
 80010c0:	68f8      	ldr	r0, [r7, #12]
 80010c2:	f7ff ff61 	bl	8000f88 <u8g2_DrawHXBM>
    bitmap += blen;
 80010c6:	8afb      	ldrh	r3, [r7, #22]
 80010c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010ca:	4413      	add	r3, r2
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 80010ce:	893b      	ldrh	r3, [r7, #8]
 80010d0:	3301      	adds	r3, #1
 80010d2:	813b      	strh	r3, [r7, #8]
    h--;
 80010d4:	8c3b      	ldrh	r3, [r7, #32]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 80010da:	8c3b      	ldrh	r3, [r7, #32]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d1e9      	bne.n	80010b4 <u8g2_DrawXBM+0x50>
 80010e0:	e000      	b.n	80010e4 <u8g2_DrawXBM+0x80>
    return;
 80010e2:	bf00      	nop
  }
}
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b084      	sub	sp, #16
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	7c1b      	ldrb	r3, [r3, #16]
 80010f8:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001100:	461a      	mov	r2, r3
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	fb02 f303 	mul.w	r3, r2, r3
 8001108:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	00db      	lsls	r3, r3, #3
 800110e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001114:	68fa      	ldr	r2, [r7, #12]
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f009 f9f1 	bl	800a500 <memset>
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b086      	sub	sp, #24
 800112a:	af02      	add	r7, sp, #8
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	460b      	mov	r3, r1
 8001130:	70fb      	strb	r3, [r7, #3]
 8001132:	4613      	mov	r3, r2
 8001134:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	7c1b      	ldrb	r3, [r3, #16]
 800113c:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800113e:	78fb      	ldrb	r3, [r7, #3]
 8001140:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001146:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	b29b      	uxth	r3, r3
 800114c:	89ba      	ldrh	r2, [r7, #12]
 800114e:	fb12 f303 	smulbb	r3, r2, r3
 8001152:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001154:	89bb      	ldrh	r3, [r7, #12]
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 800115a:	89bb      	ldrh	r3, [r7, #12]
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	4413      	add	r3, r2
 8001160:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001162:	7bf9      	ldrb	r1, [r7, #15]
 8001164:	78ba      	ldrb	r2, [r7, #2]
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	460b      	mov	r3, r1
 800116c:	2100      	movs	r1, #0
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f001 fc8b 	bl	8002a8a <u8x8_DrawTile>
}
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800118e:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001196:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	7c5b      	ldrb	r3, [r3, #17]
 800119e:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80011a0:	7bba      	ldrb	r2, [r7, #14]
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	4619      	mov	r1, r3
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff ffbd 	bl	8001126 <u8g2_send_tile_row>
    src_row++;
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	3301      	adds	r3, #1
 80011b0:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 80011b2:	7bbb      	ldrb	r3, [r7, #14]
 80011b4:	3301      	adds	r3, #1
 80011b6:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 80011b8:	7bfa      	ldrb	r2, [r7, #15]
 80011ba:	7b7b      	ldrb	r3, [r7, #13]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d203      	bcs.n	80011c8 <u8g2_send_buffer+0x4c>
 80011c0:	7bba      	ldrb	r2, [r7, #14]
 80011c2:	7b3b      	ldrb	r3, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d3eb      	bcc.n	80011a0 <u8g2_send_buffer+0x24>
}
 80011c8:	bf00      	nop
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	78fa      	ldrb	r2, [r7, #3]
 80011e0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	4798      	blx	r3
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff ff69 	bl	80010ea <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001218:	2100      	movs	r1, #0
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ffd8 	bl	80011d0 <u8g2_SetBufferCurrTileRow>
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ffa3 	bl	800117c <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800123c:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	4413      	add	r3, r2
 8001248:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	7c5b      	ldrb	r3, [r3, #17]
 8001250:	7bfa      	ldrb	r2, [r7, #15]
 8001252:	429a      	cmp	r2, r3
 8001254:	d304      	bcc.n	8001260 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f001 fc79 	bl	8002b4e <u8x8_RefreshDisplay>
    return 0;
 800125c:	2300      	movs	r3, #0
 800125e:	e00d      	b.n	800127c <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8001266:	2b00      	cmp	r3, #0
 8001268:	d002      	beq.n	8001270 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff3d 	bl	80010ea <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	4619      	mov	r1, r3
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ffab 	bl	80011d0 <u8g2_SetBufferCurrTileRow>
  return 1;
 800127a:	2301      	movs	r3, #1
}
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ffb7 	bl	8001200 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff ffc8 	bl	8001228 <u8g2_NextPage>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d1f9      	bne.n	8001292 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 800129e:	2100      	movs	r1, #0
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff95 	bl	80011d0 <u8g2_SetBufferCurrTileRow>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2208      	movs	r2, #8
 80012bc:	701a      	strb	r2, [r3, #0]
  return buf;
 80012be:	4b03      	ldr	r3, [pc, #12]	@ (80012cc <u8g2_m_16_8_f+0x1c>)
  #endif
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	20000894 	.word	0x20000894

080012d0 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
 80012dc:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001314 <u8g2_Setup_st7565_64128n_f+0x44>)
 80012e6:	490c      	ldr	r1, [pc, #48]	@ (8001318 <u8g2_Setup_st7565_64128n_f+0x48>)
 80012e8:	68f8      	ldr	r0, [r7, #12]
 80012ea:	f001 fc91 	bl	8002c10 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 80012ee:	f107 0313 	add.w	r3, r7, #19
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff ffdc 	bl	80012b0 <u8g2_m_16_8_f>
 80012f8:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80012fa:	7cfa      	ldrb	r2, [r7, #19]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	4b06      	ldr	r3, [pc, #24]	@ (800131c <u8g2_Setup_st7565_64128n_f+0x4c>)
 8001302:	6979      	ldr	r1, [r7, #20]
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f000 ffc4 	bl	8002292 <u8g2_SetupBuffer>
}
 800130a:	bf00      	nop
 800130c:	3718      	adds	r7, #24
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	080027a5 	.word	0x080027a5
 8001318:	08002945 	.word	0x08002945
 800131c:	08002115 	.word	0x08002115

08001320 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
  font += offset;
 800132c:	78fb      	ldrb	r3, [r7, #3]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	781b      	ldrb	r3, [r3, #0]
}
 8001338:	4618      	mov	r0, r3
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	81fb      	strh	r3, [r7, #14]
    font++;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3301      	adds	r3, #1
 8001362:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001364:	89fb      	ldrh	r3, [r7, #14]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	461a      	mov	r2, r3
 8001370:	89fb      	ldrh	r3, [r7, #14]
 8001372:	4413      	add	r3, r2
 8001374:	81fb      	strh	r3, [r7, #14]
    return pos;
 8001376:	89fb      	ldrh	r3, [r7, #14]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3714      	adds	r7, #20
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800138e:	2100      	movs	r1, #0
 8001390:	6838      	ldr	r0, [r7, #0]
 8001392:	f7ff ffc5 	bl	8001320 <u8g2_font_get_byte>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800139e:	2101      	movs	r1, #1
 80013a0:	6838      	ldr	r0, [r7, #0]
 80013a2:	f7ff ffbd 	bl	8001320 <u8g2_font_get_byte>
 80013a6:	4603      	mov	r3, r0
 80013a8:	461a      	mov	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80013ae:	2102      	movs	r1, #2
 80013b0:	6838      	ldr	r0, [r7, #0]
 80013b2:	f7ff ffb5 	bl	8001320 <u8g2_font_get_byte>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80013be:	2103      	movs	r1, #3
 80013c0:	6838      	ldr	r0, [r7, #0]
 80013c2:	f7ff ffad 	bl	8001320 <u8g2_font_get_byte>
 80013c6:	4603      	mov	r3, r0
 80013c8:	461a      	mov	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 80013ce:	2104      	movs	r1, #4
 80013d0:	6838      	ldr	r0, [r7, #0]
 80013d2:	f7ff ffa5 	bl	8001320 <u8g2_font_get_byte>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 80013de:	2105      	movs	r1, #5
 80013e0:	6838      	ldr	r0, [r7, #0]
 80013e2:	f7ff ff9d 	bl	8001320 <u8g2_font_get_byte>
 80013e6:	4603      	mov	r3, r0
 80013e8:	461a      	mov	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80013ee:	2106      	movs	r1, #6
 80013f0:	6838      	ldr	r0, [r7, #0]
 80013f2:	f7ff ff95 	bl	8001320 <u8g2_font_get_byte>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461a      	mov	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80013fe:	2107      	movs	r1, #7
 8001400:	6838      	ldr	r0, [r7, #0]
 8001402:	f7ff ff8d 	bl	8001320 <u8g2_font_get_byte>
 8001406:	4603      	mov	r3, r0
 8001408:	461a      	mov	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800140e:	2108      	movs	r1, #8
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f7ff ff85 	bl	8001320 <u8g2_font_get_byte>
 8001416:	4603      	mov	r3, r0
 8001418:	461a      	mov	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800141e:	2109      	movs	r1, #9
 8001420:	6838      	ldr	r0, [r7, #0]
 8001422:	f7ff ff7d 	bl	8001320 <u8g2_font_get_byte>
 8001426:	4603      	mov	r3, r0
 8001428:	b25a      	sxtb	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800142e:	210a      	movs	r1, #10
 8001430:	6838      	ldr	r0, [r7, #0]
 8001432:	f7ff ff75 	bl	8001320 <u8g2_font_get_byte>
 8001436:	4603      	mov	r3, r0
 8001438:	b25a      	sxtb	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800143e:	210b      	movs	r1, #11
 8001440:	6838      	ldr	r0, [r7, #0]
 8001442:	f7ff ff6d 	bl	8001320 <u8g2_font_get_byte>
 8001446:	4603      	mov	r3, r0
 8001448:	b25a      	sxtb	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800144e:	210c      	movs	r1, #12
 8001450:	6838      	ldr	r0, [r7, #0]
 8001452:	f7ff ff65 	bl	8001320 <u8g2_font_get_byte>
 8001456:	4603      	mov	r3, r0
 8001458:	b25a      	sxtb	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800145e:	210d      	movs	r1, #13
 8001460:	6838      	ldr	r0, [r7, #0]
 8001462:	f7ff ff5d 	bl	8001320 <u8g2_font_get_byte>
 8001466:	4603      	mov	r3, r0
 8001468:	b25a      	sxtb	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800146e:	210e      	movs	r1, #14
 8001470:	6838      	ldr	r0, [r7, #0]
 8001472:	f7ff ff55 	bl	8001320 <u8g2_font_get_byte>
 8001476:	4603      	mov	r3, r0
 8001478:	b25a      	sxtb	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 800147e:	210f      	movs	r1, #15
 8001480:	6838      	ldr	r0, [r7, #0]
 8001482:	f7ff ff4d 	bl	8001320 <u8g2_font_get_byte>
 8001486:	4603      	mov	r3, r0
 8001488:	b25a      	sxtb	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800148e:	2110      	movs	r1, #16
 8001490:	6838      	ldr	r0, [r7, #0]
 8001492:	f7ff ff45 	bl	8001320 <u8g2_font_get_byte>
 8001496:	4603      	mov	r3, r0
 8001498:	b25a      	sxtb	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800149e:	2111      	movs	r1, #17
 80014a0:	6838      	ldr	r0, [r7, #0]
 80014a2:	f7ff ff4f 	bl	8001344 <u8g2_font_get_word>
 80014a6:	4603      	mov	r3, r0
 80014a8:	461a      	mov	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80014ae:	2113      	movs	r1, #19
 80014b0:	6838      	ldr	r0, [r7, #0]
 80014b2:	f7ff ff47 	bl	8001344 <u8g2_font_get_word>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80014be:	2115      	movs	r1, #21
 80014c0:	6838      	ldr	r0, [r7, #0]
 80014c2:	f7ff ff3f 	bl	8001344 <u8g2_font_get_word>
 80014c6:	4603      	mov	r3, r0
 80014c8:	461a      	mov	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	82da      	strh	r2, [r3, #22]
#endif
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 80014d6:	b480      	push	{r7}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	460b      	mov	r3, r1
 80014e0:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	7b1b      	ldrb	r3, [r3, #12]
 80014e6:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 80014f0:	7bfa      	ldrb	r2, [r7, #15]
 80014f2:	7b7b      	ldrb	r3, [r7, #13]
 80014f4:	fa42 f303 	asr.w	r3, r2, r3
 80014f8:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 80014fa:	7b7b      	ldrb	r3, [r7, #13]
 80014fc:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 80014fe:	7bba      	ldrb	r2, [r7, #14]
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	4413      	add	r3, r2
 8001504:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001506:	7bbb      	ldrb	r3, [r7, #14]
 8001508:	2b07      	cmp	r3, #7
 800150a:	d91a      	bls.n	8001542 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800150c:	2308      	movs	r3, #8
 800150e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8001510:	7b3a      	ldrb	r2, [r7, #12]
 8001512:	7b7b      	ldrb	r3, [r7, #13]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	1c5a      	adds	r2, r3, #1
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	7b3b      	ldrb	r3, [r7, #12]
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	b25a      	sxtb	r2, r3
 8001532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001536:	4313      	orrs	r3, r2
 8001538:	b25b      	sxtb	r3, r3
 800153a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800153c:	7bbb      	ldrb	r3, [r7, #14]
 800153e:	3b08      	subs	r3, #8
 8001540:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8001542:	78fb      	ldrb	r3, [r7, #3]
 8001544:	f04f 32ff 	mov.w	r2, #4294967295
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	b2da      	uxtb	r2, r3
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	4013      	ands	r3, r2
 8001556:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	7bba      	ldrb	r2, [r7, #14]
 800155c:	731a      	strb	r2, [r3, #12]
  return val;
 800155e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8001578:	78fb      	ldrb	r3, [r7, #3]
 800157a:	4619      	mov	r1, r3
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff ffaa 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 8001582:	4603      	mov	r3, r0
 8001584:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8001586:	2301      	movs	r3, #1
 8001588:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800158a:	78fb      	ldrb	r3, [r7, #3]
 800158c:	3b01      	subs	r3, #1
 800158e:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001590:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001594:	78fb      	ldrb	r3, [r7, #3]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	73bb      	strb	r3, [r7, #14]
  v -= d;
 800159c:	7bfa      	ldrb	r2, [r7, #15]
 800159e:	7bbb      	ldrb	r3, [r7, #14]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	73fb      	strb	r3, [r7, #15]
  return v;
 80015a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 80015b2:	b490      	push	{r4, r7}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4604      	mov	r4, r0
 80015ba:	4608      	mov	r0, r1
 80015bc:	4611      	mov	r1, r2
 80015be:	461a      	mov	r2, r3
 80015c0:	4623      	mov	r3, r4
 80015c2:	80fb      	strh	r3, [r7, #6]
 80015c4:	4603      	mov	r3, r0
 80015c6:	717b      	strb	r3, [r7, #5]
 80015c8:	460b      	mov	r3, r1
 80015ca:	713b      	strb	r3, [r7, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d014      	beq.n	8001600 <u8g2_add_vector_y+0x4e>
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	dc19      	bgt.n	800160e <u8g2_add_vector_y+0x5c>
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <u8g2_add_vector_y+0x32>
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d007      	beq.n	80015f2 <u8g2_add_vector_y+0x40>
 80015e2:	e014      	b.n	800160e <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 80015e4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	4413      	add	r3, r2
 80015ee:	80fb      	strh	r3, [r7, #6]
      break;
 80015f0:	e014      	b.n	800161c <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 80015f2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	4413      	add	r3, r2
 80015fc:	80fb      	strh	r3, [r7, #6]
      break;
 80015fe:	e00d      	b.n	800161c <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8001600:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001604:	b29b      	uxth	r3, r3
 8001606:	88fa      	ldrh	r2, [r7, #6]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	80fb      	strh	r3, [r7, #6]
      break;
 800160c:	e006      	b.n	800161c <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800160e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001612:	b29b      	uxth	r3, r3
 8001614:	88fa      	ldrh	r2, [r7, #6]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	80fb      	strh	r3, [r7, #6]
      break;      
 800161a:	bf00      	nop
  }
  return dy;
 800161c:	88fb      	ldrh	r3, [r7, #6]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bc90      	pop	{r4, r7}
 8001626:	4770      	bx	lr

08001628 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001628:	b490      	push	{r4, r7}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4604      	mov	r4, r0
 8001630:	4608      	mov	r0, r1
 8001632:	4611      	mov	r1, r2
 8001634:	461a      	mov	r2, r3
 8001636:	4623      	mov	r3, r4
 8001638:	80fb      	strh	r3, [r7, #6]
 800163a:	4603      	mov	r3, r0
 800163c:	717b      	strb	r3, [r7, #5]
 800163e:	460b      	mov	r3, r1
 8001640:	713b      	strb	r3, [r7, #4]
 8001642:	4613      	mov	r3, r2
 8001644:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8001646:	78fb      	ldrb	r3, [r7, #3]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d014      	beq.n	8001676 <u8g2_add_vector_x+0x4e>
 800164c:	2b02      	cmp	r3, #2
 800164e:	dc19      	bgt.n	8001684 <u8g2_add_vector_x+0x5c>
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <u8g2_add_vector_x+0x32>
 8001654:	2b01      	cmp	r3, #1
 8001656:	d007      	beq.n	8001668 <u8g2_add_vector_x+0x40>
 8001658:	e014      	b.n	8001684 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 800165a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800165e:	b29a      	uxth	r2, r3
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	4413      	add	r3, r2
 8001664:	80fb      	strh	r3, [r7, #6]
      break;
 8001666:	e014      	b.n	8001692 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8001668:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800166c:	b29b      	uxth	r3, r3
 800166e:	88fa      	ldrh	r2, [r7, #6]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	80fb      	strh	r3, [r7, #6]
      break;
 8001674:	e00d      	b.n	8001692 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 8001676:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800167a:	b29b      	uxth	r3, r3
 800167c:	88fa      	ldrh	r2, [r7, #6]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	80fb      	strh	r3, [r7, #6]
      break;
 8001682:	e006      	b.n	8001692 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001684:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001688:	b29a      	uxth	r2, r3
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	4413      	add	r3, r2
 800168e:	80fb      	strh	r3, [r7, #6]
      break;      
 8001690:	bf00      	nop
  }
  return dx;
 8001692:	88fb      	ldrh	r3, [r7, #6]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bc90      	pop	{r4, r7}
 800169c:	4770      	bx	lr

0800169e <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b088      	sub	sp, #32
 80016a2:	af02      	add	r7, sp, #8
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	460b      	mov	r3, r1
 80016a8:	70fb      	strb	r3, [r7, #3]
 80016aa:	4613      	mov	r3, r2
 80016ac:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3360      	adds	r3, #96	@ 0x60
 80016b2:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80016be:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80016c6:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80016ce:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80016d0:	7bfa      	ldrb	r2, [r7, #15]
 80016d2:	7d7b      	ldrb	r3, [r7, #21]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80016dc:	7dfa      	ldrb	r2, [r7, #23]
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d201      	bcs.n	80016e8 <u8g2_font_decode_len+0x4a>
      current = cnt;
 80016e4:	7dfb      	ldrb	r3, [r7, #23]
 80016e6:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	889b      	ldrh	r3, [r3, #4]
 80016ec:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	88db      	ldrh	r3, [r3, #6]
 80016f2:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80016f4:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80016f8:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	7c1b      	ldrb	r3, [r3, #16]
 8001700:	89b8      	ldrh	r0, [r7, #12]
 8001702:	f7ff ff91 	bl	8001628 <u8g2_add_vector_x>
 8001706:	4603      	mov	r3, r0
 8001708:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800170a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800170e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	7c1b      	ldrb	r3, [r3, #16]
 8001716:	8978      	ldrh	r0, [r7, #10]
 8001718:	f7ff ff4b 	bl	80015b2 <u8g2_add_vector_y>
 800171c:	4603      	mov	r3, r0
 800171e:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8001720:	78bb      	ldrb	r3, [r7, #2]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d010      	beq.n	8001748 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	7b9a      	ldrb	r2, [r3, #14]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001730:	7dbb      	ldrb	r3, [r7, #22]
 8001732:	b298      	uxth	r0, r3
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	7c1b      	ldrb	r3, [r3, #16]
 8001738:	897a      	ldrh	r2, [r7, #10]
 800173a:	89b9      	ldrh	r1, [r7, #12]
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	4603      	mov	r3, r0
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f000 fbfe 	bl	8001f42 <u8g2_DrawHVLine>
 8001746:	e013      	b.n	8001770 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	7b5b      	ldrb	r3, [r3, #13]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10f      	bne.n	8001770 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	7bda      	ldrb	r2, [r3, #15]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 800175a:	7dbb      	ldrb	r3, [r7, #22]
 800175c:	b298      	uxth	r0, r3
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	7c1b      	ldrb	r3, [r3, #16]
 8001762:	897a      	ldrh	r2, [r7, #10]
 8001764:	89b9      	ldrh	r1, [r7, #12]
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	4603      	mov	r3, r0
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 fbe9 	bl	8001f42 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001770:	7dfa      	ldrb	r2, [r7, #23]
 8001772:	7bfb      	ldrb	r3, [r7, #15]
 8001774:	429a      	cmp	r2, r3
 8001776:	d309      	bcc.n	800178c <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8001778:	7dfa      	ldrb	r2, [r7, #23]
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	757b      	strb	r3, [r7, #21]
    ly++;
 8001784:	7d3b      	ldrb	r3, [r7, #20]
 8001786:	3301      	adds	r3, #1
 8001788:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800178a:	e79d      	b.n	80016c8 <u8g2_font_decode_len+0x2a>
      break;
 800178c:	bf00      	nop
  }
  lx += cnt;
 800178e:	7d7a      	ldrb	r2, [r7, #21]
 8001790:	7dfb      	ldrb	r3, [r7, #23]
 8001792:	4413      	add	r3, r2
 8001794:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001796:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800179e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	725a      	strb	r2, [r3, #9]
}
 80017a6:	bf00      	nop
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b084      	sub	sp, #16
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
 80017b6:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3360      	adds	r3, #96	@ 0x60
 80017bc:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2200      	movs	r2, #0
 80017c8:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80017d0:	4619      	mov	r1, r3
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f7ff fe7f 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80017d8:	4603      	mov	r3, r0
 80017da:	b25a      	sxtb	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 80017e6:	4619      	mov	r1, r3
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f7ff fe74 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80017ee:	4603      	mov	r3, r0
 80017f0:	b25a      	sxtb	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	7b9b      	ldrb	r3, [r3, #14]
 8001804:	2b00      	cmp	r3, #0
 8001806:	bf0c      	ite	eq
 8001808:	2301      	moveq	r3, #1
 800180a:	2300      	movne	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	73da      	strb	r2, [r3, #15]
}
 8001814:	bf00      	nop
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	@ 0x28
 8001820:	af02      	add	r7, sp, #8
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3360      	adds	r3, #96	@ 0x60
 800182a:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 800182c:	6839      	ldr	r1, [r7, #0]
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff ffbd 	bl	80017ae <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800183a:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8001842:	4619      	mov	r1, r3
 8001844:	6978      	ldr	r0, [r7, #20]
 8001846:	f7ff fe91 	bl	800156c <u8g2_font_decode_get_signed_bits>
 800184a:	4603      	mov	r3, r0
 800184c:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8001854:	4619      	mov	r1, r3
 8001856:	6978      	ldr	r0, [r7, #20]
 8001858:	f7ff fe88 	bl	800156c <u8g2_font_decode_get_signed_bits>
 800185c:	4603      	mov	r3, r0
 800185e:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8001866:	4619      	mov	r1, r3
 8001868:	6978      	ldr	r0, [r7, #20]
 800186a:	f7ff fe7f 	bl	800156c <u8g2_font_decode_get_signed_bits>
 800186e:	4603      	mov	r3, r0
 8001870:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001878:	2b00      	cmp	r3, #0
 800187a:	f340 80d7 	ble.w	8001a2c <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	8898      	ldrh	r0, [r3, #4]
 8001882:	7cfa      	ldrb	r2, [r7, #19]
 8001884:	7c7b      	ldrb	r3, [r7, #17]
 8001886:	4413      	add	r3, r2
 8001888:	b2db      	uxtb	r3, r3
 800188a:	425b      	negs	r3, r3
 800188c:	b2db      	uxtb	r3, r3
 800188e:	b25a      	sxtb	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	7c1b      	ldrb	r3, [r3, #16]
 8001894:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001898:	f7ff fec6 	bl	8001628 <u8g2_add_vector_x>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	88d8      	ldrh	r0, [r3, #6]
 80018a8:	7cfa      	ldrb	r2, [r7, #19]
 80018aa:	7c7b      	ldrb	r3, [r7, #17]
 80018ac:	4413      	add	r3, r2
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	425b      	negs	r3, r3
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	b25a      	sxtb	r2, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	7c1b      	ldrb	r3, [r3, #16]
 80018ba:	f997 1012 	ldrsb.w	r1, [r7, #18]
 80018be:	f7ff fe78 	bl	80015b2 <u8g2_add_vector_y>
 80018c2:	4603      	mov	r3, r0
 80018c4:	461a      	mov	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	889b      	ldrh	r3, [r3, #4]
 80018ce:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	88db      	ldrh	r3, [r3, #6]
 80018d4:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 80018d6:	8bfb      	ldrh	r3, [r7, #30]
 80018d8:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 80018da:	8b7b      	ldrh	r3, [r7, #26]
 80018dc:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	7c1b      	ldrb	r3, [r3, #16]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d85a      	bhi.n	800199c <u8g2_font_decode_glyph+0x180>
 80018e6:	a201      	add	r2, pc, #4	@ (adr r2, 80018ec <u8g2_font_decode_glyph+0xd0>)
 80018e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ec:	080018fd 	.word	0x080018fd
 80018f0:	08001919 	.word	0x08001919
 80018f4:	08001941 	.word	0x08001941
 80018f8:	08001975 	.word	0x08001975
      {
	case 0:
	    x1 += decode->glyph_width;
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001902:	b29a      	uxth	r2, r3
 8001904:	8bbb      	ldrh	r3, [r7, #28]
 8001906:	4413      	add	r3, r2
 8001908:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 800190a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800190e:	b29a      	uxth	r2, r3
 8001910:	8b3b      	ldrh	r3, [r7, #24]
 8001912:	4413      	add	r3, r2
 8001914:	833b      	strh	r3, [r7, #24]
	    break;
 8001916:	e041      	b.n	800199c <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8001918:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800191c:	b29b      	uxth	r3, r3
 800191e:	8bfa      	ldrh	r2, [r7, #30]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001924:	8bfb      	ldrh	r3, [r7, #30]
 8001926:	3301      	adds	r3, #1
 8001928:	83fb      	strh	r3, [r7, #30]
	    x1++;
 800192a:	8bbb      	ldrh	r3, [r7, #28]
 800192c:	3301      	adds	r3, #1
 800192e:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001936:	b29a      	uxth	r2, r3
 8001938:	8b3b      	ldrh	r3, [r7, #24]
 800193a:	4413      	add	r3, r2
 800193c:	833b      	strh	r3, [r7, #24]
	    break;
 800193e:	e02d      	b.n	800199c <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001946:	b29b      	uxth	r3, r3
 8001948:	8bfa      	ldrh	r2, [r7, #30]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800194e:	8bfb      	ldrh	r3, [r7, #30]
 8001950:	3301      	adds	r3, #1
 8001952:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001954:	8bbb      	ldrh	r3, [r7, #28]
 8001956:	3301      	adds	r3, #1
 8001958:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 800195a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800195e:	b29b      	uxth	r3, r3
 8001960:	8b7a      	ldrh	r2, [r7, #26]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001966:	8b7b      	ldrh	r3, [r7, #26]
 8001968:	3301      	adds	r3, #1
 800196a:	837b      	strh	r3, [r7, #26]
	    y1++;
 800196c:	8b3b      	ldrh	r3, [r7, #24]
 800196e:	3301      	adds	r3, #1
 8001970:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001972:	e013      	b.n	800199c <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8001974:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001978:	b29a      	uxth	r2, r3
 800197a:	8bbb      	ldrh	r3, [r7, #28]
 800197c:	4413      	add	r3, r2
 800197e:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001986:	b29b      	uxth	r3, r3
 8001988:	8b7a      	ldrh	r2, [r7, #26]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800198e:	8b7b      	ldrh	r3, [r7, #26]
 8001990:	3301      	adds	r3, #1
 8001992:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001994:	8b3b      	ldrh	r3, [r7, #24]
 8001996:	3301      	adds	r3, #1
 8001998:	833b      	strh	r3, [r7, #24]
	    break;	  
 800199a:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800199c:	8bb8      	ldrh	r0, [r7, #28]
 800199e:	8b7a      	ldrh	r2, [r7, #26]
 80019a0:	8bf9      	ldrh	r1, [r7, #30]
 80019a2:	8b3b      	ldrh	r3, [r7, #24]
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	4603      	mov	r3, r0
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 fb88 	bl	80020be <u8g2_IsIntersection>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d102      	bne.n	80019ba <u8g2_font_decode_glyph+0x19e>
	return d;
 80019b4:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80019b8:	e03a      	b.n	8001a30 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	2200      	movs	r2, #0
 80019be:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	2200      	movs	r2, #0
 80019c4:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 80019cc:	4619      	mov	r1, r3
 80019ce:	6978      	ldr	r0, [r7, #20]
 80019d0:	f7ff fd81 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80019d4:	4603      	mov	r3, r0
 80019d6:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 80019de:	4619      	mov	r1, r3
 80019e0:	6978      	ldr	r0, [r7, #20]
 80019e2:	f7ff fd78 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 80019e6:	4603      	mov	r3, r0
 80019e8:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 80019ea:	7bfb      	ldrb	r3, [r7, #15]
 80019ec:	2200      	movs	r2, #0
 80019ee:	4619      	mov	r1, r3
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff fe54 	bl	800169e <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80019f6:	7bbb      	ldrb	r3, [r7, #14]
 80019f8:	2201      	movs	r2, #1
 80019fa:	4619      	mov	r1, r3
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff fe4e 	bl	800169e <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8001a02:	2101      	movs	r1, #1
 8001a04:	6978      	ldr	r0, [r7, #20]
 8001a06:	f7ff fd66 	bl	80014d6 <u8g2_font_decode_get_unsigned_bits>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1ec      	bne.n	80019ea <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001a16:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	dd00      	ble.n	8001a20 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001a1e:	e7d2      	b.n	80019c6 <u8g2_font_decode_glyph+0x1aa>
	break;
 8001a20:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	7b9a      	ldrb	r2, [r3, #14]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8001a2c:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3720      	adds	r7, #32
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a48:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	3317      	adds	r3, #23
 8001a4e:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001a50:	887b      	ldrh	r3, [r7, #2]
 8001a52:	2bff      	cmp	r3, #255	@ 0xff
 8001a54:	d82a      	bhi.n	8001aac <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8001a56:	887b      	ldrh	r3, [r7, #2]
 8001a58:	2b60      	cmp	r3, #96	@ 0x60
 8001a5a:	d907      	bls.n	8001a6c <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8001a62:	461a      	mov	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	4413      	add	r3, r2
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	e009      	b.n	8001a80 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001a6c:	887b      	ldrh	r3, [r7, #2]
 8001a6e:	2b40      	cmp	r3, #64	@ 0x40
 8001a70:	d906      	bls.n	8001a80 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8001a78:	461a      	mov	r2, r3
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d04e      	beq.n	8001b28 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	887b      	ldrh	r3, [r7, #2]
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d102      	bne.n	8001a9c <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	3302      	adds	r3, #2
 8001a9a:	e049      	b.n	8001b30 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001aaa:	e7e9      	b.n	8001a80 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001abe:	2100      	movs	r1, #0
 8001ac0:	6938      	ldr	r0, [r7, #16]
 8001ac2:	f7ff fc3f 	bl	8001344 <u8g2_font_get_word>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	461a      	mov	r2, r3
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	4413      	add	r3, r2
 8001ace:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001ad0:	2102      	movs	r1, #2
 8001ad2:	6938      	ldr	r0, [r7, #16]
 8001ad4:	f7ff fc36 	bl	8001344 <u8g2_font_get_word>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	3304      	adds	r3, #4
 8001ae0:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8001ae2:	89fa      	ldrh	r2, [r7, #14]
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d3e9      	bcc.n	8001abe <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8001af0:	89fb      	ldrh	r3, [r7, #14]
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	3301      	adds	r3, #1
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	89fb      	ldrh	r3, [r7, #14]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8001b04:	89fb      	ldrh	r3, [r7, #14]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d010      	beq.n	8001b2c <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8001b0a:	89fa      	ldrh	r2, [r7, #14]
 8001b0c:	887b      	ldrh	r3, [r7, #2]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d102      	bne.n	8001b18 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3303      	adds	r3, #3
 8001b16:	e00b      	b.n	8001b30 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	3302      	adds	r3, #2
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	4413      	add	r3, r2
 8001b24:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8001b26:	e7e0      	b.n	8001aea <u8g2_font_get_glyph_data+0xb2>
	break;
 8001b28:	bf00      	nop
 8001b2a:	e000      	b.n	8001b2e <u8g2_font_get_glyph_data+0xf6>
	break;
 8001b2c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	4608      	mov	r0, r1
 8001b42:	4611      	mov	r1, r2
 8001b44:	461a      	mov	r2, r3
 8001b46:	4603      	mov	r3, r0
 8001b48:	817b      	strh	r3, [r7, #10]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	813b      	strh	r3, [r7, #8]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	897a      	ldrh	r2, [r7, #10]
 8001b5a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	893a      	ldrh	r2, [r7, #8]
 8001b62:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f7ff ff64 	bl	8001a38 <u8g2_font_get_glyph_data>
 8001b70:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001b78:	6939      	ldr	r1, [r7, #16]
 8001b7a:	68f8      	ldr	r0, [r7, #12]
 8001b7c:	f7ff fe4e 	bl	800181c <u8g2_font_decode_glyph>
 8001b80:	4603      	mov	r3, r0
 8001b82:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001b84:	8afb      	ldrh	r3, [r7, #22]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	4608      	mov	r0, r1
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	817b      	strh	r3, [r7, #10]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	813b      	strh	r3, [r7, #8]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	d833      	bhi.n	8001c1c <u8g2_DrawGlyph+0x8c>
 8001bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8001bbc <u8g2_DrawGlyph+0x2c>)
 8001bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bba:	bf00      	nop
 8001bbc:	08001bcd 	.word	0x08001bcd
 8001bc0:	08001be1 	.word	0x08001be1
 8001bc4:	08001bf5 	.word	0x08001bf5
 8001bc8:	08001c09 	.word	0x08001c09
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	4798      	blx	r3
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	893b      	ldrh	r3, [r7, #8]
 8001bda:	4413      	add	r3, r2
 8001bdc:	813b      	strh	r3, [r7, #8]
      break;
 8001bde:	e01d      	b.n	8001c1c <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001be4:	68f8      	ldr	r0, [r7, #12]
 8001be6:	4798      	blx	r3
 8001be8:	4603      	mov	r3, r0
 8001bea:	461a      	mov	r2, r3
 8001bec:	897b      	ldrh	r3, [r7, #10]
 8001bee:	1a9b      	subs	r3, r3, r2
 8001bf0:	817b      	strh	r3, [r7, #10]
      break;
 8001bf2:	e013      	b.n	8001c1c <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	4798      	blx	r3
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	461a      	mov	r2, r3
 8001c00:	893b      	ldrh	r3, [r7, #8]
 8001c02:	1a9b      	subs	r3, r3, r2
 8001c04:	813b      	strh	r3, [r7, #8]
      break;
 8001c06:	e009      	b.n	8001c1c <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c0c:	68f8      	ldr	r0, [r7, #12]
 8001c0e:	4798      	blx	r3
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	897b      	ldrh	r3, [r7, #10]
 8001c16:	4413      	add	r3, r2
 8001c18:	817b      	strh	r3, [r7, #10]
      break;
 8001c1a:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001c1c:	88fb      	ldrh	r3, [r7, #6]
 8001c1e:	893a      	ldrh	r2, [r7, #8]
 8001c20:	8979      	ldrh	r1, [r7, #10]
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f7ff ff88 	bl	8001b38 <u8g2_font_draw_glyph>
 8001c28:	4603      	mov	r3, r0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop

08001c34 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	817b      	strh	r3, [r7, #10]
 8001c42:	4613      	mov	r3, r2
 8001c44:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 fca7 	bl	800259a <u8x8_utf8_init>
  sum = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	7812      	ldrb	r2, [r2, #0]
 8001c58:	4611      	mov	r1, r2
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	4798      	blx	r3
 8001c5e:	4603      	mov	r3, r0
 8001c60:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001c62:	8abb      	ldrh	r3, [r7, #20]
 8001c64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d038      	beq.n	8001cde <u8g2_draw_string+0xaa>
      break;
    str++;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001c72:	8abb      	ldrh	r3, [r7, #20]
 8001c74:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d0e9      	beq.n	8001c50 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001c7c:	8abb      	ldrh	r3, [r7, #20]
 8001c7e:	893a      	ldrh	r2, [r7, #8]
 8001c80:	8979      	ldrh	r1, [r7, #10]
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f7ff ff84 	bl	8001b90 <u8g2_DrawGlyph>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	d81e      	bhi.n	8001cd4 <u8g2_draw_string+0xa0>
 8001c96:	a201      	add	r2, pc, #4	@ (adr r2, 8001c9c <u8g2_draw_string+0x68>)
 8001c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9c:	08001cad 	.word	0x08001cad
 8001ca0:	08001cb7 	.word	0x08001cb7
 8001ca4:	08001cc1 	.word	0x08001cc1
 8001ca8:	08001ccb 	.word	0x08001ccb
      {
	case 0:
	  x += delta;
 8001cac:	897a      	ldrh	r2, [r7, #10]
 8001cae:	8a7b      	ldrh	r3, [r7, #18]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	817b      	strh	r3, [r7, #10]
	  break;
 8001cb4:	e00e      	b.n	8001cd4 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001cb6:	893a      	ldrh	r2, [r7, #8]
 8001cb8:	8a7b      	ldrh	r3, [r7, #18]
 8001cba:	4413      	add	r3, r2
 8001cbc:	813b      	strh	r3, [r7, #8]
	  break;
 8001cbe:	e009      	b.n	8001cd4 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001cc0:	897a      	ldrh	r2, [r7, #10]
 8001cc2:	8a7b      	ldrh	r3, [r7, #18]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	817b      	strh	r3, [r7, #10]
	  break;
 8001cc8:	e004      	b.n	8001cd4 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001cca:	893a      	ldrh	r2, [r7, #8]
 8001ccc:	8a7b      	ldrh	r3, [r7, #18]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	813b      	strh	r3, [r7, #8]
	  break;
 8001cd2:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8001cd4:	8afa      	ldrh	r2, [r7, #22]
 8001cd6:	8a7b      	ldrh	r3, [r7, #18]
 8001cd8:	4413      	add	r3, r2
 8001cda:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001cdc:	e7b8      	b.n	8001c50 <u8g2_draw_string+0x1c>
      break;
 8001cde:	bf00      	nop
    }
  }
  return sum;
 8001ce0:	8afb      	ldrh	r3, [r7, #22]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop

08001cec <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	817b      	strh	r3, [r7, #10]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	4a06      	ldr	r2, [pc, #24]	@ (8001d1c <u8g2_DrawStr+0x30>)
 8001d02:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001d04:	893a      	ldrh	r2, [r7, #8]
 8001d06:	8979      	ldrh	r1, [r7, #10]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f7ff ff92 	bl	8001c34 <u8g2_draw_string>
 8001d10:	4603      	mov	r3, r0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	080025b7 	.word	0x080025b7

08001d20 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d05d      	beq.n	8001dec <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d04d      	beq.n	8001dee <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d11c      	bne.n	8001d96 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	da05      	bge.n	8001d78 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8001d84:	429a      	cmp	r2, r3
 8001d86:	dd32      	ble.n	8001dee <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001d94:	e02b      	b.n	8001dee <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001da4:	4619      	mov	r1, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001dac:	440b      	add	r3, r1
 8001dae:	429a      	cmp	r2, r3
 8001db0:	da0d      	bge.n	8001dce <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	b25a      	sxtb	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dd07      	ble.n	8001dee <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001dea:	e000      	b.n	8001dee <u8g2_UpdateRefHeight+0xce>
    return;
 8001dec:	bf00      	nop
  }  
}
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return 0;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a04      	ldr	r2, [pc, #16]	@ (8001e2c <u8g2_SetFontPosBaseline+0x1c>)
 8001e1c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	08001df9 	.word	0x08001df9

08001e30 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d00b      	beq.n	8001e5c <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	3374      	adds	r3, #116	@ 0x74
 8001e4e:	6839      	ldr	r1, [r7, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fa97 	bl	8001384 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7ff ff62 	bl	8001d20 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 8001e64:	b480      	push	{r7}
 8001e66:	b087      	sub	sp, #28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	4611      	mov	r1, r2
 8001e70:	461a      	mov	r2, r3
 8001e72:	460b      	mov	r3, r1
 8001e74:	80fb      	strh	r3, [r7, #6]
 8001e76:	4613      	mov	r3, r2
 8001e78:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8001e80:	8afb      	ldrh	r3, [r7, #22]
 8001e82:	82bb      	strh	r3, [r7, #20]
	b += *len;
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	881a      	ldrh	r2, [r3, #0]
 8001e88:	8abb      	ldrh	r3, [r7, #20]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8001e8e:	8afa      	ldrh	r2, [r7, #22]
 8001e90:	8abb      	ldrh	r3, [r7, #20]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d90b      	bls.n	8001eae <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 8001e96:	8afa      	ldrh	r2, [r7, #22]
 8001e98:	88bb      	ldrh	r3, [r7, #4]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d205      	bcs.n	8001eaa <u8g2_clip_intersection2+0x46>
			b = d;
 8001e9e:	88bb      	ldrh	r3, [r7, #4]
 8001ea0:	82bb      	strh	r3, [r7, #20]
			b--;
 8001ea2:	8abb      	ldrh	r3, [r7, #20]
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	82bb      	strh	r3, [r7, #20]
 8001ea8:	e001      	b.n	8001eae <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8001eae:	8afa      	ldrh	r2, [r7, #22]
 8001eb0:	88bb      	ldrh	r3, [r7, #4]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d301      	bcc.n	8001eba <u8g2_clip_intersection2+0x56>
		return 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	e01c      	b.n	8001ef4 <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8001eba:	8aba      	ldrh	r2, [r7, #20]
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d801      	bhi.n	8001ec6 <u8g2_clip_intersection2+0x62>
		return 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	e016      	b.n	8001ef4 <u8g2_clip_intersection2+0x90>
	if (a < c)
 8001ec6:	8afa      	ldrh	r2, [r7, #22]
 8001ec8:	88fb      	ldrh	r3, [r7, #6]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d201      	bcs.n	8001ed2 <u8g2_clip_intersection2+0x6e>
		a = c;
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 8001ed2:	8aba      	ldrh	r2, [r7, #20]
 8001ed4:	88bb      	ldrh	r3, [r7, #4]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d901      	bls.n	8001ede <u8g2_clip_intersection2+0x7a>
		b = d;
 8001eda:	88bb      	ldrh	r3, [r7, #4]
 8001edc:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8afa      	ldrh	r2, [r7, #22]
 8001ee2:	801a      	strh	r2, [r3, #0]
	b -= a;
 8001ee4:	8aba      	ldrh	r2, [r7, #20]
 8001ee6:	8afb      	ldrh	r3, [r7, #22]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	82bb      	strh	r3, [r7, #20]
	*len = b;
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	8aba      	ldrh	r2, [r7, #20]
 8001ef0:	801a      	strh	r2, [r3, #0]
	return 1;
 8001ef2:	2301      	movs	r3, #1
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	371c      	adds	r7, #28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af02      	add	r7, sp, #8
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	4608      	mov	r0, r1
 8001f0a:	4611      	mov	r1, r2
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4603      	mov	r3, r0
 8001f10:	817b      	strh	r3, [r7, #10]
 8001f12:	460b      	mov	r3, r1
 8001f14:	813b      	strh	r3, [r7, #8]
 8001f16:	4613      	mov	r3, r2
 8001f18:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f1e:	893a      	ldrh	r2, [r7, #8]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8001f28:	88f8      	ldrh	r0, [r7, #6]
 8001f2a:	893a      	ldrh	r2, [r7, #8]
 8001f2c:	8979      	ldrh	r1, [r7, #10]
 8001f2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	4603      	mov	r3, r0
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	47a0      	blx	r4
}
 8001f3a:	bf00      	nop
 8001f3c:	3714      	adds	r7, #20
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd90      	pop	{r4, r7, pc}

08001f42 <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8001f42:	b590      	push	{r4, r7, lr}
 8001f44:	b087      	sub	sp, #28
 8001f46:	af02      	add	r7, sp, #8
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	4608      	mov	r0, r1
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4603      	mov	r3, r0
 8001f52:	817b      	strh	r3, [r7, #10]
 8001f54:	460b      	mov	r3, r1
 8001f56:	813b      	strh	r3, [r7, #8]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d075      	beq.n	8002052 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d072      	beq.n	8002052 <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8001f6c:	88fb      	ldrh	r3, [r7, #6]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d91a      	bls.n	8001fa8 <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 8001f72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d109      	bne.n	8001f8e <u8g2_DrawHVLine+0x4c>
					x -= len;
 8001f7a:	897a      	ldrh	r2, [r7, #10]
 8001f7c:	88fb      	ldrh	r3, [r7, #6]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	817b      	strh	r3, [r7, #10]
					x++;
 8001f84:	897b      	ldrh	r3, [r7, #10]
 8001f86:	3301      	adds	r3, #1
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	817b      	strh	r3, [r7, #10]
 8001f8c:	e00c      	b.n	8001fa8 <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8001f8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d108      	bne.n	8001fa8 <u8g2_DrawHVLine+0x66>
					y -= len;
 8001f96:	893a      	ldrh	r2, [r7, #8]
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	813b      	strh	r3, [r7, #8]
					y++;
 8001fa0:	893b      	ldrh	r3, [r7, #8]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8001fa8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8001fb4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d11a      	bne.n	8001ff2 <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8001fc2:	893b      	ldrh	r3, [r7, #8]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d83b      	bhi.n	8002040 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8001fce:	893b      	ldrh	r3, [r7, #8]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d937      	bls.n	8002044 <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001fe0:	1db9      	adds	r1, r7, #6
 8001fe2:	f107 000a 	add.w	r0, r7, #10
 8001fe6:	f7ff ff3d 	bl	8001e64 <u8g2_clip_intersection2>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d11a      	bne.n	8002026 <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 8001ff0:	e02f      	b.n	8002052 <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8001ff8:	897b      	ldrh	r3, [r7, #10]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d824      	bhi.n	8002048 <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002004:	897b      	ldrh	r3, [r7, #10]
 8002006:	429a      	cmp	r2, r3
 8002008:	d920      	bls.n	800204c <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002016:	1db9      	adds	r1, r7, #6
 8002018:	f107 0008 	add.w	r0, r7, #8
 800201c:	f7ff ff22 	bl	8001e64 <u8g2_clip_intersection2>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d014      	beq.n	8002050 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	689c      	ldr	r4, [r3, #8]
 800202c:	8979      	ldrh	r1, [r7, #10]
 800202e:	893a      	ldrh	r2, [r7, #8]
 8002030:	88f8      	ldrh	r0, [r7, #6]
 8002032:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	4603      	mov	r3, r0
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	47a0      	blx	r4
 800203e:	e008      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002040:	bf00      	nop
 8002042:	e006      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002044:	bf00      	nop
 8002046:	e004      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002048:	bf00      	nop
 800204a:	e002      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 800204c:	bf00      	nop
 800204e:	e000      	b.n	8002052 <u8g2_DrawHVLine+0x110>
					return;
 8002050:	bf00      	nop
		}
}
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	bd90      	pop	{r4, r7, pc}

08002058 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002058:	b490      	push	{r4, r7}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	4604      	mov	r4, r0
 8002060:	4608      	mov	r0, r1
 8002062:	4611      	mov	r1, r2
 8002064:	461a      	mov	r2, r3
 8002066:	4623      	mov	r3, r4
 8002068:	80fb      	strh	r3, [r7, #6]
 800206a:	4603      	mov	r3, r0
 800206c:	80bb      	strh	r3, [r7, #4]
 800206e:	460b      	mov	r3, r1
 8002070:	807b      	strh	r3, [r7, #2]
 8002072:	4613      	mov	r3, r2
 8002074:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8002076:	887a      	ldrh	r2, [r7, #2]
 8002078:	88bb      	ldrh	r3, [r7, #4]
 800207a:	429a      	cmp	r2, r3
 800207c:	d20d      	bcs.n	800209a <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 800207e:	883a      	ldrh	r2, [r7, #0]
 8002080:	88fb      	ldrh	r3, [r7, #6]
 8002082:	429a      	cmp	r2, r3
 8002084:	d901      	bls.n	800208a <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8002086:	2301      	movs	r3, #1
 8002088:	e014      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800208a:	887a      	ldrh	r2, [r7, #2]
 800208c:	883b      	ldrh	r3, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d901      	bls.n	8002096 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8002092:	2301      	movs	r3, #1
 8002094:	e00e      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002096:	2300      	movs	r3, #0
 8002098:	e00c      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 800209a:	883a      	ldrh	r2, [r7, #0]
 800209c:	88fb      	ldrh	r3, [r7, #6]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d907      	bls.n	80020b2 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80020a2:	887a      	ldrh	r2, [r7, #2]
 80020a4:	883b      	ldrh	r3, [r7, #0]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d901      	bls.n	80020ae <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e002      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e000      	b.n	80020b4 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 80020b2:	2300      	movs	r3, #0
    }
  }
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc90      	pop	{r4, r7}
 80020bc:	4770      	bx	lr

080020be <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b084      	sub	sp, #16
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	4608      	mov	r0, r1
 80020c8:	4611      	mov	r1, r2
 80020ca:	461a      	mov	r2, r3
 80020cc:	4603      	mov	r3, r0
 80020ce:	817b      	strh	r3, [r7, #10]
 80020d0:	460b      	mov	r3, r1
 80020d2:	813b      	strh	r3, [r7, #8]
 80020d4:	4613      	mov	r3, r2
 80020d6:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 80020e4:	8b3b      	ldrh	r3, [r7, #24]
 80020e6:	893a      	ldrh	r2, [r7, #8]
 80020e8:	f7ff ffb6 	bl	8002058 <u8g2_is_intersection_decision_tree>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <u8g2_IsIntersection+0x38>
    return 0; 
 80020f2:	2300      	movs	r3, #0
 80020f4:	e00a      	b.n	800210c <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	897a      	ldrh	r2, [r7, #10]
 8002106:	f7ff ffa7 	bl	8002058 <u8g2_is_intersection_decision_tree>
 800210a:	4603      	mov	r3, r0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002114:	b480      	push	{r7}
 8002116:	b089      	sub	sp, #36	@ 0x24
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	4608      	mov	r0, r1
 800211e:	4611      	mov	r1, r2
 8002120:	461a      	mov	r2, r3
 8002122:	4603      	mov	r3, r0
 8002124:	817b      	strh	r3, [r7, #10]
 8002126:	460b      	mov	r3, r1
 8002128:	813b      	strh	r3, [r7, #8]
 800212a:	4613      	mov	r3, r2
 800212c:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 800212e:	893b      	ldrh	r3, [r7, #8]
 8002130:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002132:	7efb      	ldrb	r3, [r7, #27]
 8002134:	f003 0307 	and.w	r3, r3, #7
 8002138:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 800213a:	2301      	movs	r3, #1
 800213c:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 800213e:	7e3a      	ldrb	r2, [r7, #24]
 8002140:	7efb      	ldrb	r3, [r7, #27]
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002156:	2b01      	cmp	r3, #1
 8002158:	d801      	bhi.n	800215e <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 800215a:	7e3b      	ldrb	r3, [r7, #24]
 800215c:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002164:	2b01      	cmp	r3, #1
 8002166:	d001      	beq.n	800216c <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002168:	7e3b      	ldrb	r3, [r7, #24]
 800216a:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 800216c:	893b      	ldrh	r3, [r7, #8]
 800216e:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8002170:	8afb      	ldrh	r3, [r7, #22]
 8002172:	f023 0307 	bic.w	r3, r3, #7
 8002176:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	7c1b      	ldrb	r3, [r3, #16]
 800217e:	461a      	mov	r2, r3
 8002180:	8afb      	ldrh	r3, [r7, #22]
 8002182:	fb13 f302 	smulbb	r3, r3, r2
 8002186:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800218c:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800218e:	8afb      	ldrh	r3, [r7, #22]
 8002190:	69fa      	ldr	r2, [r7, #28]
 8002192:	4413      	add	r3, r2
 8002194:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002196:	897b      	ldrh	r3, [r7, #10]
 8002198:	69fa      	ldr	r2, [r7, #28]
 800219a:	4413      	add	r3, r2
 800219c:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800219e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d117      	bne.n	80021d6 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	781a      	ldrb	r2, [r3, #0]
 80021aa:	7ebb      	ldrb	r3, [r7, #26]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	781a      	ldrb	r2, [r3, #0]
 80021b8:	7e7b      	ldrb	r3, [r7, #25]
 80021ba:	4053      	eors	r3, r2
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	701a      	strb	r2, [r3, #0]
	ptr++;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3301      	adds	r3, #1
 80021c6:	61fb      	str	r3, [r7, #28]
	len--;
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 80021ce:	88fb      	ldrh	r3, [r7, #6]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d1e8      	bne.n	80021a6 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 80021d4:	e038      	b.n	8002248 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	781a      	ldrb	r2, [r3, #0]
 80021da:	7ebb      	ldrb	r3, [r7, #26]
 80021dc:	4313      	orrs	r3, r2
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	781a      	ldrb	r2, [r3, #0]
 80021e8:	7e7b      	ldrb	r3, [r7, #25]
 80021ea:	4053      	eors	r3, r2
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 80021f2:	7efb      	ldrb	r3, [r7, #27]
 80021f4:	3301      	adds	r3, #1
 80021f6:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 80021f8:	7efb      	ldrb	r3, [r7, #27]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	76fb      	strb	r3, [r7, #27]
      len--;
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	3b01      	subs	r3, #1
 8002204:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002206:	7efb      	ldrb	r3, [r7, #27]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d114      	bne.n	8002236 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002210:	461a      	mov	r2, r3
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	4413      	add	r3, r2
 8002216:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800221e:	2b01      	cmp	r3, #1
 8002220:	d801      	bhi.n	8002226 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8002222:	2301      	movs	r3, #1
 8002224:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800222c:	2b01      	cmp	r3, #1
 800222e:	d008      	beq.n	8002242 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002230:	2301      	movs	r3, #1
 8002232:	767b      	strb	r3, [r7, #25]
 8002234:	e005      	b.n	8002242 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8002236:	7ebb      	ldrb	r3, [r7, #26]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 800223c:	7e7b      	ldrb	r3, [r7, #25]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1c6      	bne.n	80021d6 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8002248:	bf00      	nop
 800224a:	3724      	adds	r7, #36	@ 0x24
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002272:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800227c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	4798      	blx	r3
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
 8002298:	60f8      	str	r0, [r7, #12]
 800229a:	60b9      	str	r1, [r7, #8]
 800229c:	603b      	str	r3, [r7, #0]
 800229e:	4613      	mov	r3, r2
 80022a0:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2200      	movs	r2, #0
 80022a6:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	79fa      	ldrb	r2, [r7, #7]
 80022b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f7ff ffa9 	bl	8002254 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f7ff fd84 	bl	8001e10 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8002310:	bf00      	nop
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800232c:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800232e:	89fb      	ldrh	r3, [r7, #14]
 8002330:	00db      	lsls	r3, r3, #3
 8002332:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	89fa      	ldrh	r2, [r7, #14]
 8002338:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	7c1b      	ldrb	r3, [r3, #16]
 800233e:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8002340:	89fb      	ldrh	r3, [r7, #14]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	89fa      	ldrh	r2, [r7, #14]
 800234a:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002352:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002354:	89fb      	ldrh	r3, [r7, #14]
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	89fa      	ldrh	r2, [r7, #14]
 800235e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002366:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8002368:	89fb      	ldrh	r3, [r7, #14]
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8002370:	4413      	add	r3, r2
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	7c52      	ldrb	r2, [r2, #17]
 8002376:	4293      	cmp	r3, r2
 8002378:	dd07      	ble.n	800238a <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	7c5b      	ldrb	r3, [r3, #17]
 800237e:	461a      	mov	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800238a:	89fb      	ldrh	r3, [r7, #14]
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 80023ac:	89fb      	ldrh	r3, [r7, #14]
 80023ae:	4413      	add	r3, r2
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	8a9a      	ldrh	r2, [r3, #20]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	8ada      	ldrh	r2, [r3, #22]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af02      	add	r7, sp, #8
 80023de:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	4603      	mov	r3, r0
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7ff fe5e 	bl	80020be <u8g2_IsIntersection>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d104      	bne.n	8002412 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8002410:	e03b      	b.n	800248a <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002426:	429a      	cmp	r2, r3
 8002428:	d205      	bcs.n	8002436 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002442:	429a      	cmp	r2, r3
 8002444:	d905      	bls.n	8002452 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800245e:	429a      	cmp	r2, r3
 8002460:	d205      	bcs.n	800246e <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800247a:	429a      	cmp	r2, r3
 800247c:	d905      	bls.n	800248a <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f7ff ff3c 	bl	8002318 <u8g2_update_dimension_common>
}
 80024a0:	bf00      	nop
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80024d8:	429a      	cmp	r2, r3
 80024da:	d30a      	bcc.n	80024f2 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	b29a      	uxth	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ff65 	bl	80023d8 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800250e:	bf00      	nop
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b088      	sub	sp, #32
 800251a:	af02      	add	r7, sp, #8
 800251c:	60f8      	str	r0, [r7, #12]
 800251e:	4608      	mov	r0, r1
 8002520:	4611      	mov	r1, r2
 8002522:	461a      	mov	r2, r3
 8002524:	4603      	mov	r3, r0
 8002526:	817b      	strh	r3, [r7, #10]
 8002528:	460b      	mov	r3, r1
 800252a:	813b      	strh	r3, [r7, #8]
 800252c:	4613      	mov	r3, r2
 800252e:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002536:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8002538:	8aba      	ldrh	r2, [r7, #20]
 800253a:	893b      	ldrh	r3, [r7, #8]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002546:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8002548:	8afa      	ldrh	r2, [r7, #22]
 800254a:	897b      	ldrh	r3, [r7, #10]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8002550:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d107      	bne.n	8002568 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8002558:	8abb      	ldrh	r3, [r7, #20]
 800255a:	3b01      	subs	r3, #1
 800255c:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 800255e:	8afa      	ldrh	r2, [r7, #22]
 8002560:	88fb      	ldrh	r3, [r7, #6]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	82fb      	strh	r3, [r7, #22]
 8002566:	e00a      	b.n	800257e <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8002568:	f897 3020 	ldrb.w	r3, [r7, #32]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d106      	bne.n	800257e <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8002570:	8afb      	ldrh	r3, [r7, #22]
 8002572:	3b01      	subs	r3, #1
 8002574:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 8002576:	8aba      	ldrh	r2, [r7, #20]
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 800257e:	88f8      	ldrh	r0, [r7, #6]
 8002580:	8aba      	ldrh	r2, [r7, #20]
 8002582:	8af9      	ldrh	r1, [r7, #22]
 8002584:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	4603      	mov	r3, r0
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f7ff fcb7 	bl	8001f00 <u8g2_draw_hv_line_2dir>
}
 8002592:	bf00      	nop
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	460b      	mov	r3, r1
 80025c0:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 80025c2:	78fb      	ldrb	r3, [r7, #3]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <u8x8_ascii_next+0x18>
 80025c8:	78fb      	ldrb	r3, [r7, #3]
 80025ca:	2b0a      	cmp	r3, #10
 80025cc:	d102      	bne.n	80025d4 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80025ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025d2:	e001      	b.n	80025d8 <u8x8_ascii_next+0x22>
  return b;
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	b29b      	uxth	r3, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691c      	ldr	r4, [r3, #16]
 80025f4:	78fa      	ldrb	r2, [r7, #3]
 80025f6:	2300      	movs	r3, #0
 80025f8:	2120      	movs	r1, #32
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	47a0      	blx	r4
 80025fe:	4603      	mov	r3, r0
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bd90      	pop	{r4, r7, pc}

08002608 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002608:	b590      	push	{r4, r7, lr}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	460b      	mov	r3, r1
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	691c      	ldr	r4, [r3, #16]
 800261a:	7afa      	ldrb	r2, [r7, #11]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2117      	movs	r1, #23
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	47a0      	blx	r4
 8002624:	4603      	mov	r3, r0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bd90      	pop	{r4, r7, pc}

0800262e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	460b      	mov	r3, r1
 8002638:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800263a:	1cfb      	adds	r3, r7, #3
 800263c:	461a      	mov	r2, r3
 800263e:	2101      	movs	r1, #1
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ffe1 	bl	8002608 <u8x8_byte_SendBytes>
 8002646:	4603      	mov	r3, r0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68dc      	ldr	r4, [r3, #12]
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	2300      	movs	r3, #0
 8002664:	2115      	movs	r1, #21
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	47a0      	blx	r4
 800266a:	4603      	mov	r3, r0
}
 800266c:	4618      	mov	r0, r3
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bd90      	pop	{r4, r7, pc}

08002674 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68dc      	ldr	r4, [r3, #12]
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	2300      	movs	r3, #0
 8002688:	2116      	movs	r1, #22
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	47a0      	blx	r4
 800268e:	4603      	mov	r3, r0
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	bd90      	pop	{r4, r7, pc}

08002698 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002698:	b590      	push	{r4, r7, lr}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	460b      	mov	r3, r1
 80026a2:	607a      	str	r2, [r7, #4]
 80026a4:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	68dc      	ldr	r4, [r3, #12]
 80026aa:	7afa      	ldrb	r2, [r7, #11]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2117      	movs	r1, #23
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	47a0      	blx	r4
 80026b4:	4603      	mov	r3, r0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd90      	pop	{r4, r7, pc}

080026be <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 80026be:	b590      	push	{r4, r7, lr}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68dc      	ldr	r4, [r3, #12]
 80026ca:	2300      	movs	r3, #0
 80026cc:	2200      	movs	r2, #0
 80026ce:	2118      	movs	r1, #24
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	47a0      	blx	r4
 80026d4:	4603      	mov	r3, r0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd90      	pop	{r4, r7, pc}

080026de <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 80026de:	b590      	push	{r4, r7, lr}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68dc      	ldr	r4, [r3, #12]
 80026ea:	2300      	movs	r3, #0
 80026ec:	2200      	movs	r2, #0
 80026ee:	2119      	movs	r1, #25
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	47a0      	blx	r4
 80026f4:	4603      	mov	r3, r0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd90      	pop	{r4, r7, pc}

080026fe <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80026fe:	b590      	push	{r4, r7, lr}
 8002700:	b085      	sub	sp, #20
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	73fb      	strb	r3, [r7, #15]
    data++;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	3301      	adds	r3, #1
 8002712:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	2bfe      	cmp	r3, #254	@ 0xfe
 8002718:	d031      	beq.n	800277e <u8x8_cad_SendSequence+0x80>
 800271a:	2bfe      	cmp	r3, #254	@ 0xfe
 800271c:	dc3d      	bgt.n	800279a <u8x8_cad_SendSequence+0x9c>
 800271e:	2b19      	cmp	r3, #25
 8002720:	dc3b      	bgt.n	800279a <u8x8_cad_SendSequence+0x9c>
 8002722:	2b18      	cmp	r3, #24
 8002724:	da23      	bge.n	800276e <u8x8_cad_SendSequence+0x70>
 8002726:	2b16      	cmp	r3, #22
 8002728:	dc02      	bgt.n	8002730 <u8x8_cad_SendSequence+0x32>
 800272a:	2b15      	cmp	r3, #21
 800272c:	da03      	bge.n	8002736 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800272e:	e034      	b.n	800279a <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8002730:	2b17      	cmp	r3, #23
 8002732:	d00e      	beq.n	8002752 <u8x8_cad_SendSequence+0x54>
	return;
 8002734:	e031      	b.n	800279a <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68dc      	ldr	r4, [r3, #12]
 8002740:	7bba      	ldrb	r2, [r7, #14]
 8002742:	7bf9      	ldrb	r1, [r7, #15]
 8002744:	2300      	movs	r3, #0
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	47a0      	blx	r4
	  data++;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	3301      	adds	r3, #1
 800274e:	603b      	str	r3, [r7, #0]
	  break;
 8002750:	e022      	b.n	8002798 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002758:	f107 030e 	add.w	r3, r7, #14
 800275c:	461a      	mov	r2, r3
 800275e:	2101      	movs	r1, #1
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff99 	bl	8002698 <u8x8_cad_SendData>
	  data++;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	3301      	adds	r3, #1
 800276a:	603b      	str	r3, [r7, #0]
	  break;
 800276c:	e014      	b.n	8002798 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68dc      	ldr	r4, [r3, #12]
 8002772:	7bf9      	ldrb	r1, [r7, #15]
 8002774:	2300      	movs	r3, #0
 8002776:	2200      	movs	r2, #0
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	47a0      	blx	r4
	  break;
 800277c:	e00c      	b.n	8002798 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002784:	7bbb      	ldrb	r3, [r7, #14]
 8002786:	461a      	mov	r2, r3
 8002788:	2129      	movs	r1, #41	@ 0x29
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f9ee 	bl	8002b6c <u8x8_gpio_call>
	  data++;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	3301      	adds	r3, #1
 8002794:	603b      	str	r3, [r7, #0]
	  break;
 8002796:	bf00      	nop
    cmd = *data;
 8002798:	e7b6      	b.n	8002708 <u8x8_cad_SendSequence+0xa>
	return;
 800279a:	bf00      	nop
    }
  }
}
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd90      	pop	{r4, r7, pc}
	...

080027a4 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80027a4:	b590      	push	{r4, r7, lr}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	607b      	str	r3, [r7, #4]
 80027ae:	460b      	mov	r3, r1
 80027b0:	72fb      	strb	r3, [r7, #11]
 80027b2:	4613      	mov	r3, r2
 80027b4:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 80027b6:	7afb      	ldrb	r3, [r7, #11]
 80027b8:	3b14      	subs	r3, #20
 80027ba:	2b05      	cmp	r3, #5
 80027bc:	d82f      	bhi.n	800281e <u8x8_cad_001+0x7a>
 80027be:	a201      	add	r2, pc, #4	@ (adr r2, 80027c4 <u8x8_cad_001+0x20>)
 80027c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c4:	0800280d 	.word	0x0800280d
 80027c8:	080027dd 	.word	0x080027dd
 80027cc:	080027f1 	.word	0x080027f1
 80027d0:	08002805 	.word	0x08002805
 80027d4:	0800280d 	.word	0x0800280d
 80027d8:	0800280d 	.word	0x0800280d
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 80027dc:	2100      	movs	r1, #0
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f7ff ff00 	bl	80025e4 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80027e4:	7abb      	ldrb	r3, [r7, #10]
 80027e6:	4619      	mov	r1, r3
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff ff20 	bl	800262e <u8x8_byte_SendByte>
      break;
 80027ee:	e018      	b.n	8002822 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 80027f0:	2100      	movs	r1, #0
 80027f2:	68f8      	ldr	r0, [r7, #12]
 80027f4:	f7ff fef6 	bl	80025e4 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80027f8:	7abb      	ldrb	r3, [r7, #10]
 80027fa:	4619      	mov	r1, r3
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f7ff ff16 	bl	800262e <u8x8_byte_SendByte>
      break;
 8002802:	e00e      	b.n	8002822 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8002804:	2101      	movs	r1, #1
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f7ff feec 	bl	80025e4 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	691c      	ldr	r4, [r3, #16]
 8002810:	7aba      	ldrb	r2, [r7, #10]
 8002812:	7af9      	ldrb	r1, [r7, #11]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	47a0      	blx	r4
 800281a:	4603      	mov	r3, r0
 800281c:	e002      	b.n	8002824 <u8x8_cad_001+0x80>
    default:
      return 0;
 800281e:	2300      	movs	r3, #0
 8002820:	e000      	b.n	8002824 <u8x8_cad_001+0x80>
  }
  return 1;
 8002822:	2301      	movs	r3, #1
}
 8002824:	4618      	mov	r0, r3
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	bd90      	pop	{r4, r7, pc}

0800282c <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	460b      	mov	r3, r1
 8002838:	72fb      	strb	r3, [r7, #11]
 800283a:	4613      	mov	r3, r2
 800283c:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800283e:	7afb      	ldrb	r3, [r7, #11]
 8002840:	2b0f      	cmp	r3, #15
 8002842:	d006      	beq.n	8002852 <u8x8_d_st7565_common+0x26>
 8002844:	2b0f      	cmp	r3, #15
 8002846:	dc71      	bgt.n	800292c <u8x8_d_st7565_common+0x100>
 8002848:	2b0b      	cmp	r3, #11
 800284a:	d050      	beq.n	80028ee <u8x8_d_st7565_common+0xc2>
 800284c:	2b0e      	cmp	r3, #14
 800284e:	d05b      	beq.n	8002908 <u8x8_d_st7565_common+0xdc>
 8002850:	e06c      	b.n	800292c <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f7ff ff33 	bl	80026be <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	795b      	ldrb	r3, [r3, #5]
 800285c:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 800285e:	7dbb      	ldrb	r3, [r7, #22]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800286a:	7dbb      	ldrb	r3, [r7, #22]
 800286c:	4413      	add	r3, r2
 800286e:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002870:	7dbb      	ldrb	r3, [r7, #22]
 8002872:	091b      	lsrs	r3, r3, #4
 8002874:	b2db      	uxtb	r3, r3
 8002876:	f043 0310 	orr.w	r3, r3, #16
 800287a:	b2db      	uxtb	r3, r3
 800287c:	4619      	mov	r1, r3
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f7ff fee6 	bl	8002650 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8002884:	7dbb      	ldrb	r3, [r7, #22]
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	b2db      	uxtb	r3, r3
 800288c:	4619      	mov	r1, r3
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f7ff fede 	bl	8002650 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	799b      	ldrb	r3, [r3, #6]
 8002898:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800289c:	b2db      	uxtb	r3, r3
 800289e:	4619      	mov	r1, r3
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f7ff fed5 	bl	8002650 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	791b      	ldrb	r3, [r3, #4]
 80028aa:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 80028ac:	7dfb      	ldrb	r3, [r7, #23]
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 80028b8:	7dfa      	ldrb	r2, [r7, #23]
 80028ba:	7dbb      	ldrb	r3, [r7, #22]
 80028bc:	4413      	add	r3, r2
 80028be:	2b84      	cmp	r3, #132	@ 0x84
 80028c0:	d905      	bls.n	80028ce <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 80028c2:	2384      	movs	r3, #132	@ 0x84
 80028c4:	75fb      	strb	r3, [r7, #23]
	c -= x;
 80028c6:	7dfa      	ldrb	r2, [r7, #23]
 80028c8:	7dbb      	ldrb	r3, [r7, #22]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4619      	mov	r1, r3
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f7ff fedf 	bl	8002698 <u8x8_cad_SendData>
	arg_int--;
 80028da:	7abb      	ldrb	r3, [r7, #10]
 80028dc:	3b01      	subs	r3, #1
 80028de:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 80028e0:	7abb      	ldrb	r3, [r7, #10]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f3      	bne.n	80028ce <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f7ff fef9 	bl	80026de <u8x8_cad_EndTransfer>
      break;
 80028ec:	e020      	b.n	8002930 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 80028ee:	7abb      	ldrb	r3, [r7, #10]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d104      	bne.n	80028fe <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 80028f4:	4911      	ldr	r1, [pc, #68]	@ (800293c <u8x8_d_st7565_common+0x110>)
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f7ff ff01 	bl	80026fe <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 80028fc:	e018      	b.n	8002930 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 80028fe:	4910      	ldr	r1, [pc, #64]	@ (8002940 <u8x8_d_st7565_common+0x114>)
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f7ff fefc 	bl	80026fe <u8x8_cad_SendSequence>
      break;
 8002906:	e013      	b.n	8002930 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f7ff fed8 	bl	80026be <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800290e:	2181      	movs	r1, #129	@ 0x81
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f7ff fe9d 	bl	8002650 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 8002916:	7abb      	ldrb	r3, [r7, #10]
 8002918:	089b      	lsrs	r3, r3, #2
 800291a:	b2db      	uxtb	r3, r3
 800291c:	4619      	mov	r1, r3
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f7ff fea8 	bl	8002674 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f7ff feda 	bl	80026de <u8x8_cad_EndTransfer>
      break;
 800292a:	e001      	b.n	8002930 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 800292c:	2300      	movs	r3, #0
 800292e:	e000      	b.n	8002932 <u8x8_d_st7565_common+0x106>
  }
  return 1;
 8002930:	2301      	movs	r3, #1
}
 8002932:	4618      	mov	r0, r3
 8002934:	3718      	adds	r7, #24
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	0800b2f4 	.word	0x0800b2f4
 8002940:	0800b2fc 	.word	0x0800b2fc

08002944 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	460b      	mov	r3, r1
 8002950:	72fb      	strb	r3, [r7, #11]
 8002952:	4613      	mov	r3, r2
 8002954:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 8002956:	7aba      	ldrb	r2, [r7, #10]
 8002958:	7af9      	ldrb	r1, [r7, #11]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f7ff ff65 	bl	800282c <u8x8_d_st7565_common>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d131      	bne.n	80029cc <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 8002968:	7afb      	ldrb	r3, [r7, #11]
 800296a:	2b0d      	cmp	r3, #13
 800296c:	d013      	beq.n	8002996 <u8x8_d_st7565_64128n+0x52>
 800296e:	2b0d      	cmp	r3, #13
 8002970:	dc2a      	bgt.n	80029c8 <u8x8_d_st7565_64128n+0x84>
 8002972:	2b09      	cmp	r3, #9
 8002974:	d002      	beq.n	800297c <u8x8_d_st7565_64128n+0x38>
 8002976:	2b0a      	cmp	r3, #10
 8002978:	d005      	beq.n	8002986 <u8x8_d_st7565_64128n+0x42>
 800297a:	e025      	b.n	80029c8 <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 800297c:	4916      	ldr	r1, [pc, #88]	@ (80029d8 <u8x8_d_st7565_64128n+0x94>)
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 f832 	bl	80029e8 <u8x8_d_helper_display_setup_memory>
	break;
 8002984:	e022      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f842 	bl	8002a10 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 800298c:	4913      	ldr	r1, [pc, #76]	@ (80029dc <u8x8_d_st7565_64128n+0x98>)
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f7ff feb5 	bl	80026fe <u8x8_cad_SendSequence>
	break;
 8002994:	e01a      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 8002996:	7abb      	ldrb	r3, [r7, #10]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10a      	bne.n	80029b2 <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 800299c:	4910      	ldr	r1, [pc, #64]	@ (80029e0 <u8x8_d_st7565_64128n+0x9c>)
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f7ff fead 	bl	80026fe <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	7c9a      	ldrb	r2, [r3, #18]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 80029b0:	e00c      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 80029b2:	490c      	ldr	r1, [pc, #48]	@ (80029e4 <u8x8_d_st7565_64128n+0xa0>)
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff fea2 	bl	80026fe <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	7cda      	ldrb	r2, [r3, #19]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 80029c6:	e001      	b.n	80029cc <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 80029c8:	2300      	movs	r3, #0
 80029ca:	e000      	b.n	80029ce <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 80029cc:	2301      	movs	r3, #1
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	0800b334 	.word	0x0800b334
 80029dc:	0800b314 	.word	0x0800b314
 80029e0:	0800b304 	.word	0x0800b304
 80029e4:	0800b30c 	.word	0x0800b30c

080029e8 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	7c9a      	ldrb	r2, [r3, #18]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8002a10:	b590      	push	{r4, r7, lr}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	695c      	ldr	r4, [r3, #20]
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2128      	movs	r1, #40	@ 0x28
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68dc      	ldr	r4, [r3, #12]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2114      	movs	r1, #20
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002a34:	2201      	movs	r2, #1
 8002a36:	214b      	movs	r1, #75	@ 0x4b
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f897 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	791b      	ldrb	r3, [r3, #4]
 8002a44:	461a      	mov	r2, r3
 8002a46:	2129      	movs	r1, #41	@ 0x29
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 f88f 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	214b      	movs	r1, #75	@ 0x4b
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f88a 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	791b      	ldrb	r3, [r3, #4]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	2129      	movs	r1, #41	@ 0x29
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f882 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002a68:	2201      	movs	r2, #1
 8002a6a:	214b      	movs	r1, #75	@ 0x4b
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f87d 	bl	8002b6c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	795b      	ldrb	r3, [r3, #5]
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2129      	movs	r1, #41	@ 0x29
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f875 	bl	8002b6c <u8x8_gpio_call>
}    
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd90      	pop	{r4, r7, pc}

08002a8a <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002a8a:	b590      	push	{r4, r7, lr}
 8002a8c:	b085      	sub	sp, #20
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	4608      	mov	r0, r1
 8002a94:	4611      	mov	r1, r2
 8002a96:	461a      	mov	r2, r3
 8002a98:	4603      	mov	r3, r0
 8002a9a:	70fb      	strb	r3, [r7, #3]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	70bb      	strb	r3, [r7, #2]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002aa4:	78fb      	ldrb	r3, [r7, #3]
 8002aa6:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002aa8:	78bb      	ldrb	r3, [r7, #2]
 8002aaa:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002aac:	787b      	ldrb	r3, [r7, #1]
 8002aae:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689c      	ldr	r4, [r3, #8]
 8002ab8:	f107 0308 	add.w	r3, r7, #8
 8002abc:	2201      	movs	r2, #1
 8002abe:	210f      	movs	r1, #15
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	47a0      	blx	r4
 8002ac4:	4603      	mov	r3, r0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd90      	pop	{r4, r7, pc}

08002ace <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002ace:	b590      	push	{r4, r7, lr}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689c      	ldr	r4, [r3, #8]
 8002ada:	2300      	movs	r3, #0
 8002adc:	2200      	movs	r2, #0
 8002ade:	2109      	movs	r1, #9
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	47a0      	blx	r4
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd90      	pop	{r4, r7, pc}

08002aec <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8002aec:	b590      	push	{r4, r7, lr}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689c      	ldr	r4, [r3, #8]
 8002af8:	2300      	movs	r3, #0
 8002afa:	2200      	movs	r2, #0
 8002afc:	210a      	movs	r1, #10
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd90      	pop	{r4, r7, pc}

08002b0a <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8002b0a:	b590      	push	{r4, r7, lr}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
 8002b12:	460b      	mov	r3, r1
 8002b14:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689c      	ldr	r4, [r3, #8]
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	210b      	movs	r1, #11
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	47a0      	blx	r4
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd90      	pop	{r4, r7, pc}

08002b2c <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 8002b2c:	b590      	push	{r4, r7, lr}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	460b      	mov	r3, r1
 8002b36:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689c      	ldr	r4, [r3, #8]
 8002b3c:	78fa      	ldrb	r2, [r7, #3]
 8002b3e:	2300      	movs	r3, #0
 8002b40:	210e      	movs	r1, #14
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	47a0      	blx	r4
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd90      	pop	{r4, r7, pc}

08002b4e <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8002b4e:	b590      	push	{r4, r7, lr}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689c      	ldr	r4, [r3, #8]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2110      	movs	r1, #16
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	47a0      	blx	r4
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd90      	pop	{r4, r7, pc}

08002b6c <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002b6c:	b590      	push	{r4, r7, lr}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	460b      	mov	r3, r1
 8002b76:	70fb      	strb	r3, [r7, #3]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	695c      	ldr	r4, [r3, #20]
 8002b80:	78ba      	ldrb	r2, [r7, #2]
 8002b82:	78f9      	ldrb	r1, [r7, #3]
 8002b84:	2300      	movs	r3, #0
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	47a0      	blx	r4
}
 8002b8a:	bf00      	nop
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}

08002b92 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b085      	sub	sp, #20
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	60f8      	str	r0, [r7, #12]
 8002b9a:	607b      	str	r3, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	72fb      	strb	r3, [r7, #11]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
	...

08002bb4 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a11      	ldr	r2, [pc, #68]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bc6:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a10      	ldr	r2, [pc, #64]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bcc:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a0e      	ldr	r2, [pc, #56]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bd2:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a0d      	ldr	r2, [pc, #52]	@ (8002c0c <u8x8_SetupDefaults+0x58>)
 8002bd8:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	22ff      	movs	r2, #255	@ 0xff
 8002bf4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	22ff      	movs	r2, #255	@ 0xff
 8002bfc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	08002b93 	.word	0x08002b93

08002c10 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f7ff ffc8 	bl	8002bb4 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f7ff ff46 	bl	8002ace <u8x8_SetupMemory>
}
 8002c42:	bf00      	nop
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
	...

08002c4c <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	70fb      	strb	r3, [r7, #3]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 8002c5c:	4b17      	ldr	r3, [pc, #92]	@ (8002cbc <INA229_writeReg+0x70>)
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	81bb      	strh	r3, [r7, #12]
 8002c62:	2300      	movs	r3, #0
 8002c64:	73bb      	strb	r3, [r7, #14]
    uint8_t rxBuf[3] = {0};
 8002c66:	4b15      	ldr	r3, [pc, #84]	@ (8002cbc <INA229_writeReg+0x70>)
 8002c68:	881b      	ldrh	r3, [r3, #0]
 8002c6a:	813b      	strh	r3, [r7, #8]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	72bb      	strb	r3, [r7, #10]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 8002c70:	78fb      	ldrb	r3, [r7, #3]
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 8002c78:	883b      	ldrh	r3, [r7, #0]
 8002c7a:	0a1b      	lsrs	r3, r3, #8
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 8002c82:	883b      	ldrh	r3, [r7, #0]
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	7f18      	ldrb	r0, [r3, #28]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	7f59      	ldrb	r1, [r3, #29]
 8002c90:	f107 020c 	add.w	r2, r7, #12
 8002c94:	f107 0308 	add.w	r3, r7, #8
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	2203      	movs	r2, #3
 8002c9e:	f004 fab5 	bl	800720c <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 8002ca2:	78fb      	ldrb	r3, [r7, #3]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d105      	bne.n	8002cb4 <INA229_writeReg+0x68>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 8002ca8:	883b      	ldrh	r3, [r7, #0]
 8002caa:	f003 0310 	and.w	r3, r3, #16
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	82da      	strh	r2, [r3, #22]
    }
}
 8002cb4:	bf00      	nop
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	0800a634 	.word	0x0800a634

08002cc0 <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	7f1b      	ldrb	r3, [r3, #28]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f004 fa91 	bl	80071f4 <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	2100      	movs	r1, #0
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7ff ffb6 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	885b      	ldrh	r3, [r3, #2]
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff ffaf 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	889b      	ldrh	r3, [r3, #4]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	2102      	movs	r1, #2
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f7ff ffa8 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	88db      	ldrh	r3, [r3, #6]
 8002d00:	461a      	mov	r2, r3
 8002d02:	2103      	movs	r1, #3
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7ff ffa1 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	891b      	ldrh	r3, [r3, #8]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	210b      	movs	r1, #11
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff ff9a 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	895b      	ldrh	r3, [r3, #10]
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	210c      	movs	r1, #12
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7ff ff93 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	899b      	ldrh	r3, [r3, #12]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	210d      	movs	r1, #13
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff ff8c 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	89db      	ldrh	r3, [r3, #14]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	210e      	movs	r1, #14
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff ff85 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	8a1b      	ldrh	r3, [r3, #16]
 8002d46:	461a      	mov	r2, r3
 8002d48:	210f      	movs	r1, #15
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7ff ff7e 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	8a5b      	ldrh	r3, [r3, #18]
 8002d54:	461a      	mov	r2, r3
 8002d56:	2110      	movs	r1, #16
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f7ff ff77 	bl	8002c4c <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	8a9b      	ldrh	r3, [r3, #20]
 8002d62:	461a      	mov	r2, r3
 8002d64:	2111      	movs	r1, #17
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7ff ff70 	bl	8002c4c <INA229_writeReg>

}
 8002d6c:	bf00      	nop
 8002d6e:	3708      	adds	r7, #8
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <INA229_readReg>:
/*
 *  ======== INA229_readReg ========
 *  Read register
 */
uint64_t INA229_readReg(INA229_Handle sensor, uint8_t regAddr)
{
 8002d74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d78:	b08b      	sub	sp, #44	@ 0x2c
 8002d7a:	af02      	add	r7, sp, #8
 8002d7c:	6078      	str	r0, [r7, #4]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	70fb      	strb	r3, [r7, #3]
    uint64_t value;
    int i;
    
    uint8_t txBuf[1] = {0};
 8002d82:	2300      	movs	r3, #0
 8002d84:	743b      	strb	r3, [r7, #16]
    uint8_t rxBuf[6] = {0}; //max buffer size
 8002d86:	2300      	movs	r3, #0
 8002d88:	60bb      	str	r3, [r7, #8]
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	81bb      	strh	r3, [r7, #12]

    txBuf[0] = (regAddr << 2 ) | 0x01; //Address + read bit (ending in 1)
 8002d8e:	78fb      	ldrb	r3, [r7, #3]
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	b25b      	sxtb	r3, r3
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	b25b      	sxtb	r3, r3
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	743b      	strb	r3, [r7, #16]

    //Read register
    mcu_spiTransfer(sensor->busId, sensor->devCS, INA229_regSize[regAddr]+1, txBuf, rxBuf);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	7f18      	ldrb	r0, [r3, #28]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	7f59      	ldrb	r1, [r3, #29]
 8002da6:	78fb      	ldrb	r3, [r7, #3]
 8002da8:	4a1f      	ldr	r2, [pc, #124]	@ (8002e28 <INA229_readReg+0xb4>)
 8002daa:	5cd3      	ldrb	r3, [r2, r3]
 8002dac:	3301      	adds	r3, #1
 8002dae:	b2da      	uxtb	r2, r3
 8002db0:	f107 0610 	add.w	r6, r7, #16
 8002db4:	f107 0308 	add.w	r3, r7, #8
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	4633      	mov	r3, r6
 8002dbc:	f004 fa26 	bl	800720c <mcu_spiTransfer>

    //Combine bytes
    value = 0; // initialize to 0, toss rxBuf[0];
 8002dc0:	f04f 0200 	mov.w	r2, #0
 8002dc4:	f04f 0300 	mov.w	r3, #0
 8002dc8:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8002dcc:	2301      	movs	r3, #1
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	e01b      	b.n	8002e0a <INA229_readReg+0x96>
    {
        value = (value << 8) | rxBuf[i];
 8002dd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002dd6:	f04f 0200 	mov.w	r2, #0
 8002dda:	f04f 0300 	mov.w	r3, #0
 8002dde:	020b      	lsls	r3, r1, #8
 8002de0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002de4:	0202      	lsls	r2, r0, #8
 8002de6:	f107 0008 	add.w	r0, r7, #8
 8002dea:	6979      	ldr	r1, [r7, #20]
 8002dec:	4401      	add	r1, r0
 8002dee:	7809      	ldrb	r1, [r1, #0]
 8002df0:	b2c9      	uxtb	r1, r1
 8002df2:	2000      	movs	r0, #0
 8002df4:	460c      	mov	r4, r1
 8002df6:	4605      	mov	r5, r0
 8002df8:	ea42 0804 	orr.w	r8, r2, r4
 8002dfc:	ea43 0905 	orr.w	r9, r3, r5
 8002e00:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	3301      	adds	r3, #1
 8002e08:	617b      	str	r3, [r7, #20]
 8002e0a:	78fb      	ldrb	r3, [r7, #3]
 8002e0c:	4a06      	ldr	r2, [pc, #24]	@ (8002e28 <INA229_readReg+0xb4>)
 8002e0e:	5cd3      	ldrb	r3, [r2, r3]
 8002e10:	461a      	mov	r2, r3
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	4293      	cmp	r3, r2
 8002e16:	dddc      	ble.n	8002dd2 <INA229_readReg+0x5e>
    }

    return value;
 8002e18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8002e1c:	4610      	mov	r0, r2
 8002e1e:	4619      	mov	r1, r3
 8002e20:	3724      	adds	r7, #36	@ 0x24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e28:	0800b34c 	.word	0x0800b34c
 8002e2c:	00000000 	.word	0x00000000

08002e30 <INA229_getVBUS_V>:
/*
 *  ======== INA229_getVBUS_V ========
 *  Get VBUS value (V)
 */
float INA229_getVBUS_V(INA229_Handle sensor)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_vbus_register);
 8002e38:	2105      	movs	r1, #5
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff ff9a 	bl	8002d74 <INA229_readReg>
 8002e40:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Remove reserved bits
    value = value >> 4;
 8002e44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f04f 0300 	mov.w	r3, #0
 8002e50:	0902      	lsrs	r2, r0, #4
 8002e52:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8002e56:	090b      	lsrs	r3, r1, #4
 8002e58:	e9c7 2302 	strd	r2, r3, [r7, #8]

    //Convert for 2's compliment and signed value (though always positive)
    if(value > 0x7FFFF)
 8002e5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e60:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 8002e64:	f173 0300 	sbcs.w	r3, r3, #0
 8002e68:	d30c      	bcc.n	8002e84 <INA229_getVBUS_V+0x54>
    {
        data = (float)value - 0x100000; //left for redundancy and error checking, should never get used
 8002e6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e6e:	f7fd fecd 	bl	8000c0c <__aeabi_ul2f>
 8002e72:	ee07 0a10 	vmov	s14, r0
 8002e76:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8002ee8 <INA229_getVBUS_V+0xb8>
 8002e7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e7e:	edc7 7a05 	vstr	s15, [r7, #20]
 8002e82:	e005      	b.n	8002e90 <INA229_getVBUS_V+0x60>
    }
    else
    {
        data = (float)value;
 8002e84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e88:	f7fd fec0 	bl	8000c0c <__aeabi_ul2f>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	617b      	str	r3, [r7, #20]
    }

    //Convert to V
    data = (data * 195.3125) / 1000000;
 8002e90:	6978      	ldr	r0, [r7, #20]
 8002e92:	f7fd fb11 	bl	80004b8 <__aeabi_f2d>
 8002e96:	a310      	add	r3, pc, #64	@ (adr r3, 8002ed8 <INA229_getVBUS_V+0xa8>)
 8002e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9c:	f7fd fb64 	bl	8000568 <__aeabi_dmul>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	4610      	mov	r0, r2
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	a30d      	add	r3, pc, #52	@ (adr r3, 8002ee0 <INA229_getVBUS_V+0xb0>)
 8002eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eae:	f7fd fc85 	bl	80007bc <__aeabi_ddiv>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f7fd fd8f 	bl	80009dc <__aeabi_d2f>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	617b      	str	r3, [r7, #20]

    return data;
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	ee07 3a90 	vmov	s15, r3
}
 8002ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ecc:	3718      	adds	r7, #24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	f3af 8000 	nop.w
 8002ed8:	00000000 	.word	0x00000000
 8002edc:	40686a00 	.word	0x40686a00
 8002ee0:	00000000 	.word	0x00000000
 8002ee4:	412e8480 	.word	0x412e8480
 8002ee8:	49800000 	.word	0x49800000

08002eec <INA229_getDIETEMP_C>:
/*
 *  ======== INA229_getDIETEMP_C ========
 *  Get DIETMEP value (C)
 */
float INA229_getDIETEMP_C(INA229_Handle sensor)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_dietemp_register);
 8002ef4:	2106      	movs	r1, #6
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f7ff ff3c 	bl	8002d74 <INA229_readReg>
 8002efc:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Convert for 2's compliment and signed value
    if(value > 0x7FFF)
 8002f00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f04:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8002f08:	f173 0300 	sbcs.w	r3, r3, #0
 8002f0c:	d30c      	bcc.n	8002f28 <INA229_getDIETEMP_C+0x3c>
    {
        data = (float)value - 0x10000; 
 8002f0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f12:	f7fd fe7b 	bl	8000c0c <__aeabi_ul2f>
 8002f16:	ee07 0a10 	vmov	s14, r0
 8002f1a:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8002f78 <INA229_getDIETEMP_C+0x8c>
 8002f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f22:	edc7 7a05 	vstr	s15, [r7, #20]
 8002f26:	e005      	b.n	8002f34 <INA229_getDIETEMP_C+0x48>
    }
    else
    {
        data = (float)value;
 8002f28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f2c:	f7fd fe6e 	bl	8000c0c <__aeabi_ul2f>
 8002f30:	4603      	mov	r3, r0
 8002f32:	617b      	str	r3, [r7, #20]
    }

    //Convert to C
    data = (data * 7.8125) / 1000;
 8002f34:	6978      	ldr	r0, [r7, #20]
 8002f36:	f7fd fabf 	bl	80004b8 <__aeabi_f2d>
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f7c <INA229_getDIETEMP_C+0x90>)
 8002f40:	f7fd fb12 	bl	8000568 <__aeabi_dmul>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	4610      	mov	r0, r2
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	f04f 0200 	mov.w	r2, #0
 8002f50:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <INA229_getDIETEMP_C+0x94>)
 8002f52:	f7fd fc33 	bl	80007bc <__aeabi_ddiv>
 8002f56:	4602      	mov	r2, r0
 8002f58:	460b      	mov	r3, r1
 8002f5a:	4610      	mov	r0, r2
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f7fd fd3d 	bl	80009dc <__aeabi_d2f>
 8002f62:	4603      	mov	r3, r0
 8002f64:	617b      	str	r3, [r7, #20]

    return data;
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	ee07 3a90 	vmov	s15, r3
}
 8002f6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	47800000 	.word	0x47800000
 8002f7c:	401f4000 	.word	0x401f4000
 8002f80:	408f4000 	.word	0x408f4000

08002f84 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	6039      	str	r1, [r7, #0]
 8002f8e:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 8002f90:	2300      	movs	r3, #0
 8002f92:	73fb      	strb	r3, [r7, #15]
 8002f94:	e044      	b.n	8003020 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 8002f96:	7bfa      	ldrb	r2, [r7, #15]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	019b      	lsls	r3, r3, #6
 8002f9c:	4413      	add	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	220c      	movs	r2, #12
 8002fa8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 8002fac:	7bfa      	ldrb	r2, [r7, #15]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	019b      	lsls	r3, r3, #6
 8002fb2:	4413      	add	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	4413      	add	r3, r2
 8002fbc:	2204      	movs	r2, #4
 8002fbe:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 8002fc2:	7bfa      	ldrb	r2, [r7, #15]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	019b      	lsls	r3, r3, #6
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	461a      	mov	r2, r3
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	2206      	movs	r2, #6
 8002fd4:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 8002fd8:	7bfa      	ldrb	r2, [r7, #15]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	019b      	lsls	r3, r3, #6
 8002fde:	4413      	add	r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	2204      	movs	r2, #4
 8002fea:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 8002fee:	7bfa      	ldrb	r2, [r7, #15]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	019b      	lsls	r3, r3, #6
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	2202      	movs	r2, #2
 8003000:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 8003004:	7bfa      	ldrb	r2, [r7, #15]
 8003006:	4613      	mov	r3, r2
 8003008:	019b      	lsls	r3, r3, #6
 800300a:	4413      	add	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	461a      	mov	r2, r3
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	4413      	add	r3, r2
 8003014:	2203      	movs	r2, #3
 8003016:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 800301a:	7bfb      	ldrb	r3, [r7, #15]
 800301c:	3301      	adds	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
 8003020:	7bfa      	ldrb	r2, [r7, #15]
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	429a      	cmp	r2, r3
 8003026:	d3b6      	bcc.n	8002f96 <LTC6811_init_reg_limits+0x12>
    }
}
 8003028:	bf00      	nop
 800302a:	bf00      	nop
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr

08003036 <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	4603      	mov	r3, r0
 800303e:	6039      	str	r1, [r7, #0]
 8003040:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	6839      	ldr	r1, [r7, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f000 f9a4 	bl	8003394 <LTC681x_wrcfg>
}
 800304c:	bf00      	nop
 800304e:	3708      	adds	r7, #8
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	71fb      	strb	r3, [r7, #7]
 800305e:	460b      	mov	r3, r1
 8003060:	71bb      	strb	r3, [r7, #6]
 8003062:	4613      	mov	r3, r2
 8003064:	717b      	strb	r3, [r7, #5]
    LTC681x_adcv(MD, DCP, CH);
 8003066:	797a      	ldrb	r2, [r7, #5]
 8003068:	79b9      	ldrb	r1, [r7, #6]
 800306a:	79fb      	ldrb	r3, [r7, #7]
 800306c:	4618      	mov	r0, r3
 800306e:	f000 fa0f 	bl	8003490 <LTC681x_adcv>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
        uint8_t CHG //GPIO Channels to be measured
        )
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	4603      	mov	r3, r0
 8003082:	460a      	mov	r2, r1
 8003084:	71fb      	strb	r3, [r7, #7]
 8003086:	4613      	mov	r3, r2
 8003088:	71bb      	strb	r3, [r7, #6]
    LTC681x_adax(MD, CHG);
 800308a:	79ba      	ldrb	r2, [r7, #6]
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	4611      	mov	r1, r2
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fa28 	bl	80034e6 <LTC681x_adax>
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <LTC6811_rdcv>:
 */
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b084      	sub	sp, #16
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	4603      	mov	r3, r0
 80030a6:	603a      	str	r2, [r7, #0]
 80030a8:	71fb      	strb	r3, [r7, #7]
 80030aa:	460b      	mov	r3, r1
 80030ac:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	73fb      	strb	r3, [r7, #15]
    pec_error = LTC681x_rdcv(reg, total_ic, ic);
 80030b2:	79b9      	ldrb	r1, [r7, #6]
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 fa39 	bl	8003530 <LTC681x_rdcv>
 80030be:	4603      	mov	r3, r0
 80030c0:	73fb      	strb	r3, [r7, #15]
    return (pec_error);
 80030c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <LTC6811_rdaux>:
 */
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
        uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic //A two dimensional array of the gpio voltage codes.
        )
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	603a      	str	r2, [r7, #0]
 80030d6:	71fb      	strb	r3, [r7, #7]
 80030d8:	460b      	mov	r3, r1
 80030da:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 80030dc:	2300      	movs	r3, #0
 80030de:	73fb      	strb	r3, [r7, #15]
    LTC681x_rdaux(reg, total_ic, ic);
 80030e0:	79b9      	ldrb	r1, [r7, #6]
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 fad8 	bl	800369c <LTC681x_rdaux>
    return (pec_error);
 80030ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <LTC6811_pollAdc>:
    return (LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
    return (LTC681x_pollAdc());
 80030fc:	f000 fc94 	bl	8003a28 <LTC681x_pollAdc>
 8003100:	4603      	mov	r3, r0
}
 8003102:	4618      	mov	r0, r3
 8003104:	bd80      	pop	{r7, pc}

08003106 <LTC6811_clraux>:
/*
 The command clears the Auxiliary registers and initializes all values to 1.
 The register will read back hexadecimal 0xFF after the command is sent.
 */
void LTC6811_clraux()
{
 8003106:	b580      	push	{r7, lr}
 8003108:	af00      	add	r7, sp, #0
    LTC681x_clraux();
 800310a:	f000 fccf 	bl	8003aac <LTC681x_clraux>
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}

08003112 <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	4603      	mov	r3, r0
 800311a:	6039      	str	r1, [r7, #0]
 800311c:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	6839      	ldr	r1, [r7, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f000 feb6 	bl	8003e94 <LTC681x_reset_crc_count>
}
 8003128:	bf00      	nop
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	6039      	str	r1, [r7, #0]
 800313a:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	6839      	ldr	r1, [r7, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f000 ff19 	bl	8003f78 <LTC681x_init_cfg>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b088      	sub	sp, #32
 8003152:	af06      	add	r7, sp, #24
 8003154:	6039      	str	r1, [r7, #0]
 8003156:	4611      	mov	r1, r2
 8003158:	461a      	mov	r2, r3
 800315a:	4603      	mov	r3, r0
 800315c:	71fb      	strb	r3, [r7, #7]
 800315e:	460b      	mov	r3, r1
 8003160:	71bb      	strb	r3, [r7, #6]
 8003162:	4613      	mov	r3, r2
 8003164:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 8003166:	7979      	ldrb	r1, [r7, #5]
 8003168:	79ba      	ldrb	r2, [r7, #6]
 800316a:	79f8      	ldrb	r0, [r7, #7]
 800316c:	8c3b      	ldrh	r3, [r7, #32]
 800316e:	9304      	str	r3, [sp, #16]
 8003170:	8bbb      	ldrh	r3, [r7, #28]
 8003172:	9303      	str	r3, [sp, #12]
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	9302      	str	r3, [sp, #8]
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	9301      	str	r3, [sp, #4]
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	460b      	mov	r3, r1
 8003182:	6839      	ldr	r1, [r7, #0]
 8003184:	f000 ff2e 	bl	8003fe4 <LTC681x_set_cfgr>
}
 8003188:	bf00      	nop
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <wakeup_sleep>:
 * @param parameters   :  Total number of BMS ICs
 * @return Value       :  none
 */

void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	71fb      	strb	r3, [r7, #7]
    int i;
    for (i = 0; i < total_ic; i++)
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	e00c      	b.n	80031ba <wakeup_sleep+0x2a>
    {
        cs_low();
 80031a0:	f002 fa34 	bl	800560c <cs_low>
        delay_time_us(160);
 80031a4:	20a0      	movs	r0, #160	@ 0xa0
 80031a6:	f002 fa59 	bl	800565c <delay_time_us>
//       HAL_Delay(2500); // Guarantees the LTC681x will be in standby
        cs_high();
 80031aa:	f002 fa43 	bl	8005634 <cs_high>
        delay_time_us(18);
 80031ae:	2012      	movs	r0, #18
 80031b0:	f002 fa54 	bl	800565c <delay_time_us>
    for (i = 0; i < total_ic; i++)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	3301      	adds	r3, #1
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	79fb      	ldrb	r3, [r7, #7]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	429a      	cmp	r2, r3
 80031c0:	dbee      	blt.n	80031a0 <wakeup_sleep+0x10>
//        HAL_Delay(2500);
    }
}
 80031c2:	bf00      	nop
 80031c4:	bf00      	nop
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <cmd_68>:
 * @brief Description  :  Generic function to write 68xx commands. Function calculates PEC for tx_cmd data.
 * @param parameters   :  transmit commands
 * @return Value       :  none
 */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = tx_cmd[0];
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	723b      	strb	r3, [r7, #8]
    cmd[1] = tx_cmd[1];
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	785b      	ldrb	r3, [r3, #1]
 80031de:	727b      	strb	r3, [r7, #9]
    cmd_pec = pec15_calc(2, cmd);
 80031e0:	f107 0308 	add.w	r3, r7, #8
 80031e4:	4619      	mov	r1, r3
 80031e6:	2002      	movs	r0, #2
 80031e8:	f000 f8a2 	bl	8003330 <pec15_calc>
 80031ec:	4603      	mov	r3, r0
 80031ee:	81fb      	strh	r3, [r7, #14]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80031f0:	89fb      	ldrh	r3, [r7, #14]
 80031f2:	0a1b      	lsrs	r3, r3, #8
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 80031fa:	89fb      	ldrh	r3, [r7, #14]
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8003200:	f002 fa04 	bl	800560c <cs_low>
    spi_write_array(4, cmd);
 8003204:	f107 0308 	add.w	r3, r7, #8
 8003208:	4619      	mov	r1, r3
 800320a:	2004      	movs	r0, #4
 800320c:	f002 fa42 	bl	8005694 <spi_write_array>
    cs_high();
 8003210:	f002 fa10 	bl	8005634 <cs_high>
}
 8003214:	bf00      	nop
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af00      	add	r7, sp, #0
 8003222:	4603      	mov	r3, r0
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
 8003228:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 800322a:	2306      	movs	r3, #6
 800322c:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 800322e:	7bfb      	ldrb	r3, [r7, #15]
 8003230:	00db      	lsls	r3, r3, #3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	3304      	adds	r3, #4
 8003236:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 8003238:	7efb      	ldrb	r3, [r7, #27]
 800323a:	4618      	mov	r0, r3
 800323c:	f007 f8a2 	bl	800a384 <malloc>
 8003240:	4603      	mov	r3, r0
 8003242:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	781a      	ldrb	r2, [r3, #0]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	3301      	adds	r3, #1
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	7852      	ldrb	r2, [r2, #1]
 8003254:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 8003256:	6979      	ldr	r1, [r7, #20]
 8003258:	2002      	movs	r0, #2
 800325a:	f000 f869 	bl	8003330 <pec15_calc>
 800325e:	4603      	mov	r3, r0
 8003260:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003262:	8a7b      	ldrh	r3, [r7, #18]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	b29a      	uxth	r2, r3
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	3302      	adds	r3, #2
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	3303      	adds	r3, #3
 8003274:	8a7a      	ldrh	r2, [r7, #18]
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 800327a:	2304      	movs	r3, #4
 800327c:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 800327e:	7bfb      	ldrb	r3, [r7, #15]
 8003280:	77bb      	strb	r3, [r7, #30]
 8003282:	e042      	b.n	800330a <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8003284:	2300      	movs	r3, #0
 8003286:	777b      	strb	r3, [r7, #29]
 8003288:	e016      	b.n	80032b8 <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 800328a:	7fbb      	ldrb	r3, [r7, #30]
 800328c:	1e5a      	subs	r2, r3, #1
 800328e:	4613      	mov	r3, r2
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	4413      	add	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	461a      	mov	r2, r3
 8003298:	7f7b      	ldrb	r3, [r7, #29]
 800329a:	4413      	add	r3, r2
 800329c:	461a      	mov	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	441a      	add	r2, r3
 80032a2:	7ffb      	ldrb	r3, [r7, #31]
 80032a4:	6979      	ldr	r1, [r7, #20]
 80032a6:	440b      	add	r3, r1
 80032a8:	7812      	ldrb	r2, [r2, #0]
 80032aa:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 80032ac:	7ffb      	ldrb	r3, [r7, #31]
 80032ae:	3301      	adds	r3, #1
 80032b0:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80032b2:	7f7b      	ldrb	r3, [r7, #29]
 80032b4:	3301      	adds	r3, #1
 80032b6:	777b      	strb	r3, [r7, #29]
 80032b8:	7f7a      	ldrb	r2, [r7, #29]
 80032ba:	7f3b      	ldrb	r3, [r7, #28]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d3e4      	bcc.n	800328a <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 80032c0:	7fbb      	ldrb	r3, [r7, #30]
 80032c2:	1e5a      	subs	r2, r3, #1
 80032c4:	4613      	mov	r3, r2
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	4413      	add	r3, r2
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	441a      	add	r2, r3
 80032d2:	7f3b      	ldrb	r3, [r7, #28]
 80032d4:	4611      	mov	r1, r2
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 f82a 	bl	8003330 <pec15_calc>
 80032dc:	4603      	mov	r3, r0
 80032de:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 80032e0:	8a3b      	ldrh	r3, [r7, #16]
 80032e2:	0a1b      	lsrs	r3, r3, #8
 80032e4:	b299      	uxth	r1, r3
 80032e6:	7ffb      	ldrb	r3, [r7, #31]
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	4413      	add	r3, r2
 80032ec:	b2ca      	uxtb	r2, r1
 80032ee:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 80032f0:	7ffb      	ldrb	r3, [r7, #31]
 80032f2:	3301      	adds	r3, #1
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	4413      	add	r3, r2
 80032f8:	8a3a      	ldrh	r2, [r7, #16]
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 80032fe:	7ffb      	ldrb	r3, [r7, #31]
 8003300:	3302      	adds	r3, #2
 8003302:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8003304:	7fbb      	ldrb	r3, [r7, #30]
 8003306:	3b01      	subs	r3, #1
 8003308:	77bb      	strb	r3, [r7, #30]
 800330a:	7fbb      	ldrb	r3, [r7, #30]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1b9      	bne.n	8003284 <write_68+0x68>
    }

    cs_low();
 8003310:	f002 f97c 	bl	800560c <cs_low>
    spi_write_array(CMD_LEN, cmd);
 8003314:	7efb      	ldrb	r3, [r7, #27]
 8003316:	6979      	ldr	r1, [r7, #20]
 8003318:	4618      	mov	r0, r3
 800331a:	f002 f9bb 	bl	8005694 <spi_write_array>
    cs_high();
 800331e:	f002 f989 	bl	8005634 <cs_high>

    free(cmd);
 8003322:	6978      	ldr	r0, [r7, #20]
 8003324:	f007 f836 	bl	800a394 <free>
}
 8003328:	bf00      	nop
 800332a:	3720      	adds	r7, #32
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	4603      	mov	r3, r0
 8003338:	6039      	str	r1, [r7, #0]
 800333a:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 800333c:	2310      	movs	r3, #16
 800333e:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 8003340:	2300      	movs	r3, #0
 8003342:	737b      	strb	r3, [r7, #13]
 8003344:	e017      	b.n	8003376 <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 8003346:	89fb      	ldrh	r3, [r7, #14]
 8003348:	09db      	lsrs	r3, r3, #7
 800334a:	b29b      	uxth	r3, r3
 800334c:	7b7a      	ldrb	r2, [r7, #13]
 800334e:	6839      	ldr	r1, [r7, #0]
 8003350:	440a      	add	r2, r1
 8003352:	7812      	ldrb	r2, [r2, #0]
 8003354:	4053      	eors	r3, r2
 8003356:	b29b      	uxth	r3, r3
 8003358:	b2db      	uxtb	r3, r3
 800335a:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 800335c:	89fb      	ldrh	r3, [r7, #14]
 800335e:	021b      	lsls	r3, r3, #8
 8003360:	b29a      	uxth	r2, r3
 8003362:	897b      	ldrh	r3, [r7, #10]
 8003364:	490a      	ldr	r1, [pc, #40]	@ (8003390 <pec15_calc+0x60>)
 8003366:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800336a:	b29b      	uxth	r3, r3
 800336c:	4053      	eors	r3, r2
 800336e:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 8003370:	7b7b      	ldrb	r3, [r7, #13]
 8003372:	3301      	adds	r3, #1
 8003374:	737b      	strb	r3, [r7, #13]
 8003376:	7b7a      	ldrb	r2, [r7, #13]
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	429a      	cmp	r2, r3
 800337c:	d3e3      	bcc.n	8003346 <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 800337e:	89fb      	ldrh	r3, [r7, #14]
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	b29b      	uxth	r3, r3
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	0800b38c 	.word	0x0800b38c

08003394 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b0c4      	sub	sp, #272	@ 0x110
 8003398:	af00      	add	r7, sp, #0
 800339a:	4602      	mov	r2, r0
 800339c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80033a0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80033a4:	6019      	str	r1, [r3, #0]
 80033a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80033aa:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80033ae:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 80033b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033b4:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 80033b8:	2300      	movs	r3, #0
 80033ba:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 80033be:	2300      	movs	r3, #0
 80033c0:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80033c4:	2300      	movs	r3, #0
 80033c6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 80033ca:	e047      	b.n	800345c <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 80033cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80033d0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d104      	bne.n	80033e8 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 80033de:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80033e2:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 80033e6:	e00b      	b.n	8003400 <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 80033e8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80033ec:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80033f0:	781a      	ldrb	r2, [r3, #0]
 80033f2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	3b01      	subs	r3, #1
 80033fc:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 8003400:	2300      	movs	r3, #0
 8003402:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8003406:	e020      	b.n	800344a <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8003408:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 800340c:	4613      	mov	r3, r2
 800340e:	019b      	lsls	r3, r3, #6
 8003410:	4413      	add	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	461a      	mov	r2, r3
 8003416:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800341a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	1899      	adds	r1, r3, r2
 8003422:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 8003426:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800342a:	5c89      	ldrb	r1, [r1, r2]
 800342c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003430:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003434:	54d1      	strb	r1, [r2, r3]
            write_count++;
 8003436:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800343a:	3301      	adds	r3, #1
 800343c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 8003440:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8003444:	3301      	adds	r3, #1
 8003446:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 800344a:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 800344e:	2b05      	cmp	r3, #5
 8003450:	d9da      	bls.n	8003408 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003452:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003456:	3301      	adds	r3, #1
 8003458:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 800345c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003460:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003464:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	429a      	cmp	r2, r3
 800346c:	d3ae      	bcc.n	80033cc <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 800346e:	f107 0208 	add.w	r2, r7, #8
 8003472:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8003476:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800347a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff fecb 	bl	800321c <write_68>
}
 8003486:	bf00      	nop
 8003488:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
 800349a:	460b      	mov	r3, r1
 800349c:	71bb      	strb	r3, [r7, #6]
 800349e:	4613      	mov	r3, r2
 80034a0:	717b      	strb	r3, [r7, #5]
    uint8_t cmd[2];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 80034a2:	79fb      	ldrb	r3, [r7, #7]
 80034a4:	105b      	asrs	r3, r3, #1
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x02;
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
 80034b0:	3302      	adds	r3, #2
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	733b      	strb	r3, [r7, #12]
    md_bits = (MD & 0x01) << 7;
 80034b6:	79fb      	ldrb	r3, [r7, #7]
 80034b8:	01db      	lsls	r3, r3, #7
 80034ba:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 80034bc:	79bb      	ldrb	r3, [r7, #6]
 80034be:	011b      	lsls	r3, r3, #4
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	7bfb      	ldrb	r3, [r7, #15]
 80034c4:	4413      	add	r3, r2
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	797b      	ldrb	r3, [r7, #5]
 80034ca:	4413      	add	r3, r2
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	3360      	adds	r3, #96	@ 0x60
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	737b      	strb	r3, [r7, #13]

    cmd_68(cmd);
 80034d4:	f107 030c 	add.w	r3, r7, #12
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff fe77 	bl	80031cc <cmd_68>
}
 80034de:	bf00      	nop
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
        uint8_t CHG //GPIO Channels to be measured
        )
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b084      	sub	sp, #16
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	4603      	mov	r3, r0
 80034ee:	460a      	mov	r2, r1
 80034f0:	71fb      	strb	r3, [r7, #7]
 80034f2:	4613      	mov	r3, r2
 80034f4:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd[4];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 80034f6:	79fb      	ldrb	r3, [r7, #7]
 80034f8:	105b      	asrs	r3, r3, #1
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x04;
 8003502:	7bfb      	ldrb	r3, [r7, #15]
 8003504:	3304      	adds	r3, #4
 8003506:	b2db      	uxtb	r3, r3
 8003508:	723b      	strb	r3, [r7, #8]
    md_bits = (MD & 0x01) << 7;
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	01db      	lsls	r3, r3, #7
 800350e:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + CHG;
 8003510:	7bfa      	ldrb	r2, [r7, #15]
 8003512:	79bb      	ldrb	r3, [r7, #6]
 8003514:	4413      	add	r3, r2
 8003516:	b2db      	uxtb	r3, r3
 8003518:	3360      	adds	r3, #96	@ 0x60
 800351a:	b2db      	uxtb	r3, r3
 800351c:	727b      	strb	r3, [r7, #9]

    cmd_68(cmd);
 800351e:	f107 0308 	add.w	r3, r7, #8
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff fe52 	bl	80031cc <cmd_68>
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <LTC681x_rdcv>:
 */
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 8003530:	b5b0      	push	{r4, r5, r7, lr}
 8003532:	b088      	sub	sp, #32
 8003534:	af02      	add	r7, sp, #8
 8003536:	4603      	mov	r3, r0
 8003538:	603a      	str	r2, [r7, #0]
 800353a:	71fb      	strb	r3, [r7, #7]
 800353c:	460b      	mov	r3, r1
 800353e:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 8003540:	2300      	movs	r3, #0
 8003542:	75fb      	strb	r3, [r7, #23]
    uint8_t *cell_data;
    uint8_t c_ic = 0;
 8003544:	2300      	movs	r3, #0
 8003546:	75bb      	strb	r3, [r7, #22]
    uint8_t cell_reg;
    int current_ic;
    cell_data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 8003548:	79bb      	ldrb	r3, [r7, #6]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	4618      	mov	r0, r3
 800354e:	f006 ff19 	bl	800a384 <malloc>
 8003552:	4603      	mov	r3, r0
 8003554:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d14c      	bne.n	80035f6 <LTC681x_rdcv+0xc6>
    {
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 800355c:	2301      	movs	r3, #1
 800355e:	757b      	strb	r3, [r7, #21]
 8003560:	e042      	b.n	80035e8 <LTC681x_rdcv+0xb8>
        {
            LTC681x_rdcv_reg(cell_reg, total_ic, cell_data);
 8003562:	79b9      	ldrb	r1, [r7, #6]
 8003564:	7d7b      	ldrb	r3, [r7, #21]
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	4618      	mov	r0, r3
 800356a:	f000 f941 	bl	80037f0 <LTC681x_rdcv_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 800356e:	2300      	movs	r3, #0
 8003570:	613b      	str	r3, [r7, #16]
 8003572:	e032      	b.n	80035da <LTC681x_rdcv+0xaa>
            {
                if (ic->isospi_reverse == false)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800357a:	2b00      	cmp	r3, #0
 800357c:	d102      	bne.n	8003584 <LTC681x_rdcv+0x54>
                {
                    c_ic = current_ic;
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	75bb      	strb	r3, [r7, #22]
 8003582:	e006      	b.n	8003592 <LTC681x_rdcv+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	b2db      	uxtb	r3, r3
 8003588:	79ba      	ldrb	r2, [r7, #6]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	b2db      	uxtb	r3, r3
 800358e:	3b01      	subs	r3, #1
 8003590:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	b2d8      	uxtb	r0, r3
                                                    &ic[c_ic].cells.c_codes[0],
 8003596:	7dba      	ldrb	r2, [r7, #22]
 8003598:	4613      	mov	r3, r2
 800359a:	019b      	lsls	r3, r3, #6
 800359c:	4413      	add	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	461a      	mov	r2, r3
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 80035a6:	f103 041e 	add.w	r4, r3, #30
                                                    &ic[c_ic].cells.pec_match[0]);;
 80035aa:	7dba      	ldrb	r2, [r7, #22]
 80035ac:	4613      	mov	r3, r2
 80035ae:	019b      	lsls	r3, r3, #6
 80035b0:	4413      	add	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	461a      	mov	r2, r3
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 80035ba:	3342      	adds	r3, #66	@ 0x42
 80035bc:	7d79      	ldrb	r1, [r7, #21]
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	4623      	mov	r3, r4
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	f000 f9bf 	bl	8003946 <parse_cells>
 80035c8:	4603      	mov	r3, r0
 80035ca:	b2da      	uxtb	r2, r3
 80035cc:	7dfb      	ldrb	r3, [r7, #23]
 80035ce:	4413      	add	r3, r2
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	3301      	adds	r3, #1
 80035d8:	613b      	str	r3, [r7, #16]
 80035da:	79bb      	ldrb	r3, [r7, #6]
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	429a      	cmp	r2, r3
 80035e0:	dbc8      	blt.n	8003574 <LTC681x_rdcv+0x44>
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 80035e2:	7d7b      	ldrb	r3, [r7, #21]
 80035e4:	3301      	adds	r3, #1
 80035e6:	757b      	strb	r3, [r7, #21]
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 80035ee:	7d7a      	ldrb	r2, [r7, #21]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d9b6      	bls.n	8003562 <LTC681x_rdcv+0x32>
 80035f4:	e044      	b.n	8003680 <LTC681x_rdcv+0x150>
        }
    }

    else
    {
        LTC681x_rdcv_reg(reg, total_ic, cell_data);
 80035f6:	79b9      	ldrb	r1, [r7, #6]
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 f8f7 	bl	80037f0 <LTC681x_rdcv_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003602:	2300      	movs	r3, #0
 8003604:	613b      	str	r3, [r7, #16]
 8003606:	e037      	b.n	8003678 <LTC681x_rdcv+0x148>
        {
            if (ic->isospi_reverse == false)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <LTC681x_rdcv+0xe8>
            {
                c_ic = current_ic;
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	75bb      	strb	r3, [r7, #22]
 8003616:	e006      	b.n	8003626 <LTC681x_rdcv+0xf6>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	b2db      	uxtb	r3, r3
 800361c:	79ba      	ldrb	r2, [r7, #6]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	b2db      	uxtb	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = pec_error
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	b2d8      	uxtb	r0, r3
 800362a:	7dbb      	ldrb	r3, [r7, #22]
 800362c:	00db      	lsls	r3, r3, #3
 800362e:	461a      	mov	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	189c      	adds	r4, r3, r2
                                  &ic[c_ic].cells.c_codes[0],
 8003634:	7dba      	ldrb	r2, [r7, #22]
 8003636:	4613      	mov	r3, r2
 8003638:	019b      	lsls	r3, r3, #6
 800363a:	4413      	add	r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	461a      	mov	r2, r3
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8003644:	f103 051e 	add.w	r5, r3, #30
                                  &ic[c_ic].cells.pec_match[0]);;
 8003648:	7dba      	ldrb	r2, [r7, #22]
 800364a:	4613      	mov	r3, r2
 800364c:	019b      	lsls	r3, r3, #6
 800364e:	4413      	add	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	461a      	mov	r2, r3
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8003658:	3342      	adds	r3, #66	@ 0x42
 800365a:	79f9      	ldrb	r1, [r7, #7]
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	462b      	mov	r3, r5
 8003660:	4622      	mov	r2, r4
 8003662:	f000 f970 	bl	8003946 <parse_cells>
 8003666:	4603      	mov	r3, r0
 8003668:	b2da      	uxtb	r2, r3
 800366a:	7dfb      	ldrb	r3, [r7, #23]
 800366c:	4413      	add	r3, r2
 800366e:	b2db      	uxtb	r3, r3
            pec_error = pec_error
 8003670:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	3301      	adds	r3, #1
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	79bb      	ldrb	r3, [r7, #6]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	429a      	cmp	r2, r3
 800367e:	dbc3      	blt.n	8003608 <LTC681x_rdcv+0xd8>
        }
    }
    LTC681x_check_pec(total_ic, CELL, ic);
 8003680:	79bb      	ldrb	r3, [r7, #6]
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	2101      	movs	r1, #1
 8003686:	4618      	mov	r0, r3
 8003688:	f000 fa1e 	bl	8003ac8 <LTC681x_check_pec>
    free(cell_data);
 800368c:	68f8      	ldr	r0, [r7, #12]
 800368e:	f006 fe81 	bl	800a394 <free>

    return (pec_error);
 8003692:	7dfb      	ldrb	r3, [r7, #23]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bdb0      	pop	{r4, r5, r7, pc}

0800369c <LTC681x_rdaux>:
 */
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
        uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic //A two dimensional array of the gpio voltage codes.
        )
{
 800369c:	b590      	push	{r4, r7, lr}
 800369e:	b089      	sub	sp, #36	@ 0x24
 80036a0:	af02      	add	r7, sp, #8
 80036a2:	4603      	mov	r3, r0
 80036a4:	603a      	str	r2, [r7, #0]
 80036a6:	71fb      	strb	r3, [r7, #7]
 80036a8:	460b      	mov	r3, r1
 80036aa:	71bb      	strb	r3, [r7, #6]
    uint8_t *data;
    int8_t pec_error = 0;
 80036ac:	2300      	movs	r3, #0
 80036ae:	75fb      	strb	r3, [r7, #23]
    uint8_t c_ic = 0;
 80036b0:	2300      	movs	r3, #0
 80036b2:	75bb      	strb	r3, [r7, #22]
    uint8_t gpio_reg;
    int current_ic;
    data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 80036b4:	79bb      	ldrb	r3, [r7, #6]
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	4618      	mov	r0, r3
 80036ba:	f006 fe63 	bl	800a384 <malloc>
 80036be:	4603      	mov	r3, r0
 80036c0:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d148      	bne.n	800375a <LTC681x_rdaux+0xbe>
    {
        for (gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 80036c8:	2301      	movs	r3, #1
 80036ca:	757b      	strb	r3, [r7, #21]
 80036cc:	e03e      	b.n	800374c <LTC681x_rdaux+0xb0>
        {
            LTC681x_rdaux_reg(gpio_reg, total_ic, data); //Reads the raw auxiliary register data into the data[] array
 80036ce:	79b9      	ldrb	r1, [r7, #6]
 80036d0:	7d7b      	ldrb	r3, [r7, #21]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 f8e6 	bl	80038a6 <LTC681x_rdaux_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
 80036de:	e02e      	b.n	800373e <LTC681x_rdaux+0xa2>
            {
                if (ic->isospi_reverse == false)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d102      	bne.n	80036f0 <LTC681x_rdaux+0x54>
                {
                    c_ic = current_ic;
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	75bb      	strb	r3, [r7, #22]
 80036ee:	e006      	b.n	80036fe <LTC681x_rdaux+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	79ba      	ldrb	r2, [r7, #6]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	3b01      	subs	r3, #1
 80036fc:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = parse_cells(current_ic, gpio_reg, data,
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	b2d8      	uxtb	r0, r3
                                        &ic[c_ic].aux.a_codes[0],
 8003702:	7dba      	ldrb	r2, [r7, #22]
 8003704:	4613      	mov	r3, r2
 8003706:	019b      	lsls	r3, r3, #6
 8003708:	4413      	add	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	461a      	mov	r2, r3
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	4413      	add	r3, r2
                pec_error = parse_cells(current_ic, gpio_reg, data,
 8003712:	f103 044e 	add.w	r4, r3, #78	@ 0x4e
                                        &ic[c_ic].aux.pec_match[0]);
 8003716:	7dba      	ldrb	r2, [r7, #22]
 8003718:	4613      	mov	r3, r2
 800371a:	019b      	lsls	r3, r3, #6
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	461a      	mov	r2, r3
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	4413      	add	r3, r2
                pec_error = parse_cells(current_ic, gpio_reg, data,
 8003726:	3360      	adds	r3, #96	@ 0x60
 8003728:	7d79      	ldrb	r1, [r7, #21]
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	4623      	mov	r3, r4
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	f000 f909 	bl	8003946 <parse_cells>
 8003734:	4603      	mov	r3, r0
 8003736:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	3301      	adds	r3, #1
 800373c:	613b      	str	r3, [r7, #16]
 800373e:	79bb      	ldrb	r3, [r7, #6]
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	429a      	cmp	r2, r3
 8003744:	dbcc      	blt.n	80036e0 <LTC681x_rdaux+0x44>
        for (gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003746:	7d7b      	ldrb	r3, [r7, #21]
 8003748:	3301      	adds	r3, #1
 800374a:	757b      	strb	r3, [r7, #21]
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8003752:	7d7a      	ldrb	r2, [r7, #21]
 8003754:	429a      	cmp	r2, r3
 8003756:	d9ba      	bls.n	80036ce <LTC681x_rdaux+0x32>
 8003758:	e03b      	b.n	80037d2 <LTC681x_rdaux+0x136>
            }
        }
    }
    else
    {
        LTC681x_rdaux_reg(reg, total_ic, data);
 800375a:	79b9      	ldrb	r1, [r7, #6]
 800375c:	79fb      	ldrb	r3, [r7, #7]
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	4618      	mov	r0, r3
 8003762:	f000 f8a0 	bl	80038a6 <LTC681x_rdaux_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003766:	2300      	movs	r3, #0
 8003768:	613b      	str	r3, [r7, #16]
 800376a:	e02e      	b.n	80037ca <LTC681x_rdaux+0x12e>
        {
            if (ic->isospi_reverse == false)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003772:	2b00      	cmp	r3, #0
 8003774:	d102      	bne.n	800377c <LTC681x_rdaux+0xe0>
            {
                c_ic = current_ic;
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	75bb      	strb	r3, [r7, #22]
 800377a:	e006      	b.n	800378a <LTC681x_rdaux+0xee>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	b2db      	uxtb	r3, r3
 8003780:	79ba      	ldrb	r2, [r7, #6]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	b2db      	uxtb	r3, r3
 8003786:	3b01      	subs	r3, #1
 8003788:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = parse_cells(current_ic, reg, data,
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	b2d8      	uxtb	r0, r3
                                    &ic[c_ic].aux.a_codes[0],
 800378e:	7dba      	ldrb	r2, [r7, #22]
 8003790:	4613      	mov	r3, r2
 8003792:	019b      	lsls	r3, r3, #6
 8003794:	4413      	add	r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	461a      	mov	r2, r3
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	4413      	add	r3, r2
            pec_error = parse_cells(current_ic, reg, data,
 800379e:	f103 044e 	add.w	r4, r3, #78	@ 0x4e
                                    &ic[c_ic].aux.pec_match[0]);
 80037a2:	7dba      	ldrb	r2, [r7, #22]
 80037a4:	4613      	mov	r3, r2
 80037a6:	019b      	lsls	r3, r3, #6
 80037a8:	4413      	add	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	461a      	mov	r2, r3
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	4413      	add	r3, r2
            pec_error = parse_cells(current_ic, reg, data,
 80037b2:	3360      	adds	r3, #96	@ 0x60
 80037b4:	79f9      	ldrb	r1, [r7, #7]
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	4623      	mov	r3, r4
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	f000 f8c3 	bl	8003946 <parse_cells>
 80037c0:	4603      	mov	r3, r0
 80037c2:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	3301      	adds	r3, #1
 80037c8:	613b      	str	r3, [r7, #16]
 80037ca:	79bb      	ldrb	r3, [r7, #6]
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	dbcc      	blt.n	800376c <LTC681x_rdaux+0xd0>
        }
    }
    LTC681x_check_pec(total_ic, AUX, ic);
 80037d2:	79bb      	ldrb	r3, [r7, #6]
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	2102      	movs	r1, #2
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 f975 	bl	8003ac8 <LTC681x_check_pec>
    free(data);
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f006 fdd8 	bl	800a394 <free>

    return (pec_error);
 80037e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	371c      	adds	r7, #28
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd90      	pop	{r4, r7, pc}

080037f0 <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
        uint8_t total_ic, //the number of ICs in the
        uint8_t *data //An array of the unparsed cell codes
        )
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	603a      	str	r2, [r7, #0]
 80037fa:	71fb      	strb	r3, [r7, #7]
 80037fc:	460b      	mov	r3, r1
 80037fe:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 8003800:	2308      	movs	r3, #8
 8003802:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //1: RDCVA
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d104      	bne.n	8003814 <LTC681x_rdcv_reg+0x24>
    {
        cmd[1] = 0x04;
 800380a:	2304      	movs	r3, #4
 800380c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800380e:	2300      	movs	r3, #0
 8003810:	723b      	strb	r3, [r7, #8]
 8003812:	e026      	b.n	8003862 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 2) //2: RDCVB
 8003814:	79fb      	ldrb	r3, [r7, #7]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d104      	bne.n	8003824 <LTC681x_rdcv_reg+0x34>
    {
        cmd[1] = 0x06;
 800381a:	2306      	movs	r3, #6
 800381c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800381e:	2300      	movs	r3, #0
 8003820:	723b      	strb	r3, [r7, #8]
 8003822:	e01e      	b.n	8003862 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 3) //3: RDCVC
 8003824:	79fb      	ldrb	r3, [r7, #7]
 8003826:	2b03      	cmp	r3, #3
 8003828:	d104      	bne.n	8003834 <LTC681x_rdcv_reg+0x44>
    {
        cmd[1] = 0x08;
 800382a:	2308      	movs	r3, #8
 800382c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800382e:	2300      	movs	r3, #0
 8003830:	723b      	strb	r3, [r7, #8]
 8003832:	e016      	b.n	8003862 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 4) //4: RDCVD
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	2b04      	cmp	r3, #4
 8003838:	d104      	bne.n	8003844 <LTC681x_rdcv_reg+0x54>
    {
        cmd[1] = 0x0A;
 800383a:	230a      	movs	r3, #10
 800383c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800383e:	2300      	movs	r3, #0
 8003840:	723b      	strb	r3, [r7, #8]
 8003842:	e00e      	b.n	8003862 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 5) //4: RDCVE
 8003844:	79fb      	ldrb	r3, [r7, #7]
 8003846:	2b05      	cmp	r3, #5
 8003848:	d104      	bne.n	8003854 <LTC681x_rdcv_reg+0x64>
    {
        cmd[1] = 0x09;
 800384a:	2309      	movs	r3, #9
 800384c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800384e:	2300      	movs	r3, #0
 8003850:	723b      	strb	r3, [r7, #8]
 8003852:	e006      	b.n	8003862 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 6) //4: RDCVF
 8003854:	79fb      	ldrb	r3, [r7, #7]
 8003856:	2b06      	cmp	r3, #6
 8003858:	d103      	bne.n	8003862 <LTC681x_rdcv_reg+0x72>
    {
        cmd[1] = 0x0B;
 800385a:	230b      	movs	r3, #11
 800385c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800385e:	2300      	movs	r3, #0
 8003860:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 8003862:	f107 0308 	add.w	r3, r7, #8
 8003866:	4619      	mov	r1, r3
 8003868:	2002      	movs	r0, #2
 800386a:	f7ff fd61 	bl	8003330 <pec15_calc>
 800386e:	4603      	mov	r3, r0
 8003870:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003872:	89bb      	ldrh	r3, [r7, #12]
 8003874:	0a1b      	lsrs	r3, r3, #8
 8003876:	b29b      	uxth	r3, r3
 8003878:	b2db      	uxtb	r3, r3
 800387a:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 800387c:	89bb      	ldrh	r3, [r7, #12]
 800387e:	b2db      	uxtb	r3, r3
 8003880:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8003882:	f001 fec3 	bl	800560c <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 8003886:	7bfb      	ldrb	r3, [r7, #15]
 8003888:	79ba      	ldrb	r2, [r7, #6]
 800388a:	fb02 f303 	mul.w	r3, r2, r3
 800388e:	f107 0008 	add.w	r0, r7, #8
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	2104      	movs	r1, #4
 8003896:	f001 ff21 	bl	80056dc <spi_write_read>
    cs_high();
 800389a:	f001 fecb 	bl	8005634 <cs_high>
}
 800389e:	bf00      	nop
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <LTC681x_rdaux_reg>:
 */
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
        uint8_t total_ic, //The number of ICs in the system
        uint8_t *data //Array of the unparsed auxiliary codes
        )
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b084      	sub	sp, #16
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	4603      	mov	r3, r0
 80038ae:	603a      	str	r2, [r7, #0]
 80038b0:	71fb      	strb	r3, [r7, #7]
 80038b2:	460b      	mov	r3, r1
 80038b4:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 80038b6:	2308      	movs	r3, #8
 80038b8:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //Read back auxiliary group A
 80038ba:	79fb      	ldrb	r3, [r7, #7]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d104      	bne.n	80038ca <LTC681x_rdaux_reg+0x24>
    {
        cmd[1] = 0x0C;
 80038c0:	230c      	movs	r3, #12
 80038c2:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038c4:	2300      	movs	r3, #0
 80038c6:	723b      	strb	r3, [r7, #8]
 80038c8:	e01b      	b.n	8003902 <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 2)  //Read back auxiliary group B
 80038ca:	79fb      	ldrb	r3, [r7, #7]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d104      	bne.n	80038da <LTC681x_rdaux_reg+0x34>
    {
        cmd[1] = 0x0E;
 80038d0:	230e      	movs	r3, #14
 80038d2:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038d4:	2300      	movs	r3, #0
 80038d6:	723b      	strb	r3, [r7, #8]
 80038d8:	e013      	b.n	8003902 <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 3)  //Read back auxiliary group C
 80038da:	79fb      	ldrb	r3, [r7, #7]
 80038dc:	2b03      	cmp	r3, #3
 80038de:	d104      	bne.n	80038ea <LTC681x_rdaux_reg+0x44>
    {
        cmd[1] = 0x0D;
 80038e0:	230d      	movs	r3, #13
 80038e2:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038e4:	2300      	movs	r3, #0
 80038e6:	723b      	strb	r3, [r7, #8]
 80038e8:	e00b      	b.n	8003902 <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 4)  //Read back auxiliary group D
 80038ea:	79fb      	ldrb	r3, [r7, #7]
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d104      	bne.n	80038fa <LTC681x_rdaux_reg+0x54>
    {
        cmd[1] = 0x0F;
 80038f0:	230f      	movs	r3, #15
 80038f2:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038f4:	2300      	movs	r3, #0
 80038f6:	723b      	strb	r3, [r7, #8]
 80038f8:	e003      	b.n	8003902 <LTC681x_rdaux_reg+0x5c>
    }
    else          //Read back auxiliary group A
    {
        cmd[1] = 0x0C;
 80038fa:	230c      	movs	r3, #12
 80038fc:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038fe:	2300      	movs	r3, #0
 8003900:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 8003902:	f107 0308 	add.w	r3, r7, #8
 8003906:	4619      	mov	r1, r3
 8003908:	2002      	movs	r0, #2
 800390a:	f7ff fd11 	bl	8003330 <pec15_calc>
 800390e:	4603      	mov	r3, r0
 8003910:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003912:	89bb      	ldrh	r3, [r7, #12]
 8003914:	0a1b      	lsrs	r3, r3, #8
 8003916:	b29b      	uxth	r3, r3
 8003918:	b2db      	uxtb	r3, r3
 800391a:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 800391c:	89bb      	ldrh	r3, [r7, #12]
 800391e:	b2db      	uxtb	r3, r3
 8003920:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8003922:	f001 fe73 	bl	800560c <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 8003926:	7bfb      	ldrb	r3, [r7, #15]
 8003928:	79ba      	ldrb	r2, [r7, #6]
 800392a:	fb02 f303 	mul.w	r3, r2, r3
 800392e:	f107 0008 	add.w	r0, r7, #8
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	2104      	movs	r1, #4
 8003936:	f001 fed1 	bl	80056dc <spi_write_read>
    cs_high();
 800393a:	f001 fe7b 	bl	8005634 <cs_high>
}
 800393e:	bf00      	nop
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <parse_cells>:
        uint8_t cell_reg,  // Type of register
        uint8_t cell_data[], // Unparsed data
        uint16_t *cell_codes, // Parsed data
        uint8_t *ic_pec // PEC error
        )
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b088      	sub	sp, #32
 800394a:	af00      	add	r7, sp, #0
 800394c:	60ba      	str	r2, [r7, #8]
 800394e:	607b      	str	r3, [r7, #4]
 8003950:	4603      	mov	r3, r0
 8003952:	73fb      	strb	r3, [r7, #15]
 8003954:	460b      	mov	r3, r1
 8003956:	73bb      	strb	r3, [r7, #14]
    const uint8_t BYT_IN_REG = 6;
 8003958:	2306      	movs	r3, #6
 800395a:	773b      	strb	r3, [r7, #28]
    const uint8_t CELL_IN_REG = 3;
 800395c:	2303      	movs	r3, #3
 800395e:	76fb      	strb	r3, [r7, #27]
    int8_t pec_error = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	77fb      	strb	r3, [r7, #31]
    uint16_t parsed_cell;
    uint16_t received_pec;
    uint16_t data_pec;
    uint8_t data_counter = current_ic * NUM_RX_BYT; //data counter
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	77bb      	strb	r3, [r7, #30]
    uint8_t current_cell;

    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 800396a:	2300      	movs	r3, #0
 800396c:	777b      	strb	r3, [r7, #29]
 800396e:	e01f      	b.n	80039b0 <parse_cells+0x6a>
    {                      // loops once for each of the 3 codes in the register

        parsed_cell = cell_data[data_counter]
 8003970:	7fbb      	ldrb	r3, [r7, #30]
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	4413      	add	r3, r2
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	4619      	mov	r1, r3
                + (cell_data[data_counter + 1] << 8); //Each code is received as two bytes and is combined to
 800397a:	7fbb      	ldrb	r3, [r7, #30]
 800397c:	3301      	adds	r3, #1
 800397e:	68ba      	ldr	r2, [r7, #8]
 8003980:	4413      	add	r3, r2
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	021b      	lsls	r3, r3, #8
 8003986:	b29b      	uxth	r3, r3
        parsed_cell = cell_data[data_counter]
 8003988:	440b      	add	r3, r1
 800398a:	82bb      	strh	r3, [r7, #20]
                                                      // create the parsed code
        cell_codes[current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 800398c:	7f7a      	ldrb	r2, [r7, #29]
 800398e:	7bbb      	ldrb	r3, [r7, #14]
 8003990:	3b01      	subs	r3, #1
 8003992:	7ef9      	ldrb	r1, [r7, #27]
 8003994:	fb01 f303 	mul.w	r3, r1, r3
 8003998:	4413      	add	r3, r2
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	4413      	add	r3, r2
 80039a0:	8aba      	ldrh	r2, [r7, #20]
 80039a2:	801a      	strh	r2, [r3, #0]

        data_counter = data_counter + 2; //Because the codes are two bytes, the data counter
 80039a4:	7fbb      	ldrb	r3, [r7, #30]
 80039a6:	3302      	adds	r3, #2
 80039a8:	77bb      	strb	r3, [r7, #30]
    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 80039aa:	7f7b      	ldrb	r3, [r7, #29]
 80039ac:	3301      	adds	r3, #1
 80039ae:	777b      	strb	r3, [r7, #29]
 80039b0:	7f7a      	ldrb	r2, [r7, #29]
 80039b2:	7efb      	ldrb	r3, [r7, #27]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d3db      	bcc.n	8003970 <parse_cells+0x2a>
                                         //must increment by two for each parsed code
    }

    received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 80039b8:	7fbb      	ldrb	r3, [r7, #30]
 80039ba:	68ba      	ldr	r2, [r7, #8]
 80039bc:	4413      	add	r3, r2
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	021b      	lsls	r3, r3, #8
 80039c2:	b21a      	sxth	r2, r3
 80039c4:	7fbb      	ldrb	r3, [r7, #30]
 80039c6:	3301      	adds	r3, #1
 80039c8:	68b9      	ldr	r1, [r7, #8]
 80039ca:	440b      	add	r3, r1
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	b21b      	sxth	r3, r3
 80039d0:	4313      	orrs	r3, r2
 80039d2:	b21b      	sxth	r3, r3
 80039d4:	833b      	strh	r3, [r7, #24]
                                                                                 //after the 6 cell voltage data bytes
    data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	00db      	lsls	r3, r3, #3
 80039da:	461a      	mov	r2, r3
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	441a      	add	r2, r3
 80039e0:	7f3b      	ldrb	r3, [r7, #28]
 80039e2:	4611      	mov	r1, r2
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff fca3 	bl	8003330 <pec15_calc>
 80039ea:	4603      	mov	r3, r0
 80039ec:	82fb      	strh	r3, [r7, #22]

    if (received_pec != data_pec)
 80039ee:	8b3a      	ldrh	r2, [r7, #24]
 80039f0:	8afb      	ldrh	r3, [r7, #22]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d008      	beq.n	8003a08 <parse_cells+0xc2>
    {
        pec_error = 1; //The pec_error variable is simply set negative if any PEC errors
 80039f6:	2301      	movs	r3, #1
 80039f8:	77fb      	strb	r3, [r7, #31]
        ic_pec[cell_reg - 1] = 1;
 80039fa:	7bbb      	ldrb	r3, [r7, #14]
 80039fc:	3b01      	subs	r3, #1
 80039fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a00:	4413      	add	r3, r2
 8003a02:	2201      	movs	r2, #1
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	e005      	b.n	8003a14 <parse_cells+0xce>
    }
    else
    {
        ic_pec[cell_reg - 1] = 0;
 8003a08:	7bbb      	ldrb	r3, [r7, #14]
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a0e:	4413      	add	r3, r2
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]
    }
    data_counter = data_counter + 2;
 8003a14:	7fbb      	ldrb	r3, [r7, #30]
 8003a16:	3302      	adds	r3, #2
 8003a18:	77bb      	strb	r3, [r7, #30]

    return (pec_error);
 8003a1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3720      	adds	r7, #32
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
	...

08003a28 <LTC681x_pollAdc>:
    return (adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
    uint32_t counter = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	60fb      	str	r3, [r7, #12]
    uint8_t finished = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	72fb      	strb	r3, [r7, #11]
    uint8_t current_time = 0;
 8003a36:	2300      	movs	r3, #0
 8003a38:	72bb      	strb	r3, [r7, #10]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = 0x07;
 8003a3a:	2307      	movs	r3, #7
 8003a3c:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x14;
 8003a3e:	2314      	movs	r3, #20
 8003a40:	717b      	strb	r3, [r7, #5]
    cmd_pec = pec15_calc(2, cmd);
 8003a42:	1d3b      	adds	r3, r7, #4
 8003a44:	4619      	mov	r1, r3
 8003a46:	2002      	movs	r0, #2
 8003a48:	f7ff fc72 	bl	8003330 <pec15_calc>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	813b      	strh	r3, [r7, #8]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003a50:	893b      	ldrh	r3, [r7, #8]
 8003a52:	0a1b      	lsrs	r3, r3, #8
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	71bb      	strb	r3, [r7, #6]
    cmd[3] = (uint8_t) (cmd_pec);
 8003a5a:	893b      	ldrh	r3, [r7, #8]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	71fb      	strb	r3, [r7, #7]

    cs_low();
 8003a60:	f001 fdd4 	bl	800560c <cs_low>
    spi_write_array(4, cmd);
 8003a64:	1d3b      	adds	r3, r7, #4
 8003a66:	4619      	mov	r1, r3
 8003a68:	2004      	movs	r0, #4
 8003a6a:	f001 fe13 	bl	8005694 <spi_write_array>
    while ((counter < 400000) && (finished == 0))
 8003a6e:	e00d      	b.n	8003a8c <LTC681x_pollAdc+0x64>
    {
        current_time = spi_read_byte(0xFF);
 8003a70:	20ff      	movs	r0, #255	@ 0xff
 8003a72:	f001 fe6f 	bl	8005754 <spi_read_byte>
 8003a76:	4603      	mov	r3, r0
 8003a78:	72bb      	strb	r3, [r7, #10]
        if (current_time > 0)
 8003a7a:	7abb      	ldrb	r3, [r7, #10]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d002      	beq.n	8003a86 <LTC681x_pollAdc+0x5e>
        {
            finished = 1;
 8003a80:	2301      	movs	r3, #1
 8003a82:	72fb      	strb	r3, [r7, #11]
 8003a84:	e002      	b.n	8003a8c <LTC681x_pollAdc+0x64>

        }
        else
        {
            counter = counter + 10;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	330a      	adds	r3, #10
 8003a8a:	60fb      	str	r3, [r7, #12]
    while ((counter < 400000) && (finished == 0))
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	4a06      	ldr	r2, [pc, #24]	@ (8003aa8 <LTC681x_pollAdc+0x80>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d802      	bhi.n	8003a9a <LTC681x_pollAdc+0x72>
 8003a94:	7afb      	ldrb	r3, [r7, #11]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d0ea      	beq.n	8003a70 <LTC681x_pollAdc+0x48>
        }
    }
    cs_high();
 8003a9a:	f001 fdcb 	bl	8005634 <cs_high>

    return ((uint32_t)current_time);
 8003a9e:	7abb      	ldrb	r3, [r7, #10]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	00061a7f 	.word	0x00061a7f

08003aac <LTC681x_clraux>:
 The command clears the Auxiliary registers and initializes
 all values to 1. The register will read back hexadecimal 0xFF
 after the command is sent.
 */
void LTC681x_clraux()
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
    uint8_t cmd[2] = { 0x07, 0x12 };
 8003ab2:	f241 2307 	movw	r3, #4615	@ 0x1207
 8003ab6:	80bb      	strh	r3, [r7, #4]
    cmd_68(cmd);
 8003ab8:	1d3b      	adds	r3, r7, #4
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff fb86 	bl	80031cc <cmd_68>
}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
        uint8_t reg, //Type of Register
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	603a      	str	r2, [r7, #0]
 8003ad2:	71fb      	strb	r3, [r7, #7]
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	71bb      	strb	r3, [r7, #6]
    int current_ic;
    int i;
    switch (reg)
 8003ad8:	79bb      	ldrb	r3, [r7, #6]
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	f200 81d3 	bhi.w	8003e86 <LTC681x_check_pec+0x3be>
 8003ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ae8 <LTC681x_check_pec+0x20>)
 8003ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae6:	bf00      	nop
 8003ae8:	08003afd 	.word	0x08003afd
 8003aec:	08003c29 	.word	0x08003c29
 8003af0:	08003cf3 	.word	0x08003cf3
 8003af4:	08003dbd 	.word	0x08003dbd
 8003af8:	08003b93 	.word	0x08003b93
    {
    case CFGR:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003afc:	2300      	movs	r3, #0
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	e042      	b.n	8003b88 <LTC681x_check_pec+0xc0>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	4613      	mov	r3, r2
 8003b06:	019b      	lsls	r3, r3, #6
 8003b08:	4413      	add	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	4413      	add	r3, r2
 8003b12:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].config.rx_pec_match;
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	019b      	lsls	r3, r3, #6
 8003b1c:	4413      	add	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	461a      	mov	r2, r3
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	4413      	add	r3, r2
 8003b26:	7b9b      	ldrb	r3, [r3, #14]
 8003b28:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	019b      	lsls	r3, r3, #6
 8003b30:	4413      	add	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	461a      	mov	r2, r3
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8003b3a:	180a      	adds	r2, r1, r0
 8003b3c:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8003b3e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4613      	mov	r3, r2
 8003b46:	019b      	lsls	r3, r3, #6
 8003b48:	4413      	add	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	4413      	add	r3, r2
 8003b52:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].config.rx_pec_match;
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	019b      	lsls	r3, r3, #6
 8003b5c:	4413      	add	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	461a      	mov	r2, r3
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	4413      	add	r3, r2
 8003b66:	7b9b      	ldrb	r3, [r3, #14]
 8003b68:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	019b      	lsls	r3, r3, #6
 8003b70:	4413      	add	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	461a      	mov	r2, r3
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8003b7a:	180a      	adds	r2, r1, r0
 8003b7c:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8003b7e:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	3301      	adds	r3, #1
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	dbb8      	blt.n	8003b02 <LTC681x_check_pec+0x3a>
        }
        break;
 8003b90:	e17a      	b.n	8003e88 <LTC681x_check_pec+0x3c0>

    case CFGRB:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	e042      	b.n	8003c1e <LTC681x_check_pec+0x156>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	019b      	lsls	r3, r3, #6
 8003b9e:	4413      	add	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].configb.rx_pec_match;
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	019b      	lsls	r3, r3, #6
 8003bb2:	4413      	add	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	4413      	add	r3, r2
 8003bbc:	7f5b      	ldrb	r3, [r3, #29]
 8003bbe:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	019b      	lsls	r3, r3, #6
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	461a      	mov	r2, r3
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8003bd0:	180a      	adds	r2, r1, r0
 8003bd2:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8003bd4:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	019b      	lsls	r3, r3, #6
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	461a      	mov	r2, r3
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	4413      	add	r3, r2
 8003be8:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].configb.rx_pec_match;
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	019b      	lsls	r3, r3, #6
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	7f5b      	ldrb	r3, [r3, #29]
 8003bfe:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	4613      	mov	r3, r2
 8003c04:	019b      	lsls	r3, r3, #6
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8003c10:	180a      	adds	r2, r1, r0
 8003c12:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8003c14:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	79fb      	ldrb	r3, [r7, #7]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	dbb8      	blt.n	8003b98 <LTC681x_check_pec+0xd0>
        }
        break;
 8003c26:	e12f      	b.n	8003e88 <LTC681x_check_pec+0x3c0>
    case CELL:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003c28:	2300      	movs	r3, #0
 8003c2a:	60fb      	str	r3, [r7, #12]
 8003c2c:	e05c      	b.n	8003ce8 <LTC681x_check_pec+0x220>
        {
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8003c2e:	2300      	movs	r3, #0
 8003c30:	60bb      	str	r3, [r7, #8]
 8003c32:	e04f      	b.n	8003cd4 <LTC681x_check_pec+0x20c>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	4613      	mov	r3, r2
 8003c38:	019b      	lsls	r3, r3, #6
 8003c3a:	4413      	add	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	461a      	mov	r2, r3
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	4413      	add	r3, r2
 8003c44:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].cells.pec_match[i];
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	019b      	lsls	r3, r3, #6
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	461a      	mov	r2, r3
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	441a      	add	r2, r3
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	3342      	adds	r3, #66	@ 0x42
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4613      	mov	r3, r2
 8003c66:	019b      	lsls	r3, r3, #6
 8003c68:	4413      	add	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	4413      	add	r3, r2
                                + ic[current_ic].cells.pec_match[i];
 8003c72:	180a      	adds	r2, r1, r0
 8003c74:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8003c76:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.cell_pec[i] =
                        ic[current_ic].crc_count.cell_pec[i]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	019b      	lsls	r3, r3, #6
 8003c80:	4413      	add	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	461a      	mov	r2, r3
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	441a      	add	r2, r3
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	3360      	adds	r3, #96	@ 0x60
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	4413      	add	r3, r2
 8003c92:	8959      	ldrh	r1, [r3, #10]
                                + ic[current_ic].cells.pec_match[i];
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	4613      	mov	r3, r2
 8003c98:	019b      	lsls	r3, r3, #6
 8003c9a:	4413      	add	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	441a      	add	r2, r3
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	3342      	adds	r3, #66	@ 0x42
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	4618      	mov	r0, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	019b      	lsls	r3, r3, #6
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	461a      	mov	r2, r3
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	441a      	add	r2, r3
                                + ic[current_ic].cells.pec_match[i];
 8003cbe:	180b      	adds	r3, r1, r0
 8003cc0:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	3360      	adds	r3, #96	@ 0x60
 8003cc6:	005b      	lsls	r3, r3, #1
 8003cc8:	4413      	add	r3, r2
 8003cca:	460a      	mov	r2, r1
 8003ccc:	815a      	strh	r2, [r3, #10]
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	60bb      	str	r3, [r7, #8]
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003cda:	461a      	mov	r2, r3
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	dba8      	blt.n	8003c34 <LTC681x_check_pec+0x16c>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	79fb      	ldrb	r3, [r7, #7]
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	db9e      	blt.n	8003c2e <LTC681x_check_pec+0x166>
            }
        }
        break;
 8003cf0:	e0ca      	b.n	8003e88 <LTC681x_check_pec+0x3c0>
    case AUX:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60fb      	str	r3, [r7, #12]
 8003cf6:	e05c      	b.n	8003db2 <LTC681x_check_pec+0x2ea>
        {
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	60bb      	str	r3, [r7, #8]
 8003cfc:	e04f      	b.n	8003d9e <LTC681x_check_pec+0x2d6>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	4613      	mov	r3, r2
 8003d02:	019b      	lsls	r3, r3, #6
 8003d04:	4413      	add	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	461a      	mov	r2, r3
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + (ic[current_ic].aux.pec_match[i]);
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	4613      	mov	r3, r2
 8003d16:	019b      	lsls	r3, r3, #6
 8003d18:	4413      	add	r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	441a      	add	r2, r3
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	4413      	add	r3, r2
 8003d26:	3360      	adds	r3, #96	@ 0x60
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	019b      	lsls	r3, r3, #6
 8003d32:	4413      	add	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	461a      	mov	r2, r3
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	4413      	add	r3, r2
                                + (ic[current_ic].aux.pec_match[i]);
 8003d3c:	180a      	adds	r2, r1, r0
 8003d3e:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8003d40:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.aux_pec[i] =
                        ic[current_ic].crc_count.aux_pec[i]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	4613      	mov	r3, r2
 8003d48:	019b      	lsls	r3, r3, #6
 8003d4a:	4413      	add	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	461a      	mov	r2, r3
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	441a      	add	r2, r3
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	3368      	adds	r3, #104	@ 0x68
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	4413      	add	r3, r2
 8003d5c:	88d9      	ldrh	r1, [r3, #6]
                                + (ic[current_ic].aux.pec_match[i]);
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	4613      	mov	r3, r2
 8003d62:	019b      	lsls	r3, r3, #6
 8003d64:	4413      	add	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	461a      	mov	r2, r3
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	441a      	add	r2, r3
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	4413      	add	r3, r2
 8003d72:	3360      	adds	r3, #96	@ 0x60
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
                ic[current_ic].crc_count.aux_pec[i] =
 8003d78:	68fa      	ldr	r2, [r7, #12]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	019b      	lsls	r3, r3, #6
 8003d7e:	4413      	add	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	461a      	mov	r2, r3
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	441a      	add	r2, r3
                                + (ic[current_ic].aux.pec_match[i]);
 8003d88:	180b      	adds	r3, r1, r0
 8003d8a:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.aux_pec[i] =
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	3368      	adds	r3, #104	@ 0x68
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	4413      	add	r3, r2
 8003d94:	460a      	mov	r2, r1
 8003d96:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	60bb      	str	r3, [r7, #8]
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8003da4:	461a      	mov	r2, r3
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	4293      	cmp	r3, r2
 8003daa:	dba8      	blt.n	8003cfe <LTC681x_check_pec+0x236>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	3301      	adds	r3, #1
 8003db0:	60fb      	str	r3, [r7, #12]
 8003db2:	79fb      	ldrb	r3, [r7, #7]
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	db9e      	blt.n	8003cf8 <LTC681x_check_pec+0x230>
            }
        }

        break;
 8003dba:	e065      	b.n	8003e88 <LTC681x_check_pec+0x3c0>
    case STAT:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	e05c      	b.n	8003e7c <LTC681x_check_pec+0x3b4>
        {

            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	e04f      	b.n	8003e68 <LTC681x_check_pec+0x3a0>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	019b      	lsls	r3, r3, #6
 8003dce:	4413      	add	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].stat.pec_match[i];
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	4613      	mov	r3, r2
 8003de0:	019b      	lsls	r3, r3, #6
 8003de2:	4413      	add	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	461a      	mov	r2, r3
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	441a      	add	r2, r3
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4413      	add	r3, r2
 8003df0:	3371      	adds	r3, #113	@ 0x71
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	019b      	lsls	r3, r3, #6
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	461a      	mov	r2, r3
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	4413      	add	r3, r2
                                + ic[current_ic].stat.pec_match[i];
 8003e06:	180a      	adds	r2, r1, r0
 8003e08:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8003e0a:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.stat_pec[i] =
                        ic[current_ic].crc_count.stat_pec[i]
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	4613      	mov	r3, r2
 8003e12:	019b      	lsls	r3, r3, #6
 8003e14:	4413      	add	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	461a      	mov	r2, r3
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	441a      	add	r2, r3
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	336c      	adds	r3, #108	@ 0x6c
 8003e22:	005b      	lsls	r3, r3, #1
 8003e24:	4413      	add	r3, r2
 8003e26:	88d9      	ldrh	r1, [r3, #6]
                                + ic[current_ic].stat.pec_match[i];
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	019b      	lsls	r3, r3, #6
 8003e2e:	4413      	add	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	461a      	mov	r2, r3
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	441a      	add	r2, r3
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3371      	adds	r3, #113	@ 0x71
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	4618      	mov	r0, r3
                ic[current_ic].crc_count.stat_pec[i] =
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	4613      	mov	r3, r2
 8003e46:	019b      	lsls	r3, r3, #6
 8003e48:	4413      	add	r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	441a      	add	r2, r3
                                + ic[current_ic].stat.pec_match[i];
 8003e52:	180b      	adds	r3, r1, r0
 8003e54:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.stat_pec[i] =
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	336c      	adds	r3, #108	@ 0x6c
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	4413      	add	r3, r2
 8003e5e:	460a      	mov	r2, r1
 8003e60:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	3301      	adds	r3, #1
 8003e66:	60bb      	str	r3, [r7, #8]
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	dba8      	blt.n	8003dc8 <LTC681x_check_pec+0x300>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	60fb      	str	r3, [r7, #12]
 8003e7c:	79fb      	ldrb	r3, [r7, #7]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	db9e      	blt.n	8003dc2 <LTC681x_check_pec+0x2fa>
            }
        }
        break;
 8003e84:	e000      	b.n	8003e88 <LTC681x_check_pec+0x3c0>
    default:
        break;
 8003e86:	bf00      	nop
    }
}
 8003e88:	bf00      	nop
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	6039      	str	r1, [r7, #0]
 8003e9e:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60bb      	str	r3, [r7, #8]
 8003ea4:	e05d      	b.n	8003f62 <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	019b      	lsls	r3, r3, #6
 8003eac:	4413      	add	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	019b      	lsls	r3, r3, #6
 8003ec2:	4413      	add	r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	4413      	add	r3, r2
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60fb      	str	r3, [r7, #12]
 8003ed6:	e010      	b.n	8003efa <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	4613      	mov	r3, r2
 8003edc:	019b      	lsls	r3, r3, #6
 8003ede:	4413      	add	r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	441a      	add	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	3360      	adds	r3, #96	@ 0x60
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	4413      	add	r3, r2
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	60fb      	str	r3, [r7, #12]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2b05      	cmp	r3, #5
 8003efe:	ddeb      	ble.n	8003ed8 <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 8003f00:	2300      	movs	r3, #0
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	e010      	b.n	8003f28 <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	019b      	lsls	r3, r3, #6
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	461a      	mov	r2, r3
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	441a      	add	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	3368      	adds	r3, #104	@ 0x68
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	4413      	add	r3, r2
 8003f1e:	2200      	movs	r2, #0
 8003f20:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	3301      	adds	r3, #1
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b03      	cmp	r3, #3
 8003f2c:	ddeb      	ble.n	8003f06 <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 8003f2e:	2300      	movs	r3, #0
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	e010      	b.n	8003f56 <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	4613      	mov	r3, r2
 8003f38:	019b      	lsls	r3, r3, #6
 8003f3a:	4413      	add	r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	461a      	mov	r2, r3
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	441a      	add	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	336c      	adds	r3, #108	@ 0x6c
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	4413      	add	r3, r2
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	3301      	adds	r3, #1
 8003f54:	60fb      	str	r3, [r7, #12]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	ddeb      	ble.n	8003f34 <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	60bb      	str	r3, [r7, #8]
 8003f62:	79fb      	ldrb	r3, [r7, #7]
 8003f64:	68ba      	ldr	r2, [r7, #8]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	db9d      	blt.n	8003ea6 <LTC681x_reset_crc_count+0x12>
        }
    }
}
 8003f6a:	bf00      	nop
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	6039      	str	r1, [r7, #0]
 8003f82:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003f84:	2300      	movs	r3, #0
 8003f86:	73fb      	strb	r3, [r7, #15]
 8003f88:	e021      	b.n	8003fce <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	73bb      	strb	r3, [r7, #14]
 8003f8e:	e00d      	b.n	8003fac <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 8003f90:	7bfa      	ldrb	r2, [r7, #15]
 8003f92:	4613      	mov	r3, r2
 8003f94:	019b      	lsls	r3, r3, #6
 8003f96:	4413      	add	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	441a      	add	r2, r3
 8003fa0:	7bbb      	ldrb	r3, [r7, #14]
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 8003fa6:	7bbb      	ldrb	r3, [r7, #14]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	73bb      	strb	r3, [r7, #14]
 8003fac:	7bbb      	ldrb	r3, [r7, #14]
 8003fae:	2b05      	cmp	r3, #5
 8003fb0:	d9ee      	bls.n	8003f90 <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 8003fb2:	7bfa      	ldrb	r2, [r7, #15]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	019b      	lsls	r3, r3, #6
 8003fb8:	4413      	add	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	73fb      	strb	r3, [r7, #15]
 8003fce:	7bfa      	ldrb	r2, [r7, #15]
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d3d9      	bcc.n	8003f8a <LTC681x_init_cfg+0x12>
    }
}
 8003fd6:	bf00      	nop
 8003fd8:	bf00      	nop
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6039      	str	r1, [r7, #0]
 8003fec:	4611      	mov	r1, r2
 8003fee:	461a      	mov	r2, r3
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	71fb      	strb	r3, [r7, #7]
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	71bb      	strb	r3, [r7, #6]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 8003ffc:	79ba      	ldrb	r2, [r7, #6]
 8003ffe:	79fb      	ldrb	r3, [r7, #7]
 8004000:	6839      	ldr	r1, [r7, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f000 f828 	bl	8004058 <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8004008:	797a      	ldrb	r2, [r7, #5]
 800400a:	79fb      	ldrb	r3, [r7, #7]
 800400c:	6839      	ldr	r1, [r7, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f000 f85e 	bl	80040d0 <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 8004014:	79fb      	ldrb	r3, [r7, #7]
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	6839      	ldr	r1, [r7, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f000 f894 	bl	8004148 <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	6839      	ldr	r1, [r7, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f000 f8e6 	bl	80041f8 <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 800402c:	79fb      	ldrb	r3, [r7, #7]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	6839      	ldr	r1, [r7, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f000 f97f 	bl	8004336 <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 8004038:	8bba      	ldrh	r2, [r7, #28]
 800403a:	79fb      	ldrb	r3, [r7, #7]
 800403c:	6839      	ldr	r1, [r7, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f9d1 	bl	80043e6 <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 8004044:	8c3a      	ldrh	r2, [r7, #32]
 8004046:	79fb      	ldrb	r3, [r7, #7]
 8004048:	6839      	ldr	r1, [r7, #0]
 800404a:	4618      	mov	r0, r3
 800404c:	f000 fa1b 	bl	8004486 <LTC681x_set_cfgr_ov>
}
 8004050:	bf00      	nop
 8004052:	3708      	adds	r7, #8
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	4603      	mov	r3, r0
 8004060:	6039      	str	r1, [r7, #0]
 8004062:	71fb      	strb	r3, [r7, #7]
 8004064:	4613      	mov	r3, r2
 8004066:	71bb      	strb	r3, [r7, #6]
    if (refon)
 8004068:	79bb      	ldrb	r3, [r7, #6]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d015      	beq.n	800409a <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 800406e:	79fa      	ldrb	r2, [r7, #7]
 8004070:	4613      	mov	r3, r2
 8004072:	019b      	lsls	r3, r3, #6
 8004074:	4413      	add	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	461a      	mov	r2, r3
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	4413      	add	r3, r2
 800407e:	7819      	ldrb	r1, [r3, #0]
 8004080:	79fa      	ldrb	r2, [r7, #7]
 8004082:	4613      	mov	r3, r2
 8004084:	019b      	lsls	r3, r3, #6
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	461a      	mov	r2, r3
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	4413      	add	r3, r2
 8004090:	f041 0204 	orr.w	r2, r1, #4
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 8004098:	e014      	b.n	80040c4 <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 800409a:	79fa      	ldrb	r2, [r7, #7]
 800409c:	4613      	mov	r3, r2
 800409e:	019b      	lsls	r3, r3, #6
 80040a0:	4413      	add	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	461a      	mov	r2, r3
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	4413      	add	r3, r2
 80040aa:	7819      	ldrb	r1, [r3, #0]
 80040ac:	79fa      	ldrb	r2, [r7, #7]
 80040ae:	4613      	mov	r3, r2
 80040b0:	019b      	lsls	r3, r3, #6
 80040b2:	4413      	add	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	461a      	mov	r2, r3
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	4413      	add	r3, r2
 80040bc:	f021 0204 	bic.w	r2, r1, #4
 80040c0:	b2d2      	uxtb	r2, r2
 80040c2:	701a      	strb	r2, [r3, #0]
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	6039      	str	r1, [r7, #0]
 80040da:	71fb      	strb	r3, [r7, #7]
 80040dc:	4613      	mov	r3, r2
 80040de:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 80040e0:	79bb      	ldrb	r3, [r7, #6]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d015      	beq.n	8004112 <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 80040e6:	79fa      	ldrb	r2, [r7, #7]
 80040e8:	4613      	mov	r3, r2
 80040ea:	019b      	lsls	r3, r3, #6
 80040ec:	4413      	add	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	461a      	mov	r2, r3
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	4413      	add	r3, r2
 80040f6:	7819      	ldrb	r1, [r3, #0]
 80040f8:	79fa      	ldrb	r2, [r7, #7]
 80040fa:	4613      	mov	r3, r2
 80040fc:	019b      	lsls	r3, r3, #6
 80040fe:	4413      	add	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	461a      	mov	r2, r3
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	4413      	add	r3, r2
 8004108:	f041 0201 	orr.w	r2, r1, #1
 800410c:	b2d2      	uxtb	r2, r2
 800410e:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 8004110:	e014      	b.n	800413c <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 8004112:	79fa      	ldrb	r2, [r7, #7]
 8004114:	4613      	mov	r3, r2
 8004116:	019b      	lsls	r3, r3, #6
 8004118:	4413      	add	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	461a      	mov	r2, r3
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	4413      	add	r3, r2
 8004122:	7819      	ldrb	r1, [r3, #0]
 8004124:	79fa      	ldrb	r2, [r7, #7]
 8004126:	4613      	mov	r3, r2
 8004128:	019b      	lsls	r3, r3, #6
 800412a:	4413      	add	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	461a      	mov	r2, r3
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	4413      	add	r3, r2
 8004134:	f021 0201 	bic.w	r2, r1, #1
 8004138:	b2d2      	uxtb	r2, r2
 800413a:	701a      	strb	r2, [r3, #0]
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	4603      	mov	r3, r0
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
 8004154:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 8004156:	2300      	movs	r3, #0
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	e043      	b.n	80041e4 <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	4413      	add	r3, r2
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d01c      	beq.n	80041a2 <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004168:	7bfa      	ldrb	r2, [r7, #15]
 800416a:	4613      	mov	r3, r2
 800416c:	019b      	lsls	r3, r3, #6
 800416e:	4413      	add	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	461a      	mov	r2, r3
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	4413      	add	r3, r2
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	3303      	adds	r3, #3
 8004180:	2101      	movs	r1, #1
 8004182:	fa01 f303 	lsl.w	r3, r1, r3
 8004186:	b25b      	sxtb	r3, r3
 8004188:	4313      	orrs	r3, r2
 800418a:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800418c:	7bfa      	ldrb	r2, [r7, #15]
 800418e:	4613      	mov	r3, r2
 8004190:	019b      	lsls	r3, r3, #6
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	461a      	mov	r2, r3
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 800419c:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800419e:	701a      	strb	r2, [r3, #0]
 80041a0:	e01d      	b.n	80041de <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80041a2:	7bfa      	ldrb	r2, [r7, #15]
 80041a4:	4613      	mov	r3, r2
 80041a6:	019b      	lsls	r3, r3, #6
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	461a      	mov	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	4413      	add	r3, r2
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	3303      	adds	r3, #3
 80041ba:	2101      	movs	r1, #1
 80041bc:	fa01 f303 	lsl.w	r3, r1, r3
 80041c0:	b25b      	sxtb	r3, r3
 80041c2:	43db      	mvns	r3, r3
 80041c4:	b25b      	sxtb	r3, r3
 80041c6:	4013      	ands	r3, r2
 80041c8:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80041ca:	7bfa      	ldrb	r2, [r7, #15]
 80041cc:	4613      	mov	r3, r2
 80041ce:	019b      	lsls	r3, r3, #6
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	461a      	mov	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 80041da:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80041dc:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	3301      	adds	r3, #1
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	2b04      	cmp	r3, #4
 80041e8:	ddb8      	ble.n	800415c <LTC681x_set_cfgr_gpio+0x14>
    }
}
 80041ea:	bf00      	nop
 80041ec:	bf00      	nop
 80041ee:	371c      	adds	r7, #28
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 80041f8:	b480      	push	{r7}
 80041fa:	b087      	sub	sp, #28
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	4603      	mov	r3, r0
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
 8004204:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 8004206:	2300      	movs	r3, #0
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	e041      	b.n	8004290 <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	4413      	add	r3, r2
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d01b      	beq.n	8004250 <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 8004218:	7bfa      	ldrb	r2, [r7, #15]
 800421a:	4613      	mov	r3, r2
 800421c:	019b      	lsls	r3, r3, #6
 800421e:	4413      	add	r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	461a      	mov	r2, r3
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	4413      	add	r3, r2
 8004228:	791b      	ldrb	r3, [r3, #4]
 800422a:	b25a      	sxtb	r2, r3
 800422c:	2101      	movs	r1, #1
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	fa01 f303 	lsl.w	r3, r1, r3
 8004234:	b25b      	sxtb	r3, r3
 8004236:	4313      	orrs	r3, r2
 8004238:	b259      	sxtb	r1, r3
 800423a:	7bfa      	ldrb	r2, [r7, #15]
 800423c:	4613      	mov	r3, r2
 800423e:	019b      	lsls	r3, r3, #6
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	461a      	mov	r2, r3
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	4413      	add	r3, r2
 800424a:	b2ca      	uxtb	r2, r1
 800424c:	711a      	strb	r2, [r3, #4]
 800424e:	e01c      	b.n	800428a <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8004250:	7bfa      	ldrb	r2, [r7, #15]
 8004252:	4613      	mov	r3, r2
 8004254:	019b      	lsls	r3, r3, #6
 8004256:	4413      	add	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	461a      	mov	r2, r3
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4413      	add	r3, r2
 8004260:	791b      	ldrb	r3, [r3, #4]
 8004262:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8004264:	2101      	movs	r1, #1
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	fa01 f303 	lsl.w	r3, r1, r3
 800426c:	b25b      	sxtb	r3, r3
 800426e:	43db      	mvns	r3, r3
 8004270:	b25b      	sxtb	r3, r3
 8004272:	4013      	ands	r3, r2
 8004274:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8004276:	7bfa      	ldrb	r2, [r7, #15]
 8004278:	4613      	mov	r3, r2
 800427a:	019b      	lsls	r3, r3, #6
 800427c:	4413      	add	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	461a      	mov	r2, r3
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8004286:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8004288:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	3301      	adds	r3, #1
 800428e:	617b      	str	r3, [r7, #20]
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	2b07      	cmp	r3, #7
 8004294:	ddba      	ble.n	800420c <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
 800429a:	e042      	b.n	8004322 <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	3308      	adds	r3, #8
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	4413      	add	r3, r2
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d01b      	beq.n	80042e2 <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 80042aa:	7bfa      	ldrb	r2, [r7, #15]
 80042ac:	4613      	mov	r3, r2
 80042ae:	019b      	lsls	r3, r3, #6
 80042b0:	4413      	add	r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	461a      	mov	r2, r3
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	4413      	add	r3, r2
 80042ba:	795b      	ldrb	r3, [r3, #5]
 80042bc:	b25a      	sxtb	r2, r3
 80042be:	2101      	movs	r1, #1
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	fa01 f303 	lsl.w	r3, r1, r3
 80042c6:	b25b      	sxtb	r3, r3
 80042c8:	4313      	orrs	r3, r2
 80042ca:	b259      	sxtb	r1, r3
 80042cc:	7bfa      	ldrb	r2, [r7, #15]
 80042ce:	4613      	mov	r3, r2
 80042d0:	019b      	lsls	r3, r3, #6
 80042d2:	4413      	add	r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	461a      	mov	r2, r3
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	4413      	add	r3, r2
 80042dc:	b2ca      	uxtb	r2, r1
 80042de:	715a      	strb	r2, [r3, #5]
 80042e0:	e01c      	b.n	800431c <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80042e2:	7bfa      	ldrb	r2, [r7, #15]
 80042e4:	4613      	mov	r3, r2
 80042e6:	019b      	lsls	r3, r3, #6
 80042e8:	4413      	add	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	461a      	mov	r2, r3
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	4413      	add	r3, r2
 80042f2:	795b      	ldrb	r3, [r3, #5]
 80042f4:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 80042f6:	2101      	movs	r1, #1
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	fa01 f303 	lsl.w	r3, r1, r3
 80042fe:	b25b      	sxtb	r3, r3
 8004300:	43db      	mvns	r3, r3
 8004302:	b25b      	sxtb	r3, r3
 8004304:	4013      	ands	r3, r2
 8004306:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004308:	7bfa      	ldrb	r2, [r7, #15]
 800430a:	4613      	mov	r3, r2
 800430c:	019b      	lsls	r3, r3, #6
 800430e:	4413      	add	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	461a      	mov	r2, r3
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8004318:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800431a:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	3301      	adds	r3, #1
 8004320:	617b      	str	r3, [r7, #20]
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	2b03      	cmp	r3, #3
 8004326:	ddb9      	ble.n	800429c <LTC681x_set_cfgr_dis+0xa4>
    }
}
 8004328:	bf00      	nop
 800432a:	bf00      	nop
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 8004336:	b480      	push	{r7}
 8004338:	b087      	sub	sp, #28
 800433a:	af00      	add	r7, sp, #0
 800433c:	4603      	mov	r3, r0
 800433e:	60b9      	str	r1, [r7, #8]
 8004340:	607a      	str	r2, [r7, #4]
 8004342:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 8004344:	2300      	movs	r3, #0
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	e043      	b.n	80043d2 <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	4413      	add	r3, r2
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d01c      	beq.n	8004390 <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004356:	7bfa      	ldrb	r2, [r7, #15]
 8004358:	4613      	mov	r3, r2
 800435a:	019b      	lsls	r3, r3, #6
 800435c:	4413      	add	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	461a      	mov	r2, r3
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	4413      	add	r3, r2
 8004366:	795b      	ldrb	r3, [r3, #5]
 8004368:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	3304      	adds	r3, #4
 800436e:	2101      	movs	r1, #1
 8004370:	fa01 f303 	lsl.w	r3, r1, r3
 8004374:	b25b      	sxtb	r3, r3
 8004376:	4313      	orrs	r3, r2
 8004378:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800437a:	7bfa      	ldrb	r2, [r7, #15]
 800437c:	4613      	mov	r3, r2
 800437e:	019b      	lsls	r3, r3, #6
 8004380:	4413      	add	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	461a      	mov	r2, r3
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 800438a:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800438c:	715a      	strb	r2, [r3, #5]
 800438e:	e01d      	b.n	80043cc <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004390:	7bfa      	ldrb	r2, [r7, #15]
 8004392:	4613      	mov	r3, r2
 8004394:	019b      	lsls	r3, r3, #6
 8004396:	4413      	add	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	461a      	mov	r2, r3
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	4413      	add	r3, r2
 80043a0:	795b      	ldrb	r3, [r3, #5]
 80043a2:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	3304      	adds	r3, #4
 80043a8:	2101      	movs	r1, #1
 80043aa:	fa01 f303 	lsl.w	r3, r1, r3
 80043ae:	b25b      	sxtb	r3, r3
 80043b0:	43db      	mvns	r3, r3
 80043b2:	b25b      	sxtb	r3, r3
 80043b4:	4013      	ands	r3, r2
 80043b6:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80043b8:	7bfa      	ldrb	r2, [r7, #15]
 80043ba:	4613      	mov	r3, r2
 80043bc:	019b      	lsls	r3, r3, #6
 80043be:	4413      	add	r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	461a      	mov	r2, r3
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 80043c8:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80043ca:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	3301      	adds	r3, #1
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	ddb8      	ble.n	800434a <LTC681x_set_cfgr_dcto+0x14>
    }
}
 80043d8:	bf00      	nop
 80043da:	bf00      	nop
 80043dc:	371c      	adds	r7, #28
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b085      	sub	sp, #20
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	4603      	mov	r3, r0
 80043ee:	6039      	str	r1, [r7, #0]
 80043f0:	71fb      	strb	r3, [r7, #7]
 80043f2:	4613      	mov	r3, r2
 80043f4:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 80043f6:	88bb      	ldrh	r3, [r7, #4]
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	3b01      	subs	r3, #1
 80043fe:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8004400:	79fa      	ldrb	r2, [r7, #7]
 8004402:	4613      	mov	r3, r2
 8004404:	019b      	lsls	r3, r3, #6
 8004406:	4413      	add	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	461a      	mov	r2, r3
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	4413      	add	r3, r2
 8004410:	89fa      	ldrh	r2, [r7, #14]
 8004412:	b2d2      	uxtb	r2, r2
 8004414:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 8004416:	79fa      	ldrb	r2, [r7, #7]
 8004418:	4613      	mov	r3, r2
 800441a:	019b      	lsls	r3, r3, #6
 800441c:	4413      	add	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	461a      	mov	r2, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	4413      	add	r3, r2
 8004426:	7899      	ldrb	r1, [r3, #2]
 8004428:	79fa      	ldrb	r2, [r7, #7]
 800442a:	4613      	mov	r3, r2
 800442c:	019b      	lsls	r3, r3, #6
 800442e:	4413      	add	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	461a      	mov	r2, r3
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	4413      	add	r3, r2
 8004438:	f021 020f 	bic.w	r2, r1, #15
 800443c:	b2d2      	uxtb	r2, r2
 800443e:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004440:	79fa      	ldrb	r2, [r7, #7]
 8004442:	4613      	mov	r3, r2
 8004444:	019b      	lsls	r3, r3, #6
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	461a      	mov	r2, r3
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	4413      	add	r3, r2
 8004450:	789b      	ldrb	r3, [r3, #2]
 8004452:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 8004454:	89fb      	ldrh	r3, [r7, #14]
 8004456:	0a1b      	lsrs	r3, r3, #8
 8004458:	b29b      	uxth	r3, r3
 800445a:	b25b      	sxtb	r3, r3
 800445c:	f003 030f 	and.w	r3, r3, #15
 8004460:	b25b      	sxtb	r3, r3
 8004462:	4313      	orrs	r3, r2
 8004464:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004466:	79fa      	ldrb	r2, [r7, #7]
 8004468:	4613      	mov	r3, r2
 800446a:	019b      	lsls	r3, r3, #6
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	461a      	mov	r2, r3
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 8004476:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004478:	709a      	strb	r2, [r3, #2]
}
 800447a:	bf00      	nop
 800447c:	3714      	adds	r7, #20
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 8004486:	b480      	push	{r7}
 8004488:	b085      	sub	sp, #20
 800448a:	af00      	add	r7, sp, #0
 800448c:	4603      	mov	r3, r0
 800448e:	6039      	str	r1, [r7, #0]
 8004490:	71fb      	strb	r3, [r7, #7]
 8004492:	4613      	mov	r3, r2
 8004494:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 8004496:	88bb      	ldrh	r3, [r7, #4]
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 800449c:	89fb      	ldrh	r3, [r7, #14]
 800449e:	091b      	lsrs	r3, r3, #4
 80044a0:	b299      	uxth	r1, r3
 80044a2:	79fa      	ldrb	r2, [r7, #7]
 80044a4:	4613      	mov	r3, r2
 80044a6:	019b      	lsls	r3, r3, #6
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	461a      	mov	r2, r3
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	4413      	add	r3, r2
 80044b2:	b2ca      	uxtb	r2, r1
 80044b4:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 80044b6:	79fa      	ldrb	r2, [r7, #7]
 80044b8:	4613      	mov	r3, r2
 80044ba:	019b      	lsls	r3, r3, #6
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	461a      	mov	r2, r3
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	4413      	add	r3, r2
 80044c6:	7899      	ldrb	r1, [r3, #2]
 80044c8:	79fa      	ldrb	r2, [r7, #7]
 80044ca:	4613      	mov	r3, r2
 80044cc:	019b      	lsls	r3, r3, #6
 80044ce:	4413      	add	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	461a      	mov	r2, r3
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	4413      	add	r3, r2
 80044d8:	f001 020f 	and.w	r2, r1, #15
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80044e0:	79fa      	ldrb	r2, [r7, #7]
 80044e2:	4613      	mov	r3, r2
 80044e4:	019b      	lsls	r3, r3, #6
 80044e6:	4413      	add	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	461a      	mov	r2, r3
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	4413      	add	r3, r2
 80044f0:	789b      	ldrb	r3, [r3, #2]
 80044f2:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 80044f4:	89fb      	ldrh	r3, [r7, #14]
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	b25b      	sxtb	r3, r3
 80044fa:	4313      	orrs	r3, r2
 80044fc:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80044fe:	79fa      	ldrb	r2, [r7, #7]
 8004500:	4613      	mov	r3, r2
 8004502:	019b      	lsls	r3, r3, #6
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	461a      	mov	r2, r3
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 800450e:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004510:	709a      	strb	r2, [r3, #2]
}
 8004512:	bf00      	nop
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <intToBinary>:
uint8_t misoCell11Res1 [2];
uint8_t misoCell11Res2 [2];
uint8_t misoCell11Res3 [2];


void intToBinary(int num, int *binaryArray) {
 800451e:	b480      	push	{r7}
 8004520:	b085      	sub	sp, #20
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
 8004526:	6039      	str	r1, [r7, #0]
		    for (int i = 0; i < 10; i++) {
 8004528:	2300      	movs	r3, #0
 800452a:	60fb      	str	r3, [r7, #12]
 800452c:	e00e      	b.n	800454c <intToBinary+0x2e>
		        binaryArray[15 - i] = (num >> i) & 1;
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	411a      	asrs	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f1c3 030f 	rsb	r3, r3, #15
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	6839      	ldr	r1, [r7, #0]
 800453e:	440b      	add	r3, r1
 8004540:	f002 0201 	and.w	r2, r2, #1
 8004544:	601a      	str	r2, [r3, #0]
		    for (int i = 0; i < 10; i++) {
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3301      	adds	r3, #1
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b09      	cmp	r3, #9
 8004550:	dded      	ble.n	800452e <intToBinary+0x10>
		    }
		}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <assignBytes>:

void assignBytes(int *resArray, uint8_t *r) {
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
		    r[0] = 0;
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2200      	movs	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]
		    r[1] = 0;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	3301      	adds	r3, #1
 8004574:	2200      	movs	r2, #0
 8004576:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < 8; i++) {
 8004578:	2300      	movs	r3, #0
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	e02b      	b.n	80045d6 <assignBytes+0x76>

		        r[0] |= (resArray[i] << (7 - i));
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	b25a      	sxtb	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	440b      	add	r3, r1
 800458c:	6819      	ldr	r1, [r3, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f1c3 0307 	rsb	r3, r3, #7
 8004594:	fa01 f303 	lsl.w	r3, r1, r3
 8004598:	b25b      	sxtb	r3, r3
 800459a:	4313      	orrs	r3, r2
 800459c:	b25b      	sxtb	r3, r3
 800459e:	b2da      	uxtb	r2, r3
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	701a      	strb	r2, [r3, #0]
		        r[1] |= (resArray[i + 8] << (7 - i));
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	3301      	adds	r3, #1
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	b25a      	sxtb	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	3308      	adds	r3, #8
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	6879      	ldr	r1, [r7, #4]
 80045b4:	440b      	add	r3, r1
 80045b6:	6819      	ldr	r1, [r3, #0]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f1c3 0307 	rsb	r3, r3, #7
 80045be:	fa01 f303 	lsl.w	r3, r1, r3
 80045c2:	b25b      	sxtb	r3, r3
 80045c4:	4313      	orrs	r3, r2
 80045c6:	b25a      	sxtb	r2, r3
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	3301      	adds	r3, #1
 80045cc:	b2d2      	uxtb	r2, r2
 80045ce:	701a      	strb	r2, [r3, #0]
		    for (int i = 0; i < 8; i++) {
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	3301      	adds	r3, #1
 80045d4:	60fb      	str	r3, [r7, #12]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2b07      	cmp	r3, #7
 80045da:	ddd0      	ble.n	800457e <assignBytes+0x1e>
		    }
		}
 80045dc:	bf00      	nop
 80045de:	bf00      	nop
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
	...

080045ec <cell12_Temp_01_Set>:
		}
		return true;

	}

void cell12_Temp_01_Set(float resistance){
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b096      	sub	sp, #88	@ 0x58
 80045f0:	af02      	add	r7, sp, #8
 80045f2:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7fb ff5e 	bl	80004b8 <__aeabi_f2d>
 80045fc:	f04f 0200 	mov.w	r2, #0
 8004600:	4b4c      	ldr	r3, [pc, #304]	@ (8004734 <cell12_Temp_01_Set+0x148>)
 8004602:	f7fc f8db 	bl	80007bc <__aeabi_ddiv>
 8004606:	4602      	mov	r2, r0
 8004608:	460b      	mov	r3, r1
 800460a:	4610      	mov	r0, r2
 800460c:	4619      	mov	r1, r3
 800460e:	f04f 0200 	mov.w	r2, #0
 8004612:	4b49      	ldr	r3, [pc, #292]	@ (8004738 <cell12_Temp_01_Set+0x14c>)
 8004614:	f7fb ffa8 	bl	8000568 <__aeabi_dmul>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	4610      	mov	r0, r2
 800461e:	4619      	mov	r1, r3
 8004620:	f7fc f9b4 	bl	800098c <__aeabi_d2iz>
 8004624:	4603      	mov	r3, r0
 8004626:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004628:	f107 030c 	add.w	r3, r7, #12
 800462c:	2240      	movs	r2, #64	@ 0x40
 800462e:	2100      	movs	r1, #0
 8004630:	4618      	mov	r0, r3
 8004632:	f005 ff65 	bl	800a500 <memset>
 8004636:	2301      	movs	r3, #1
 8004638:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 800463a:	f107 030c 	add.w	r3, r7, #12
 800463e:	4619      	mov	r1, r3
 8004640:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004642:	f7ff ff6c 	bl	800451e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004646:	f107 0208 	add.w	r2, r7, #8
 800464a:	f107 030c 	add.w	r3, r7, #12
 800464e:	4611      	mov	r1, r2
 8004650:	4618      	mov	r0, r3
 8004652:	f7ff ff85 	bl	8004560 <assignBytes>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8004656:	2201      	movs	r2, #1
 8004658:	2101      	movs	r1, #1
 800465a:	4838      	ldr	r0, [pc, #224]	@ (800473c <cell12_Temp_01_Set+0x150>)
 800465c:	f003 fb72 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004660:	200a      	movs	r0, #10
 8004662:	f003 f8b9 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004666:	2201      	movs	r2, #1
 8004668:	2102      	movs	r1, #2
 800466a:	4835      	ldr	r0, [pc, #212]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 800466c:	f003 fb6a 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004670:	200a      	movs	r0, #10
 8004672:	f003 f8b1 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004676:	2200      	movs	r2, #0
 8004678:	2102      	movs	r1, #2
 800467a:	4831      	ldr	r0, [pc, #196]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 800467c:	f003 fb62 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8004680:	f04f 33ff 	mov.w	r3, #4294967295
 8004684:	2202      	movs	r2, #2
 8004686:	492f      	ldr	r1, [pc, #188]	@ (8004744 <cell12_Temp_01_Set+0x158>)
 8004688:	482f      	ldr	r0, [pc, #188]	@ (8004748 <cell12_Temp_01_Set+0x15c>)
 800468a:	f005 f932 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800468e:	2201      	movs	r2, #1
 8004690:	2102      	movs	r1, #2
 8004692:	482b      	ldr	r0, [pc, #172]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 8004694:	f003 fb56 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004698:	200a      	movs	r0, #10
 800469a:	f003 f89d 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800469e:	2200      	movs	r2, #0
 80046a0:	2102      	movs	r1, #2
 80046a2:	4827      	ldr	r0, [pc, #156]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 80046a4:	f003 fb4e 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80046a8:	f04f 33ff 	mov.w	r3, #4294967295
 80046ac:	2202      	movs	r2, #2
 80046ae:	4927      	ldr	r1, [pc, #156]	@ (800474c <cell12_Temp_01_Set+0x160>)
 80046b0:	4825      	ldr	r0, [pc, #148]	@ (8004748 <cell12_Temp_01_Set+0x15c>)
 80046b2:	f005 f91e 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80046b6:	2201      	movs	r2, #1
 80046b8:	2102      	movs	r1, #2
 80046ba:	4821      	ldr	r0, [pc, #132]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 80046bc:	f003 fb42 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80046c0:	200a      	movs	r0, #10
 80046c2:	f003 f889 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80046c6:	2200      	movs	r2, #0
 80046c8:	2102      	movs	r1, #2
 80046ca:	481d      	ldr	r0, [pc, #116]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 80046cc:	f003 fb3a 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80046d0:	f107 0108 	add.w	r1, r7, #8
 80046d4:	f04f 33ff 	mov.w	r3, #4294967295
 80046d8:	2202      	movs	r2, #2
 80046da:	481b      	ldr	r0, [pc, #108]	@ (8004748 <cell12_Temp_01_Set+0x15c>)
 80046dc:	f005 f909 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80046e0:	2201      	movs	r2, #1
 80046e2:	2102      	movs	r1, #2
 80046e4:	4816      	ldr	r0, [pc, #88]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 80046e6:	f003 fb2d 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80046ea:	200a      	movs	r0, #10
 80046ec:	f003 f874 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80046f0:	2200      	movs	r2, #0
 80046f2:	2102      	movs	r1, #2
 80046f4:	4812      	ldr	r0, [pc, #72]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 80046f6:	f003 fb25 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80046fa:	f04f 33ff 	mov.w	r3, #4294967295
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	2302      	movs	r3, #2
 8004702:	4a13      	ldr	r2, [pc, #76]	@ (8004750 <cell12_Temp_01_Set+0x164>)
 8004704:	4913      	ldr	r1, [pc, #76]	@ (8004754 <cell12_Temp_01_Set+0x168>)
 8004706:	4810      	ldr	r0, [pc, #64]	@ (8004748 <cell12_Temp_01_Set+0x15c>)
 8004708:	f005 fb50 	bl	8009dac <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800470c:	2201      	movs	r2, #1
 800470e:	2102      	movs	r1, #2
 8004710:	480b      	ldr	r0, [pc, #44]	@ (8004740 <cell12_Temp_01_Set+0x154>)
 8004712:	f003 fb17 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004716:	200a      	movs	r0, #10
 8004718:	f003 f85e 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 800471c:	2200      	movs	r2, #0
 800471e:	2101      	movs	r1, #1
 8004720:	4806      	ldr	r0, [pc, #24]	@ (800473c <cell12_Temp_01_Set+0x150>)
 8004722:	f003 fb0f 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004726:	200a      	movs	r0, #10
 8004728:	f003 f856 	bl	80077d8 <HAL_Delay>

}
 800472c:	bf00      	nop
 800472e:	3750      	adds	r7, #80	@ 0x50
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40490000 	.word	0x40490000
 8004738:	40900000 	.word	0x40900000
 800473c:	40020000 	.word	0x40020000
 8004740:	40020800 	.word	0x40020800
 8004744:	20000c94 	.word	0x20000c94
 8004748:	20000ea8 	.word	0x20000ea8
 800474c:	20000000 	.word	0x20000000
 8004750:	20000c98 	.word	0x20000c98
 8004754:	20000004 	.word	0x20000004

08004758 <cell12_Temp_02_Set>:

void cell12_Temp_02_Set(float resistance){
 8004758:	b580      	push	{r7, lr}
 800475a:	b096      	sub	sp, #88	@ 0x58
 800475c:	af02      	add	r7, sp, #8
 800475e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7fb fea8 	bl	80004b8 <__aeabi_f2d>
 8004768:	f04f 0200 	mov.w	r2, #0
 800476c:	4b51      	ldr	r3, [pc, #324]	@ (80048b4 <cell12_Temp_02_Set+0x15c>)
 800476e:	f7fc f825 	bl	80007bc <__aeabi_ddiv>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	4610      	mov	r0, r2
 8004778:	4619      	mov	r1, r3
 800477a:	f04f 0200 	mov.w	r2, #0
 800477e:	4b4e      	ldr	r3, [pc, #312]	@ (80048b8 <cell12_Temp_02_Set+0x160>)
 8004780:	f7fb fef2 	bl	8000568 <__aeabi_dmul>
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	4610      	mov	r0, r2
 800478a:	4619      	mov	r1, r3
 800478c:	f7fc f8fe 	bl	800098c <__aeabi_d2iz>
 8004790:	4603      	mov	r3, r0
 8004792:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004794:	f107 030c 	add.w	r3, r7, #12
 8004798:	2240      	movs	r2, #64	@ 0x40
 800479a:	2100      	movs	r1, #0
 800479c:	4618      	mov	r0, r3
 800479e:	f005 feaf 	bl	800a500 <memset>
 80047a2:	2301      	movs	r3, #1
 80047a4:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80047a6:	f107 030c 	add.w	r3, r7, #12
 80047aa:	4619      	mov	r1, r3
 80047ac:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80047ae:	f7ff feb6 	bl	800451e <intToBinary>
	assignBytes(resArray, resByteArray);
 80047b2:	f107 0208 	add.w	r2, r7, #8
 80047b6:	f107 030c 	add.w	r3, r7, #12
 80047ba:	4611      	mov	r1, r2
 80047bc:	4618      	mov	r0, r3
 80047be:	f7ff fecf 	bl	8004560 <assignBytes>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_SET);
 80047c2:	2201      	movs	r2, #1
 80047c4:	2101      	movs	r1, #1
 80047c6:	483d      	ldr	r0, [pc, #244]	@ (80048bc <cell12_Temp_02_Set+0x164>)
 80047c8:	f003 fabc 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80047cc:	200a      	movs	r0, #10
 80047ce:	f003 f803 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80047d2:	2201      	movs	r2, #1
 80047d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80047d8:	4839      	ldr	r0, [pc, #228]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 80047da:	f003 fab3 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80047de:	200a      	movs	r0, #10
 80047e0:	f002 fffa 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80047e4:	2200      	movs	r2, #0
 80047e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80047ea:	4835      	ldr	r0, [pc, #212]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 80047ec:	f003 faaa 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80047f0:	f04f 33ff 	mov.w	r3, #4294967295
 80047f4:	2202      	movs	r2, #2
 80047f6:	4933      	ldr	r1, [pc, #204]	@ (80048c4 <cell12_Temp_02_Set+0x16c>)
 80047f8:	4833      	ldr	r0, [pc, #204]	@ (80048c8 <cell12_Temp_02_Set+0x170>)
 80047fa:	f005 f87a 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80047fe:	2201      	movs	r2, #1
 8004800:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004804:	482e      	ldr	r0, [pc, #184]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 8004806:	f003 fa9d 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800480a:	200a      	movs	r0, #10
 800480c:	f002 ffe4 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004810:	2200      	movs	r2, #0
 8004812:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004816:	482a      	ldr	r0, [pc, #168]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 8004818:	f003 fa94 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800481c:	f04f 33ff 	mov.w	r3, #4294967295
 8004820:	2202      	movs	r2, #2
 8004822:	492a      	ldr	r1, [pc, #168]	@ (80048cc <cell12_Temp_02_Set+0x174>)
 8004824:	4828      	ldr	r0, [pc, #160]	@ (80048c8 <cell12_Temp_02_Set+0x170>)
 8004826:	f005 f864 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800482a:	2201      	movs	r2, #1
 800482c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004830:	4823      	ldr	r0, [pc, #140]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 8004832:	f003 fa87 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004836:	200a      	movs	r0, #10
 8004838:	f002 ffce 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800483c:	2200      	movs	r2, #0
 800483e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004842:	481f      	ldr	r0, [pc, #124]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 8004844:	f003 fa7e 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8004848:	f107 0108 	add.w	r1, r7, #8
 800484c:	f04f 33ff 	mov.w	r3, #4294967295
 8004850:	2202      	movs	r2, #2
 8004852:	481d      	ldr	r0, [pc, #116]	@ (80048c8 <cell12_Temp_02_Set+0x170>)
 8004854:	f005 f84d 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004858:	2201      	movs	r2, #1
 800485a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800485e:	4818      	ldr	r0, [pc, #96]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 8004860:	f003 fa70 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004864:	200a      	movs	r0, #10
 8004866:	f002 ffb7 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800486a:	2200      	movs	r2, #0
 800486c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004870:	4813      	ldr	r0, [pc, #76]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 8004872:	f003 fa67 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8004876:	f04f 33ff 	mov.w	r3, #4294967295
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	2302      	movs	r3, #2
 800487e:	4a14      	ldr	r2, [pc, #80]	@ (80048d0 <cell12_Temp_02_Set+0x178>)
 8004880:	4914      	ldr	r1, [pc, #80]	@ (80048d4 <cell12_Temp_02_Set+0x17c>)
 8004882:	4811      	ldr	r0, [pc, #68]	@ (80048c8 <cell12_Temp_02_Set+0x170>)
 8004884:	f005 fa92 	bl	8009dac <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004888:	2201      	movs	r2, #1
 800488a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800488e:	480c      	ldr	r0, [pc, #48]	@ (80048c0 <cell12_Temp_02_Set+0x168>)
 8004890:	f003 fa58 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004894:	200a      	movs	r0, #10
 8004896:	f002 ff9f 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 800489a:	2200      	movs	r2, #0
 800489c:	2101      	movs	r1, #1
 800489e:	4807      	ldr	r0, [pc, #28]	@ (80048bc <cell12_Temp_02_Set+0x164>)
 80048a0:	f003 fa50 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80048a4:	200a      	movs	r0, #10
 80048a6:	f002 ff97 	bl	80077d8 <HAL_Delay>

}
 80048aa:	bf00      	nop
 80048ac:	3750      	adds	r7, #80	@ 0x50
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	40490000 	.word	0x40490000
 80048b8:	40900000 	.word	0x40900000
 80048bc:	40020800 	.word	0x40020800
 80048c0:	40021400 	.word	0x40021400
 80048c4:	20000c94 	.word	0x20000c94
 80048c8:	20000ea8 	.word	0x20000ea8
 80048cc:	20000000 	.word	0x20000000
 80048d0:	20000c98 	.word	0x20000c98
 80048d4:	20000004 	.word	0x20000004

080048d8 <cell12_Temp_03_Set>:

void cell12_Temp_03_Set(float resistance){
 80048d8:	b580      	push	{r7, lr}
 80048da:	b096      	sub	sp, #88	@ 0x58
 80048dc:	af02      	add	r7, sp, #8
 80048de:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7fb fde8 	bl	80004b8 <__aeabi_f2d>
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004a24 <cell12_Temp_03_Set+0x14c>)
 80048ee:	f7fb ff65 	bl	80007bc <__aeabi_ddiv>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	4610      	mov	r0, r2
 80048f8:	4619      	mov	r1, r3
 80048fa:	f04f 0200 	mov.w	r2, #0
 80048fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004a28 <cell12_Temp_03_Set+0x150>)
 8004900:	f7fb fe32 	bl	8000568 <__aeabi_dmul>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	4610      	mov	r0, r2
 800490a:	4619      	mov	r1, r3
 800490c:	f7fc f83e 	bl	800098c <__aeabi_d2iz>
 8004910:	4603      	mov	r3, r0
 8004912:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004914:	f107 030c 	add.w	r3, r7, #12
 8004918:	2240      	movs	r2, #64	@ 0x40
 800491a:	2100      	movs	r1, #0
 800491c:	4618      	mov	r0, r3
 800491e:	f005 fdef 	bl	800a500 <memset>
 8004922:	2301      	movs	r3, #1
 8004924:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8004926:	f107 030c 	add.w	r3, r7, #12
 800492a:	4619      	mov	r1, r3
 800492c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800492e:	f7ff fdf6 	bl	800451e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004932:	f107 0208 	add.w	r2, r7, #8
 8004936:	f107 030c 	add.w	r3, r7, #12
 800493a:	4611      	mov	r1, r2
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff fe0f 	bl	8004560 <assignBytes>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_SET);
 8004942:	2201      	movs	r2, #1
 8004944:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004948:	4838      	ldr	r0, [pc, #224]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 800494a:	f003 f9fb 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800494e:	200a      	movs	r0, #10
 8004950:	f002 ff42 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004954:	2201      	movs	r2, #1
 8004956:	2140      	movs	r1, #64	@ 0x40
 8004958:	4834      	ldr	r0, [pc, #208]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 800495a:	f003 f9f3 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800495e:	200a      	movs	r0, #10
 8004960:	f002 ff3a 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8004964:	2200      	movs	r2, #0
 8004966:	2140      	movs	r1, #64	@ 0x40
 8004968:	4830      	ldr	r0, [pc, #192]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 800496a:	f003 f9eb 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800496e:	f04f 33ff 	mov.w	r3, #4294967295
 8004972:	2202      	movs	r2, #2
 8004974:	492e      	ldr	r1, [pc, #184]	@ (8004a30 <cell12_Temp_03_Set+0x158>)
 8004976:	482f      	ldr	r0, [pc, #188]	@ (8004a34 <cell12_Temp_03_Set+0x15c>)
 8004978:	f004 ffbb 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800497c:	2201      	movs	r2, #1
 800497e:	2140      	movs	r1, #64	@ 0x40
 8004980:	482a      	ldr	r0, [pc, #168]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 8004982:	f003 f9df 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004986:	200a      	movs	r0, #10
 8004988:	f002 ff26 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800498c:	2200      	movs	r2, #0
 800498e:	2140      	movs	r1, #64	@ 0x40
 8004990:	4826      	ldr	r0, [pc, #152]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 8004992:	f003 f9d7 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8004996:	f04f 33ff 	mov.w	r3, #4294967295
 800499a:	2202      	movs	r2, #2
 800499c:	4926      	ldr	r1, [pc, #152]	@ (8004a38 <cell12_Temp_03_Set+0x160>)
 800499e:	4825      	ldr	r0, [pc, #148]	@ (8004a34 <cell12_Temp_03_Set+0x15c>)
 80049a0:	f004 ffa7 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80049a4:	2201      	movs	r2, #1
 80049a6:	2140      	movs	r1, #64	@ 0x40
 80049a8:	4820      	ldr	r0, [pc, #128]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 80049aa:	f003 f9cb 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80049ae:	200a      	movs	r0, #10
 80049b0:	f002 ff12 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80049b4:	2200      	movs	r2, #0
 80049b6:	2140      	movs	r1, #64	@ 0x40
 80049b8:	481c      	ldr	r0, [pc, #112]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 80049ba:	f003 f9c3 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80049be:	f107 0108 	add.w	r1, r7, #8
 80049c2:	f04f 33ff 	mov.w	r3, #4294967295
 80049c6:	2202      	movs	r2, #2
 80049c8:	481a      	ldr	r0, [pc, #104]	@ (8004a34 <cell12_Temp_03_Set+0x15c>)
 80049ca:	f004 ff92 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80049ce:	2201      	movs	r2, #1
 80049d0:	2140      	movs	r1, #64	@ 0x40
 80049d2:	4816      	ldr	r0, [pc, #88]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 80049d4:	f003 f9b6 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80049d8:	200a      	movs	r0, #10
 80049da:	f002 fefd 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80049de:	2200      	movs	r2, #0
 80049e0:	2140      	movs	r1, #64	@ 0x40
 80049e2:	4812      	ldr	r0, [pc, #72]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 80049e4:	f003 f9ae 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80049e8:	f04f 33ff 	mov.w	r3, #4294967295
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	2302      	movs	r3, #2
 80049f0:	4a12      	ldr	r2, [pc, #72]	@ (8004a3c <cell12_Temp_03_Set+0x164>)
 80049f2:	4913      	ldr	r1, [pc, #76]	@ (8004a40 <cell12_Temp_03_Set+0x168>)
 80049f4:	480f      	ldr	r0, [pc, #60]	@ (8004a34 <cell12_Temp_03_Set+0x15c>)
 80049f6:	f005 f9d9 	bl	8009dac <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80049fa:	2201      	movs	r2, #1
 80049fc:	2140      	movs	r1, #64	@ 0x40
 80049fe:	480b      	ldr	r0, [pc, #44]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 8004a00:	f003 f9a0 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004a04:	200a      	movs	r0, #10
 8004a06:	f002 fee7 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004a10:	4806      	ldr	r0, [pc, #24]	@ (8004a2c <cell12_Temp_03_Set+0x154>)
 8004a12:	f003 f997 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004a16:	200a      	movs	r0, #10
 8004a18:	f002 fede 	bl	80077d8 <HAL_Delay>

}
 8004a1c:	bf00      	nop
 8004a1e:	3750      	adds	r7, #80	@ 0x50
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	40490000 	.word	0x40490000
 8004a28:	40900000 	.word	0x40900000
 8004a2c:	40021400 	.word	0x40021400
 8004a30:	20000c94 	.word	0x20000c94
 8004a34:	20000ea8 	.word	0x20000ea8
 8004a38:	20000000 	.word	0x20000000
 8004a3c:	20000c98 	.word	0x20000c98
 8004a40:	20000004 	.word	0x20000004

08004a44 <cell11_Temp_01_Set>:

void cell11_Temp_01_Set(float resistance){
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b096      	sub	sp, #88	@ 0x58
 8004a48:	af02      	add	r7, sp, #8
 8004a4a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7fb fd32 	bl	80004b8 <__aeabi_f2d>
 8004a54:	f04f 0200 	mov.w	r2, #0
 8004a58:	4b52      	ldr	r3, [pc, #328]	@ (8004ba4 <cell11_Temp_01_Set+0x160>)
 8004a5a:	f7fb feaf 	bl	80007bc <__aeabi_ddiv>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	4610      	mov	r0, r2
 8004a64:	4619      	mov	r1, r3
 8004a66:	f04f 0200 	mov.w	r2, #0
 8004a6a:	4b4f      	ldr	r3, [pc, #316]	@ (8004ba8 <cell11_Temp_01_Set+0x164>)
 8004a6c:	f7fb fd7c 	bl	8000568 <__aeabi_dmul>
 8004a70:	4602      	mov	r2, r0
 8004a72:	460b      	mov	r3, r1
 8004a74:	4610      	mov	r0, r2
 8004a76:	4619      	mov	r1, r3
 8004a78:	f7fb ff88 	bl	800098c <__aeabi_d2iz>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004a80:	f107 030c 	add.w	r3, r7, #12
 8004a84:	2240      	movs	r2, #64	@ 0x40
 8004a86:	2100      	movs	r1, #0
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f005 fd39 	bl	800a500 <memset>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8004a92:	f107 030c 	add.w	r3, r7, #12
 8004a96:	4619      	mov	r1, r3
 8004a98:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004a9a:	f7ff fd40 	bl	800451e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004a9e:	f107 0208 	add.w	r2, r7, #8
 8004aa2:	f107 030c 	add.w	r3, r7, #12
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7ff fd59 	bl	8004560 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004ab4:	483d      	ldr	r0, [pc, #244]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004ab6:	f003 f945 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004aba:	200a      	movs	r0, #10
 8004abc:	f002 fe8c 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004ac6:	4839      	ldr	r0, [pc, #228]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004ac8:	f003 f93c 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004acc:	200a      	movs	r0, #10
 8004ace:	f002 fe83 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004ad8:	4834      	ldr	r0, [pc, #208]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004ada:	f003 f933 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8004ade:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	4932      	ldr	r1, [pc, #200]	@ (8004bb0 <cell11_Temp_01_Set+0x16c>)
 8004ae6:	4833      	ldr	r0, [pc, #204]	@ (8004bb4 <cell11_Temp_01_Set+0x170>)
 8004ae8:	f004 ff03 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004aec:	2201      	movs	r2, #1
 8004aee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004af2:	482e      	ldr	r0, [pc, #184]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004af4:	f003 f926 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004af8:	200a      	movs	r0, #10
 8004afa:	f002 fe6d 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004afe:	2200      	movs	r2, #0
 8004b00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b04:	4829      	ldr	r0, [pc, #164]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004b06:	f003 f91d 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8004b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b0e:	2202      	movs	r2, #2
 8004b10:	4929      	ldr	r1, [pc, #164]	@ (8004bb8 <cell11_Temp_01_Set+0x174>)
 8004b12:	4828      	ldr	r0, [pc, #160]	@ (8004bb4 <cell11_Temp_01_Set+0x170>)
 8004b14:	f004 feed 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b1e:	4823      	ldr	r0, [pc, #140]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004b20:	f003 f910 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004b24:	200a      	movs	r0, #10
 8004b26:	f002 fe57 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b30:	481e      	ldr	r0, [pc, #120]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004b32:	f003 f907 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8004b36:	f107 0108 	add.w	r1, r7, #8
 8004b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b3e:	2202      	movs	r2, #2
 8004b40:	481c      	ldr	r0, [pc, #112]	@ (8004bb4 <cell11_Temp_01_Set+0x170>)
 8004b42:	f004 fed6 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004b46:	2201      	movs	r2, #1
 8004b48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b4c:	4817      	ldr	r0, [pc, #92]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004b4e:	f003 f8f9 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004b52:	200a      	movs	r0, #10
 8004b54:	f002 fe40 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b5e:	4813      	ldr	r0, [pc, #76]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004b60:	f003 f8f0 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8004b64:	f04f 33ff 	mov.w	r3, #4294967295
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	4a13      	ldr	r2, [pc, #76]	@ (8004bbc <cell11_Temp_01_Set+0x178>)
 8004b6e:	4914      	ldr	r1, [pc, #80]	@ (8004bc0 <cell11_Temp_01_Set+0x17c>)
 8004b70:	4810      	ldr	r0, [pc, #64]	@ (8004bb4 <cell11_Temp_01_Set+0x170>)
 8004b72:	f005 f91b 	bl	8009dac <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004b76:	2201      	movs	r2, #1
 8004b78:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004b7c:	480b      	ldr	r0, [pc, #44]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004b7e:	f003 f8e1 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004b82:	200a      	movs	r0, #10
 8004b84:	f002 fe28 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004b8e:	4807      	ldr	r0, [pc, #28]	@ (8004bac <cell11_Temp_01_Set+0x168>)
 8004b90:	f003 f8d8 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004b94:	200a      	movs	r0, #10
 8004b96:	f002 fe1f 	bl	80077d8 <HAL_Delay>

}
 8004b9a:	bf00      	nop
 8004b9c:	3750      	adds	r7, #80	@ 0x50
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	40490000 	.word	0x40490000
 8004ba8:	40900000 	.word	0x40900000
 8004bac:	40021c00 	.word	0x40021c00
 8004bb0:	20000c94 	.word	0x20000c94
 8004bb4:	20000f00 	.word	0x20000f00
 8004bb8:	20000000 	.word	0x20000000
 8004bbc:	20000c98 	.word	0x20000c98
 8004bc0:	20000004 	.word	0x20000004

08004bc4 <cell11_Temp_02_Set>:

void cell11_Temp_02_Set(float resistance){
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b096      	sub	sp, #88	@ 0x58
 8004bc8:	af02      	add	r7, sp, #8
 8004bca:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7fb fc72 	bl	80004b8 <__aeabi_f2d>
 8004bd4:	f04f 0200 	mov.w	r2, #0
 8004bd8:	4b52      	ldr	r3, [pc, #328]	@ (8004d24 <cell11_Temp_02_Set+0x160>)
 8004bda:	f7fb fdef 	bl	80007bc <__aeabi_ddiv>
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	4610      	mov	r0, r2
 8004be4:	4619      	mov	r1, r3
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	4b4f      	ldr	r3, [pc, #316]	@ (8004d28 <cell11_Temp_02_Set+0x164>)
 8004bec:	f7fb fcbc 	bl	8000568 <__aeabi_dmul>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	f7fb fec8 	bl	800098c <__aeabi_d2iz>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004c00:	f107 030c 	add.w	r3, r7, #12
 8004c04:	2240      	movs	r2, #64	@ 0x40
 8004c06:	2100      	movs	r1, #0
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f005 fc79 	bl	800a500 <memset>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8004c12:	f107 030c 	add.w	r3, r7, #12
 8004c16:	4619      	mov	r1, r3
 8004c18:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004c1a:	f7ff fc80 	bl	800451e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004c1e:	f107 0208 	add.w	r2, r7, #8
 8004c22:	f107 030c 	add.w	r3, r7, #12
 8004c26:	4611      	mov	r1, r2
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff fc99 	bl	8004560 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_SET);
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004c34:	483d      	ldr	r0, [pc, #244]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004c36:	f003 f885 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004c3a:	200a      	movs	r0, #10
 8004c3c:	f002 fdcc 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004c40:	2201      	movs	r2, #1
 8004c42:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c46:	4839      	ldr	r0, [pc, #228]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004c48:	f003 f87c 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004c4c:	200a      	movs	r0, #10
 8004c4e:	f002 fdc3 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004c52:	2200      	movs	r2, #0
 8004c54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c58:	4834      	ldr	r0, [pc, #208]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004c5a:	f003 f873 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8004c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c62:	2202      	movs	r2, #2
 8004c64:	4932      	ldr	r1, [pc, #200]	@ (8004d30 <cell11_Temp_02_Set+0x16c>)
 8004c66:	4833      	ldr	r0, [pc, #204]	@ (8004d34 <cell11_Temp_02_Set+0x170>)
 8004c68:	f004 fe43 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c72:	482e      	ldr	r0, [pc, #184]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004c74:	f003 f866 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004c78:	200a      	movs	r0, #10
 8004c7a:	f002 fdad 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c84:	4829      	ldr	r0, [pc, #164]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004c86:	f003 f85d 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8004c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c8e:	2202      	movs	r2, #2
 8004c90:	4929      	ldr	r1, [pc, #164]	@ (8004d38 <cell11_Temp_02_Set+0x174>)
 8004c92:	4828      	ldr	r0, [pc, #160]	@ (8004d34 <cell11_Temp_02_Set+0x170>)
 8004c94:	f004 fe2d 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c9e:	4823      	ldr	r0, [pc, #140]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004ca0:	f003 f850 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004ca4:	200a      	movs	r0, #10
 8004ca6:	f002 fd97 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004caa:	2200      	movs	r2, #0
 8004cac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004cb0:	481e      	ldr	r0, [pc, #120]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004cb2:	f003 f847 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8004cb6:	f107 0108 	add.w	r1, r7, #8
 8004cba:	f04f 33ff 	mov.w	r3, #4294967295
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	481c      	ldr	r0, [pc, #112]	@ (8004d34 <cell11_Temp_02_Set+0x170>)
 8004cc2:	f004 fe16 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004ccc:	4817      	ldr	r0, [pc, #92]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004cce:	f003 f839 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004cd2:	200a      	movs	r0, #10
 8004cd4:	f002 fd80 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004cde:	4813      	ldr	r0, [pc, #76]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004ce0:	f003 f830 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8004ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce8:	9300      	str	r3, [sp, #0]
 8004cea:	2302      	movs	r3, #2
 8004cec:	4a13      	ldr	r2, [pc, #76]	@ (8004d3c <cell11_Temp_02_Set+0x178>)
 8004cee:	4914      	ldr	r1, [pc, #80]	@ (8004d40 <cell11_Temp_02_Set+0x17c>)
 8004cf0:	4810      	ldr	r0, [pc, #64]	@ (8004d34 <cell11_Temp_02_Set+0x170>)
 8004cf2:	f005 f85b 	bl	8009dac <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004cfc:	480b      	ldr	r0, [pc, #44]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004cfe:	f003 f821 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004d02:	200a      	movs	r0, #10
 8004d04:	f002 fd68 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004d0e:	4807      	ldr	r0, [pc, #28]	@ (8004d2c <cell11_Temp_02_Set+0x168>)
 8004d10:	f003 f818 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004d14:	200a      	movs	r0, #10
 8004d16:	f002 fd5f 	bl	80077d8 <HAL_Delay>

}
 8004d1a:	bf00      	nop
 8004d1c:	3750      	adds	r7, #80	@ 0x50
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	40490000 	.word	0x40490000
 8004d28:	40900000 	.word	0x40900000
 8004d2c:	40021c00 	.word	0x40021c00
 8004d30:	20000c94 	.word	0x20000c94
 8004d34:	20000f00 	.word	0x20000f00
 8004d38:	20000000 	.word	0x20000000
 8004d3c:	20000c98 	.word	0x20000c98
 8004d40:	20000004 	.word	0x20000004

08004d44 <cell11_Temp_03_Set>:

void cell11_Temp_03_Set(float resistance){
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b096      	sub	sp, #88	@ 0x58
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fb fbb2 	bl	80004b8 <__aeabi_f2d>
 8004d54:	f04f 0200 	mov.w	r2, #0
 8004d58:	4b51      	ldr	r3, [pc, #324]	@ (8004ea0 <cell11_Temp_03_Set+0x15c>)
 8004d5a:	f7fb fd2f 	bl	80007bc <__aeabi_ddiv>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	460b      	mov	r3, r1
 8004d62:	4610      	mov	r0, r2
 8004d64:	4619      	mov	r1, r3
 8004d66:	f04f 0200 	mov.w	r2, #0
 8004d6a:	4b4e      	ldr	r3, [pc, #312]	@ (8004ea4 <cell11_Temp_03_Set+0x160>)
 8004d6c:	f7fb fbfc 	bl	8000568 <__aeabi_dmul>
 8004d70:	4602      	mov	r2, r0
 8004d72:	460b      	mov	r3, r1
 8004d74:	4610      	mov	r0, r2
 8004d76:	4619      	mov	r1, r3
 8004d78:	f7fb fe08 	bl	800098c <__aeabi_d2iz>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004d80:	f107 030c 	add.w	r3, r7, #12
 8004d84:	2240      	movs	r2, #64	@ 0x40
 8004d86:	2100      	movs	r1, #0
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f005 fbb9 	bl	800a500 <memset>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8004d92:	f107 030c 	add.w	r3, r7, #12
 8004d96:	4619      	mov	r1, r3
 8004d98:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004d9a:	f7ff fbc0 	bl	800451e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004d9e:	f107 0208 	add.w	r2, r7, #8
 8004da2:	f107 030c 	add.w	r3, r7, #12
 8004da6:	4611      	mov	r1, r2
 8004da8:	4618      	mov	r0, r3
 8004daa:	f7ff fbd9 	bl	8004560 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 8004dae:	2201      	movs	r2, #1
 8004db0:	2140      	movs	r1, #64	@ 0x40
 8004db2:	483d      	ldr	r0, [pc, #244]	@ (8004ea8 <cell11_Temp_03_Set+0x164>)
 8004db4:	f002 ffc6 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004db8:	200a      	movs	r0, #10
 8004dba:	f002 fd0d 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004dc4:	4839      	ldr	r0, [pc, #228]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004dc6:	f002 ffbd 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004dca:	200a      	movs	r0, #10
 8004dcc:	f002 fd04 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004dd6:	4835      	ldr	r0, [pc, #212]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004dd8:	f002 ffb4 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8004ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8004de0:	2202      	movs	r2, #2
 8004de2:	4933      	ldr	r1, [pc, #204]	@ (8004eb0 <cell11_Temp_03_Set+0x16c>)
 8004de4:	4833      	ldr	r0, [pc, #204]	@ (8004eb4 <cell11_Temp_03_Set+0x170>)
 8004de6:	f004 fd84 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004dea:	2201      	movs	r2, #1
 8004dec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004df0:	482e      	ldr	r0, [pc, #184]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004df2:	f002 ffa7 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004df6:	200a      	movs	r0, #10
 8004df8:	f002 fcee 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e02:	482a      	ldr	r0, [pc, #168]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004e04:	f002 ff9e 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8004e08:	f04f 33ff 	mov.w	r3, #4294967295
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	492a      	ldr	r1, [pc, #168]	@ (8004eb8 <cell11_Temp_03_Set+0x174>)
 8004e10:	4828      	ldr	r0, [pc, #160]	@ (8004eb4 <cell11_Temp_03_Set+0x170>)
 8004e12:	f004 fd6e 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004e16:	2201      	movs	r2, #1
 8004e18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e1c:	4823      	ldr	r0, [pc, #140]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004e1e:	f002 ff91 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e22:	200a      	movs	r0, #10
 8004e24:	f002 fcd8 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e2e:	481f      	ldr	r0, [pc, #124]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004e30:	f002 ff88 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8004e34:	f107 0108 	add.w	r1, r7, #8
 8004e38:	f04f 33ff 	mov.w	r3, #4294967295
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	481d      	ldr	r0, [pc, #116]	@ (8004eb4 <cell11_Temp_03_Set+0x170>)
 8004e40:	f004 fd57 	bl	80098f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004e44:	2201      	movs	r2, #1
 8004e46:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e4a:	4818      	ldr	r0, [pc, #96]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004e4c:	f002 ff7a 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e50:	200a      	movs	r0, #10
 8004e52:	f002 fcc1 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8004e56:	2200      	movs	r2, #0
 8004e58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e5c:	4813      	ldr	r0, [pc, #76]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004e5e:	f002 ff71 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8004e62:	f04f 33ff 	mov.w	r3, #4294967295
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	2302      	movs	r3, #2
 8004e6a:	4a14      	ldr	r2, [pc, #80]	@ (8004ebc <cell11_Temp_03_Set+0x178>)
 8004e6c:	4914      	ldr	r1, [pc, #80]	@ (8004ec0 <cell11_Temp_03_Set+0x17c>)
 8004e6e:	4811      	ldr	r0, [pc, #68]	@ (8004eb4 <cell11_Temp_03_Set+0x170>)
 8004e70:	f004 ff9c 	bl	8009dac <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004e74:	2201      	movs	r2, #1
 8004e76:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e7a:	480c      	ldr	r0, [pc, #48]	@ (8004eac <cell11_Temp_03_Set+0x168>)
 8004e7c:	f002 ff62 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e80:	200a      	movs	r0, #10
 8004e82:	f002 fca9 	bl	80077d8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 8004e86:	2200      	movs	r2, #0
 8004e88:	2140      	movs	r1, #64	@ 0x40
 8004e8a:	4807      	ldr	r0, [pc, #28]	@ (8004ea8 <cell11_Temp_03_Set+0x164>)
 8004e8c:	f002 ff5a 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e90:	200a      	movs	r0, #10
 8004e92:	f002 fca1 	bl	80077d8 <HAL_Delay>

}
 8004e96:	bf00      	nop
 8004e98:	3750      	adds	r7, #80	@ 0x50
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	40490000 	.word	0x40490000
 8004ea4:	40900000 	.word	0x40900000
 8004ea8:	40021c00 	.word	0x40021c00
 8004eac:	40020400 	.word	0x40020400
 8004eb0:	20000c94 	.word	0x20000c94
 8004eb4:	20000f00 	.word	0x20000f00
 8004eb8:	20000000 	.word	0x20000000
 8004ebc:	20000c98 	.word	0x20000c98
 8004ec0:	20000004 	.word	0x20000004

08004ec4 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	607b      	str	r3, [r7, #4]
 8004ece:	460b      	mov	r3, r1
 8004ed0:	72fb      	strb	r3, [r7, #11]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 8004ed6:	7afb      	ldrb	r3, [r7, #11]
 8004ed8:	2b4b      	cmp	r3, #75	@ 0x4b
 8004eda:	d01a      	beq.n	8004f12 <u8x8_stm32_gpio_and_delay+0x4e>
 8004edc:	2b4b      	cmp	r3, #75	@ 0x4b
 8004ede:	dc1f      	bgt.n	8004f20 <u8x8_stm32_gpio_and_delay+0x5c>
 8004ee0:	2b4a      	cmp	r3, #74	@ 0x4a
 8004ee2:	d00f      	beq.n	8004f04 <u8x8_stm32_gpio_and_delay+0x40>
 8004ee4:	2b4a      	cmp	r3, #74	@ 0x4a
 8004ee6:	dc1b      	bgt.n	8004f20 <u8x8_stm32_gpio_and_delay+0x5c>
 8004ee8:	2b28      	cmp	r3, #40	@ 0x28
 8004eea:	d002      	beq.n	8004ef2 <u8x8_stm32_gpio_and_delay+0x2e>
 8004eec:	2b29      	cmp	r3, #41	@ 0x29
 8004eee:	d004      	beq.n	8004efa <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 8004ef0:	e016      	b.n	8004f20 <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 8004ef2:	2002      	movs	r0, #2
 8004ef4:	f002 fc70 	bl	80077d8 <HAL_Delay>
            break;
 8004ef8:	e013      	b.n	8004f22 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 8004efa:	7abb      	ldrb	r3, [r7, #10]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f002 fc6b 	bl	80077d8 <HAL_Delay>
            break;
 8004f02:	e00e      	b.n	8004f22 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8004f04:	7abb      	ldrb	r3, [r7, #10]
 8004f06:	461a      	mov	r2, r3
 8004f08:	2108      	movs	r1, #8
 8004f0a:	4808      	ldr	r0, [pc, #32]	@ (8004f2c <u8x8_stm32_gpio_and_delay+0x68>)
 8004f0c:	f002 ff1a 	bl	8007d44 <HAL_GPIO_WritePin>
            break;
 8004f10:	e007      	b.n	8004f22 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 8004f12:	7abb      	ldrb	r3, [r7, #10]
 8004f14:	461a      	mov	r2, r3
 8004f16:	2104      	movs	r1, #4
 8004f18:	4804      	ldr	r0, [pc, #16]	@ (8004f2c <u8x8_stm32_gpio_and_delay+0x68>)
 8004f1a:	f002 ff13 	bl	8007d44 <HAL_GPIO_WritePin>
            break;
 8004f1e:	e000      	b.n	8004f22 <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 8004f20:	bf00      	nop
    }
    return 1U;
 8004f22:	2301      	movs	r3, #1
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	40021800 	.word	0x40021800

08004f30 <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	607b      	str	r3, [r7, #4]
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	72fb      	strb	r3, [r7, #11]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 8004f42:	2301      	movs	r3, #1
 8004f44:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 8004f46:	7afb      	ldrb	r3, [r7, #11]
 8004f48:	3b14      	subs	r3, #20
 8004f4a:	2b0c      	cmp	r3, #12
 8004f4c:	d83e      	bhi.n	8004fcc <u8x8_byte_4wire_hw_spi+0x9c>
 8004f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f54 <u8x8_byte_4wire_hw_spi+0x24>)
 8004f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f54:	08004fd3 	.word	0x08004fd3
 8004f58:	08004fcd 	.word	0x08004fcd
 8004f5c:	08004fcd 	.word	0x08004fcd
 8004f60:	08004f89 	.word	0x08004f89
 8004f64:	08004fa9 	.word	0x08004fa9
 8004f68:	08004fbb 	.word	0x08004fbb
 8004f6c:	08004fcd 	.word	0x08004fcd
 8004f70:	08004fcd 	.word	0x08004fcd
 8004f74:	08004fcd 	.word	0x08004fcd
 8004f78:	08004fcd 	.word	0x08004fcd
 8004f7c:	08004fcd 	.word	0x08004fcd
 8004f80:	08004fcd 	.word	0x08004fcd
 8004f84:	08004f9b 	.word	0x08004f9b
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 8004f88:	7abb      	ldrb	r3, [r7, #10]
 8004f8a:	b29a      	uxth	r2, r3
 8004f8c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004f90:	6879      	ldr	r1, [r7, #4]
 8004f92:	4813      	ldr	r0, [pc, #76]	@ (8004fe0 <u8x8_byte_4wire_hw_spi+0xb0>)
 8004f94:	f004 fcad 	bl	80098f2 <HAL_SPI_Transmit>
            break;
 8004f98:	e01c      	b.n	8004fd4 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8004f9a:	7abb      	ldrb	r3, [r7, #10]
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	2108      	movs	r1, #8
 8004fa0:	4810      	ldr	r0, [pc, #64]	@ (8004fe4 <u8x8_byte_4wire_hw_spi+0xb4>)
 8004fa2:	f002 fecf 	bl	8007d44 <HAL_GPIO_WritePin>
            break;
 8004fa6:	e015      	b.n	8004fd4 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	461a      	mov	r2, r3
 8004fb0:	2104      	movs	r1, #4
 8004fb2:	480d      	ldr	r0, [pc, #52]	@ (8004fe8 <u8x8_byte_4wire_hw_spi+0xb8>)
 8004fb4:	f002 fec6 	bl	8007d44 <HAL_GPIO_WritePin>
            break;
 8004fb8:	e00c      	b.n	8004fd4 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	785b      	ldrb	r3, [r3, #1]
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	2104      	movs	r1, #4
 8004fc4:	4808      	ldr	r0, [pc, #32]	@ (8004fe8 <u8x8_byte_4wire_hw_spi+0xb8>)
 8004fc6:	f002 febd 	bl	8007d44 <HAL_GPIO_WritePin>
            break;
 8004fca:	e003      	b.n	8004fd4 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	75fb      	strb	r3, [r7, #23]
            break;
 8004fd0:	e000      	b.n	8004fd4 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 8004fd2:	bf00      	nop
    }
    return retVal;
 8004fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000f58 	.word	0x20000f58
 8004fe4:	40021800 	.word	0x40021800
 8004fe8:	40020c00 	.word	0x40020c00

08004fec <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	2110      	movs	r1, #16
 8004ff4:	480c      	ldr	r0, [pc, #48]	@ (8005028 <Display_Init+0x3c>)
 8004ff6:	f002 fea5 	bl	8007d44 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8004ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800502c <Display_Init+0x40>)
 8004ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8005030 <Display_Init+0x44>)
 8004ffe:	490d      	ldr	r1, [pc, #52]	@ (8005034 <Display_Init+0x48>)
 8005000:	480d      	ldr	r0, [pc, #52]	@ (8005038 <Display_Init+0x4c>)
 8005002:	f7fc f965 	bl	80012d0 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 8005006:	480c      	ldr	r0, [pc, #48]	@ (8005038 <Display_Init+0x4c>)
 8005008:	f7fd fd70 	bl	8002aec <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 800500c:	2100      	movs	r1, #0
 800500e:	480a      	ldr	r0, [pc, #40]	@ (8005038 <Display_Init+0x4c>)
 8005010:	f7fd fd7b 	bl	8002b0a <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 8005014:	4808      	ldr	r0, [pc, #32]	@ (8005038 <Display_Init+0x4c>)
 8005016:	f7fc f935 	bl	8001284 <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 800501a:	2178      	movs	r1, #120	@ 0x78
 800501c:	4806      	ldr	r0, [pc, #24]	@ (8005038 <Display_Init+0x4c>)
 800501e:	f7fd fd85 	bl	8002b2c <u8x8_SetContrast>
}
 8005022:	bf00      	nop
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	40021800 	.word	0x40021800
 800502c:	08004ec5 	.word	0x08004ec5
 8005030:	08004f31 	.word	0x08004f31
 8005034:	0800b2e8 	.word	0x0800b2e8
 8005038:	20000c9c 	.word	0x20000c9c

0800503c <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 8005042:	4824      	ldr	r0, [pc, #144]	@ (80050d4 <Display_MainTitlePage+0x98>)
 8005044:	f7fc f8dc 	bl	8001200 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 8005048:	4b23      	ldr	r3, [pc, #140]	@ (80050d8 <Display_MainTitlePage+0x9c>)
 800504a:	9301      	str	r3, [sp, #4]
 800504c:	2340      	movs	r3, #64	@ 0x40
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	2380      	movs	r3, #128	@ 0x80
 8005052:	2200      	movs	r2, #0
 8005054:	2100      	movs	r1, #0
 8005056:	481f      	ldr	r0, [pc, #124]	@ (80050d4 <Display_MainTitlePage+0x98>)
 8005058:	f7fc f804 	bl	8001064 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 800505c:	481d      	ldr	r0, [pc, #116]	@ (80050d4 <Display_MainTitlePage+0x98>)
 800505e:	f7fc f8e3 	bl	8001228 <u8g2_NextPage>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1ef      	bne.n	8005048 <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 8005068:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800506c:	f002 fbb4 	bl	80077d8 <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 8005070:	4818      	ldr	r0, [pc, #96]	@ (80050d4 <Display_MainTitlePage+0x98>)
 8005072:	f7fc f83a 	bl	80010ea <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8005076:	4919      	ldr	r1, [pc, #100]	@ (80050dc <Display_MainTitlePage+0xa0>)
 8005078:	4816      	ldr	r0, [pc, #88]	@ (80050d4 <Display_MainTitlePage+0x98>)
 800507a:	f7fc fed9 	bl	8001e30 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 800507e:	4b18      	ldr	r3, [pc, #96]	@ (80050e0 <Display_MainTitlePage+0xa4>)
 8005080:	2210      	movs	r2, #16
 8005082:	212a      	movs	r1, #42	@ 0x2a
 8005084:	4813      	ldr	r0, [pc, #76]	@ (80050d4 <Display_MainTitlePage+0x98>)
 8005086:	f7fc fe31 	bl	8001cec <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 800508a:	4914      	ldr	r1, [pc, #80]	@ (80050dc <Display_MainTitlePage+0xa0>)
 800508c:	4811      	ldr	r0, [pc, #68]	@ (80050d4 <Display_MainTitlePage+0x98>)
 800508e:	f7fc fecf 	bl	8001e30 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 8005092:	4b14      	ldr	r3, [pc, #80]	@ (80050e4 <Display_MainTitlePage+0xa8>)
 8005094:	2221      	movs	r2, #33	@ 0x21
 8005096:	2106      	movs	r1, #6
 8005098:	480e      	ldr	r0, [pc, #56]	@ (80050d4 <Display_MainTitlePage+0x98>)
 800509a:	f7fc fe27 	bl	8001cec <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 800509e:	200a      	movs	r0, #10
 80050a0:	f002 fb9a 	bl	80077d8 <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 80050a4:	480b      	ldr	r0, [pc, #44]	@ (80050d4 <Display_MainTitlePage+0x98>)
 80050a6:	f7fc f820 	bl	80010ea <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 80050aa:	480a      	ldr	r0, [pc, #40]	@ (80050d4 <Display_MainTitlePage+0x98>)
 80050ac:	f7fc f8bc 	bl	8001228 <u8g2_NextPage>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1c5      	bne.n	8005042 <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 80050b6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80050ba:	f002 fb8d 	bl	80077d8 <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 80050be:	4805      	ldr	r0, [pc, #20]	@ (80050d4 <Display_MainTitlePage+0x98>)
 80050c0:	f7fc f813 	bl	80010ea <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 80050c4:	2200      	movs	r2, #0
 80050c6:	2110      	movs	r1, #16
 80050c8:	4807      	ldr	r0, [pc, #28]	@ (80050e8 <Display_MainTitlePage+0xac>)
 80050ca:	f002 fe3b 	bl	8007d44 <HAL_GPIO_WritePin>
}
 80050ce:	bf00      	nop
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	20000c9c 	.word	0x20000c9c
 80050d8:	20000348 	.word	0x20000348
 80050dc:	0800a690 	.word	0x0800a690
 80050e0:	0800a638 	.word	0x0800a638
 80050e4:	0800a640 	.word	0x0800a640
 80050e8:	40021800 	.word	0x40021800

080050ec <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b088      	sub	sp, #32
 80050f0:	af04      	add	r7, sp, #16
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	460b      	mov	r3, r1
 80050f6:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 80050f8:	2300      	movs	r3, #0
 80050fa:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR == PIN_INPUT) ? ALERT_PIN_CELL_01 : 0;
 80050fc:	7bbb      	ldrb	r3, [r7, #14]
 80050fe:	f043 0301 	orr.w	r3, r3, #1
 8005102:	b2db      	uxtb	r3, r3
 8005104:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 8005106:	7bbb      	ldrb	r3, [r7, #14]
 8005108:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 800510a:	7bbb      	ldrb	r3, [r7, #14]
 800510c:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 800510e:	7bbb      	ldrb	r3, [r7, #14]
 8005110:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR       == PIN_INPUT) ? CELL_01_LED_01       : 0;
 8005112:	7bbb      	ldrb	r3, [r7, #14]
 8005114:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 8005116:	7bbb      	ldrb	r3, [r7, #14]
 8005118:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 800511a:	7bbb      	ldrb	r3, [r7, #14]
 800511c:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 800511e:	7bbb      	ldrb	r3, [r7, #14]
 8005120:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8005122:	2300      	movs	r3, #0
 8005124:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? (1U << 0) : 0;
 8005126:	7b7b      	ldrb	r3, [r7, #13]
 8005128:	f043 0301 	orr.w	r3, r3, #1
 800512c:	b2db      	uxtb	r3, r3
 800512e:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? (1U << 1) : 0;
 8005130:	7b7b      	ldrb	r3, [r7, #13]
 8005132:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? (1U << 2) : 0;
 8005134:	7b7b      	ldrb	r3, [r7, #13]
 8005136:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? (1U << 3) : 0;
 8005138:	7b7b      	ldrb	r3, [r7, #13]
 800513a:	f043 0308 	orr.w	r3, r3, #8
 800513e:	b2db      	uxtb	r3, r3
 8005140:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? (1U << 4) : 0;
 8005142:	7b7b      	ldrb	r3, [r7, #13]
 8005144:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? (1U << 5) : 0;
 8005146:	7b7b      	ldrb	r3, [r7, #13]
 8005148:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? (1U << 6) : 0;
 800514a:	7b7b      	ldrb	r3, [r7, #13]
 800514c:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? (1U << 7) : 0;
 800514e:	7b7b      	ldrb	r3, [r7, #13]
 8005150:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8005152:	78fb      	ldrb	r3, [r7, #3]
 8005154:	b29b      	uxth	r3, r3
 8005156:	005b      	lsls	r3, r3, #1
 8005158:	b299      	uxth	r1, r3
 800515a:	2364      	movs	r3, #100	@ 0x64
 800515c:	9302      	str	r3, [sp, #8]
 800515e:	2301      	movs	r3, #1
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	f107 030e 	add.w	r3, r7, #14
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	2301      	movs	r3, #1
 800516a:	2206      	movs	r2, #6
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f002 ff47 	bl	8008000 <HAL_I2C_Mem_Write>
 8005172:	4603      	mov	r3, r0
 8005174:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 8005176:	7bfb      	ldrb	r3, [r7, #15]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d001      	beq.n	8005180 <Expander_InitPinDirections+0x94>
    {
        return status;
 800517c:	7bfb      	ldrb	r3, [r7, #15]
 800517e:	e012      	b.n	80051a6 <Expander_InitPinDirections+0xba>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8005180:	78fb      	ldrb	r3, [r7, #3]
 8005182:	b29b      	uxth	r3, r3
 8005184:	005b      	lsls	r3, r3, #1
 8005186:	b299      	uxth	r1, r3
 8005188:	2364      	movs	r3, #100	@ 0x64
 800518a:	9302      	str	r3, [sp, #8]
 800518c:	2301      	movs	r3, #1
 800518e:	9301      	str	r3, [sp, #4]
 8005190:	f107 030d 	add.w	r3, r7, #13
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	2301      	movs	r3, #1
 8005198:	2207      	movs	r2, #7
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f002 ff30 	bl	8008000 <HAL_I2C_Mem_Write>
 80051a0:	4603      	mov	r3, r0
 80051a2:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b088      	sub	sp, #32
 80051b2:	af04      	add	r7, sp, #16
 80051b4:	6078      	str	r0, [r7, #4]
 80051b6:	4608      	mov	r0, r1
 80051b8:	4611      	mov	r1, r2
 80051ba:	461a      	mov	r2, r3
 80051bc:	4603      	mov	r3, r0
 80051be:	70fb      	strb	r3, [r7, #3]
 80051c0:	460b      	mov	r3, r1
 80051c2:	803b      	strh	r3, [r7, #0]
 80051c4:	4613      	mov	r3, r2
 80051c6:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 80051c8:	883b      	ldrh	r3, [r7, #0]
 80051ca:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d142      	bne.n	8005258 <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 80051d2:	2302      	movs	r3, #2
 80051d4:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 80051d6:	78fb      	ldrb	r3, [r7, #3]
 80051d8:	b29b      	uxth	r3, r3
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	b299      	uxth	r1, r3
 80051de:	7bfb      	ldrb	r3, [r7, #15]
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	2364      	movs	r3, #100	@ 0x64
 80051e4:	9302      	str	r3, [sp, #8]
 80051e6:	2301      	movs	r3, #1
 80051e8:	9301      	str	r3, [sp, #4]
 80051ea:	f107 030c 	add.w	r3, r7, #12
 80051ee:	9300      	str	r3, [sp, #0]
 80051f0:	2301      	movs	r3, #1
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f002 fffe 	bl	80081f4 <HAL_I2C_Mem_Read>
 80051f8:	4603      	mov	r3, r0
 80051fa:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 80051fc:	7bbb      	ldrb	r3, [r7, #14]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <Expander_SetPinState+0x58>
            return status;
 8005202:	7bbb      	ldrb	r3, [r7, #14]
 8005204:	e073      	b.n	80052ee <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 8005206:	78bb      	ldrb	r3, [r7, #2]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d106      	bne.n	800521a <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 800520c:	883b      	ldrh	r3, [r7, #0]
 800520e:	b2da      	uxtb	r2, r3
 8005210:	7b3b      	ldrb	r3, [r7, #12]
 8005212:	4313      	orrs	r3, r2
 8005214:	b2db      	uxtb	r3, r3
 8005216:	733b      	strb	r3, [r7, #12]
 8005218:	e009      	b.n	800522e <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 800521a:	883b      	ldrh	r3, [r7, #0]
 800521c:	b25b      	sxtb	r3, r3
 800521e:	43db      	mvns	r3, r3
 8005220:	b25a      	sxtb	r2, r3
 8005222:	7b3b      	ldrb	r3, [r7, #12]
 8005224:	b25b      	sxtb	r3, r3
 8005226:	4013      	ands	r3, r2
 8005228:	b25b      	sxtb	r3, r3
 800522a:	b2db      	uxtb	r3, r3
 800522c:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 800522e:	78fb      	ldrb	r3, [r7, #3]
 8005230:	b29b      	uxth	r3, r3
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	b299      	uxth	r1, r3
 8005236:	7bfb      	ldrb	r3, [r7, #15]
 8005238:	b29a      	uxth	r2, r3
 800523a:	2364      	movs	r3, #100	@ 0x64
 800523c:	9302      	str	r3, [sp, #8]
 800523e:	2301      	movs	r3, #1
 8005240:	9301      	str	r3, [sp, #4]
 8005242:	f107 030c 	add.w	r3, r7, #12
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	2301      	movs	r3, #1
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f002 fed8 	bl	8008000 <HAL_I2C_Mem_Write>
 8005250:	4603      	mov	r3, r0
 8005252:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8005254:	7bbb      	ldrb	r3, [r7, #14]
 8005256:	e04a      	b.n	80052ee <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 8005258:	883b      	ldrh	r3, [r7, #0]
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	d145      	bne.n	80052ec <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 8005260:	2303      	movs	r3, #3
 8005262:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	b29b      	uxth	r3, r3
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	b299      	uxth	r1, r3
 800526c:	7bfb      	ldrb	r3, [r7, #15]
 800526e:	b29a      	uxth	r2, r3
 8005270:	2364      	movs	r3, #100	@ 0x64
 8005272:	9302      	str	r3, [sp, #8]
 8005274:	2301      	movs	r3, #1
 8005276:	9301      	str	r3, [sp, #4]
 8005278:	f107 030c 	add.w	r3, r7, #12
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	2301      	movs	r3, #1
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f002 ffb7 	bl	80081f4 <HAL_I2C_Mem_Read>
 8005286:	4603      	mov	r3, r0
 8005288:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 800528a:	7bbb      	ldrb	r3, [r7, #14]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <Expander_SetPinState+0xe6>
            return status;
 8005290:	7bbb      	ldrb	r3, [r7, #14]
 8005292:	e02c      	b.n	80052ee <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 8005294:	883b      	ldrh	r3, [r7, #0]
 8005296:	0a1b      	lsrs	r3, r3, #8
 8005298:	b29b      	uxth	r3, r3
 800529a:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 800529c:	78bb      	ldrb	r3, [r7, #2]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d105      	bne.n	80052ae <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 80052a2:	7b3a      	ldrb	r2, [r7, #12]
 80052a4:	7b7b      	ldrb	r3, [r7, #13]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	733b      	strb	r3, [r7, #12]
 80052ac:	e009      	b.n	80052c2 <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 80052ae:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80052b2:	43db      	mvns	r3, r3
 80052b4:	b25a      	sxtb	r2, r3
 80052b6:	7b3b      	ldrb	r3, [r7, #12]
 80052b8:	b25b      	sxtb	r3, r3
 80052ba:	4013      	ands	r3, r2
 80052bc:	b25b      	sxtb	r3, r3
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 80052c2:	78fb      	ldrb	r3, [r7, #3]
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	b299      	uxth	r1, r3
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	2364      	movs	r3, #100	@ 0x64
 80052d0:	9302      	str	r3, [sp, #8]
 80052d2:	2301      	movs	r3, #1
 80052d4:	9301      	str	r3, [sp, #4]
 80052d6:	f107 030c 	add.w	r3, r7, #12
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	2301      	movs	r3, #1
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f002 fe8e 	bl	8008000 <HAL_I2C_Mem_Write>
 80052e4:	4603      	mov	r3, r0
 80052e6:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 80052e8:	7bbb      	ldrb	r3, [r7, #14]
 80052ea:	e000      	b.n	80052ee <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
    }
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3710      	adds	r7, #16
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 8005300:	4b11      	ldr	r3, [pc, #68]	@ (8005348 <Expander_InitAllDevices+0x50>)
 8005302:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 8005304:	2304      	movs	r3, #4
 8005306:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 8005308:	2300      	movs	r3, #0
 800530a:	617b      	str	r3, [r7, #20]
 800530c:	e012      	b.n	8005334 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 800530e:	f107 0208 	add.w	r2, r7, #8
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	4413      	add	r3, r2
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	4619      	mov	r1, r3
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7ff fee6 	bl	80050ec <Expander_InitPinDirections>
 8005320:	4603      	mov	r3, r0
 8005322:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8005324:	7bfb      	ldrb	r3, [r7, #15]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <Expander_InitAllDevices+0x36>
        {
            return status;
 800532a:	7bfb      	ldrb	r3, [r7, #15]
 800532c:	e007      	b.n	800533e <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	3301      	adds	r3, #1
 8005332:	617b      	str	r3, [r7, #20]
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	429a      	cmp	r2, r3
 800533a:	d3e8      	bcc.n	800530e <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3718      	adds	r7, #24
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	24232221 	.word	0x24232221

0800534c <get_voltage_map>:


// In this example all cells share the same voltage mapping.
static VoltageMap* get_voltage_map(CellID cell)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	4603      	mov	r3, r0
 8005354:	71fb      	strb	r3, [r7, #7]
    (void)cell;  // Unused since mapping is the same for all cells.
    return default_map;
 8005356:	4b03      	ldr	r3, [pc, #12]	@ (8005364 <get_voltage_map+0x18>)
}
 8005358:	4618      	mov	r0, r3
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	20000748 	.word	0x20000748

08005368 <get_cell_control_params>:

// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expanderAddr, uint16_t *sel0, uint16_t *sel1, uint16_t *sel2)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	60b9      	str	r1, [r7, #8]
 8005370:	607a      	str	r2, [r7, #4]
 8005372:	603b      	str	r3, [r7, #0]
 8005374:	4603      	mov	r3, r0
 8005376:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8005378:	7bfb      	ldrb	r3, [r7, #15]
 800537a:	2b0b      	cmp	r3, #11
 800537c:	f200 80c4 	bhi.w	8005508 <get_cell_control_params+0x1a0>
 8005380:	a201      	add	r2, pc, #4	@ (adr r2, 8005388 <get_cell_control_params+0x20>)
 8005382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005386:	bf00      	nop
 8005388:	080053b9 	.word	0x080053b9
 800538c:	080053d3 	.word	0x080053d3
 8005390:	080053ed 	.word	0x080053ed
 8005394:	0800540d 	.word	0x0800540d
 8005398:	08005427 	.word	0x08005427
 800539c:	08005441 	.word	0x08005441
 80053a0:	08005461 	.word	0x08005461
 80053a4:	0800547b 	.word	0x0800547b
 80053a8:	08005495 	.word	0x08005495
 80053ac:	080054b5 	.word	0x080054b5
 80053b0:	080054cf 	.word	0x080054cf
 80053b4:	080054e9 	.word	0x080054e9
    {
        case CELL_1:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	2221      	movs	r2, #33	@ 0x21
 80053bc:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2202      	movs	r2, #2
 80053c2:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	2204      	movs	r2, #4
 80053c8:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	2208      	movs	r2, #8
 80053ce:	801a      	strh	r2, [r3, #0]
            break;
 80053d0:	e0a7      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_2:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2221      	movs	r2, #33	@ 0x21
 80053d6:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2280      	movs	r2, #128	@ 0x80
 80053dc:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2240      	movs	r2, #64	@ 0x40
 80053e2:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	2220      	movs	r2, #32
 80053e8:	801a      	strh	r2, [r3, #0]
            break;
 80053ea:	e09a      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_3:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2221      	movs	r2, #33	@ 0x21
 80053f0:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80053f8:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005400:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005408:	801a      	strh	r2, [r3, #0]
            break;
 800540a:	e08a      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_4:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2222      	movs	r2, #34	@ 0x22
 8005410:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2202      	movs	r2, #2
 8005416:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	2204      	movs	r2, #4
 800541c:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	2208      	movs	r2, #8
 8005422:	801a      	strh	r2, [r3, #0]
            break;
 8005424:	e07d      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_5:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	2222      	movs	r2, #34	@ 0x22
 800542a:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2280      	movs	r2, #128	@ 0x80
 8005430:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2240      	movs	r2, #64	@ 0x40
 8005436:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	2220      	movs	r2, #32
 800543c:	801a      	strh	r2, [r3, #0]
            break;
 800543e:	e070      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_6:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2222      	movs	r2, #34	@ 0x22
 8005444:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800544c:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005454:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800545c:	801a      	strh	r2, [r3, #0]
            break;
 800545e:	e060      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_7:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2223      	movs	r2, #35	@ 0x23
 8005464:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2202      	movs	r2, #2
 800546a:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2204      	movs	r2, #4
 8005470:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	2208      	movs	r2, #8
 8005476:	801a      	strh	r2, [r3, #0]
            break;
 8005478:	e053      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_8:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	2223      	movs	r2, #35	@ 0x23
 800547e:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2280      	movs	r2, #128	@ 0x80
 8005484:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2240      	movs	r2, #64	@ 0x40
 800548a:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	2220      	movs	r2, #32
 8005490:	801a      	strh	r2, [r3, #0]
            break;
 8005492:	e046      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_9:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2223      	movs	r2, #35	@ 0x23
 8005498:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80054a0:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054a8:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80054b0:	801a      	strh	r2, [r3, #0]
            break;
 80054b2:	e036      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_10:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2224      	movs	r2, #36	@ 0x24
 80054b8:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2202      	movs	r2, #2
 80054be:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	2204      	movs	r2, #4
 80054c4:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	2208      	movs	r2, #8
 80054ca:	801a      	strh	r2, [r3, #0]
            break;
 80054cc:	e029      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_11:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2224      	movs	r2, #36	@ 0x24
 80054d2:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2280      	movs	r2, #128	@ 0x80
 80054d8:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2240      	movs	r2, #64	@ 0x40
 80054de:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	2220      	movs	r2, #32
 80054e4:	801a      	strh	r2, [r3, #0]
            break;
 80054e6:	e01c      	b.n	8005522 <get_cell_control_params+0x1ba>
        case CELL_12:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2224      	movs	r2, #36	@ 0x24
 80054ec:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80054f4:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054fc:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005504:	801a      	strh	r2, [r3, #0]
            break;
 8005506:	e00c      	b.n	8005522 <get_cell_control_params+0x1ba>
        default:
            // Default to CELL_1 if an invalid cell is specified
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2221      	movs	r2, #33	@ 0x21
 800550c:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2202      	movs	r2, #2
 8005512:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	2204      	movs	r2, #4
 8005518:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	2208      	movs	r2, #8
 800551e:	801a      	strh	r2, [r3, #0]
            break;
 8005520:	bf00      	nop
    }
}
 8005522:	bf00      	nop
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop

08005530 <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage(I2C_HandleTypeDef *hi2c, CellID cell, float voltage)
{
 8005530:	b590      	push	{r4, r7, lr}
 8005532:	b08d      	sub	sp, #52	@ 0x34
 8005534:	af02      	add	r7, sp, #8
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	460b      	mov	r3, r1
 800553a:	ed87 0a01 	vstr	s0, [r7, #4]
 800553e:	72fb      	strb	r3, [r7, #11]
    // Get the voltage mapping for this cell (all cells share the same mapping in this example)
    VoltageMap *map = get_voltage_map(cell);
 8005540:	7afb      	ldrb	r3, [r7, #11]
 8005542:	4618      	mov	r0, r3
 8005544:	f7ff ff02 	bl	800534c <get_voltage_map>
 8005548:	61f8      	str	r0, [r7, #28]
    if (map == NULL) return;
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d057      	beq.n	8005600 <Set_Output_Voltage+0xd0>

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 8005550:	23ff      	movs	r3, #255	@ 0xff
 8005552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (int i = 0; i < 8; i++) {
 8005556:	2300      	movs	r3, #0
 8005558:	623b      	str	r3, [r7, #32]
 800555a:	e017      	b.n	800558c <Set_Output_Voltage+0x5c>
        if (map[i].voltage == voltage) {
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	00db      	lsls	r3, r3, #3
 8005560:	69fa      	ldr	r2, [r7, #28]
 8005562:	4413      	add	r3, r2
 8005564:	edd3 7a00 	vldr	s15, [r3]
 8005568:	ed97 7a01 	vldr	s14, [r7, #4]
 800556c:	eeb4 7a67 	vcmp.f32	s14, s15
 8005570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005574:	d107      	bne.n	8005586 <Set_Output_Voltage+0x56>
            mux_channel = map[i].mux_channel;
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	00db      	lsls	r3, r3, #3
 800557a:	69fa      	ldr	r2, [r7, #28]
 800557c:	4413      	add	r3, r2
 800557e:	791b      	ldrb	r3, [r3, #4]
 8005580:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8005584:	e005      	b.n	8005592 <Set_Output_Voltage+0x62>
    for (int i = 0; i < 8; i++) {
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	3301      	adds	r3, #1
 800558a:	623b      	str	r3, [r7, #32]
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	2b07      	cmp	r3, #7
 8005590:	dde4      	ble.n	800555c <Set_Output_Voltage+0x2c>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 8005592:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005596:	2bff      	cmp	r3, #255	@ 0xff
 8005598:	d034      	beq.n	8005604 <Set_Output_Voltage+0xd4>

    // Convert mux_channel into its 3 select bits.
    uint8_t s0 = (mux_channel >> 0) & 0x01;
 800559a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	76fb      	strb	r3, [r7, #27]
    uint8_t s1 = (mux_channel >> 1) & 0x01;
 80055a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055a8:	085b      	lsrs	r3, r3, #1
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	76bb      	strb	r3, [r7, #26]
    uint8_t s2 = (mux_channel >> 2) & 0x01;
 80055b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055b6:	089b      	lsrs	r3, r3, #2
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	767b      	strb	r3, [r7, #25]

    // Get the expander address and control pins for this cell.
    uint8_t expanderAddr;
    uint16_t sel0, sel1, sel2;
    get_cell_control_params(cell, &expanderAddr, &sel0, &sel1, &sel2);
 80055c0:	f107 0414 	add.w	r4, r7, #20
 80055c4:	f107 0216 	add.w	r2, r7, #22
 80055c8:	f107 0118 	add.w	r1, r7, #24
 80055cc:	7af8      	ldrb	r0, [r7, #11]
 80055ce:	f107 0312 	add.w	r3, r7, #18
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	4623      	mov	r3, r4
 80055d6:	f7ff fec7 	bl	8005368 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(hi2c, expanderAddr, sel0, s0);
 80055da:	7e39      	ldrb	r1, [r7, #24]
 80055dc:	8afa      	ldrh	r2, [r7, #22]
 80055de:	7efb      	ldrb	r3, [r7, #27]
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f7ff fde4 	bl	80051ae <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel1, s1);
 80055e6:	7e39      	ldrb	r1, [r7, #24]
 80055e8:	8aba      	ldrh	r2, [r7, #20]
 80055ea:	7ebb      	ldrb	r3, [r7, #26]
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f7ff fdde 	bl	80051ae <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel2, s2);
 80055f2:	7e39      	ldrb	r1, [r7, #24]
 80055f4:	8a7a      	ldrh	r2, [r7, #18]
 80055f6:	7e7b      	ldrb	r3, [r7, #25]
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f7ff fdd8 	bl	80051ae <Expander_SetPinState>
 80055fe:	e002      	b.n	8005606 <Set_Output_Voltage+0xd6>
    if (map == NULL) return;
 8005600:	bf00      	nop
 8005602:	e000      	b.n	8005606 <Set_Output_Voltage+0xd6>
    if (mux_channel == 0xFF) return; // Voltage not found
 8005604:	bf00      	nop
}
 8005606:	372c      	adds	r7, #44	@ 0x2c
 8005608:	46bd      	mov	sp, r7
 800560a:	bd90      	pop	{r4, r7, pc}

0800560c <cs_low>:
/* USER CODE BEGIN 0 */

//--------------------------------------------------------------//


void cs_low() {
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8005610:	2200      	movs	r2, #0
 8005612:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005616:	4805      	ldr	r0, [pc, #20]	@ (800562c <cs_low+0x20>)
 8005618:	f002 fb94 	bl	8007d44 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Enable Pack, /CS asserted
 800561c:	2201      	movs	r2, #1
 800561e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005622:	4803      	ldr	r0, [pc, #12]	@ (8005630 <cs_low+0x24>)
 8005624:	f002 fb8e 	bl	8007d44 <HAL_GPIO_WritePin>


}
 8005628:	bf00      	nop
 800562a:	bd80      	pop	{r7, pc}
 800562c:	40020400 	.word	0x40020400
 8005630:	40020c00 	.word	0x40020c00

08005634 <cs_high>:

void cs_high() {
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8005638:	2201      	movs	r2, #1
 800563a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800563e:	4805      	ldr	r0, [pc, #20]	@ (8005654 <cs_high+0x20>)
 8005640:	f002 fb80 	bl	8007d44 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Disable Pack, /CS deasserted
 8005644:	2201      	movs	r2, #1
 8005646:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800564a:	4803      	ldr	r0, [pc, #12]	@ (8005658 <cs_high+0x24>)
 800564c:	f002 fb7a 	bl	8007d44 <HAL_GPIO_WritePin>


}
 8005650:	bf00      	nop
 8005652:	bd80      	pop	{r7, pc}
 8005654:	40020400 	.word	0x40020400
 8005658:	40020c00 	.word	0x40020c00

0800565c <delay_time_us>:

void delay_time_us(uint32_t time_delay_val) {
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
	uint32_t time_delay_count;
	uint32_t time_delay_val_temp = time_delay_val * 9;
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	4613      	mov	r3, r2
 8005668:	00db      	lsls	r3, r3, #3
 800566a:	4413      	add	r3, r2
 800566c:	60bb      	str	r3, [r7, #8]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 800566e:	2300      	movs	r3, #0
 8005670:	60fb      	str	r3, [r7, #12]
 8005672:	e003      	b.n	800567c <delay_time_us+0x20>
			time_delay_count++) {
		__NOP();
 8005674:	bf00      	nop
			time_delay_count++) {
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	3301      	adds	r3, #1
 800567a:	60fb      	str	r3, [r7, #12]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	429a      	cmp	r2, r3
 8005682:	d3f7      	bcc.n	8005674 <delay_time_us+0x18>
	}
}
 8005684:	bf00      	nop
 8005686:	bf00      	nop
 8005688:	3714      	adds	r7, #20
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
	...

08005694 <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	4603      	mov	r3, r0
 800569c:	6039      	str	r1, [r7, #0]
 800569e:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 80056a0:	2300      	movs	r3, #0
 80056a2:	73fb      	strb	r3, [r7, #15]
 80056a4:	e00f      	b.n	80056c6 <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 80056a6:	7bfb      	ldrb	r3, [r7, #15]
 80056a8:	683a      	ldr	r2, [r7, #0]
 80056aa:	18d1      	adds	r1, r2, r3
 80056ac:	2314      	movs	r3, #20
 80056ae:	2201      	movs	r2, #1
 80056b0:	4809      	ldr	r0, [pc, #36]	@ (80056d8 <spi_write_array+0x44>)
 80056b2:	f004 f91e 	bl	80098f2 <HAL_SPI_Transmit>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 80056bc:	f001 fd94 	bl	80071e8 <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 80056c0:	7bfb      	ldrb	r3, [r7, #15]
 80056c2:	3301      	adds	r3, #1
 80056c4:	73fb      	strb	r3, [r7, #15]
 80056c6:	7bfa      	ldrb	r2, [r7, #15]
 80056c8:	79fb      	ldrb	r3, [r7, #7]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d3eb      	bcc.n	80056a6 <spi_write_array+0x12>
		}
	}

}
 80056ce:	bf00      	nop
 80056d0:	bf00      	nop
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	20000fb0 	.word	0x20000fb0

080056dc <spi_write_read>:
HAL_StatusTypeDef status_spi_in = HAL_OK;
void spi_write_read(uint8_t tx_Data[], //array of data to be written on SPI port
		uint8_t tx_len, //length of the tx data array
		uint8_t *rx_data, //Input: array that will store the data read by the SPI port
		uint8_t rx_len //Option: number of bytes to be read from the SPI port
		) {
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	607a      	str	r2, [r7, #4]
 80056e6:	461a      	mov	r2, r3
 80056e8:	460b      	mov	r3, r1
 80056ea:	72fb      	strb	r3, [r7, #11]
 80056ec:	4613      	mov	r3, r2
 80056ee:	72bb      	strb	r3, [r7, #10]
	status_spi_out = HAL_SPI_Transmit(&hspi4, tx_Data, tx_len, 20);
 80056f0:	7afb      	ldrb	r3, [r7, #11]
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	2314      	movs	r3, #20
 80056f6:	68f9      	ldr	r1, [r7, #12]
 80056f8:	4812      	ldr	r0, [pc, #72]	@ (8005744 <spi_write_read+0x68>)
 80056fa:	f004 f8fa 	bl	80098f2 <HAL_SPI_Transmit>
 80056fe:	4603      	mov	r3, r0
 8005700:	461a      	mov	r2, r3
 8005702:	4b11      	ldr	r3, [pc, #68]	@ (8005748 <spi_write_read+0x6c>)
 8005704:	701a      	strb	r2, [r3, #0]
	rx_len_local = rx_len;
 8005706:	4a11      	ldr	r2, [pc, #68]	@ (800574c <spi_write_read+0x70>)
 8005708:	7abb      	ldrb	r3, [r7, #10]
 800570a:	7013      	strb	r3, [r2, #0]
	if (status_spi_out != HAL_OK) {
 800570c:	4b0e      	ldr	r3, [pc, #56]	@ (8005748 <spi_write_read+0x6c>)
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <spi_write_read+0x3c>

		Error_Handler();
 8005714:	f001 fd68 	bl	80071e8 <Error_Handler>
	}
	status_spi_in = HAL_SPI_Receive(&hspi4, rx_data, rx_len, 20);
 8005718:	7abb      	ldrb	r3, [r7, #10]
 800571a:	b29a      	uxth	r2, r3
 800571c:	2314      	movs	r3, #20
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	4808      	ldr	r0, [pc, #32]	@ (8005744 <spi_write_read+0x68>)
 8005722:	f004 fa2a 	bl	8009b7a <HAL_SPI_Receive>
 8005726:	4603      	mov	r3, r0
 8005728:	461a      	mov	r2, r3
 800572a:	4b09      	ldr	r3, [pc, #36]	@ (8005750 <spi_write_read+0x74>)
 800572c:	701a      	strb	r2, [r3, #0]
	if (status_spi_in != HAL_OK) {
 800572e:	4b08      	ldr	r3, [pc, #32]	@ (8005750 <spi_write_read+0x74>)
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <spi_write_read+0x5e>

		Error_Handler();
 8005736:	f001 fd57 	bl	80071e8 <Error_Handler>
	}

}
 800573a:	bf00      	nop
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20000fb0 	.word	0x20000fb0
 8005748:	20001221 	.word	0x20001221
 800574c:	20001220 	.word	0x20001220
 8005750:	20001222 	.word	0x20001222

08005754 <spi_read_byte>:
 * @brief Description  :  Read just 1 byte using the SPI port
 * @param parameters   :  TX data array, TX data length, RX data pointer, number of bytes to be read from the SPI port
 * @return Value       :  return the data RX buffer
 */

uint8_t spi_read_byte(uint8_t tx_dat) {
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af02      	add	r7, sp, #8
 800575a:	4603      	mov	r3, r0
 800575c:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	if (HAL_SPI_TransmitReceive(&hspi4, &tx_dat, &data, 1, 20) != HAL_OK) {
 800575e:	f107 020f 	add.w	r2, r7, #15
 8005762:	1df9      	adds	r1, r7, #7
 8005764:	2314      	movs	r3, #20
 8005766:	9300      	str	r3, [sp, #0]
 8005768:	2301      	movs	r3, #1
 800576a:	4806      	ldr	r0, [pc, #24]	@ (8005784 <spi_read_byte+0x30>)
 800576c:	f004 fb1e 	bl	8009dac <HAL_SPI_TransmitReceive>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <spi_read_byte+0x26>
		Error_Handler();
 8005776:	f001 fd37 	bl	80071e8 <Error_Handler>
	}
	return (data);
 800577a:	7bfb      	ldrb	r3, [r7, #15]
}
 800577c:	4618      	mov	r0, r3
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	20000fb0 	.word	0x20000fb0

08005788 <temparature_data_read>:
 * @brief Function Name: temparature_data_read.
 * @brief Description  : Read all LTC6811-1 temperature sensors
 */

void temparature_data_read()
{
 8005788:	b590      	push	{r4, r7, lr}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
   LTC6811_clraux();
 800578e:	f7fd fcba 	bl	8003106 <LTC6811_clraux>
   int8_t error = 0;
 8005792:	2300      	movs	r3, #0
 8005794:	73bb      	strb	r3, [r7, #14]
   int32_t time = 0;
 8005796:	2300      	movs	r3, #0
 8005798:	60bb      	str	r3, [r7, #8]
   uint8_t i_1;
   uint32_t conv_time = 0;
 800579a:	2300      	movs	r3, #0
 800579c:	607b      	str	r3, [r7, #4]
   //-----------------------
   wakeup_sleep(TOTAL_IC);
 800579e:	2002      	movs	r0, #2
 80057a0:	f7fd fcf6 	bl	8003190 <wakeup_sleep>
   LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_ALL);
 80057a4:	2302      	movs	r3, #2
 80057a6:	2100      	movs	r1, #0
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7fd fc66 	bl	800307a <LTC6811_adax>
   conv_time = LTC6811_pollAdc();
 80057ae:	f7fd fca3 	bl	80030f8 <LTC6811_pollAdc>
 80057b2:	6078      	str	r0, [r7, #4]
   time += conv_time / 1000;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005870 <temparature_data_read+0xe8>)
 80057b8:	fba2 2303 	umull	r2, r3, r2, r3
 80057bc:	099a      	lsrs	r2, r3, #6
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	4413      	add	r3, r2
 80057c2:	60bb      	str	r3, [r7, #8]
   //-----------------------
   wakeup_sleep(TOTAL_IC);
 80057c4:	2002      	movs	r0, #2
 80057c6:	f7fd fce3 	bl	8003190 <wakeup_sleep>
   error = LTC6811_rdaux(SEL_ALL_REG, TOTAL_IC, BMS_IC); // Set to read back all aux registers
 80057ca:	2300      	movs	r3, #0
 80057cc:	4a29      	ldr	r2, [pc, #164]	@ (8005874 <temparature_data_read+0xec>)
 80057ce:	2102      	movs	r1, #2
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7fd fc7b 	bl	80030cc <LTC6811_rdaux>
 80057d6:	4603      	mov	r3, r0
 80057d8:	73bb      	strb	r3, [r7, #14]

   if (error == -1)
 80057da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057e2:	d117      	bne.n	8005814 <temparature_data_read+0x8c>
   {
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 80057e4:	2300      	movs	r3, #0
 80057e6:	73fb      	strb	r3, [r7, #15]
 80057e8:	e010      	b.n	800580c <temparature_data_read+0x84>
       {
           BMS_IC[0].heat.temp[i_1] = TemperatureDataTable[123];
 80057ea:	7bfb      	ldrb	r3, [r7, #15]
 80057ec:	210f      	movs	r1, #15
 80057ee:	4a21      	ldr	r2, [pc, #132]	@ (8005874 <temparature_data_read+0xec>)
 80057f0:	4413      	add	r3, r2
 80057f2:	460a      	mov	r2, r1
 80057f4:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
           BMS_IC[1].heat.temp[i_1] = TemperatureDataTable[123];
 80057f8:	7bfb      	ldrb	r3, [r7, #15]
 80057fa:	210f      	movs	r1, #15
 80057fc:	4a1d      	ldr	r2, [pc, #116]	@ (8005874 <temparature_data_read+0xec>)
 80057fe:	4413      	add	r3, r2
 8005800:	460a      	mov	r2, r1
 8005802:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8005806:	7bfb      	ldrb	r3, [r7, #15]
 8005808:	3301      	adds	r3, #1
 800580a:	73fb      	strb	r3, [r7, #15]
 800580c:	7bfb      	ldrb	r3, [r7, #15]
 800580e:	2b02      	cmp	r3, #2
 8005810:	d9eb      	bls.n	80057ea <temparature_data_read+0x62>
                   BMS_IC[0].aux.a_codes[i_1]);
           BMS_IC[1].heat.temp[i_1] = tempDataTableRead(
                               BMS_IC[1].aux.a_codes[i_1]);
       }
   }
}
 8005812:	e028      	b.n	8005866 <temparature_data_read+0xde>
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8005814:	2300      	movs	r3, #0
 8005816:	73fb      	strb	r3, [r7, #15]
 8005818:	e022      	b.n	8005860 <temparature_data_read+0xd8>
           BMS_IC[0].heat.temp[i_1] = tempDataTableRead(
 800581a:	7bfb      	ldrb	r3, [r7, #15]
 800581c:	4a15      	ldr	r2, [pc, #84]	@ (8005874 <temparature_data_read+0xec>)
 800581e:	3324      	adds	r3, #36	@ 0x24
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	4413      	add	r3, r2
 8005824:	88db      	ldrh	r3, [r3, #6]
 8005826:	7bfc      	ldrb	r4, [r7, #15]
 8005828:	4618      	mov	r0, r3
 800582a:	f000 f825 	bl	8005878 <tempDataTableRead>
 800582e:	4603      	mov	r3, r0
 8005830:	461a      	mov	r2, r3
 8005832:	4b10      	ldr	r3, [pc, #64]	@ (8005874 <temparature_data_read+0xec>)
 8005834:	4423      	add	r3, r4
 8005836:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
           BMS_IC[1].heat.temp[i_1] = tempDataTableRead(
 800583a:	7bfb      	ldrb	r3, [r7, #15]
 800583c:	4a0d      	ldr	r2, [pc, #52]	@ (8005874 <temparature_data_read+0xec>)
 800583e:	33a6      	adds	r3, #166	@ 0xa6
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	4413      	add	r3, r2
 8005844:	88db      	ldrh	r3, [r3, #6]
 8005846:	7bfc      	ldrb	r4, [r7, #15]
 8005848:	4618      	mov	r0, r3
 800584a:	f000 f815 	bl	8005878 <tempDataTableRead>
 800584e:	4603      	mov	r3, r0
 8005850:	461a      	mov	r2, r3
 8005852:	4b08      	ldr	r3, [pc, #32]	@ (8005874 <temparature_data_read+0xec>)
 8005854:	4423      	add	r3, r4
 8005856:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 800585a:	7bfb      	ldrb	r3, [r7, #15]
 800585c:	3301      	adds	r3, #1
 800585e:	73fb      	strb	r3, [r7, #15]
 8005860:	7bfb      	ldrb	r3, [r7, #15]
 8005862:	2b02      	cmp	r3, #2
 8005864:	d9d9      	bls.n	800581a <temparature_data_read+0x92>
}
 8005866:	bf00      	nop
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	bd90      	pop	{r4, r7, pc}
 800586e:	bf00      	nop
 8005870:	10624dd3 	.word	0x10624dd3
 8005874:	20001008 	.word	0x20001008

08005878 <tempDataTableRead>:
/*
 * @Function : tempDataTableRead
 * @Description : per calculated temperature values for voltage readings
 */
signed char tempDataTableRead(uint16_t tempe_v_in)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	4603      	mov	r3, r0
 8005880:	80fb      	strh	r3, [r7, #6]
    signed char temperature_val_tb;
    int temp_val_tp;
    temp_val_tp = (tempe_v_in >> 7) - 0x12;//0x30;
 8005882:	88fb      	ldrh	r3, [r7, #6]
 8005884:	09db      	lsrs	r3, r3, #7
 8005886:	b29b      	uxth	r3, r3
 8005888:	3b12      	subs	r3, #18
 800588a:	60bb      	str	r3, [r7, #8]
    if (temp_val_tp < 0)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2b00      	cmp	r3, #0
 8005890:	da02      	bge.n	8005898 <tempDataTableRead+0x20>
    {
        temperature_val_tb = 105;
 8005892:	2369      	movs	r3, #105	@ 0x69
 8005894:	73fb      	strb	r3, [r7, #15]
 8005896:	e00a      	b.n	80058ae <tempDataTableRead+0x36>
    }
    else if (temp_val_tp > 222)
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2bde      	cmp	r3, #222	@ 0xde
 800589c:	dd02      	ble.n	80058a4 <tempDataTableRead+0x2c>
    {
        temperature_val_tb = -25;
 800589e:	23e7      	movs	r3, #231	@ 0xe7
 80058a0:	73fb      	strb	r3, [r7, #15]
 80058a2:	e004      	b.n	80058ae <tempDataTableRead+0x36>
    }
    else
    {
        temperature_val_tb = TemperatureDataTable[temp_val_tp];
 80058a4:	4a06      	ldr	r2, [pc, #24]	@ (80058c0 <tempDataTableRead+0x48>)
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	4413      	add	r3, r2
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	73fb      	strb	r3, [r7, #15]
    }
    return temperature_val_tb;
 80058ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	0800b7f4 	.word	0x0800b7f4

080058c4 <cell_voltage_read>:

int8_t cell_voltage_read(void) {
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
	int8_t error = 0;
 80058ca:	2300      	movs	r3, #0
 80058cc:	717b      	strb	r3, [r7, #5]
	wakeup_sleep(TOTAL_IC);
 80058ce:	2002      	movs	r0, #2
 80058d0:	f7fd fc5e 	bl	8003190 <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 80058d4:	2302      	movs	r3, #2
 80058d6:	2100      	movs	r1, #0
 80058d8:	2200      	movs	r2, #0
 80058da:	4618      	mov	r0, r3
 80058dc:	f7fd fbba 	bl	8003054 <LTC6811_adcv>
	 LTC6811_pollAdc();
 80058e0:	f7fd fc0a 	bl	80030f8 <LTC6811_pollAdc>
	wakeup_sleep(TOTAL_IC);
 80058e4:	2002      	movs	r0, #2
 80058e6:	f7fd fc53 	bl	8003190 <wakeup_sleep>
	error = LTC6811_rdcv(SEL_ALL_REG, TOTAL_IC, BMS_IC);
 80058ea:	2300      	movs	r3, #0
 80058ec:	4a19      	ldr	r2, [pc, #100]	@ (8005954 <cell_voltage_read+0x90>)
 80058ee:	2102      	movs	r1, #2
 80058f0:	4618      	mov	r0, r3
 80058f2:	f7fd fbd4 	bl	800309e <LTC6811_rdcv>
 80058f6:	4603      	mov	r3, r0
 80058f8:	717b      	strb	r3, [r7, #5]
//	check_error(error);
	uint8_t i_1, current_ic_1;
	if (error == -1) {
 80058fa:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005902:	d121      	bne.n	8005948 <cell_voltage_read+0x84>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8005904:	2300      	movs	r3, #0
 8005906:	71bb      	strb	r3, [r7, #6]
 8005908:	e01b      	b.n	8005942 <cell_voltage_read+0x7e>
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 800590a:	2300      	movs	r3, #0
 800590c:	71fb      	strb	r3, [r7, #7]
 800590e:	e00f      	b.n	8005930 <cell_voltage_read+0x6c>
				BMS_IC[current_ic_1].cells.c_codes[i_1] = 0;
 8005910:	79ba      	ldrb	r2, [r7, #6]
 8005912:	79f9      	ldrb	r1, [r7, #7]
 8005914:	480f      	ldr	r0, [pc, #60]	@ (8005954 <cell_voltage_read+0x90>)
 8005916:	4613      	mov	r3, r2
 8005918:	019b      	lsls	r3, r3, #6
 800591a:	4413      	add	r3, r2
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	440b      	add	r3, r1
 8005920:	330c      	adds	r3, #12
 8005922:	005b      	lsls	r3, r3, #1
 8005924:	4403      	add	r3, r0
 8005926:	2200      	movs	r2, #0
 8005928:	80da      	strh	r2, [r3, #6]
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 800592a:	79fb      	ldrb	r3, [r7, #7]
 800592c:	3301      	adds	r3, #1
 800592e:	71fb      	strb	r3, [r7, #7]
 8005930:	4b08      	ldr	r3, [pc, #32]	@ (8005954 <cell_voltage_read+0x90>)
 8005932:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8005936:	79fa      	ldrb	r2, [r7, #7]
 8005938:	429a      	cmp	r2, r3
 800593a:	d3e9      	bcc.n	8005910 <cell_voltage_read+0x4c>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 800593c:	79bb      	ldrb	r3, [r7, #6]
 800593e:	3301      	adds	r3, #1
 8005940:	71bb      	strb	r3, [r7, #6]
 8005942:	79bb      	ldrb	r3, [r7, #6]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d9e0      	bls.n	800590a <cell_voltage_read+0x46>
			}
		}
	}
	//cell_data_print(error, conv_time);
	return error;
 8005948:	f997 3005 	ldrsb.w	r3, [r7, #5]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3708      	adds	r7, #8
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}
 8005954:	20001008 	.word	0x20001008

08005958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005958:	b590      	push	{r4, r7, lr}
 800595a:	b089      	sub	sp, #36	@ 0x24
 800595c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800595e:	f001 fec9 	bl	80076f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005962:	f001 f873 	bl	8006a4c <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005966:	f001 fa39 	bl	8006ddc <MX_GPIO_Init>
  MX_SPI1_Init();
 800596a:	f001 f95f 	bl	8006c2c <MX_SPI1_Init>
  MX_SPI2_Init();
 800596e:	f001 f993 	bl	8006c98 <MX_SPI2_Init>
  MX_I2C2_Init();
 8005972:	f001 f8db 	bl	8006b2c <MX_I2C2_Init>
  MX_I2C3_Init();
 8005976:	f001 f919 	bl	8006bac <MX_I2C3_Init>
  MX_SPI3_Init();
 800597a:	f001 f9c3 	bl	8006d04 <MX_SPI3_Init>
  MX_SPI4_Init();
 800597e:	f001 f9f7 	bl	8006d70 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */

// int INA229
  for (int i = 0; i < NUM_INA229; i++)
 8005982:	2300      	movs	r3, #0
 8005984:	607b      	str	r3, [r7, #4]
 8005986:	e00c      	b.n	80059a2 <main+0x4a>
  { INA229_config(ina229_devices[i]); HAL_Delay(10); }
 8005988:	4a11      	ldr	r2, [pc, #68]	@ (80059d0 <main+0x78>)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005990:	4618      	mov	r0, r3
 8005992:	f7fd f995 	bl	8002cc0 <INA229_config>
 8005996:	200a      	movs	r0, #10
 8005998:	f001 ff1e 	bl	80077d8 <HAL_Delay>
  for (int i = 0; i < NUM_INA229; i++)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3301      	adds	r3, #1
 80059a0:	607b      	str	r3, [r7, #4]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2b19      	cmp	r3, #25
 80059a6:	ddef      	ble.n	8005988 <main+0x30>



  mcu_spiInit(0);
 80059a8:	2000      	movs	r0, #0
 80059aa:	f001 fc23 	bl	80071f4 <mcu_spiInit>
  HAL_Delay(10);
 80059ae:	200a      	movs	r0, #10
 80059b0:	f001 ff12 	bl	80077d8 <HAL_Delay>
  HAL_Delay(10);
 80059b4:	200a      	movs	r0, #10
 80059b6:	f001 ff0f 	bl	80077d8 <HAL_Delay>


  HAL_Delay(10);
 80059ba:	200a      	movs	r0, #10
 80059bc:	f001 ff0c 	bl	80077d8 <HAL_Delay>

  //init ltc ics

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 80059c0:	4904      	ldr	r1, [pc, #16]	@ (80059d4 <main+0x7c>)
 80059c2:	2002      	movs	r0, #2
 80059c4:	f7fd fbb4 	bl	8003130 <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 80059c8:	2300      	movs	r3, #0
 80059ca:	70fb      	strb	r3, [r7, #3]
 80059cc:	e01d      	b.n	8005a0a <main+0xb2>
 80059ce:	bf00      	nop
 80059d0:	20000788 	.word	0x20000788
 80059d4:	20001008 	.word	0x20001008
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 80059d8:	4bcc      	ldr	r3, [pc, #816]	@ (8005d0c <main+0x3b4>)
 80059da:	7819      	ldrb	r1, [r3, #0]
 80059dc:	4bcc      	ldr	r3, [pc, #816]	@ (8005d10 <main+0x3b8>)
 80059de:	781c      	ldrb	r4, [r3, #0]
 80059e0:	4bcc      	ldr	r3, [pc, #816]	@ (8005d14 <main+0x3bc>)
 80059e2:	881b      	ldrh	r3, [r3, #0]
 80059e4:	4acc      	ldr	r2, [pc, #816]	@ (8005d18 <main+0x3c0>)
 80059e6:	8812      	ldrh	r2, [r2, #0]
 80059e8:	78f8      	ldrb	r0, [r7, #3]
 80059ea:	9204      	str	r2, [sp, #16]
 80059ec:	9303      	str	r3, [sp, #12]
 80059ee:	4bcb      	ldr	r3, [pc, #812]	@ (8005d1c <main+0x3c4>)
 80059f0:	9302      	str	r3, [sp, #8]
 80059f2:	4bcb      	ldr	r3, [pc, #812]	@ (8005d20 <main+0x3c8>)
 80059f4:	9301      	str	r3, [sp, #4]
 80059f6:	4bcb      	ldr	r3, [pc, #812]	@ (8005d24 <main+0x3cc>)
 80059f8:	9300      	str	r3, [sp, #0]
 80059fa:	4623      	mov	r3, r4
 80059fc:	460a      	mov	r2, r1
 80059fe:	49ca      	ldr	r1, [pc, #808]	@ (8005d28 <main+0x3d0>)
 8005a00:	f7fd fba5 	bl	800314e <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005a04:	78fb      	ldrb	r3, [r7, #3]
 8005a06:	3301      	adds	r3, #1
 8005a08:	70fb      	strb	r3, [r7, #3]
 8005a0a:	78fb      	ldrb	r3, [r7, #3]
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d9e3      	bls.n	80059d8 <main+0x80>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8005a10:	49c5      	ldr	r1, [pc, #788]	@ (8005d28 <main+0x3d0>)
 8005a12:	2002      	movs	r0, #2
 8005a14:	f7fd fb0f 	bl	8003036 <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8005a18:	49c3      	ldr	r1, [pc, #780]	@ (8005d28 <main+0x3d0>)
 8005a1a:	2002      	movs	r0, #2
 8005a1c:	f7fd fb79 	bl	8003112 <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8005a20:	49c1      	ldr	r1, [pc, #772]	@ (8005d28 <main+0x3d0>)
 8005a22:	2002      	movs	r0, #2
 8005a24:	f7fd faae 	bl	8002f84 <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8005a28:	f7ff fae0 	bl	8004fec <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8005a2c:	f7ff fb06 	bl	800503c <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8005a30:	48be      	ldr	r0, [pc, #760]	@ (8005d2c <main+0x3d4>)
 8005a32:	f7ff fc61 	bl	80052f8 <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8005a36:	48be      	ldr	r0, [pc, #760]	@ (8005d30 <main+0x3d8>)
 8005a38:	f7ff fc5e 	bl	80052f8 <Expander_InitAllDevices>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_WritePin(GPIOC, SPI3_CS_03_Pin|SPI3_CS_02_Pin, GPIO_PIN_SET);
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	2130      	movs	r1, #48	@ 0x30
 8005a40:	48bc      	ldr	r0, [pc, #752]	@ (8005d34 <main+0x3dc>)
 8005a42:	f002 f97f 	bl	8007d44 <HAL_GPIO_WritePin>
//
//	     HAL_Delay(100); // Delay between sequences

		  ////////////////////////////////////////////////////

		  cell12_Temp_01_Set(resistance[0]);
 8005a46:	4bbc      	ldr	r3, [pc, #752]	@ (8005d38 <main+0x3e0>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	ee07 3a90 	vmov	s15, r3
 8005a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a52:	eeb0 0a67 	vmov.f32	s0, s15
 8005a56:	f7fe fdc9 	bl	80045ec <cell12_Temp_01_Set>
		  cell12_Temp_02_Set(resistance[1]);
 8005a5a:	4bb7      	ldr	r3, [pc, #732]	@ (8005d38 <main+0x3e0>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	ee07 3a90 	vmov	s15, r3
 8005a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a66:	eeb0 0a67 	vmov.f32	s0, s15
 8005a6a:	f7fe fe75 	bl	8004758 <cell12_Temp_02_Set>
		  cell12_Temp_03_Set(resistance[2]);
 8005a6e:	4bb2      	ldr	r3, [pc, #712]	@ (8005d38 <main+0x3e0>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	ee07 3a90 	vmov	s15, r3
 8005a76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a7a:	eeb0 0a67 	vmov.f32	s0, s15
 8005a7e:	f7fe ff2b 	bl	80048d8 <cell12_Temp_03_Set>
		  cell11_Temp_01_Set(resistance[3]);
 8005a82:	4bad      	ldr	r3, [pc, #692]	@ (8005d38 <main+0x3e0>)
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	ee07 3a90 	vmov	s15, r3
 8005a8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8005a92:	f7fe ffd7 	bl	8004a44 <cell11_Temp_01_Set>
		  cell11_Temp_02_Set(resistance[4]);
 8005a96:	4ba8      	ldr	r3, [pc, #672]	@ (8005d38 <main+0x3e0>)
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	ee07 3a90 	vmov	s15, r3
 8005a9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8005aa6:	f7ff f88d 	bl	8004bc4 <cell11_Temp_02_Set>
		  cell11_Temp_03_Set(resistance[4]);
 8005aaa:	4ba3      	ldr	r3, [pc, #652]	@ (8005d38 <main+0x3e0>)
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	ee07 3a90 	vmov	s15, r3
 8005ab2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8005aba:	f7ff f943 	bl	8004d44 <cell11_Temp_03_Set>

	  ////////////////////////////////////////////////////////////

	  Set_Output_Voltage(&hi2c2, CELL_1, 4.0f);
 8005abe:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	4899      	ldr	r0, [pc, #612]	@ (8005d2c <main+0x3d4>)
 8005ac6:	f7ff fd33 	bl	8005530 <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005aca:	2301      	movs	r3, #1
 8005acc:	2210      	movs	r2, #16
 8005ace:	2121      	movs	r1, #33	@ 0x21
 8005ad0:	4896      	ldr	r0, [pc, #600]	@ (8005d2c <main+0x3d4>)
 8005ad2:	f7ff fb6c 	bl	80051ae <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	2104      	movs	r1, #4
 8005ada:	4898      	ldr	r0, [pc, #608]	@ (8005d3c <main+0x3e4>)
 8005adc:	f002 f932 	bl	8007d44 <HAL_GPIO_WritePin>
//
  busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005ae0:	4b97      	ldr	r3, [pc, #604]	@ (8005d40 <main+0x3e8>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7fd f9a3 	bl	8002e30 <INA229_getVBUS_V>
 8005aea:	eef0 7a40 	vmov.f32	s15, s0
 8005aee:	4b95      	ldr	r3, [pc, #596]	@ (8005d44 <main+0x3ec>)
 8005af0:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005af4:	2201      	movs	r2, #1
 8005af6:	2104      	movs	r1, #4
 8005af8:	4890      	ldr	r0, [pc, #576]	@ (8005d3c <main+0x3e4>)
 8005afa:	f002 f923 	bl	8007d44 <HAL_GPIO_WritePin>



  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005afe:	2200      	movs	r2, #0
 8005b00:	2104      	movs	r1, #4
 8005b02:	488e      	ldr	r0, [pc, #568]	@ (8005d3c <main+0x3e4>)
 8005b04:	f002 f91e 	bl	8007d44 <HAL_GPIO_WritePin>
//
  temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005b08:	4b8d      	ldr	r3, [pc, #564]	@ (8005d40 <main+0x3e8>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7fd f9ed 	bl	8002eec <INA229_getDIETEMP_C>
 8005b12:	eef0 7a40 	vmov.f32	s15, s0
 8005b16:	4b8c      	ldr	r3, [pc, #560]	@ (8005d48 <main+0x3f0>)
 8005b18:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	2104      	movs	r1, #4
 8005b20:	4886      	ldr	r0, [pc, #536]	@ (8005d3c <main+0x3e4>)
 8005b22:	f002 f90f 	bl	8007d44 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005b26:	200a      	movs	r0, #10
 8005b28:	f001 fe56 	bl	80077d8 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	2210      	movs	r2, #16
 8005b30:	2121      	movs	r1, #33	@ 0x21
 8005b32:	487e      	ldr	r0, [pc, #504]	@ (8005d2c <main+0x3d4>)
 8005b34:	f7ff fb3b 	bl	80051ae <Expander_SetPinState>



///////////////////////////////////////////////////////////////////

Set_Output_Voltage(&hi2c2, CELL_2, 3.3f);
 8005b38:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 8005d4c <main+0x3f4>
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	487b      	ldr	r0, [pc, #492]	@ (8005d2c <main+0x3d4>)
 8005b40:	f7ff fcf6 	bl	8005530 <Set_Output_Voltage>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 8005b44:	2301      	movs	r3, #1
 8005b46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b4a:	2121      	movs	r1, #33	@ 0x21
 8005b4c:	4877      	ldr	r0, [pc, #476]	@ (8005d2c <main+0x3d4>)
 8005b4e:	f7ff fb2e 	bl	80051ae <Expander_SetPinState>

			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_RESET);
 8005b52:	2200      	movs	r2, #0
 8005b54:	2108      	movs	r1, #8
 8005b56:	4879      	ldr	r0, [pc, #484]	@ (8005d3c <main+0x3e4>)
 8005b58:	f002 f8f4 	bl	8007d44 <HAL_GPIO_WritePin>


//
		  busVoltage_02 = INA229_getVBUS_V(INA229_1);
 8005b5c:	4b7c      	ldr	r3, [pc, #496]	@ (8005d50 <main+0x3f8>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fd f965 	bl	8002e30 <INA229_getVBUS_V>
 8005b66:	eef0 7a40 	vmov.f32	s15, s0
 8005b6a:	4b7a      	ldr	r3, [pc, #488]	@ (8005d54 <main+0x3fc>)
 8005b6c:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_SET);
 8005b70:	2201      	movs	r2, #1
 8005b72:	2108      	movs	r1, #8
 8005b74:	4871      	ldr	r0, [pc, #452]	@ (8005d3c <main+0x3e4>)
 8005b76:	f002 f8e5 	bl	8007d44 <HAL_GPIO_WritePin>



		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_RESET);
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2108      	movs	r1, #8
 8005b7e:	486f      	ldr	r0, [pc, #444]	@ (8005d3c <main+0x3e4>)
 8005b80:	f002 f8e0 	bl	8007d44 <HAL_GPIO_WritePin>
//

		  temperatureC_02 = INA229_getDIETEMP_C(INA229_1);
 8005b84:	4b72      	ldr	r3, [pc, #456]	@ (8005d50 <main+0x3f8>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7fd f9af 	bl	8002eec <INA229_getDIETEMP_C>
 8005b8e:	eef0 7a40 	vmov.f32	s15, s0
 8005b92:	4b71      	ldr	r3, [pc, #452]	@ (8005d58 <main+0x400>)
 8005b94:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_SET);
 8005b98:	2201      	movs	r2, #1
 8005b9a:	2108      	movs	r1, #8
 8005b9c:	4867      	ldr	r0, [pc, #412]	@ (8005d3c <main+0x3e4>)
 8005b9e:	f002 f8d1 	bl	8007d44 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8005ba2:	200a      	movs	r0, #10
 8005ba4:	f001 fe18 	bl	80077d8 <HAL_Delay>

	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bae:	2121      	movs	r1, #33	@ 0x21
 8005bb0:	485e      	ldr	r0, [pc, #376]	@ (8005d2c <main+0x3d4>)
 8005bb2:	f7ff fafc 	bl	80051ae <Expander_SetPinState>

	  ///////////////////////////////////////////////////////////////////
	 ///////////////////////////////////////////////////////////////////

			  Set_Output_Voltage(&hi2c2, CELL_3, 4.0f);
 8005bb6:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005bba:	2102      	movs	r1, #2
 8005bbc:	485b      	ldr	r0, [pc, #364]	@ (8005d2c <main+0x3d4>)
 8005bbe:	f7ff fcb7 	bl	8005530 <Set_Output_Voltage>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005bc8:	2121      	movs	r1, #33	@ 0x21
 8005bca:	4858      	ldr	r0, [pc, #352]	@ (8005d2c <main+0x3d4>)
 8005bcc:	f7ff faef 	bl	80051ae <Expander_SetPinState>

			  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_RESET);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2110      	movs	r1, #16
 8005bd4:	4859      	ldr	r0, [pc, #356]	@ (8005d3c <main+0x3e4>)
 8005bd6:	f002 f8b5 	bl	8007d44 <HAL_GPIO_WritePin>

			  		  busVoltage_03 = INA229_getVBUS_V(INA229_2);
 8005bda:	4b60      	ldr	r3, [pc, #384]	@ (8005d5c <main+0x404>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7fd f926 	bl	8002e30 <INA229_getVBUS_V>
 8005be4:	eef0 7a40 	vmov.f32	s15, s0
 8005be8:	4b5d      	ldr	r3, [pc, #372]	@ (8005d60 <main+0x408>)
 8005bea:	edc3 7a00 	vstr	s15, [r3]

			  //
			  //HAL_Delay(10);
			  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_SET);
 8005bee:	2201      	movs	r2, #1
 8005bf0:	2110      	movs	r1, #16
 8005bf2:	4852      	ldr	r0, [pc, #328]	@ (8005d3c <main+0x3e4>)
 8005bf4:	f002 f8a6 	bl	8007d44 <HAL_GPIO_WritePin>



			  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_RESET);
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2110      	movs	r1, #16
 8005bfc:	484f      	ldr	r0, [pc, #316]	@ (8005d3c <main+0x3e4>)
 8005bfe:	f002 f8a1 	bl	8007d44 <HAL_GPIO_WritePin>
			  //
			  		  temperatureC_03 = INA229_getDIETEMP_C(INA229_2);
 8005c02:	4b56      	ldr	r3, [pc, #344]	@ (8005d5c <main+0x404>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7fd f970 	bl	8002eec <INA229_getDIETEMP_C>
 8005c0c:	eef0 7a40 	vmov.f32	s15, s0
 8005c10:	4b54      	ldr	r3, [pc, #336]	@ (8005d64 <main+0x40c>)
 8005c12:	edc3 7a00 	vstr	s15, [r3]

			  //
			  //HAL_Delay(10);
			  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_SET);
 8005c16:	2201      	movs	r2, #1
 8005c18:	2110      	movs	r1, #16
 8005c1a:	4848      	ldr	r0, [pc, #288]	@ (8005d3c <main+0x3e4>)
 8005c1c:	f002 f892 	bl	8007d44 <HAL_GPIO_WritePin>
			  	  HAL_Delay(10);
 8005c20:	200a      	movs	r0, #10
 8005c22:	f001 fdd9 	bl	80077d8 <HAL_Delay>
			  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 8005c26:	2300      	movs	r3, #0
 8005c28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c2c:	2121      	movs	r1, #33	@ 0x21
 8005c2e:	483f      	ldr	r0, [pc, #252]	@ (8005d2c <main+0x3d4>)
 8005c30:	f7ff fabd 	bl	80051ae <Expander_SetPinState>
			  	  ///////////////////////////////////////////////////////////////////

				  Set_Output_Voltage(&hi2c2, CELL_4, 3.6f);
 8005c34:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8005d68 <main+0x410>
 8005c38:	2103      	movs	r1, #3
 8005c3a:	483c      	ldr	r0, [pc, #240]	@ (8005d2c <main+0x3d4>)
 8005c3c:	f7ff fc78 	bl	8005530 <Set_Output_Voltage>

				  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 8005c40:	2301      	movs	r3, #1
 8005c42:	2210      	movs	r2, #16
 8005c44:	2122      	movs	r1, #34	@ 0x22
 8005c46:	4839      	ldr	r0, [pc, #228]	@ (8005d2c <main+0x3d4>)
 8005c48:	f7ff fab1 	bl	80051ae <Expander_SetPinState>

				  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_RESET);
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	2120      	movs	r1, #32
 8005c50:	483a      	ldr	r0, [pc, #232]	@ (8005d3c <main+0x3e4>)
 8005c52:	f002 f877 	bl	8007d44 <HAL_GPIO_WritePin>

				  		  busVoltage_04 = INA229_getVBUS_V(INA229_3);
 8005c56:	4b45      	ldr	r3, [pc, #276]	@ (8005d6c <main+0x414>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fd f8e8 	bl	8002e30 <INA229_getVBUS_V>
 8005c60:	eef0 7a40 	vmov.f32	s15, s0
 8005c64:	4b42      	ldr	r3, [pc, #264]	@ (8005d70 <main+0x418>)
 8005c66:	edc3 7a00 	vstr	s15, [r3]

				  //
				  //HAL_Delay(10);
				  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_SET);
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	2120      	movs	r1, #32
 8005c6e:	4833      	ldr	r0, [pc, #204]	@ (8005d3c <main+0x3e4>)
 8005c70:	f002 f868 	bl	8007d44 <HAL_GPIO_WritePin>



				  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_RESET);
 8005c74:	2200      	movs	r2, #0
 8005c76:	2120      	movs	r1, #32
 8005c78:	4830      	ldr	r0, [pc, #192]	@ (8005d3c <main+0x3e4>)
 8005c7a:	f002 f863 	bl	8007d44 <HAL_GPIO_WritePin>
				  //
				  		  temperatureC_04 = INA229_getDIETEMP_C(INA229_3);
 8005c7e:	4b3b      	ldr	r3, [pc, #236]	@ (8005d6c <main+0x414>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fd f932 	bl	8002eec <INA229_getDIETEMP_C>
 8005c88:	eef0 7a40 	vmov.f32	s15, s0
 8005c8c:	4b39      	ldr	r3, [pc, #228]	@ (8005d74 <main+0x41c>)
 8005c8e:	edc3 7a00 	vstr	s15, [r3]

				  //
				  //HAL_Delay(10);
				  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_SET);
 8005c92:	2201      	movs	r2, #1
 8005c94:	2120      	movs	r1, #32
 8005c96:	4829      	ldr	r0, [pc, #164]	@ (8005d3c <main+0x3e4>)
 8005c98:	f002 f854 	bl	8007d44 <HAL_GPIO_WritePin>
				  	HAL_Delay(10);
 8005c9c:	200a      	movs	r0, #10
 8005c9e:	f001 fd9b 	bl	80077d8 <HAL_Delay>
				  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	2210      	movs	r2, #16
 8005ca6:	2122      	movs	r1, #34	@ 0x22
 8005ca8:	4820      	ldr	r0, [pc, #128]	@ (8005d2c <main+0x3d4>)
 8005caa:	f7ff fa80 	bl	80051ae <Expander_SetPinState>
				  	  ///////////////////////////////////////////////////////////////////

					  Set_Output_Voltage(&hi2c2, CELL_5, 2.5f);
 8005cae:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8005cb2:	2104      	movs	r1, #4
 8005cb4:	481d      	ldr	r0, [pc, #116]	@ (8005d2c <main+0x3d4>)
 8005cb6:	f7ff fc3b 	bl	8005530 <Set_Output_Voltage>

					  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 8005cba:	2301      	movs	r3, #1
 8005cbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cc0:	2122      	movs	r1, #34	@ 0x22
 8005cc2:	481a      	ldr	r0, [pc, #104]	@ (8005d2c <main+0x3d4>)
 8005cc4:	f7ff fa73 	bl	80051ae <Expander_SetPinState>
					  HAL_Delay(10);
 8005cc8:	200a      	movs	r0, #10
 8005cca:	f001 fd85 	bl	80077d8 <HAL_Delay>
					  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_RESET);
 8005cce:	2200      	movs	r2, #0
 8005cd0:	2140      	movs	r1, #64	@ 0x40
 8005cd2:	481a      	ldr	r0, [pc, #104]	@ (8005d3c <main+0x3e4>)
 8005cd4:	f002 f836 	bl	8007d44 <HAL_GPIO_WritePin>
					  HAL_Delay(10);
 8005cd8:	200a      	movs	r0, #10
 8005cda:	f001 fd7d 	bl	80077d8 <HAL_Delay>
					  		  busVoltage_05 = INA229_getVBUS_V(INA229_4);
 8005cde:	4b26      	ldr	r3, [pc, #152]	@ (8005d78 <main+0x420>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7fd f8a4 	bl	8002e30 <INA229_getVBUS_V>
 8005ce8:	eef0 7a40 	vmov.f32	s15, s0
 8005cec:	4b23      	ldr	r3, [pc, #140]	@ (8005d7c <main+0x424>)
 8005cee:	edc3 7a00 	vstr	s15, [r3]
					  		HAL_Delay(10);
 8005cf2:	200a      	movs	r0, #10
 8005cf4:	f001 fd70 	bl	80077d8 <HAL_Delay>
					  //
					  //HAL_Delay(10);
					  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_SET);
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	2140      	movs	r1, #64	@ 0x40
 8005cfc:	480f      	ldr	r0, [pc, #60]	@ (8005d3c <main+0x3e4>)
 8005cfe:	f002 f821 	bl	8007d44 <HAL_GPIO_WritePin>
					  		  HAL_Delay(10);
 8005d02:	200a      	movs	r0, #10
 8005d04:	f001 fd68 	bl	80077d8 <HAL_Delay>


					  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_RESET);
 8005d08:	2200      	movs	r2, #0
 8005d0a:	e039      	b.n	8005d80 <main+0x428>
 8005d0c:	20000808 	.word	0x20000808
 8005d10:	20001210 	.word	0x20001210
 8005d14:	20000812 	.word	0x20000812
 8005d18:	20000814 	.word	0x20000814
 8005d1c:	20000818 	.word	0x20000818
 8005d20:	20001214 	.word	0x20001214
 8005d24:	2000080c 	.word	0x2000080c
 8005d28:	20001008 	.word	0x20001008
 8005d2c:	20000e00 	.word	0x20000e00
 8005d30:	20000e54 	.word	0x20000e54
 8005d34:	40020800 	.word	0x40020800
 8005d38:	200007f0 	.word	0x200007f0
 8005d3c:	40021000 	.word	0x40021000
 8005d40:	0800b78c 	.word	0x0800b78c
 8005d44:	20000d30 	.word	0x20000d30
 8005d48:	20000d34 	.word	0x20000d34
 8005d4c:	40533333 	.word	0x40533333
 8005d50:	0800b790 	.word	0x0800b790
 8005d54:	20000d38 	.word	0x20000d38
 8005d58:	20000d3c 	.word	0x20000d3c
 8005d5c:	0800b794 	.word	0x0800b794
 8005d60:	20000d40 	.word	0x20000d40
 8005d64:	20000d44 	.word	0x20000d44
 8005d68:	40666666 	.word	0x40666666
 8005d6c:	0800b798 	.word	0x0800b798
 8005d70:	20000d48 	.word	0x20000d48
 8005d74:	20000d4c 	.word	0x20000d4c
 8005d78:	0800b79c 	.word	0x0800b79c
 8005d7c:	20000d50 	.word	0x20000d50
 8005d80:	2140      	movs	r1, #64	@ 0x40
 8005d82:	48d9      	ldr	r0, [pc, #868]	@ (80060e8 <main+0x790>)
 8005d84:	f001 ffde 	bl	8007d44 <HAL_GPIO_WritePin>
					  //
					  		  temperatureC_05 = INA229_getDIETEMP_C(INA229_4);
 8005d88:	4bd8      	ldr	r3, [pc, #864]	@ (80060ec <main+0x794>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f7fd f8ad 	bl	8002eec <INA229_getDIETEMP_C>
 8005d92:	eef0 7a40 	vmov.f32	s15, s0
 8005d96:	4bd6      	ldr	r3, [pc, #856]	@ (80060f0 <main+0x798>)
 8005d98:	edc3 7a00 	vstr	s15, [r3]

					  //
					  //HAL_Delay(10);
					  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_SET);
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	2140      	movs	r1, #64	@ 0x40
 8005da0:	48d1      	ldr	r0, [pc, #836]	@ (80060e8 <main+0x790>)
 8005da2:	f001 ffcf 	bl	8007d44 <HAL_GPIO_WritePin>
					  	HAL_Delay(10);
 8005da6:	200a      	movs	r0, #10
 8005da8:	f001 fd16 	bl	80077d8 <HAL_Delay>
					  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 8005dac:	2300      	movs	r3, #0
 8005dae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005db2:	2122      	movs	r1, #34	@ 0x22
 8005db4:	48cf      	ldr	r0, [pc, #828]	@ (80060f4 <main+0x79c>)
 8005db6:	f7ff f9fa 	bl	80051ae <Expander_SetPinState>
					  	  ///////////////////////////////////////////////////////////////////

						  Set_Output_Voltage(&hi2c2, CELL_6, 3.6f);
 8005dba:	ed9f 0acf 	vldr	s0, [pc, #828]	@ 80060f8 <main+0x7a0>
 8005dbe:	2105      	movs	r1, #5
 8005dc0:	48cc      	ldr	r0, [pc, #816]	@ (80060f4 <main+0x79c>)
 8005dc2:	f7ff fbb5 	bl	8005530 <Set_Output_Voltage>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005dcc:	2122      	movs	r1, #34	@ 0x22
 8005dce:	48c9      	ldr	r0, [pc, #804]	@ (80060f4 <main+0x79c>)
 8005dd0:	f7ff f9ed 	bl	80051ae <Expander_SetPinState>
						  HAL_Delay(10);
 8005dd4:	200a      	movs	r0, #10
 8005dd6:	f001 fcff 	bl	80077d8 <HAL_Delay>
						  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_RESET);
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005de0:	48c6      	ldr	r0, [pc, #792]	@ (80060fc <main+0x7a4>)
 8005de2:	f001 ffaf 	bl	8007d44 <HAL_GPIO_WritePin>
						  HAL_Delay(10);
 8005de6:	200a      	movs	r0, #10
 8005de8:	f001 fcf6 	bl	80077d8 <HAL_Delay>
						  		  busVoltage_06 = INA229_getVBUS_V(INA229_5);
 8005dec:	4bc4      	ldr	r3, [pc, #784]	@ (8006100 <main+0x7a8>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7fd f81d 	bl	8002e30 <INA229_getVBUS_V>
 8005df6:	eef0 7a40 	vmov.f32	s15, s0
 8005dfa:	4bc2      	ldr	r3, [pc, #776]	@ (8006104 <main+0x7ac>)
 8005dfc:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 8005e00:	200a      	movs	r0, #10
 8005e02:	f001 fce9 	bl	80077d8 <HAL_Delay>
						  //
						  //HAL_Delay(10);
						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_SET);
 8005e06:	2201      	movs	r2, #1
 8005e08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005e0c:	48bb      	ldr	r0, [pc, #748]	@ (80060fc <main+0x7a4>)
 8005e0e:	f001 ff99 	bl	8007d44 <HAL_GPIO_WritePin>
						  		  HAL_Delay(10);
 8005e12:	200a      	movs	r0, #10
 8005e14:	f001 fce0 	bl	80077d8 <HAL_Delay>


						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_RESET);
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005e1e:	48b7      	ldr	r0, [pc, #732]	@ (80060fc <main+0x7a4>)
 8005e20:	f001 ff90 	bl	8007d44 <HAL_GPIO_WritePin>
						  //
						  		  temperatureC_06 = INA229_getDIETEMP_C(INA229_5);
 8005e24:	4bb6      	ldr	r3, [pc, #728]	@ (8006100 <main+0x7a8>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fd f85f 	bl	8002eec <INA229_getDIETEMP_C>
 8005e2e:	eef0 7a40 	vmov.f32	s15, s0
 8005e32:	4bb5      	ldr	r3, [pc, #724]	@ (8006108 <main+0x7b0>)
 8005e34:	edc3 7a00 	vstr	s15, [r3]

						  //
						  //HAL_Delay(10);
						  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_SET);
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005e3e:	48af      	ldr	r0, [pc, #700]	@ (80060fc <main+0x7a4>)
 8005e40:	f001 ff80 	bl	8007d44 <HAL_GPIO_WritePin>
						  	HAL_Delay(10);
 8005e44:	200a      	movs	r0, #10
 8005e46:	f001 fcc7 	bl	80077d8 <HAL_Delay>
						  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005e50:	2122      	movs	r1, #34	@ 0x22
 8005e52:	48a8      	ldr	r0, [pc, #672]	@ (80060f4 <main+0x79c>)
 8005e54:	f7ff f9ab 	bl	80051ae <Expander_SetPinState>
						  	  ///////////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c2, CELL_7, 4.0f);
 8005e58:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005e5c:	2106      	movs	r1, #6
 8005e5e:	48a5      	ldr	r0, [pc, #660]	@ (80060f4 <main+0x79c>)
 8005e60:	f7ff fb66 	bl	8005530 <Set_Output_Voltage>

							  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 8005e64:	2301      	movs	r3, #1
 8005e66:	2210      	movs	r2, #16
 8005e68:	2123      	movs	r1, #35	@ 0x23
 8005e6a:	48a2      	ldr	r0, [pc, #648]	@ (80060f4 <main+0x79c>)
 8005e6c:	f7ff f99f 	bl	80051ae <Expander_SetPinState>
							  HAL_Delay(10);
 8005e70:	200a      	movs	r0, #10
 8005e72:	f001 fcb1 	bl	80077d8 <HAL_Delay>
							  HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_RESET);
 8005e76:	2200      	movs	r2, #0
 8005e78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005e7c:	48a3      	ldr	r0, [pc, #652]	@ (800610c <main+0x7b4>)
 8005e7e:	f001 ff61 	bl	8007d44 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 8005e82:	200a      	movs	r0, #10
 8005e84:	f001 fca8 	bl	80077d8 <HAL_Delay>
							  		  busVoltage_07 = INA229_getVBUS_V(INA229_6);
 8005e88:	4ba1      	ldr	r3, [pc, #644]	@ (8006110 <main+0x7b8>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7fc ffcf 	bl	8002e30 <INA229_getVBUS_V>
 8005e92:	eef0 7a40 	vmov.f32	s15, s0
 8005e96:	4b9f      	ldr	r3, [pc, #636]	@ (8006114 <main+0x7bc>)
 8005e98:	edc3 7a00 	vstr	s15, [r3]
							  		HAL_Delay(10);
 8005e9c:	200a      	movs	r0, #10
 8005e9e:	f001 fc9b 	bl	80077d8 <HAL_Delay>
							  //
							  //HAL_Delay(10);
							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_SET);
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005ea8:	4898      	ldr	r0, [pc, #608]	@ (800610c <main+0x7b4>)
 8005eaa:	f001 ff4b 	bl	8007d44 <HAL_GPIO_WritePin>
							  		  HAL_Delay(10);
 8005eae:	200a      	movs	r0, #10
 8005eb0:	f001 fc92 	bl	80077d8 <HAL_Delay>


							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_RESET);
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005eba:	4894      	ldr	r0, [pc, #592]	@ (800610c <main+0x7b4>)
 8005ebc:	f001 ff42 	bl	8007d44 <HAL_GPIO_WritePin>
							  //
							  		  temperatureC_07 = INA229_getDIETEMP_C(INA229_6);
 8005ec0:	4b93      	ldr	r3, [pc, #588]	@ (8006110 <main+0x7b8>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7fd f811 	bl	8002eec <INA229_getDIETEMP_C>
 8005eca:	eef0 7a40 	vmov.f32	s15, s0
 8005ece:	4b92      	ldr	r3, [pc, #584]	@ (8006118 <main+0x7c0>)
 8005ed0:	edc3 7a00 	vstr	s15, [r3]

							  //
							  //HAL_Delay(10);
							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_SET);
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005eda:	488c      	ldr	r0, [pc, #560]	@ (800610c <main+0x7b4>)
 8005edc:	f001 ff32 	bl	8007d44 <HAL_GPIO_WritePin>
							  	  HAL_Delay(10);
 8005ee0:	200a      	movs	r0, #10
 8005ee2:	f001 fc79 	bl	80077d8 <HAL_Delay>
							  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	2210      	movs	r2, #16
 8005eea:	2123      	movs	r1, #35	@ 0x23
 8005eec:	4881      	ldr	r0, [pc, #516]	@ (80060f4 <main+0x79c>)
 8005eee:	f7ff f95e 	bl	80051ae <Expander_SetPinState>

								  ////////////////////////////////////////////////////////////

								  Set_Output_Voltage(&hi2c2, CELL_8, 2.5f);
 8005ef2:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8005ef6:	2107      	movs	r1, #7
 8005ef8:	487e      	ldr	r0, [pc, #504]	@ (80060f4 <main+0x79c>)
 8005efa:	f7ff fb19 	bl	8005530 <Set_Output_Voltage>
					Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 8005efe:	2301      	movs	r3, #1
 8005f00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f04:	2123      	movs	r1, #35	@ 0x23
 8005f06:	487b      	ldr	r0, [pc, #492]	@ (80060f4 <main+0x79c>)
 8005f08:	f7ff f951 	bl	80051ae <Expander_SetPinState>
					HAL_Delay(10);
 8005f0c:	200a      	movs	r0, #10
 8005f0e:	f001 fc63 	bl	80077d8 <HAL_Delay>
								  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_RESET);
 8005f12:	2200      	movs	r2, #0
 8005f14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f18:	4878      	ldr	r0, [pc, #480]	@ (80060fc <main+0x7a4>)
 8005f1a:	f001 ff13 	bl	8007d44 <HAL_GPIO_WritePin>
					//
							  busVoltage_08 = INA229_getVBUS_V(INA229_7);
 8005f1e:	4b7f      	ldr	r3, [pc, #508]	@ (800611c <main+0x7c4>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fc ff84 	bl	8002e30 <INA229_getVBUS_V>
 8005f28:	eef0 7a40 	vmov.f32	s15, s0
 8005f2c:	4b7c      	ldr	r3, [pc, #496]	@ (8006120 <main+0x7c8>)
 8005f2e:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
							  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_SET);
 8005f32:	2201      	movs	r2, #1
 8005f34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f38:	4870      	ldr	r0, [pc, #448]	@ (80060fc <main+0x7a4>)
 8005f3a:	f001 ff03 	bl	8007d44 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 8005f3e:	200a      	movs	r0, #10
 8005f40:	f001 fc4a 	bl	80077d8 <HAL_Delay>


							  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_RESET);
 8005f44:	2200      	movs	r2, #0
 8005f46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f4a:	486c      	ldr	r0, [pc, #432]	@ (80060fc <main+0x7a4>)
 8005f4c:	f001 fefa 	bl	8007d44 <HAL_GPIO_WritePin>
					//
							  temperatureC_08 = INA229_getDIETEMP_C(INA229_7);
 8005f50:	4b72      	ldr	r3, [pc, #456]	@ (800611c <main+0x7c4>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fc ffc9 	bl	8002eec <INA229_getDIETEMP_C>
 8005f5a:	eef0 7a40 	vmov.f32	s15, s0
 8005f5e:	4b71      	ldr	r3, [pc, #452]	@ (8006124 <main+0x7cc>)
 8005f60:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
						  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_SET);
 8005f64:	2201      	movs	r2, #1
 8005f66:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f6a:	4864      	ldr	r0, [pc, #400]	@ (80060fc <main+0x7a4>)
 8005f6c:	f001 feea 	bl	8007d44 <HAL_GPIO_WritePin>
						  HAL_Delay(10);
 8005f70:	200a      	movs	r0, #10
 8005f72:	f001 fc31 	bl	80077d8 <HAL_Delay>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 8005f76:	2300      	movs	r3, #0
 8005f78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f7c:	2123      	movs	r1, #35	@ 0x23
 8005f7e:	485d      	ldr	r0, [pc, #372]	@ (80060f4 <main+0x79c>)
 8005f80:	f7ff f915 	bl	80051ae <Expander_SetPinState>

						  ///////////////////////////////////////////////////////////////////

						  Set_Output_Voltage(&hi2c2, CELL_9,3.6f);
 8005f84:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 80060f8 <main+0x7a0>
 8005f88:	2108      	movs	r1, #8
 8005f8a:	485a      	ldr	r0, [pc, #360]	@ (80060f4 <main+0x79c>)
 8005f8c:	f7ff fad0 	bl	8005530 <Set_Output_Voltage>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 8005f90:	2301      	movs	r3, #1
 8005f92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f96:	2123      	movs	r1, #35	@ 0x23
 8005f98:	4856      	ldr	r0, [pc, #344]	@ (80060f4 <main+0x79c>)
 8005f9a:	f7ff f908 	bl	80051ae <Expander_SetPinState>
						  HAL_Delay(10);
 8005f9e:	200a      	movs	r0, #10
 8005fa0:	f001 fc1a 	bl	80077d8 <HAL_Delay>
						  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_RESET);
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005faa:	4854      	ldr	r0, [pc, #336]	@ (80060fc <main+0x7a4>)
 8005fac:	f001 feca 	bl	8007d44 <HAL_GPIO_WritePin>

						  			HAL_Delay(10);
 8005fb0:	200a      	movs	r0, #10
 8005fb2:	f001 fc11 	bl	80077d8 <HAL_Delay>
						  //
						  		  busVoltage_09 = INA229_getVBUS_V(INA229_8);
 8005fb6:	4b5c      	ldr	r3, [pc, #368]	@ (8006128 <main+0x7d0>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7fc ff38 	bl	8002e30 <INA229_getVBUS_V>
 8005fc0:	eef0 7a40 	vmov.f32	s15, s0
 8005fc4:	4b59      	ldr	r3, [pc, #356]	@ (800612c <main+0x7d4>)
 8005fc6:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 8005fca:	200a      	movs	r0, #10
 8005fcc:	f001 fc04 	bl	80077d8 <HAL_Delay>
						  //
						  //HAL_Delay(10);
						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_SET);
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005fd6:	4849      	ldr	r0, [pc, #292]	@ (80060fc <main+0x7a4>)
 8005fd8:	f001 feb4 	bl	8007d44 <HAL_GPIO_WritePin>
						  		HAL_Delay(10);
 8005fdc:	200a      	movs	r0, #10
 8005fde:	f001 fbfb 	bl	80077d8 <HAL_Delay>


						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_RESET);
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005fe8:	4844      	ldr	r0, [pc, #272]	@ (80060fc <main+0x7a4>)
 8005fea:	f001 feab 	bl	8007d44 <HAL_GPIO_WritePin>
						  //
						  		HAL_Delay(10);
 8005fee:	200a      	movs	r0, #10
 8005ff0:	f001 fbf2 	bl	80077d8 <HAL_Delay>
						  		  temperatureC_09 = INA229_getDIETEMP_C(INA229_8);
 8005ff4:	4b4c      	ldr	r3, [pc, #304]	@ (8006128 <main+0x7d0>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7fc ff77 	bl	8002eec <INA229_getDIETEMP_C>
 8005ffe:	eef0 7a40 	vmov.f32	s15, s0
 8006002:	4b4b      	ldr	r3, [pc, #300]	@ (8006130 <main+0x7d8>)
 8006004:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 8006008:	200a      	movs	r0, #10
 800600a:	f001 fbe5 	bl	80077d8 <HAL_Delay>
						  //
						  //HAL_Delay(10);
						  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_SET);
 800600e:	2201      	movs	r2, #1
 8006010:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006014:	4839      	ldr	r0, [pc, #228]	@ (80060fc <main+0x7a4>)
 8006016:	f001 fe95 	bl	8007d44 <HAL_GPIO_WritePin>
						  	  HAL_Delay(10);
 800601a:	200a      	movs	r0, #10
 800601c:	f001 fbdc 	bl	80077d8 <HAL_Delay>

						  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 8006020:	2300      	movs	r3, #0
 8006022:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006026:	2123      	movs	r1, #35	@ 0x23
 8006028:	4832      	ldr	r0, [pc, #200]	@ (80060f4 <main+0x79c>)
 800602a:	f7ff f8c0 	bl	80051ae <Expander_SetPinState>

						  	  ///////////////////////////////////////////////////////////////////

							  ///////////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c2, CELL_10, 4.0f);
 800602e:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006032:	2109      	movs	r1, #9
 8006034:	482f      	ldr	r0, [pc, #188]	@ (80060f4 <main+0x79c>)
 8006036:	f7ff fa7b 	bl	8005530 <Set_Output_Voltage>

							  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 800603a:	2301      	movs	r3, #1
 800603c:	2210      	movs	r2, #16
 800603e:	2124      	movs	r1, #36	@ 0x24
 8006040:	482c      	ldr	r0, [pc, #176]	@ (80060f4 <main+0x79c>)
 8006042:	f7ff f8b4 	bl	80051ae <Expander_SetPinState>

							  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_RESET);
 8006046:	2200      	movs	r2, #0
 8006048:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800604c:	482b      	ldr	r0, [pc, #172]	@ (80060fc <main+0x7a4>)
 800604e:	f001 fe79 	bl	8007d44 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 8006052:	200a      	movs	r0, #10
 8006054:	f001 fbc0 	bl	80077d8 <HAL_Delay>
							  		  busVoltage_10 = INA229_getVBUS_V(INA229_9);
 8006058:	4b36      	ldr	r3, [pc, #216]	@ (8006134 <main+0x7dc>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4618      	mov	r0, r3
 800605e:	f7fc fee7 	bl	8002e30 <INA229_getVBUS_V>
 8006062:	eef0 7a40 	vmov.f32	s15, s0
 8006066:	4b34      	ldr	r3, [pc, #208]	@ (8006138 <main+0x7e0>)
 8006068:	edc3 7a00 	vstr	s15, [r3]
							  		HAL_Delay(10);
 800606c:	200a      	movs	r0, #10
 800606e:	f001 fbb3 	bl	80077d8 <HAL_Delay>
							  //
							  //HAL_Delay(10);
							  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_SET);
 8006072:	2201      	movs	r2, #1
 8006074:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006078:	4820      	ldr	r0, [pc, #128]	@ (80060fc <main+0x7a4>)
 800607a:	f001 fe63 	bl	8007d44 <HAL_GPIO_WritePin>
							  		HAL_Delay(10);
 800607e:	200a      	movs	r0, #10
 8006080:	f001 fbaa 	bl	80077d8 <HAL_Delay>


							  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_RESET);
 8006084:	2200      	movs	r2, #0
 8006086:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800608a:	481c      	ldr	r0, [pc, #112]	@ (80060fc <main+0x7a4>)
 800608c:	f001 fe5a 	bl	8007d44 <HAL_GPIO_WritePin>
							  //
							  		  temperatureC_10 = INA229_getDIETEMP_C(INA229_9);
 8006090:	4b28      	ldr	r3, [pc, #160]	@ (8006134 <main+0x7dc>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4618      	mov	r0, r3
 8006096:	f7fc ff29 	bl	8002eec <INA229_getDIETEMP_C>
 800609a:	eef0 7a40 	vmov.f32	s15, s0
 800609e:	4b27      	ldr	r3, [pc, #156]	@ (800613c <main+0x7e4>)
 80060a0:	edc3 7a00 	vstr	s15, [r3]

							  //
							  //HAL_Delay(10);
							  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_SET);
 80060a4:	2201      	movs	r2, #1
 80060a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80060aa:	4814      	ldr	r0, [pc, #80]	@ (80060fc <main+0x7a4>)
 80060ac:	f001 fe4a 	bl	8007d44 <HAL_GPIO_WritePin>
							  	HAL_Delay(10);
 80060b0:	200a      	movs	r0, #10
 80060b2:	f001 fb91 	bl	80077d8 <HAL_Delay>
							  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 80060b6:	2300      	movs	r3, #0
 80060b8:	2210      	movs	r2, #16
 80060ba:	2124      	movs	r1, #36	@ 0x24
 80060bc:	480d      	ldr	r0, [pc, #52]	@ (80060f4 <main+0x79c>)
 80060be:	f7ff f876 	bl	80051ae <Expander_SetPinState>
							  	  ///////////////////////////////////////////////////////////////////

								  Set_Output_Voltage(&hi2c2, CELL_11, 2.5f);
 80060c2:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 80060c6:	210a      	movs	r1, #10
 80060c8:	480a      	ldr	r0, [pc, #40]	@ (80060f4 <main+0x79c>)
 80060ca:	f7ff fa31 	bl	8005530 <Set_Output_Voltage>

								  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 80060ce:	2301      	movs	r3, #1
 80060d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060d4:	2124      	movs	r1, #36	@ 0x24
 80060d6:	4807      	ldr	r0, [pc, #28]	@ (80060f4 <main+0x79c>)
 80060d8:	f7ff f869 	bl	80051ae <Expander_SetPinState>
								  HAL_Delay(10);
 80060dc:	200a      	movs	r0, #10
 80060de:	f001 fb7b 	bl	80077d8 <HAL_Delay>
								  			  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_RESET);
 80060e2:	2200      	movs	r2, #0
 80060e4:	2101      	movs	r1, #1
 80060e6:	e02b      	b.n	8006140 <main+0x7e8>
 80060e8:	40021000 	.word	0x40021000
 80060ec:	0800b79c 	.word	0x0800b79c
 80060f0:	20000d54 	.word	0x20000d54
 80060f4:	20000e00 	.word	0x20000e00
 80060f8:	40666666 	.word	0x40666666
 80060fc:	40022000 	.word	0x40022000
 8006100:	0800b7a0 	.word	0x0800b7a0
 8006104:	20000d58 	.word	0x20000d58
 8006108:	20000d5c 	.word	0x20000d5c
 800610c:	40020800 	.word	0x40020800
 8006110:	0800b7a4 	.word	0x0800b7a4
 8006114:	20000d60 	.word	0x20000d60
 8006118:	20000d64 	.word	0x20000d64
 800611c:	0800b7a8 	.word	0x0800b7a8
 8006120:	20000d68 	.word	0x20000d68
 8006124:	20000d6c 	.word	0x20000d6c
 8006128:	0800b7ac 	.word	0x0800b7ac
 800612c:	20000d70 	.word	0x20000d70
 8006130:	20000d74 	.word	0x20000d74
 8006134:	0800b7b0 	.word	0x0800b7b0
 8006138:	20000d78 	.word	0x20000d78
 800613c:	20000d7c 	.word	0x20000d7c
 8006140:	48d4      	ldr	r0, [pc, #848]	@ (8006494 <main+0xb3c>)
 8006142:	f001 fdff 	bl	8007d44 <HAL_GPIO_WritePin>
								  HAL_Delay(10);
 8006146:	200a      	movs	r0, #10
 8006148:	f001 fb46 	bl	80077d8 <HAL_Delay>
								  		  busVoltage_11 = INA229_getVBUS_V(INA229_10);
 800614c:	4bd2      	ldr	r3, [pc, #840]	@ (8006498 <main+0xb40>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4618      	mov	r0, r3
 8006152:	f7fc fe6d 	bl	8002e30 <INA229_getVBUS_V>
 8006156:	eef0 7a40 	vmov.f32	s15, s0
 800615a:	4bd0      	ldr	r3, [pc, #832]	@ (800649c <main+0xb44>)
 800615c:	edc3 7a00 	vstr	s15, [r3]
								  		HAL_Delay(10);
 8006160:	200a      	movs	r0, #10
 8006162:	f001 fb39 	bl	80077d8 <HAL_Delay>
								  //
								  //HAL_Delay(10);
								  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_SET);
 8006166:	2201      	movs	r2, #1
 8006168:	2101      	movs	r1, #1
 800616a:	48ca      	ldr	r0, [pc, #808]	@ (8006494 <main+0xb3c>)
 800616c:	f001 fdea 	bl	8007d44 <HAL_GPIO_WritePin>
								  		HAL_Delay(10);
 8006170:	200a      	movs	r0, #10
 8006172:	f001 fb31 	bl	80077d8 <HAL_Delay>


								  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_RESET);
 8006176:	2200      	movs	r2, #0
 8006178:	2101      	movs	r1, #1
 800617a:	48c6      	ldr	r0, [pc, #792]	@ (8006494 <main+0xb3c>)
 800617c:	f001 fde2 	bl	8007d44 <HAL_GPIO_WritePin>
								  //
								  		  temperatureC_11 = INA229_getDIETEMP_C(INA229_10);
 8006180:	4bc5      	ldr	r3, [pc, #788]	@ (8006498 <main+0xb40>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4618      	mov	r0, r3
 8006186:	f7fc feb1 	bl	8002eec <INA229_getDIETEMP_C>
 800618a:	eef0 7a40 	vmov.f32	s15, s0
 800618e:	4bc4      	ldr	r3, [pc, #784]	@ (80064a0 <main+0xb48>)
 8006190:	edc3 7a00 	vstr	s15, [r3]

								  //
								  //HAL_Delay(10);
								  	  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_SET);
 8006194:	2201      	movs	r2, #1
 8006196:	2101      	movs	r1, #1
 8006198:	48be      	ldr	r0, [pc, #760]	@ (8006494 <main+0xb3c>)
 800619a:	f001 fdd3 	bl	8007d44 <HAL_GPIO_WritePin>
								  	  HAL_Delay(10);
 800619e:	200a      	movs	r0, #10
 80061a0:	f001 fb1a 	bl	80077d8 <HAL_Delay>
								  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 80061a4:	2300      	movs	r3, #0
 80061a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061aa:	2124      	movs	r1, #36	@ 0x24
 80061ac:	48bd      	ldr	r0, [pc, #756]	@ (80064a4 <main+0xb4c>)
 80061ae:	f7fe fffe 	bl	80051ae <Expander_SetPinState>
								  	  ///////////////////////////////////////////////////////////////////

									  Set_Output_Voltage(&hi2c2, CELL_12, 3.6f);
 80061b2:	ed9f 0abd 	vldr	s0, [pc, #756]	@ 80064a8 <main+0xb50>
 80061b6:	210b      	movs	r1, #11
 80061b8:	48ba      	ldr	r0, [pc, #744]	@ (80064a4 <main+0xb4c>)
 80061ba:	f7ff f9b9 	bl	8005530 <Set_Output_Voltage>

									  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 80061be:	2301      	movs	r3, #1
 80061c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80061c4:	2124      	movs	r1, #36	@ 0x24
 80061c6:	48b7      	ldr	r0, [pc, #732]	@ (80064a4 <main+0xb4c>)
 80061c8:	f7fe fff1 	bl	80051ae <Expander_SetPinState>
									  HAL_Delay(10);
 80061cc:	200a      	movs	r0, #10
 80061ce:	f001 fb03 	bl	80077d8 <HAL_Delay>
									  			  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_RESET);
 80061d2:	2200      	movs	r2, #0
 80061d4:	2102      	movs	r1, #2
 80061d6:	48af      	ldr	r0, [pc, #700]	@ (8006494 <main+0xb3c>)
 80061d8:	f001 fdb4 	bl	8007d44 <HAL_GPIO_WritePin>
									  HAL_Delay(10);
 80061dc:	200a      	movs	r0, #10
 80061de:	f001 fafb 	bl	80077d8 <HAL_Delay>
									  		  busVoltage_12 = INA229_getVBUS_V(INA229_11);
 80061e2:	4bb2      	ldr	r3, [pc, #712]	@ (80064ac <main+0xb54>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4618      	mov	r0, r3
 80061e8:	f7fc fe22 	bl	8002e30 <INA229_getVBUS_V>
 80061ec:	eef0 7a40 	vmov.f32	s15, s0
 80061f0:	4baf      	ldr	r3, [pc, #700]	@ (80064b0 <main+0xb58>)
 80061f2:	edc3 7a00 	vstr	s15, [r3]
									  		HAL_Delay(10);
 80061f6:	200a      	movs	r0, #10
 80061f8:	f001 faee 	bl	80077d8 <HAL_Delay>
									  //
									  //HAL_Delay(10);
									  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_SET);
 80061fc:	2201      	movs	r2, #1
 80061fe:	2102      	movs	r1, #2
 8006200:	48a4      	ldr	r0, [pc, #656]	@ (8006494 <main+0xb3c>)
 8006202:	f001 fd9f 	bl	8007d44 <HAL_GPIO_WritePin>
									  		HAL_Delay(10);
 8006206:	200a      	movs	r0, #10
 8006208:	f001 fae6 	bl	80077d8 <HAL_Delay>


									  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_RESET);
 800620c:	2200      	movs	r2, #0
 800620e:	2102      	movs	r1, #2
 8006210:	48a0      	ldr	r0, [pc, #640]	@ (8006494 <main+0xb3c>)
 8006212:	f001 fd97 	bl	8007d44 <HAL_GPIO_WritePin>
									  //
									  		  temperatureC_12 = INA229_getDIETEMP_C(INA229_11);
 8006216:	4ba5      	ldr	r3, [pc, #660]	@ (80064ac <main+0xb54>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4618      	mov	r0, r3
 800621c:	f7fc fe66 	bl	8002eec <INA229_getDIETEMP_C>
 8006220:	eef0 7a40 	vmov.f32	s15, s0
 8006224:	4ba3      	ldr	r3, [pc, #652]	@ (80064b4 <main+0xb5c>)
 8006226:	edc3 7a00 	vstr	s15, [r3]

									  //
									  //HAL_Delay(10);
									  	  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_SET);
 800622a:	2201      	movs	r2, #1
 800622c:	2102      	movs	r1, #2
 800622e:	4899      	ldr	r0, [pc, #612]	@ (8006494 <main+0xb3c>)
 8006230:	f001 fd88 	bl	8007d44 <HAL_GPIO_WritePin>
									  	  HAL_Delay(10);
 8006234:	200a      	movs	r0, #10
 8006236:	f001 facf 	bl	80077d8 <HAL_Delay>
									  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 800623a:	2300      	movs	r3, #0
 800623c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006240:	2124      	movs	r1, #36	@ 0x24
 8006242:	4898      	ldr	r0, [pc, #608]	@ (80064a4 <main+0xb4c>)
 8006244:	f7fe ffb3 	bl	80051ae <Expander_SetPinState>
									  	  ///////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////
									  	/////////////////////////////////////////////////////////////

										  Set_Output_Voltage(&hi2c3, CELL_1, 4.0f);
 8006248:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 800624c:	2100      	movs	r1, #0
 800624e:	489a      	ldr	r0, [pc, #616]	@ (80064b8 <main+0xb60>)
 8006250:	f7ff f96e 	bl	8005530 <Set_Output_Voltage>
									Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8006254:	2301      	movs	r3, #1
 8006256:	2210      	movs	r2, #16
 8006258:	2121      	movs	r1, #33	@ 0x21
 800625a:	4897      	ldr	r0, [pc, #604]	@ (80064b8 <main+0xb60>)
 800625c:	f7fe ffa7 	bl	80051ae <Expander_SetPinState>

										  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_RESET);
 8006260:	2200      	movs	r2, #0
 8006262:	2101      	movs	r1, #1
 8006264:	4895      	ldr	r0, [pc, #596]	@ (80064bc <main+0xb64>)
 8006266:	f001 fd6d 	bl	8007d44 <HAL_GPIO_WritePin>
									//
									  busVoltage_13 = INA229_getVBUS_V(INA229_13);
 800626a:	4b95      	ldr	r3, [pc, #596]	@ (80064c0 <main+0xb68>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4618      	mov	r0, r3
 8006270:	f7fc fdde 	bl	8002e30 <INA229_getVBUS_V>
 8006274:	eef0 7a40 	vmov.f32	s15, s0
 8006278:	4b92      	ldr	r3, [pc, #584]	@ (80064c4 <main+0xb6c>)
 800627a:	edc3 7a00 	vstr	s15, [r3]

									//
									//HAL_Delay(10);
									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_SET);
 800627e:	2201      	movs	r2, #1
 8006280:	2101      	movs	r1, #1
 8006282:	488e      	ldr	r0, [pc, #568]	@ (80064bc <main+0xb64>)
 8006284:	f001 fd5e 	bl	8007d44 <HAL_GPIO_WritePin>



									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_RESET);
 8006288:	2200      	movs	r2, #0
 800628a:	2101      	movs	r1, #1
 800628c:	488b      	ldr	r0, [pc, #556]	@ (80064bc <main+0xb64>)
 800628e:	f001 fd59 	bl	8007d44 <HAL_GPIO_WritePin>
									//
									  temperatureC_13 = INA229_getDIETEMP_C(INA229_13);
 8006292:	4b8b      	ldr	r3, [pc, #556]	@ (80064c0 <main+0xb68>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4618      	mov	r0, r3
 8006298:	f7fc fe28 	bl	8002eec <INA229_getDIETEMP_C>
 800629c:	eef0 7a40 	vmov.f32	s15, s0
 80062a0:	4b89      	ldr	r3, [pc, #548]	@ (80064c8 <main+0xb70>)
 80062a2:	edc3 7a00 	vstr	s15, [r3]

									//
									//HAL_Delay(10);
									HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_SET);
 80062a6:	2201      	movs	r2, #1
 80062a8:	2101      	movs	r1, #1
 80062aa:	4884      	ldr	r0, [pc, #528]	@ (80064bc <main+0xb64>)
 80062ac:	f001 fd4a 	bl	8007d44 <HAL_GPIO_WritePin>
									HAL_Delay(10);
 80062b0:	200a      	movs	r0, #10
 80062b2:	f001 fa91 	bl	80077d8 <HAL_Delay>

									Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 80062b6:	2300      	movs	r3, #0
 80062b8:	2210      	movs	r2, #16
 80062ba:	2121      	movs	r1, #33	@ 0x21
 80062bc:	487e      	ldr	r0, [pc, #504]	@ (80064b8 <main+0xb60>)
 80062be:	f7fe ff76 	bl	80051ae <Expander_SetPinState>

									///////////////////////////////////////////////////////////////////
									  Set_Output_Voltage(&hi2c3, CELL_2, 4.0f);
 80062c2:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80062c6:	2101      	movs	r1, #1
 80062c8:	487b      	ldr	r0, [pc, #492]	@ (80064b8 <main+0xb60>)
 80062ca:	f7ff f931 	bl	8005530 <Set_Output_Voltage>
								Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 80062ce:	2301      	movs	r3, #1
 80062d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062d4:	2121      	movs	r1, #33	@ 0x21
 80062d6:	4878      	ldr	r0, [pc, #480]	@ (80064b8 <main+0xb60>)
 80062d8:	f7fe ff69 	bl	80051ae <Expander_SetPinState>

									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_RESET);
 80062dc:	2200      	movs	r2, #0
 80062de:	2102      	movs	r1, #2
 80062e0:	4876      	ldr	r0, [pc, #472]	@ (80064bc <main+0xb64>)
 80062e2:	f001 fd2f 	bl	8007d44 <HAL_GPIO_WritePin>
								//
								  busVoltage_14 = INA229_getVBUS_V(INA229_14);
 80062e6:	4b79      	ldr	r3, [pc, #484]	@ (80064cc <main+0xb74>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7fc fda0 	bl	8002e30 <INA229_getVBUS_V>
 80062f0:	eef0 7a40 	vmov.f32	s15, s0
 80062f4:	4b76      	ldr	r3, [pc, #472]	@ (80064d0 <main+0xb78>)
 80062f6:	edc3 7a00 	vstr	s15, [r3]

								//
								//HAL_Delay(10);
								  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_SET);
 80062fa:	2201      	movs	r2, #1
 80062fc:	2102      	movs	r1, #2
 80062fe:	486f      	ldr	r0, [pc, #444]	@ (80064bc <main+0xb64>)
 8006300:	f001 fd20 	bl	8007d44 <HAL_GPIO_WritePin>



								  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_RESET);
 8006304:	2200      	movs	r2, #0
 8006306:	2102      	movs	r1, #2
 8006308:	486c      	ldr	r0, [pc, #432]	@ (80064bc <main+0xb64>)
 800630a:	f001 fd1b 	bl	8007d44 <HAL_GPIO_WritePin>
								//
								  temperatureC_14 = INA229_getDIETEMP_C(INA229_14);
 800630e:	4b6f      	ldr	r3, [pc, #444]	@ (80064cc <main+0xb74>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4618      	mov	r0, r3
 8006314:	f7fc fdea 	bl	8002eec <INA229_getDIETEMP_C>
 8006318:	eef0 7a40 	vmov.f32	s15, s0
 800631c:	4b6d      	ldr	r3, [pc, #436]	@ (80064d4 <main+0xb7c>)
 800631e:	edc3 7a00 	vstr	s15, [r3]

								//
								//HAL_Delay(10);
								HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_SET);
 8006322:	2201      	movs	r2, #1
 8006324:	2102      	movs	r1, #2
 8006326:	4865      	ldr	r0, [pc, #404]	@ (80064bc <main+0xb64>)
 8006328:	f001 fd0c 	bl	8007d44 <HAL_GPIO_WritePin>
								HAL_Delay(10);
 800632c:	200a      	movs	r0, #10
 800632e:	f001 fa53 	bl	80077d8 <HAL_Delay>

								Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 8006332:	2300      	movs	r3, #0
 8006334:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006338:	2121      	movs	r1, #33	@ 0x21
 800633a:	485f      	ldr	r0, [pc, #380]	@ (80064b8 <main+0xb60>)
 800633c:	f7fe ff37 	bl	80051ae <Expander_SetPinState>



									  	/////////////////////////////////////////////////////////////
								///////////////////////////////////////////////////////////////////
								  Set_Output_Voltage(&hi2c3, CELL_3, 4.0f);
 8006340:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006344:	2102      	movs	r1, #2
 8006346:	485c      	ldr	r0, [pc, #368]	@ (80064b8 <main+0xb60>)
 8006348:	f7ff f8f2 	bl	8005530 <Set_Output_Voltage>
							Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 800634c:	2301      	movs	r3, #1
 800634e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006352:	2121      	movs	r1, #33	@ 0x21
 8006354:	4858      	ldr	r0, [pc, #352]	@ (80064b8 <main+0xb60>)
 8006356:	f7fe ff2a 	bl	80051ae <Expander_SetPinState>

								  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_RESET);
 800635a:	2200      	movs	r2, #0
 800635c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006360:	484c      	ldr	r0, [pc, #304]	@ (8006494 <main+0xb3c>)
 8006362:	f001 fcef 	bl	8007d44 <HAL_GPIO_WritePin>
							//
							  busVoltage_15 = INA229_getVBUS_V(INA229_15);
 8006366:	4b5c      	ldr	r3, [pc, #368]	@ (80064d8 <main+0xb80>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4618      	mov	r0, r3
 800636c:	f7fc fd60 	bl	8002e30 <INA229_getVBUS_V>
 8006370:	eef0 7a40 	vmov.f32	s15, s0
 8006374:	4b59      	ldr	r3, [pc, #356]	@ (80064dc <main+0xb84>)
 8006376:	edc3 7a00 	vstr	s15, [r3]

							//
							//HAL_Delay(10);
							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_SET);
 800637a:	2201      	movs	r2, #1
 800637c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006380:	4844      	ldr	r0, [pc, #272]	@ (8006494 <main+0xb3c>)
 8006382:	f001 fcdf 	bl	8007d44 <HAL_GPIO_WritePin>



							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_RESET);
 8006386:	2200      	movs	r2, #0
 8006388:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800638c:	4841      	ldr	r0, [pc, #260]	@ (8006494 <main+0xb3c>)
 800638e:	f001 fcd9 	bl	8007d44 <HAL_GPIO_WritePin>
							//
							  temperatureC_15 = INA229_getDIETEMP_C(INA229_15);
 8006392:	4b51      	ldr	r3, [pc, #324]	@ (80064d8 <main+0xb80>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f7fc fda8 	bl	8002eec <INA229_getDIETEMP_C>
 800639c:	eef0 7a40 	vmov.f32	s15, s0
 80063a0:	4b4f      	ldr	r3, [pc, #316]	@ (80064e0 <main+0xb88>)
 80063a2:	edc3 7a00 	vstr	s15, [r3]

							//
							//HAL_Delay(10);
							HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_SET);
 80063a6:	2201      	movs	r2, #1
 80063a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80063ac:	4839      	ldr	r0, [pc, #228]	@ (8006494 <main+0xb3c>)
 80063ae:	f001 fcc9 	bl	8007d44 <HAL_GPIO_WritePin>
							HAL_Delay(10);
 80063b2:	200a      	movs	r0, #10
 80063b4:	f001 fa10 	bl	80077d8 <HAL_Delay>

							Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 80063b8:	2300      	movs	r3, #0
 80063ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80063be:	2121      	movs	r1, #33	@ 0x21
 80063c0:	483d      	ldr	r0, [pc, #244]	@ (80064b8 <main+0xb60>)
 80063c2:	f7fe fef4 	bl	80051ae <Expander_SetPinState>

								  	/////////////////////////////////////////////////////////////

						  	/////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c3, CELL_4, 4.0f);
 80063c6:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80063ca:	2103      	movs	r1, #3
 80063cc:	483a      	ldr	r0, [pc, #232]	@ (80064b8 <main+0xb60>)
 80063ce:	f7ff f8af 	bl	8005530 <Set_Output_Voltage>
						Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 80063d2:	2301      	movs	r3, #1
 80063d4:	2210      	movs	r2, #16
 80063d6:	2122      	movs	r1, #34	@ 0x22
 80063d8:	4837      	ldr	r0, [pc, #220]	@ (80064b8 <main+0xb60>)
 80063da:	f7fe fee8 	bl	80051ae <Expander_SetPinState>

							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_RESET);
 80063de:	2200      	movs	r2, #0
 80063e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80063e4:	482b      	ldr	r0, [pc, #172]	@ (8006494 <main+0xb3c>)
 80063e6:	f001 fcad 	bl	8007d44 <HAL_GPIO_WritePin>
						//
						  busVoltage_16 = INA229_getVBUS_V(INA229_16);
 80063ea:	4b3e      	ldr	r3, [pc, #248]	@ (80064e4 <main+0xb8c>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fc fd1e 	bl	8002e30 <INA229_getVBUS_V>
 80063f4:	eef0 7a40 	vmov.f32	s15, s0
 80063f8:	4b3b      	ldr	r3, [pc, #236]	@ (80064e8 <main+0xb90>)
 80063fa:	edc3 7a00 	vstr	s15, [r3]

						//
						//HAL_Delay(10);
						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_SET);
 80063fe:	2201      	movs	r2, #1
 8006400:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006404:	4823      	ldr	r0, [pc, #140]	@ (8006494 <main+0xb3c>)
 8006406:	f001 fc9d 	bl	8007d44 <HAL_GPIO_WritePin>



						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_RESET);
 800640a:	2200      	movs	r2, #0
 800640c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006410:	4820      	ldr	r0, [pc, #128]	@ (8006494 <main+0xb3c>)
 8006412:	f001 fc97 	bl	8007d44 <HAL_GPIO_WritePin>
						//
						  temperatureC_16 = INA229_getDIETEMP_C(INA229_16);
 8006416:	4b33      	ldr	r3, [pc, #204]	@ (80064e4 <main+0xb8c>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f7fc fd66 	bl	8002eec <INA229_getDIETEMP_C>
 8006420:	eef0 7a40 	vmov.f32	s15, s0
 8006424:	4b31      	ldr	r3, [pc, #196]	@ (80064ec <main+0xb94>)
 8006426:	edc3 7a00 	vstr	s15, [r3]

						//
						//HAL_Delay(10);
						HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_SET);
 800642a:	2201      	movs	r2, #1
 800642c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006430:	4818      	ldr	r0, [pc, #96]	@ (8006494 <main+0xb3c>)
 8006432:	f001 fc87 	bl	8007d44 <HAL_GPIO_WritePin>
						HAL_Delay(10);
 8006436:	200a      	movs	r0, #10
 8006438:	f001 f9ce 	bl	80077d8 <HAL_Delay>

						Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 800643c:	2300      	movs	r3, #0
 800643e:	2210      	movs	r2, #16
 8006440:	2122      	movs	r1, #34	@ 0x22
 8006442:	481d      	ldr	r0, [pc, #116]	@ (80064b8 <main+0xb60>)
 8006444:	f7fe feb3 	bl	80051ae <Expander_SetPinState>

						///////////////////////////////////////////////////////////////////
						  Set_Output_Voltage(&hi2c3, CELL_5, 4.0f);
 8006448:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 800644c:	2104      	movs	r1, #4
 800644e:	481a      	ldr	r0, [pc, #104]	@ (80064b8 <main+0xb60>)
 8006450:	f7ff f86e 	bl	8005530 <Set_Output_Voltage>
					Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 8006454:	2301      	movs	r3, #1
 8006456:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800645a:	2122      	movs	r1, #34	@ 0x22
 800645c:	4816      	ldr	r0, [pc, #88]	@ (80064b8 <main+0xb60>)
 800645e:	f7fe fea6 	bl	80051ae <Expander_SetPinState>

						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_RESET);
 8006462:	2200      	movs	r2, #0
 8006464:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006468:	480a      	ldr	r0, [pc, #40]	@ (8006494 <main+0xb3c>)
 800646a:	f001 fc6b 	bl	8007d44 <HAL_GPIO_WritePin>
					//
					  busVoltage_17 = INA229_getVBUS_V(INA229_17);
 800646e:	4b20      	ldr	r3, [pc, #128]	@ (80064f0 <main+0xb98>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4618      	mov	r0, r3
 8006474:	f7fc fcdc 	bl	8002e30 <INA229_getVBUS_V>
 8006478:	eef0 7a40 	vmov.f32	s15, s0
 800647c:	4b1d      	ldr	r3, [pc, #116]	@ (80064f4 <main+0xb9c>)
 800647e:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_SET);
 8006482:	2201      	movs	r2, #1
 8006484:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006488:	4802      	ldr	r0, [pc, #8]	@ (8006494 <main+0xb3c>)
 800648a:	f001 fc5b 	bl	8007d44 <HAL_GPIO_WritePin>



					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_RESET);
 800648e:	2200      	movs	r2, #0
 8006490:	e032      	b.n	80064f8 <main+0xba0>
 8006492:	bf00      	nop
 8006494:	40021400 	.word	0x40021400
 8006498:	0800b7b4 	.word	0x0800b7b4
 800649c:	20000d80 	.word	0x20000d80
 80064a0:	20000d84 	.word	0x20000d84
 80064a4:	20000e00 	.word	0x20000e00
 80064a8:	40666666 	.word	0x40666666
 80064ac:	0800b7b8 	.word	0x0800b7b8
 80064b0:	20000d88 	.word	0x20000d88
 80064b4:	20000d8c 	.word	0x20000d8c
 80064b8:	20000e54 	.word	0x20000e54
 80064bc:	40020400 	.word	0x40020400
 80064c0:	0800b7c0 	.word	0x0800b7c0
 80064c4:	20000d90 	.word	0x20000d90
 80064c8:	20000d94 	.word	0x20000d94
 80064cc:	0800b7c4 	.word	0x0800b7c4
 80064d0:	20000d98 	.word	0x20000d98
 80064d4:	20000d9c 	.word	0x20000d9c
 80064d8:	0800b7c8 	.word	0x0800b7c8
 80064dc:	20000da0 	.word	0x20000da0
 80064e0:	20000da4 	.word	0x20000da4
 80064e4:	0800b7cc 	.word	0x0800b7cc
 80064e8:	20000da8 	.word	0x20000da8
 80064ec:	20000dac 	.word	0x20000dac
 80064f0:	0800b7d0 	.word	0x0800b7d0
 80064f4:	20000db0 	.word	0x20000db0
 80064f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80064fc:	48d3      	ldr	r0, [pc, #844]	@ (800684c <main+0xef4>)
 80064fe:	f001 fc21 	bl	8007d44 <HAL_GPIO_WritePin>
					//
					  temperatureC_17 = INA229_getDIETEMP_C(INA229_17);
 8006502:	4bd3      	ldr	r3, [pc, #844]	@ (8006850 <main+0xef8>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4618      	mov	r0, r3
 8006508:	f7fc fcf0 	bl	8002eec <INA229_getDIETEMP_C>
 800650c:	eef0 7a40 	vmov.f32	s15, s0
 8006510:	4bd0      	ldr	r3, [pc, #832]	@ (8006854 <main+0xefc>)
 8006512:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
					HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_SET);
 8006516:	2201      	movs	r2, #1
 8006518:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800651c:	48cb      	ldr	r0, [pc, #812]	@ (800684c <main+0xef4>)
 800651e:	f001 fc11 	bl	8007d44 <HAL_GPIO_WritePin>
					HAL_Delay(10);
 8006522:	200a      	movs	r0, #10
 8006524:	f001 f958 	bl	80077d8 <HAL_Delay>

					Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 8006528:	2300      	movs	r3, #0
 800652a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800652e:	2122      	movs	r1, #34	@ 0x22
 8006530:	48c9      	ldr	r0, [pc, #804]	@ (8006858 <main+0xf00>)
 8006532:	f7fe fe3c 	bl	80051ae <Expander_SetPinState>



						  	/////////////////////////////////////////////////////////////
					///////////////////////////////////////////////////////////////////
					  Set_Output_Voltage(&hi2c3, CELL_6, 4.0f);
 8006536:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 800653a:	2105      	movs	r1, #5
 800653c:	48c6      	ldr	r0, [pc, #792]	@ (8006858 <main+0xf00>)
 800653e:	f7fe fff7 	bl	8005530 <Set_Output_Voltage>
				Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 8006542:	2301      	movs	r3, #1
 8006544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006548:	2122      	movs	r1, #34	@ 0x22
 800654a:	48c3      	ldr	r0, [pc, #780]	@ (8006858 <main+0xf00>)
 800654c:	f7fe fe2f 	bl	80051ae <Expander_SetPinState>

					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_RESET);
 8006550:	2200      	movs	r2, #0
 8006552:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006556:	48bd      	ldr	r0, [pc, #756]	@ (800684c <main+0xef4>)
 8006558:	f001 fbf4 	bl	8007d44 <HAL_GPIO_WritePin>
				//
				  busVoltage_18 = INA229_getVBUS_V(INA229_18);
 800655c:	4bbf      	ldr	r3, [pc, #764]	@ (800685c <main+0xf04>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4618      	mov	r0, r3
 8006562:	f7fc fc65 	bl	8002e30 <INA229_getVBUS_V>
 8006566:	eef0 7a40 	vmov.f32	s15, s0
 800656a:	4bbd      	ldr	r3, [pc, #756]	@ (8006860 <main+0xf08>)
 800656c:	edc3 7a00 	vstr	s15, [r3]

				//
				//HAL_Delay(10);
				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_SET);
 8006570:	2201      	movs	r2, #1
 8006572:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006576:	48b5      	ldr	r0, [pc, #724]	@ (800684c <main+0xef4>)
 8006578:	f001 fbe4 	bl	8007d44 <HAL_GPIO_WritePin>



				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_RESET);
 800657c:	2200      	movs	r2, #0
 800657e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006582:	48b2      	ldr	r0, [pc, #712]	@ (800684c <main+0xef4>)
 8006584:	f001 fbde 	bl	8007d44 <HAL_GPIO_WritePin>
				//
				  temperatureC_18 = INA229_getDIETEMP_C(INA229_18);
 8006588:	4bb4      	ldr	r3, [pc, #720]	@ (800685c <main+0xf04>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4618      	mov	r0, r3
 800658e:	f7fc fcad 	bl	8002eec <INA229_getDIETEMP_C>
 8006592:	eef0 7a40 	vmov.f32	s15, s0
 8006596:	4bb3      	ldr	r3, [pc, #716]	@ (8006864 <main+0xf0c>)
 8006598:	edc3 7a00 	vstr	s15, [r3]

				//
				//HAL_Delay(10);
				HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_SET);
 800659c:	2201      	movs	r2, #1
 800659e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80065a2:	48aa      	ldr	r0, [pc, #680]	@ (800684c <main+0xef4>)
 80065a4:	f001 fbce 	bl	8007d44 <HAL_GPIO_WritePin>
				HAL_Delay(10);
 80065a8:	200a      	movs	r0, #10
 80065aa:	f001 f915 	bl	80077d8 <HAL_Delay>

				Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 80065ae:	2300      	movs	r3, #0
 80065b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80065b4:	2122      	movs	r1, #34	@ 0x22
 80065b6:	48a8      	ldr	r0, [pc, #672]	@ (8006858 <main+0xf00>)
 80065b8:	f7fe fdf9 	bl	80051ae <Expander_SetPinState>
			  	/////////////////////////////////////////////////////////////

				  Set_Output_Voltage(&hi2c3, CELL_7, 4.0f);
 80065bc:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80065c0:	2106      	movs	r1, #6
 80065c2:	48a5      	ldr	r0, [pc, #660]	@ (8006858 <main+0xf00>)
 80065c4:	f7fe ffb4 	bl	8005530 <Set_Output_Voltage>
			Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 80065c8:	2301      	movs	r3, #1
 80065ca:	2210      	movs	r2, #16
 80065cc:	2123      	movs	r1, #35	@ 0x23
 80065ce:	48a2      	ldr	r0, [pc, #648]	@ (8006858 <main+0xf00>)
 80065d0:	f7fe fded 	bl	80051ae <Expander_SetPinState>

				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_RESET);
 80065d4:	2200      	movs	r2, #0
 80065d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80065da:	489c      	ldr	r0, [pc, #624]	@ (800684c <main+0xef4>)
 80065dc:	f001 fbb2 	bl	8007d44 <HAL_GPIO_WritePin>
			//
			  busVoltage_19 = INA229_getVBUS_V(INA229_19);
 80065e0:	4ba1      	ldr	r3, [pc, #644]	@ (8006868 <main+0xf10>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7fc fc23 	bl	8002e30 <INA229_getVBUS_V>
 80065ea:	eef0 7a40 	vmov.f32	s15, s0
 80065ee:	4b9f      	ldr	r3, [pc, #636]	@ (800686c <main+0xf14>)
 80065f0:	edc3 7a00 	vstr	s15, [r3]

			//
			//HAL_Delay(10);
			  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_SET);
 80065f4:	2201      	movs	r2, #1
 80065f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80065fa:	4894      	ldr	r0, [pc, #592]	@ (800684c <main+0xef4>)
 80065fc:	f001 fba2 	bl	8007d44 <HAL_GPIO_WritePin>



			  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_RESET);
 8006600:	2200      	movs	r2, #0
 8006602:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006606:	4891      	ldr	r0, [pc, #580]	@ (800684c <main+0xef4>)
 8006608:	f001 fb9c 	bl	8007d44 <HAL_GPIO_WritePin>
			//
			  temperatureC_19 = INA229_getDIETEMP_C(INA229_19);
 800660c:	4b96      	ldr	r3, [pc, #600]	@ (8006868 <main+0xf10>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4618      	mov	r0, r3
 8006612:	f7fc fc6b 	bl	8002eec <INA229_getDIETEMP_C>
 8006616:	eef0 7a40 	vmov.f32	s15, s0
 800661a:	4b95      	ldr	r3, [pc, #596]	@ (8006870 <main+0xf18>)
 800661c:	edc3 7a00 	vstr	s15, [r3]

			//
			//HAL_Delay(10);
			HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_SET);
 8006620:	2201      	movs	r2, #1
 8006622:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006626:	4889      	ldr	r0, [pc, #548]	@ (800684c <main+0xef4>)
 8006628:	f001 fb8c 	bl	8007d44 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 800662c:	200a      	movs	r0, #10
 800662e:	f001 f8d3 	bl	80077d8 <HAL_Delay>

			Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 8006632:	2300      	movs	r3, #0
 8006634:	2210      	movs	r2, #16
 8006636:	2123      	movs	r1, #35	@ 0x23
 8006638:	4887      	ldr	r0, [pc, #540]	@ (8006858 <main+0xf00>)
 800663a:	f7fe fdb8 	bl	80051ae <Expander_SetPinState>

			///////////////////////////////////////////////////////////////////
			  Set_Output_Voltage(&hi2c3, CELL_8, 4.0f);
 800663e:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006642:	2107      	movs	r1, #7
 8006644:	4884      	ldr	r0, [pc, #528]	@ (8006858 <main+0xf00>)
 8006646:	f7fe ff73 	bl	8005530 <Set_Output_Voltage>
		Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 800664a:	2301      	movs	r3, #1
 800664c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006650:	2123      	movs	r1, #35	@ 0x23
 8006652:	4881      	ldr	r0, [pc, #516]	@ (8006858 <main+0xf00>)
 8006654:	f7fe fdab 	bl	80051ae <Expander_SetPinState>

			  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_RESET);
 8006658:	2200      	movs	r2, #0
 800665a:	2101      	movs	r1, #1
 800665c:	4885      	ldr	r0, [pc, #532]	@ (8006874 <main+0xf1c>)
 800665e:	f001 fb71 	bl	8007d44 <HAL_GPIO_WritePin>
		//
		  busVoltage_20 = INA229_getVBUS_V(INA229_20);
 8006662:	4b85      	ldr	r3, [pc, #532]	@ (8006878 <main+0xf20>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4618      	mov	r0, r3
 8006668:	f7fc fbe2 	bl	8002e30 <INA229_getVBUS_V>
 800666c:	eef0 7a40 	vmov.f32	s15, s0
 8006670:	4b82      	ldr	r3, [pc, #520]	@ (800687c <main+0xf24>)
 8006672:	edc3 7a00 	vstr	s15, [r3]

		//
		//HAL_Delay(10);
		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_SET);
 8006676:	2201      	movs	r2, #1
 8006678:	2101      	movs	r1, #1
 800667a:	487e      	ldr	r0, [pc, #504]	@ (8006874 <main+0xf1c>)
 800667c:	f001 fb62 	bl	8007d44 <HAL_GPIO_WritePin>



		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_RESET);
 8006680:	2200      	movs	r2, #0
 8006682:	2101      	movs	r1, #1
 8006684:	487b      	ldr	r0, [pc, #492]	@ (8006874 <main+0xf1c>)
 8006686:	f001 fb5d 	bl	8007d44 <HAL_GPIO_WritePin>
		//
		  temperatureC_20 = INA229_getDIETEMP_C(INA229_20);
 800668a:	4b7b      	ldr	r3, [pc, #492]	@ (8006878 <main+0xf20>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4618      	mov	r0, r3
 8006690:	f7fc fc2c 	bl	8002eec <INA229_getDIETEMP_C>
 8006694:	eef0 7a40 	vmov.f32	s15, s0
 8006698:	4b79      	ldr	r3, [pc, #484]	@ (8006880 <main+0xf28>)
 800669a:	edc3 7a00 	vstr	s15, [r3]

		//
		//HAL_Delay(10);
		HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_SET);
 800669e:	2201      	movs	r2, #1
 80066a0:	2101      	movs	r1, #1
 80066a2:	4874      	ldr	r0, [pc, #464]	@ (8006874 <main+0xf1c>)
 80066a4:	f001 fb4e 	bl	8007d44 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80066a8:	200a      	movs	r0, #10
 80066aa:	f001 f895 	bl	80077d8 <HAL_Delay>

		Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 80066ae:	2300      	movs	r3, #0
 80066b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066b4:	2123      	movs	r1, #35	@ 0x23
 80066b6:	4868      	ldr	r0, [pc, #416]	@ (8006858 <main+0xf00>)
 80066b8:	f7fe fd79 	bl	80051ae <Expander_SetPinState>



			  	/////////////////////////////////////////////////////////////
		///////////////////////////////////////////////////////////////////
		  Set_Output_Voltage(&hi2c3, CELL_9, 4.0f);
 80066bc:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80066c0:	2108      	movs	r1, #8
 80066c2:	4865      	ldr	r0, [pc, #404]	@ (8006858 <main+0xf00>)
 80066c4:	f7fe ff34 	bl	8005530 <Set_Output_Voltage>
	Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 80066c8:	2301      	movs	r3, #1
 80066ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80066ce:	2123      	movs	r1, #35	@ 0x23
 80066d0:	4861      	ldr	r0, [pc, #388]	@ (8006858 <main+0xf00>)
 80066d2:	f7fe fd6c 	bl	80051ae <Expander_SetPinState>

		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_RESET);
 80066d6:	2200      	movs	r2, #0
 80066d8:	2102      	movs	r1, #2
 80066da:	4866      	ldr	r0, [pc, #408]	@ (8006874 <main+0xf1c>)
 80066dc:	f001 fb32 	bl	8007d44 <HAL_GPIO_WritePin>
	//
	  busVoltage_21 = INA229_getVBUS_V(INA229_21);
 80066e0:	4b68      	ldr	r3, [pc, #416]	@ (8006884 <main+0xf2c>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7fc fba3 	bl	8002e30 <INA229_getVBUS_V>
 80066ea:	eef0 7a40 	vmov.f32	s15, s0
 80066ee:	4b66      	ldr	r3, [pc, #408]	@ (8006888 <main+0xf30>)
 80066f0:	edc3 7a00 	vstr	s15, [r3]

	//
	//HAL_Delay(10);
	  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_SET);
 80066f4:	2201      	movs	r2, #1
 80066f6:	2102      	movs	r1, #2
 80066f8:	485e      	ldr	r0, [pc, #376]	@ (8006874 <main+0xf1c>)
 80066fa:	f001 fb23 	bl	8007d44 <HAL_GPIO_WritePin>



	  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_RESET);
 80066fe:	2200      	movs	r2, #0
 8006700:	2102      	movs	r1, #2
 8006702:	485c      	ldr	r0, [pc, #368]	@ (8006874 <main+0xf1c>)
 8006704:	f001 fb1e 	bl	8007d44 <HAL_GPIO_WritePin>
	//
	  temperatureC_21 = INA229_getDIETEMP_C(INA229_21);
 8006708:	4b5e      	ldr	r3, [pc, #376]	@ (8006884 <main+0xf2c>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4618      	mov	r0, r3
 800670e:	f7fc fbed 	bl	8002eec <INA229_getDIETEMP_C>
 8006712:	eef0 7a40 	vmov.f32	s15, s0
 8006716:	4b5d      	ldr	r3, [pc, #372]	@ (800688c <main+0xf34>)
 8006718:	edc3 7a00 	vstr	s15, [r3]

	//
	//HAL_Delay(10);
	HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_SET);
 800671c:	2201      	movs	r2, #1
 800671e:	2102      	movs	r1, #2
 8006720:	4854      	ldr	r0, [pc, #336]	@ (8006874 <main+0xf1c>)
 8006722:	f001 fb0f 	bl	8007d44 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8006726:	200a      	movs	r0, #10
 8006728:	f001 f856 	bl	80077d8 <HAL_Delay>

	Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 800672c:	2300      	movs	r3, #0
 800672e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006732:	2123      	movs	r1, #35	@ 0x23
 8006734:	4848      	ldr	r0, [pc, #288]	@ (8006858 <main+0xf00>)
 8006736:	f7fe fd3a 	bl	80051ae <Expander_SetPinState>


					  	/////////////////////////////////////////////////////////////
  	/////////////////////////////////////////////////////////////

	  Set_Output_Voltage(&hi2c3, CELL_10, 4.0f);
 800673a:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 800673e:	2109      	movs	r1, #9
 8006740:	4845      	ldr	r0, [pc, #276]	@ (8006858 <main+0xf00>)
 8006742:	f7fe fef5 	bl	8005530 <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 8006746:	2301      	movs	r3, #1
 8006748:	2210      	movs	r2, #16
 800674a:	2124      	movs	r1, #36	@ 0x24
 800674c:	4842      	ldr	r0, [pc, #264]	@ (8006858 <main+0xf00>)
 800674e:	f7fe fd2e 	bl	80051ae <Expander_SetPinState>

	  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_RESET);
 8006752:	2200      	movs	r2, #0
 8006754:	2180      	movs	r1, #128	@ 0x80
 8006756:	484e      	ldr	r0, [pc, #312]	@ (8006890 <main+0xf38>)
 8006758:	f001 faf4 	bl	8007d44 <HAL_GPIO_WritePin>
//
  busVoltage_22 = INA229_getVBUS_V(INA229_22);
 800675c:	4b4d      	ldr	r3, [pc, #308]	@ (8006894 <main+0xf3c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4618      	mov	r0, r3
 8006762:	f7fc fb65 	bl	8002e30 <INA229_getVBUS_V>
 8006766:	eef0 7a40 	vmov.f32	s15, s0
 800676a:	4b4b      	ldr	r3, [pc, #300]	@ (8006898 <main+0xf40>)
 800676c:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_SET);
 8006770:	2201      	movs	r2, #1
 8006772:	2180      	movs	r1, #128	@ 0x80
 8006774:	4846      	ldr	r0, [pc, #280]	@ (8006890 <main+0xf38>)
 8006776:	f001 fae5 	bl	8007d44 <HAL_GPIO_WritePin>



  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_RESET);
 800677a:	2200      	movs	r2, #0
 800677c:	2180      	movs	r1, #128	@ 0x80
 800677e:	4844      	ldr	r0, [pc, #272]	@ (8006890 <main+0xf38>)
 8006780:	f001 fae0 	bl	8007d44 <HAL_GPIO_WritePin>
//
  temperatureC_22 = INA229_getDIETEMP_C(INA229_22);
 8006784:	4b43      	ldr	r3, [pc, #268]	@ (8006894 <main+0xf3c>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4618      	mov	r0, r3
 800678a:	f7fc fbaf 	bl	8002eec <INA229_getDIETEMP_C>
 800678e:	eef0 7a40 	vmov.f32	s15, s0
 8006792:	4b42      	ldr	r3, [pc, #264]	@ (800689c <main+0xf44>)
 8006794:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_SET);
 8006798:	2201      	movs	r2, #1
 800679a:	2180      	movs	r1, #128	@ 0x80
 800679c:	483c      	ldr	r0, [pc, #240]	@ (8006890 <main+0xf38>)
 800679e:	f001 fad1 	bl	8007d44 <HAL_GPIO_WritePin>
HAL_Delay(10);
 80067a2:	200a      	movs	r0, #10
 80067a4:	f001 f818 	bl	80077d8 <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 80067a8:	2300      	movs	r3, #0
 80067aa:	2210      	movs	r2, #16
 80067ac:	2124      	movs	r1, #36	@ 0x24
 80067ae:	482a      	ldr	r0, [pc, #168]	@ (8006858 <main+0xf00>)
 80067b0:	f7fe fcfd 	bl	80051ae <Expander_SetPinState>

///////////////////////////////////////////////////////////////////
  Set_Output_Voltage(&hi2c3, CELL_11, 4.0f);
 80067b4:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80067b8:	210a      	movs	r1, #10
 80067ba:	4827      	ldr	r0, [pc, #156]	@ (8006858 <main+0xf00>)
 80067bc:	f7fe feb8 	bl	8005530 <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 80067c0:	2301      	movs	r3, #1
 80067c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067c6:	2124      	movs	r1, #36	@ 0x24
 80067c8:	4823      	ldr	r0, [pc, #140]	@ (8006858 <main+0xf00>)
 80067ca:	f7fe fcf0 	bl	80051ae <Expander_SetPinState>

  HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_RESET);
 80067ce:	2200      	movs	r2, #0
 80067d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80067d4:	482e      	ldr	r0, [pc, #184]	@ (8006890 <main+0xf38>)
 80067d6:	f001 fab5 	bl	8007d44 <HAL_GPIO_WritePin>
//
busVoltage_23 = INA229_getVBUS_V(INA229_23);
 80067da:	4b31      	ldr	r3, [pc, #196]	@ (80068a0 <main+0xf48>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4618      	mov	r0, r3
 80067e0:	f7fc fb26 	bl	8002e30 <INA229_getVBUS_V>
 80067e4:	eef0 7a40 	vmov.f32	s15, s0
 80067e8:	4b2e      	ldr	r3, [pc, #184]	@ (80068a4 <main+0xf4c>)
 80067ea:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_SET);
 80067ee:	2201      	movs	r2, #1
 80067f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80067f4:	4826      	ldr	r0, [pc, #152]	@ (8006890 <main+0xf38>)
 80067f6:	f001 faa5 	bl	8007d44 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_RESET);
 80067fa:	2200      	movs	r2, #0
 80067fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006800:	4823      	ldr	r0, [pc, #140]	@ (8006890 <main+0xf38>)
 8006802:	f001 fa9f 	bl	8007d44 <HAL_GPIO_WritePin>
//
temperatureC_23 = INA229_getDIETEMP_C(INA229_23);
 8006806:	4b26      	ldr	r3, [pc, #152]	@ (80068a0 <main+0xf48>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4618      	mov	r0, r3
 800680c:	f7fc fb6e 	bl	8002eec <INA229_getDIETEMP_C>
 8006810:	eef0 7a40 	vmov.f32	s15, s0
 8006814:	4b24      	ldr	r3, [pc, #144]	@ (80068a8 <main+0xf50>)
 8006816:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_SET);
 800681a:	2201      	movs	r2, #1
 800681c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006820:	481b      	ldr	r0, [pc, #108]	@ (8006890 <main+0xf38>)
 8006822:	f001 fa8f 	bl	8007d44 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006826:	200a      	movs	r0, #10
 8006828:	f000 ffd6 	bl	80077d8 <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 800682c:	2300      	movs	r3, #0
 800682e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006832:	2124      	movs	r1, #36	@ 0x24
 8006834:	4808      	ldr	r0, [pc, #32]	@ (8006858 <main+0xf00>)
 8006836:	f7fe fcba 	bl	80051ae <Expander_SetPinState>



  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////
Set_Output_Voltage(&hi2c3, CELL_12, 4.0f);
 800683a:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 800683e:	210b      	movs	r1, #11
 8006840:	4805      	ldr	r0, [pc, #20]	@ (8006858 <main+0xf00>)
 8006842:	f7fe fe75 	bl	8005530 <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 8006846:	2301      	movs	r3, #1
 8006848:	e030      	b.n	80068ac <main+0xf54>
 800684a:	bf00      	nop
 800684c:	40021400 	.word	0x40021400
 8006850:	0800b7d0 	.word	0x0800b7d0
 8006854:	20000db4 	.word	0x20000db4
 8006858:	20000e54 	.word	0x20000e54
 800685c:	0800b7d4 	.word	0x0800b7d4
 8006860:	20000db8 	.word	0x20000db8
 8006864:	20000dbc 	.word	0x20000dbc
 8006868:	0800b7d8 	.word	0x0800b7d8
 800686c:	20000dc0 	.word	0x20000dc0
 8006870:	20000dc4 	.word	0x20000dc4
 8006874:	40021800 	.word	0x40021800
 8006878:	0800b7dc 	.word	0x0800b7dc
 800687c:	20000dc8 	.word	0x20000dc8
 8006880:	20000dcc 	.word	0x20000dcc
 8006884:	0800b7e0 	.word	0x0800b7e0
 8006888:	20000dd0 	.word	0x20000dd0
 800688c:	20000dd4 	.word	0x20000dd4
 8006890:	40021000 	.word	0x40021000
 8006894:	0800b7e4 	.word	0x0800b7e4
 8006898:	20000dd8 	.word	0x20000dd8
 800689c:	20000ddc 	.word	0x20000ddc
 80068a0:	0800b7e8 	.word	0x0800b7e8
 80068a4:	20000de0 	.word	0x20000de0
 80068a8:	20000de4 	.word	0x20000de4
 80068ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80068b0:	2124      	movs	r1, #36	@ 0x24
 80068b2:	4858      	ldr	r0, [pc, #352]	@ (8006a14 <main+0x10bc>)
 80068b4:	f7fe fc7b 	bl	80051ae <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_RESET);
 80068b8:	2200      	movs	r2, #0
 80068ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80068be:	4856      	ldr	r0, [pc, #344]	@ (8006a18 <main+0x10c0>)
 80068c0:	f001 fa40 	bl	8007d44 <HAL_GPIO_WritePin>
//
busVoltage_24 = INA229_getVBUS_V(INA229_24);
 80068c4:	4b55      	ldr	r3, [pc, #340]	@ (8006a1c <main+0x10c4>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7fc fab1 	bl	8002e30 <INA229_getVBUS_V>
 80068ce:	eef0 7a40 	vmov.f32	s15, s0
 80068d2:	4b53      	ldr	r3, [pc, #332]	@ (8006a20 <main+0x10c8>)
 80068d4:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_SET);
 80068d8:	2201      	movs	r2, #1
 80068da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80068de:	484e      	ldr	r0, [pc, #312]	@ (8006a18 <main+0x10c0>)
 80068e0:	f001 fa30 	bl	8007d44 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_RESET);
 80068e4:	2200      	movs	r2, #0
 80068e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80068ea:	484b      	ldr	r0, [pc, #300]	@ (8006a18 <main+0x10c0>)
 80068ec:	f001 fa2a 	bl	8007d44 <HAL_GPIO_WritePin>
//
temperatureC_24 = INA229_getDIETEMP_C(INA229_24);
 80068f0:	4b4a      	ldr	r3, [pc, #296]	@ (8006a1c <main+0x10c4>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4618      	mov	r0, r3
 80068f6:	f7fc faf9 	bl	8002eec <INA229_getDIETEMP_C>
 80068fa:	eef0 7a40 	vmov.f32	s15, s0
 80068fe:	4b49      	ldr	r3, [pc, #292]	@ (8006a24 <main+0x10cc>)
 8006900:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_SET);
 8006904:	2201      	movs	r2, #1
 8006906:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800690a:	4843      	ldr	r0, [pc, #268]	@ (8006a18 <main+0x10c0>)
 800690c:	f001 fa1a 	bl	8007d44 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006910:	200a      	movs	r0, #10
 8006912:	f000 ff61 	bl	80077d8 <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 8006916:	2300      	movs	r3, #0
 8006918:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800691c:	2124      	movs	r1, #36	@ 0x24
 800691e:	483d      	ldr	r0, [pc, #244]	@ (8006a14 <main+0x10bc>)
 8006920:	f7fe fc45 	bl	80051ae <Expander_SetPinState>

		  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////


  HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_RESET);
 8006924:	2200      	movs	r2, #0
 8006926:	2104      	movs	r1, #4
 8006928:	483f      	ldr	r0, [pc, #252]	@ (8006a28 <main+0x10d0>)
 800692a:	f001 fa0b 	bl	8007d44 <HAL_GPIO_WritePin>
//
busVoltage_25 = INA229_getVBUS_V(INA229_12);
 800692e:	4b3f      	ldr	r3, [pc, #252]	@ (8006a2c <main+0x10d4>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4618      	mov	r0, r3
 8006934:	f7fc fa7c 	bl	8002e30 <INA229_getVBUS_V>
 8006938:	eef0 7a40 	vmov.f32	s15, s0
 800693c:	4b3c      	ldr	r3, [pc, #240]	@ (8006a30 <main+0x10d8>)
 800693e:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_SET);
 8006942:	2201      	movs	r2, #1
 8006944:	2104      	movs	r1, #4
 8006946:	4838      	ldr	r0, [pc, #224]	@ (8006a28 <main+0x10d0>)
 8006948:	f001 f9fc 	bl	8007d44 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_RESET);
 800694c:	2200      	movs	r2, #0
 800694e:	2104      	movs	r1, #4
 8006950:	4835      	ldr	r0, [pc, #212]	@ (8006a28 <main+0x10d0>)
 8006952:	f001 f9f7 	bl	8007d44 <HAL_GPIO_WritePin>
//
temperatureC_25 = INA229_getDIETEMP_C(INA229_12);
 8006956:	4b35      	ldr	r3, [pc, #212]	@ (8006a2c <main+0x10d4>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4618      	mov	r0, r3
 800695c:	f7fc fac6 	bl	8002eec <INA229_getDIETEMP_C>
 8006960:	eef0 7a40 	vmov.f32	s15, s0
 8006964:	4b33      	ldr	r3, [pc, #204]	@ (8006a34 <main+0x10dc>)
 8006966:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_SET);
 800696a:	2201      	movs	r2, #1
 800696c:	2104      	movs	r1, #4
 800696e:	482e      	ldr	r0, [pc, #184]	@ (8006a28 <main+0x10d0>)
 8006970:	f001 f9e8 	bl	8007d44 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006974:	200a      	movs	r0, #10
 8006976:	f000 ff2f 	bl	80077d8 <HAL_Delay>

  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////


HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_RESET);
 800697a:	2200      	movs	r2, #0
 800697c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006980:	4825      	ldr	r0, [pc, #148]	@ (8006a18 <main+0x10c0>)
 8006982:	f001 f9df 	bl	8007d44 <HAL_GPIO_WritePin>
//
busVoltage_26 = INA229_getVBUS_V(INA229_25);
 8006986:	4b2c      	ldr	r3, [pc, #176]	@ (8006a38 <main+0x10e0>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4618      	mov	r0, r3
 800698c:	f7fc fa50 	bl	8002e30 <INA229_getVBUS_V>
 8006990:	eef0 7a40 	vmov.f32	s15, s0
 8006994:	4b29      	ldr	r3, [pc, #164]	@ (8006a3c <main+0x10e4>)
 8006996:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_SET);
 800699a:	2201      	movs	r2, #1
 800699c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80069a0:	481d      	ldr	r0, [pc, #116]	@ (8006a18 <main+0x10c0>)
 80069a2:	f001 f9cf 	bl	8007d44 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_RESET);
 80069a6:	2200      	movs	r2, #0
 80069a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80069ac:	481a      	ldr	r0, [pc, #104]	@ (8006a18 <main+0x10c0>)
 80069ae:	f001 f9c9 	bl	8007d44 <HAL_GPIO_WritePin>
//
temperatureC_26 = INA229_getDIETEMP_C(INA229_25);
 80069b2:	4b21      	ldr	r3, [pc, #132]	@ (8006a38 <main+0x10e0>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7fc fa98 	bl	8002eec <INA229_getDIETEMP_C>
 80069bc:	eef0 7a40 	vmov.f32	s15, s0
 80069c0:	4b1f      	ldr	r3, [pc, #124]	@ (8006a40 <main+0x10e8>)
 80069c2:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_SET);
 80069c6:	2201      	movs	r2, #1
 80069c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80069cc:	4812      	ldr	r0, [pc, #72]	@ (8006a18 <main+0x10c0>)
 80069ce:	f001 f9b9 	bl	8007d44 <HAL_GPIO_WritePin>
HAL_Delay(10);
 80069d2:	200a      	movs	r0, #10
 80069d4:	f000 ff00 	bl	80077d8 <HAL_Delay>


//--------------------------------------------------------------//
	  HAL_GPIO_WritePin(GPIOC, SPI3_CS_03_Pin|SPI3_CS_02_Pin, GPIO_PIN_SET);
 80069d8:	2201      	movs	r2, #1
 80069da:	2130      	movs	r1, #48	@ 0x30
 80069dc:	4819      	ldr	r0, [pc, #100]	@ (8006a44 <main+0x10ec>)
 80069de:	f001 f9b1 	bl	8007d44 <HAL_GPIO_WritePin>
cell_voltage_read();
 80069e2:	f7fe ff6f 	bl	80058c4 <cell_voltage_read>
delay_time_us(500000);
 80069e6:	4818      	ldr	r0, [pc, #96]	@ (8006a48 <main+0x10f0>)
 80069e8:	f7fe fe38 	bl	800565c <delay_time_us>
temparature_data_read();
 80069ec:	f7fe fecc 	bl	8005788 <temparature_data_read>

HAL_Delay(10);
 80069f0:	200a      	movs	r0, #10
 80069f2:	f000 fef1 	bl	80077d8 <HAL_Delay>

HAL_GPIO_WritePin(GPIOC, SPI3_CS_03_Pin|SPI3_CS_02_Pin, GPIO_PIN_SET);
 80069f6:	2201      	movs	r2, #1
 80069f8:	2130      	movs	r1, #48	@ 0x30
 80069fa:	4812      	ldr	r0, [pc, #72]	@ (8006a44 <main+0x10ec>)
 80069fc:	f001 f9a2 	bl	8007d44 <HAL_GPIO_WritePin>
cell_voltage_read();
 8006a00:	f7fe ff60 	bl	80058c4 <cell_voltage_read>
delay_time_us(500000);
 8006a04:	4810      	ldr	r0, [pc, #64]	@ (8006a48 <main+0x10f0>)
 8006a06:	f7fe fe29 	bl	800565c <delay_time_us>
temparature_data_read();
 8006a0a:	f7fe febd 	bl	8005788 <temparature_data_read>
	  HAL_GPIO_WritePin(GPIOC, SPI3_CS_03_Pin|SPI3_CS_02_Pin, GPIO_PIN_SET);
 8006a0e:	bf00      	nop
 8006a10:	f7ff b814 	b.w	8005a3c <main+0xe4>
 8006a14:	20000e54 	.word	0x20000e54
 8006a18:	40021000 	.word	0x40021000
 8006a1c:	0800b7ec 	.word	0x0800b7ec
 8006a20:	20000de8 	.word	0x20000de8
 8006a24:	20000dec 	.word	0x20000dec
 8006a28:	40021400 	.word	0x40021400
 8006a2c:	0800b7bc 	.word	0x0800b7bc
 8006a30:	20000df0 	.word	0x20000df0
 8006a34:	20000df4 	.word	0x20000df4
 8006a38:	0800b7f0 	.word	0x0800b7f0
 8006a3c:	20000df8 	.word	0x20000df8
 8006a40:	20000dfc 	.word	0x20000dfc
 8006a44:	40020800 	.word	0x40020800
 8006a48:	0007a120 	.word	0x0007a120

08006a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b094      	sub	sp, #80	@ 0x50
 8006a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006a52:	f107 0320 	add.w	r3, r7, #32
 8006a56:	2230      	movs	r2, #48	@ 0x30
 8006a58:	2100      	movs	r1, #0
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f003 fd50 	bl	800a500 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006a60:	f107 030c 	add.w	r3, r7, #12
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	605a      	str	r2, [r3, #4]
 8006a6a:	609a      	str	r2, [r3, #8]
 8006a6c:	60da      	str	r2, [r3, #12]
 8006a6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006a70:	2300      	movs	r3, #0
 8006a72:	60bb      	str	r3, [r7, #8]
 8006a74:	4b2b      	ldr	r3, [pc, #172]	@ (8006b24 <SystemClock_Config+0xd8>)
 8006a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a78:	4a2a      	ldr	r2, [pc, #168]	@ (8006b24 <SystemClock_Config+0xd8>)
 8006a7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a80:	4b28      	ldr	r3, [pc, #160]	@ (8006b24 <SystemClock_Config+0xd8>)
 8006a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a88:	60bb      	str	r3, [r7, #8]
 8006a8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	607b      	str	r3, [r7, #4]
 8006a90:	4b25      	ldr	r3, [pc, #148]	@ (8006b28 <SystemClock_Config+0xdc>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a24      	ldr	r2, [pc, #144]	@ (8006b28 <SystemClock_Config+0xdc>)
 8006a96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a9a:	6013      	str	r3, [r2, #0]
 8006a9c:	4b22      	ldr	r3, [pc, #136]	@ (8006b28 <SystemClock_Config+0xdc>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006aa4:	607b      	str	r3, [r7, #4]
 8006aa6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006aac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006ab0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006ab6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8006abc:	230f      	movs	r3, #15
 8006abe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8006ac0:	23d8      	movs	r3, #216	@ 0xd8
 8006ac2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006ac8:	2304      	movs	r3, #4
 8006aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006acc:	f107 0320 	add.w	r3, r7, #32
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f002 fa41 	bl	8008f58 <HAL_RCC_OscConfig>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006adc:	f000 fb84 	bl	80071e8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8006ae0:	f002 f9ea 	bl	8008eb8 <HAL_PWREx_EnableOverDrive>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8006aea:	f000 fb7d 	bl	80071e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006aee:	230f      	movs	r3, #15
 8006af0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006af2:	2302      	movs	r3, #2
 8006af4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006af6:	2300      	movs	r3, #0
 8006af8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006afa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8006afe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006b00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006b06:	f107 030c 	add.w	r3, r7, #12
 8006b0a:	2105      	movs	r1, #5
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f002 fc9b 	bl	8009448 <HAL_RCC_ClockConfig>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d001      	beq.n	8006b1c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8006b18:	f000 fb66 	bl	80071e8 <Error_Handler>
  }
}
 8006b1c:	bf00      	nop
 8006b1e:	3750      	adds	r7, #80	@ 0x50
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40023800 	.word	0x40023800
 8006b28:	40007000 	.word	0x40007000

08006b2c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006b30:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b32:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba4 <MX_I2C2_Init+0x78>)
 8006b34:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8006b36:	4b1a      	ldr	r3, [pc, #104]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b38:	4a1b      	ldr	r2, [pc, #108]	@ (8006ba8 <MX_I2C2_Init+0x7c>)
 8006b3a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006b3c:	4b18      	ldr	r3, [pc, #96]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8006b42:	4b17      	ldr	r3, [pc, #92]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006b48:	4b15      	ldr	r3, [pc, #84]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006b4e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006b50:	4b13      	ldr	r3, [pc, #76]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8006b56:	4b12      	ldr	r3, [pc, #72]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b58:	2200      	movs	r2, #0
 8006b5a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006b5c:	4b10      	ldr	r3, [pc, #64]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b5e:	2200      	movs	r2, #0
 8006b60:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006b62:	4b0f      	ldr	r3, [pc, #60]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006b68:	480d      	ldr	r0, [pc, #52]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b6a:	f001 f905 	bl	8007d78 <HAL_I2C_Init>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d001      	beq.n	8006b78 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8006b74:	f000 fb38 	bl	80071e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006b78:	2100      	movs	r1, #0
 8006b7a:	4809      	ldr	r0, [pc, #36]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b7c:	f002 f920 	bl	8008dc0 <HAL_I2CEx_ConfigAnalogFilter>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8006b86:	f000 fb2f 	bl	80071e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	4804      	ldr	r0, [pc, #16]	@ (8006ba0 <MX_I2C2_Init+0x74>)
 8006b8e:	f002 f953 	bl	8008e38 <HAL_I2CEx_ConfigDigitalFilter>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d001      	beq.n	8006b9c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8006b98:	f000 fb26 	bl	80071e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006b9c:	bf00      	nop
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	20000e00 	.word	0x20000e00
 8006ba4:	40005800 	.word	0x40005800
 8006ba8:	00061a80 	.word	0x00061a80

08006bac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8006bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8006c24 <MX_I2C3_Init+0x78>)
 8006bb4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8006bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8006c28 <MX_I2C3_Init+0x7c>)
 8006bba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006bbc:	4b18      	ldr	r3, [pc, #96]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8006bc2:	4b17      	ldr	r3, [pc, #92]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006bc8:	4b15      	ldr	r3, [pc, #84]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006bce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006bd0:	4b13      	ldr	r3, [pc, #76]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8006bd6:	4b12      	ldr	r3, [pc, #72]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bd8:	2200      	movs	r2, #0
 8006bda:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006bdc:	4b10      	ldr	r3, [pc, #64]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006be2:	4b0f      	ldr	r3, [pc, #60]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8006be8:	480d      	ldr	r0, [pc, #52]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bea:	f001 f8c5 	bl	8007d78 <HAL_I2C_Init>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d001      	beq.n	8006bf8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8006bf4:	f000 faf8 	bl	80071e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006bf8:	2100      	movs	r1, #0
 8006bfa:	4809      	ldr	r0, [pc, #36]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006bfc:	f002 f8e0 	bl	8008dc0 <HAL_I2CEx_ConfigAnalogFilter>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8006c06:	f000 faef 	bl	80071e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8006c0a:	2100      	movs	r1, #0
 8006c0c:	4804      	ldr	r0, [pc, #16]	@ (8006c20 <MX_I2C3_Init+0x74>)
 8006c0e:	f002 f913 	bl	8008e38 <HAL_I2CEx_ConfigDigitalFilter>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d001      	beq.n	8006c1c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8006c18:	f000 fae6 	bl	80071e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8006c1c:	bf00      	nop
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	20000e54 	.word	0x20000e54
 8006c24:	40005c00 	.word	0x40005c00
 8006c28:	00061a80 	.word	0x00061a80

08006c2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8006c30:	4b17      	ldr	r3, [pc, #92]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c32:	4a18      	ldr	r2, [pc, #96]	@ (8006c94 <MX_SPI1_Init+0x68>)
 8006c34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006c36:	4b16      	ldr	r3, [pc, #88]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006c3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006c3e:	4b14      	ldr	r3, [pc, #80]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c40:	2200      	movs	r2, #0
 8006c42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006c44:	4b12      	ldr	r3, [pc, #72]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c46:	2200      	movs	r2, #0
 8006c48:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c4a:	4b11      	ldr	r3, [pc, #68]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006c50:	4b0f      	ldr	r3, [pc, #60]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c52:	2201      	movs	r2, #1
 8006c54:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006c56:	4b0e      	ldr	r3, [pc, #56]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c5c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8006c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c60:	2228      	movs	r2, #40	@ 0x28
 8006c62:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006c64:	4b0a      	ldr	r3, [pc, #40]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006c6a:	4b09      	ldr	r3, [pc, #36]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c70:	4b07      	ldr	r3, [pc, #28]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006c76:	4b06      	ldr	r3, [pc, #24]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c78:	220a      	movs	r2, #10
 8006c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006c7c:	4804      	ldr	r0, [pc, #16]	@ (8006c90 <MX_SPI1_Init+0x64>)
 8006c7e:	f002 fdaf 	bl	80097e0 <HAL_SPI_Init>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d001      	beq.n	8006c8c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8006c88:	f000 faae 	bl	80071e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006c8c:	bf00      	nop
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	20000ea8 	.word	0x20000ea8
 8006c94:	40013000 	.word	0x40013000

08006c98 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006c9c:	4b17      	ldr	r3, [pc, #92]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006c9e:	4a18      	ldr	r2, [pc, #96]	@ (8006d00 <MX_SPI2_Init+0x68>)
 8006ca0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006ca2:	4b16      	ldr	r3, [pc, #88]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006ca4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006ca8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006caa:	4b14      	ldr	r3, [pc, #80]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006cb0:	4b12      	ldr	r3, [pc, #72]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006cb6:	4b11      	ldr	r3, [pc, #68]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cc8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8006cca:	4b0c      	ldr	r3, [pc, #48]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006ccc:	2218      	movs	r2, #24
 8006cce:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006cd6:	4b09      	ldr	r3, [pc, #36]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cd8:	2200      	movs	r2, #0
 8006cda:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006cdc:	4b07      	ldr	r3, [pc, #28]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cde:	2200      	movs	r2, #0
 8006ce0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006ce2:	4b06      	ldr	r3, [pc, #24]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006ce4:	220a      	movs	r2, #10
 8006ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006ce8:	4804      	ldr	r0, [pc, #16]	@ (8006cfc <MX_SPI2_Init+0x64>)
 8006cea:	f002 fd79 	bl	80097e0 <HAL_SPI_Init>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006cf4:	f000 fa78 	bl	80071e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006cf8:	bf00      	nop
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	20000f00 	.word	0x20000f00
 8006d00:	40003800 	.word	0x40003800

08006d04 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8006d08:	4b17      	ldr	r3, [pc, #92]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d0a:	4a18      	ldr	r2, [pc, #96]	@ (8006d6c <MX_SPI3_Init+0x68>)
 8006d0c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8006d0e:	4b16      	ldr	r3, [pc, #88]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006d14:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8006d16:	4b14      	ldr	r3, [pc, #80]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8006d1c:	4b12      	ldr	r3, [pc, #72]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d1e:	2200      	movs	r2, #0
 8006d20:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d22:	4b11      	ldr	r3, [pc, #68]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006d28:	4b0f      	ldr	r3, [pc, #60]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8006d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d34:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006d36:	4b0c      	ldr	r3, [pc, #48]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d38:	2220      	movs	r2, #32
 8006d3a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d3e:	2200      	movs	r2, #0
 8006d40:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8006d42:	4b09      	ldr	r3, [pc, #36]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d48:	4b07      	ldr	r3, [pc, #28]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8006d4e:	4b06      	ldr	r3, [pc, #24]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d50:	220a      	movs	r2, #10
 8006d52:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006d54:	4804      	ldr	r0, [pc, #16]	@ (8006d68 <MX_SPI3_Init+0x64>)
 8006d56:	f002 fd43 	bl	80097e0 <HAL_SPI_Init>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d001      	beq.n	8006d64 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8006d60:	f000 fa42 	bl	80071e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8006d64:	bf00      	nop
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	20000f58 	.word	0x20000f58
 8006d6c:	40003c00 	.word	0x40003c00

08006d70 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8006d74:	4b17      	ldr	r3, [pc, #92]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006d76:	4a18      	ldr	r2, [pc, #96]	@ (8006dd8 <MX_SPI4_Init+0x68>)
 8006d78:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8006d7a:	4b16      	ldr	r3, [pc, #88]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006d7c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006d80:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8006d82:	4b14      	ldr	r3, [pc, #80]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8006d88:	4b12      	ldr	r3, [pc, #72]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d8e:	4b11      	ldr	r3, [pc, #68]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006d94:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8006d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006d9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006da0:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8006da2:	4b0c      	ldr	r3, [pc, #48]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006da4:	2230      	movs	r2, #48	@ 0x30
 8006da6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006da8:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006daa:	2200      	movs	r2, #0
 8006dac:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8006dae:	4b09      	ldr	r3, [pc, #36]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006db0:	2200      	movs	r2, #0
 8006db2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006db4:	4b07      	ldr	r3, [pc, #28]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006db6:	2200      	movs	r2, #0
 8006db8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8006dba:	4b06      	ldr	r3, [pc, #24]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006dbc:	220a      	movs	r2, #10
 8006dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8006dc0:	4804      	ldr	r0, [pc, #16]	@ (8006dd4 <MX_SPI4_Init+0x64>)
 8006dc2:	f002 fd0d 	bl	80097e0 <HAL_SPI_Init>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d001      	beq.n	8006dd0 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8006dcc:	f000 fa0c 	bl	80071e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8006dd0:	bf00      	nop
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	20000fb0 	.word	0x20000fb0
 8006dd8:	40013400 	.word	0x40013400

08006ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b08e      	sub	sp, #56	@ 0x38
 8006de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006de2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006de6:	2200      	movs	r2, #0
 8006de8:	601a      	str	r2, [r3, #0]
 8006dea:	605a      	str	r2, [r3, #4]
 8006dec:	609a      	str	r2, [r3, #8]
 8006dee:	60da      	str	r2, [r3, #12]
 8006df0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006df2:	2300      	movs	r3, #0
 8006df4:	623b      	str	r3, [r7, #32]
 8006df6:	4bb4      	ldr	r3, [pc, #720]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dfa:	4ab3      	ldr	r2, [pc, #716]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006dfc:	f043 0310 	orr.w	r3, r3, #16
 8006e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e02:	4bb1      	ldr	r3, [pc, #708]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e06:	f003 0310 	and.w	r3, r3, #16
 8006e0a:	623b      	str	r3, [r7, #32]
 8006e0c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8006e0e:	2300      	movs	r3, #0
 8006e10:	61fb      	str	r3, [r7, #28]
 8006e12:	4bad      	ldr	r3, [pc, #692]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e16:	4aac      	ldr	r2, [pc, #688]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e1e:	4baa      	ldr	r3, [pc, #680]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e26:	61fb      	str	r3, [r7, #28]
 8006e28:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	61bb      	str	r3, [r7, #24]
 8006e2e:	4ba6      	ldr	r3, [pc, #664]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e32:	4aa5      	ldr	r2, [pc, #660]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e34:	f043 0304 	orr.w	r3, r3, #4
 8006e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e3a:	4ba3      	ldr	r3, [pc, #652]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e3e:	f003 0304 	and.w	r3, r3, #4
 8006e42:	61bb      	str	r3, [r7, #24]
 8006e44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006e46:	2300      	movs	r3, #0
 8006e48:	617b      	str	r3, [r7, #20]
 8006e4a:	4b9f      	ldr	r3, [pc, #636]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4e:	4a9e      	ldr	r2, [pc, #632]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e50:	f043 0320 	orr.w	r3, r3, #32
 8006e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e56:	4b9c      	ldr	r3, [pc, #624]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e5a:	f003 0320 	and.w	r3, r3, #32
 8006e5e:	617b      	str	r3, [r7, #20]
 8006e60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006e62:	2300      	movs	r3, #0
 8006e64:	613b      	str	r3, [r7, #16]
 8006e66:	4b98      	ldr	r3, [pc, #608]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e6a:	4a97      	ldr	r2, [pc, #604]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e72:	4b95      	ldr	r3, [pc, #596]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e7a:	613b      	str	r3, [r7, #16]
 8006e7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e7e:	2300      	movs	r3, #0
 8006e80:	60fb      	str	r3, [r7, #12]
 8006e82:	4b91      	ldr	r3, [pc, #580]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e86:	4a90      	ldr	r2, [pc, #576]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e88:	f043 0301 	orr.w	r3, r3, #1
 8006e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e8e:	4b8e      	ldr	r3, [pc, #568]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	60fb      	str	r3, [r7, #12]
 8006e98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	60bb      	str	r3, [r7, #8]
 8006e9e:	4b8a      	ldr	r3, [pc, #552]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea2:	4a89      	ldr	r2, [pc, #548]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006ea4:	f043 0302 	orr.w	r3, r3, #2
 8006ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006eaa:	4b87      	ldr	r3, [pc, #540]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eae:	f003 0302 	and.w	r3, r3, #2
 8006eb2:	60bb      	str	r3, [r7, #8]
 8006eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	607b      	str	r3, [r7, #4]
 8006eba:	4b83      	ldr	r3, [pc, #524]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ebe:	4a82      	ldr	r2, [pc, #520]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006ec0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ec6:	4b80      	ldr	r3, [pc, #512]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ece:	607b      	str	r3, [r7, #4]
 8006ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	603b      	str	r3, [r7, #0]
 8006ed6:	4b7c      	ldr	r3, [pc, #496]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eda:	4a7b      	ldr	r2, [pc, #492]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006edc:	f043 0308 	orr.w	r3, r3, #8
 8006ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ee2:	4b79      	ldr	r3, [pc, #484]	@ (80070c8 <MX_GPIO_Init+0x2ec>)
 8006ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee6:	f003 0308 	and.w	r3, r3, #8
 8006eea:	603b      	str	r3, [r7, #0]
 8006eec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8006ef4:	4875      	ldr	r0, [pc, #468]	@ (80070cc <MX_GPIO_Init+0x2f0>)
 8006ef6:	f000 ff25 	bl	8007d44 <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin, GPIO_PIN_SET);
 8006efa:	2201      	movs	r2, #1
 8006efc:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8006f00:	4873      	ldr	r0, [pc, #460]	@ (80070d0 <MX_GPIO_Init+0x2f4>)
 8006f02:	f000 ff1f 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 8006f06:	2201      	movs	r2, #1
 8006f08:	f242 0133 	movw	r1, #8243	@ 0x2033
 8006f0c:	4871      	ldr	r0, [pc, #452]	@ (80070d4 <MX_GPIO_Init+0x2f8>)
 8006f0e:	f000 ff19 	bl	8007d44 <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin|CELL12_CS_10_Pin|LED_DC_Y_Pin|LED_DC_G_Pin
 8006f12:	2200      	movs	r2, #0
 8006f14:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
 8006f18:	486d      	ldr	r0, [pc, #436]	@ (80070d0 <MX_GPIO_Init+0x2f4>)
 8006f1a:	f000 ff13 	bl	8007d44 <HAL_GPIO_WritePin>
                          |LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 8006f24:	486c      	ldr	r0, [pc, #432]	@ (80070d8 <MX_GPIO_Init+0x2fc>)
 8006f26:	f000 ff0d 	bl	8007d44 <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CELL12_TEMP_01_LED_Pin|GPIO_PIN_1, GPIO_PIN_SET);
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	2103      	movs	r1, #3
 8006f2e:	486b      	ldr	r0, [pc, #428]	@ (80070dc <MX_GPIO_Init+0x300>)
 8006f30:	f000 ff08 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_Pin, GPIO_PIN_SET);
 8006f34:	2201      	movs	r2, #1
 8006f36:	f648 0103 	movw	r1, #34819	@ 0x8803
 8006f3a:	4869      	ldr	r0, [pc, #420]	@ (80070e0 <MX_GPIO_Init+0x304>)
 8006f3c:	f000 ff02 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin, GPIO_PIN_SET);
 8006f40:	2201      	movs	r2, #1
 8006f42:	2103      	movs	r1, #3
 8006f44:	4867      	ldr	r0, [pc, #412]	@ (80070e4 <MX_GPIO_Init+0x308>)
 8006f46:	f000 fefd 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 8006f50:	4865      	ldr	r0, [pc, #404]	@ (80070e8 <MX_GPIO_Init+0x30c>)
 8006f52:	f000 fef7 	bl	8007d44 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 8006f56:	2201      	movs	r2, #1
 8006f58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006f5c:	4863      	ldr	r0, [pc, #396]	@ (80070ec <MX_GPIO_Init+0x310>)
 8006f5e:	f000 fef1 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 8006f62:	2200      	movs	r2, #0
 8006f64:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 8006f68:	485e      	ldr	r0, [pc, #376]	@ (80070e4 <MX_GPIO_Init+0x308>)
 8006f6a:	f000 feeb 	bl	8007d44 <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8006f74:	485c      	ldr	r0, [pc, #368]	@ (80070e8 <MX_GPIO_Init+0x30c>)
 8006f76:	f000 fee5 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISPLAY_CS_Pin|DISPLAY_CSD3_Pin, GPIO_PIN_RESET);
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	210c      	movs	r1, #12
 8006f7e:	485b      	ldr	r0, [pc, #364]	@ (80070ec <MX_GPIO_Init+0x310>)
 8006f80:	f000 fee0 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_03_Pin|LED_07_Pin, GPIO_PIN_RESET);
 8006f84:	2200      	movs	r2, #0
 8006f86:	2118      	movs	r1, #24
 8006f88:	4855      	ldr	r0, [pc, #340]	@ (80070e0 <MX_GPIO_Init+0x304>)
 8006f8a:	f000 fedb 	bl	8007d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8006f8e:	f240 73fc 	movw	r3, #2044	@ 0x7fc
 8006f92:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f94:	2301      	movs	r3, #1
 8006f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006fa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	4849      	ldr	r0, [pc, #292]	@ (80070cc <MX_GPIO_Init+0x2f0>)
 8006fa8:	f000 fd20 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 8006fac:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8006fb0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	4842      	ldr	r0, [pc, #264]	@ (80070d0 <MX_GPIO_Init+0x2f4>)
 8006fc6:	f000 fd11 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin;
 8006fca:	f242 0330 	movw	r3, #8240	@ 0x2030
 8006fce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	483c      	ldr	r0, [pc, #240]	@ (80070d4 <MX_GPIO_Init+0x2f8>)
 8006fe4:	f000 fd02 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin CELL11_CS_03_Pin CELL11_CS_04_Pin
                           CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
 8006fe8:	f64f 0303 	movw	r3, #63491	@ 0xf803
 8006fec:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ffe:	4619      	mov	r1, r3
 8007000:	4835      	ldr	r0, [pc, #212]	@ (80070d8 <MX_GPIO_Init+0x2fc>)
 8007002:	f000 fcf3 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 8007006:	2304      	movs	r3, #4
 8007008:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800700a:	2301      	movs	r3, #1
 800700c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800700e:	2300      	movs	r3, #0
 8007010:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007012:	2302      	movs	r3, #2
 8007014:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 8007016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800701a:	4619      	mov	r1, r3
 800701c:	482e      	ldr	r0, [pc, #184]	@ (80070d8 <MX_GPIO_Init+0x2fc>)
 800701e:	f000 fce5 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 8007022:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 8007026:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007028:	2301      	movs	r3, #1
 800702a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800702c:	2301      	movs	r3, #1
 800702e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007030:	2303      	movs	r3, #3
 8007032:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007038:	4619      	mov	r1, r3
 800703a:	4827      	ldr	r0, [pc, #156]	@ (80070d8 <MX_GPIO_Init+0x2fc>)
 800703c:	f000 fcd6 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 8007040:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007044:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007046:	2301      	movs	r3, #1
 8007048:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800704a:	2302      	movs	r3, #2
 800704c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800704e:	2303      	movs	r3, #3
 8007050:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 8007052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007056:	4619      	mov	r1, r3
 8007058:	481f      	ldr	r0, [pc, #124]	@ (80070d8 <MX_GPIO_Init+0x2fc>)
 800705a:	f000 fcc7 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 800705e:	2301      	movs	r3, #1
 8007060:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007062:	2301      	movs	r3, #1
 8007064:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007066:	2302      	movs	r3, #2
 8007068:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800706a:	2303      	movs	r3, #3
 800706c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 800706e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007072:	4619      	mov	r1, r3
 8007074:	4817      	ldr	r0, [pc, #92]	@ (80070d4 <MX_GPIO_Init+0x2f8>)
 8007076:	f000 fcb9 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 800707a:	2302      	movs	r3, #2
 800707c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800707e:	2301      	movs	r3, #1
 8007080:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007082:	2301      	movs	r3, #1
 8007084:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007086:	2303      	movs	r3, #3
 8007088:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 800708a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800708e:	4619      	mov	r1, r3
 8007090:	4810      	ldr	r0, [pc, #64]	@ (80070d4 <MX_GPIO_Init+0x2f8>)
 8007092:	f000 fcab 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 8007096:	2301      	movs	r3, #1
 8007098:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800709a:	2301      	movs	r3, #1
 800709c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800709e:	2302      	movs	r3, #2
 80070a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070a2:	2303      	movs	r3, #3
 80070a4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 80070a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070aa:	4619      	mov	r1, r3
 80070ac:	480b      	ldr	r0, [pc, #44]	@ (80070dc <MX_GPIO_Init+0x300>)
 80070ae:	f000 fc9d 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80070b2:	2302      	movs	r3, #2
 80070b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070b6:	2301      	movs	r3, #1
 80070b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070ba:	2300      	movs	r3, #0
 80070bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80070be:	2302      	movs	r3, #2
 80070c0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070c6:	e013      	b.n	80070f0 <MX_GPIO_Init+0x314>
 80070c8:	40023800 	.word	0x40023800
 80070cc:	40021000 	.word	0x40021000
 80070d0:	40022000 	.word	0x40022000
 80070d4:	40020800 	.word	0x40020800
 80070d8:	40021400 	.word	0x40021400
 80070dc:	40020000 	.word	0x40020000
 80070e0:	40020400 	.word	0x40020400
 80070e4:	40021800 	.word	0x40021800
 80070e8:	40021c00 	.word	0x40021c00
 80070ec:	40020c00 	.word	0x40020c00
 80070f0:	4619      	mov	r1, r3
 80070f2:	4838      	ldr	r0, [pc, #224]	@ (80071d4 <MX_GPIO_Init+0x3f8>)
 80070f4:	f000 fc7a 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin CS_Pin LED_03_Pin
                           LED_07_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|CS_Pin|LED_03_Pin
 80070f8:	f248 031b 	movw	r3, #32795	@ 0x801b
 80070fc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070fe:	2301      	movs	r3, #1
 8007100:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007102:	2300      	movs	r3, #0
 8007104:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007106:	2300      	movs	r3, #0
 8007108:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800710a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800710e:	4619      	mov	r1, r3
 8007110:	4831      	ldr	r0, [pc, #196]	@ (80071d8 <MX_GPIO_Init+0x3fc>)
 8007112:	f000 fc6b 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 8007116:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 800711a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800711c:	2301      	movs	r3, #1
 800711e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007120:	2300      	movs	r3, #0
 8007122:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007124:	2300      	movs	r3, #0
 8007126:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007128:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800712c:	4619      	mov	r1, r3
 800712e:	482b      	ldr	r0, [pc, #172]	@ (80071dc <MX_GPIO_Init+0x400>)
 8007130:	f000 fc5c 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 8007134:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007138:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800713a:	2301      	movs	r3, #1
 800713c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800713e:	2301      	movs	r3, #1
 8007140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007142:	2303      	movs	r3, #3
 8007144:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 8007146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800714a:	4619      	mov	r1, r3
 800714c:	4822      	ldr	r0, [pc, #136]	@ (80071d8 <MX_GPIO_Init+0x3fc>)
 800714e:	f000 fc4d 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 8007152:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007158:	2301      	movs	r3, #1
 800715a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800715c:	2302      	movs	r3, #2
 800715e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007160:	2303      	movs	r3, #3
 8007162:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007164:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007168:	4619      	mov	r1, r3
 800716a:	481d      	ldr	r0, [pc, #116]	@ (80071e0 <MX_GPIO_Init+0x404>)
 800716c:	f000 fc3e 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8007170:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8007174:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007176:	2301      	movs	r3, #1
 8007178:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800717a:	2301      	movs	r3, #1
 800717c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800717e:	2303      	movs	r3, #3
 8007180:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007182:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007186:	4619      	mov	r1, r3
 8007188:	4815      	ldr	r0, [pc, #84]	@ (80071e0 <MX_GPIO_Init+0x404>)
 800718a:	f000 fc2f 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin DISPLAY_CS_Pin DISPLAY_CSD3_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|DISPLAY_CS_Pin|DISPLAY_CSD3_Pin;
 800718e:	f240 430c 	movw	r3, #1036	@ 0x40c
 8007192:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007194:	2301      	movs	r3, #1
 8007196:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007198:	2300      	movs	r3, #0
 800719a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800719c:	2300      	movs	r3, #0
 800719e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80071a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071a4:	4619      	mov	r1, r3
 80071a6:	480f      	ldr	r0, [pc, #60]	@ (80071e4 <MX_GPIO_Init+0x408>)
 80071a8:	f000 fc20 	bl	80079ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = LED_01_Pin|LED_02_Pin;
 80071ac:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80071b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071b2:	2301      	movs	r3, #1
 80071b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071b6:	2300      	movs	r3, #0
 80071b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071ba:	2300      	movs	r3, #0
 80071bc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80071be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071c2:	4619      	mov	r1, r3
 80071c4:	4806      	ldr	r0, [pc, #24]	@ (80071e0 <MX_GPIO_Init+0x404>)
 80071c6:	f000 fc11 	bl	80079ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80071ca:	bf00      	nop
 80071cc:	3738      	adds	r7, #56	@ 0x38
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	40020000 	.word	0x40020000
 80071d8:	40020400 	.word	0x40020400
 80071dc:	40021800 	.word	0x40021800
 80071e0:	40021c00 	.word	0x40021c00
 80071e4:	40020c00 	.word	0x40020c00

080071e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80071e8:	b480      	push	{r7}
 80071ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80071ec:	b672      	cpsid	i
}
 80071ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80071f0:	bf00      	nop
 80071f2:	e7fd      	b.n	80071f0 <Error_Handler+0x8>

080071f4 <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	4603      	mov	r3, r0
 80071fc:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 80071fe:	bf00      	nop
 8007200:	370c      	adds	r7, #12
 8007202:	46bd      	mov	sp, r7
 8007204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007208:	4770      	bx	lr
	...

0800720c <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b086      	sub	sp, #24
 8007210:	af02      	add	r7, sp, #8
 8007212:	603b      	str	r3, [r7, #0]
 8007214:	4603      	mov	r3, r0
 8007216:	71fb      	strb	r3, [r7, #7]
 8007218:	460b      	mov	r3, r1
 800721a:	71bb      	strb	r3, [r7, #6]
 800721c:	4613      	mov	r3, r2
 800721e:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 8007220:	2300      	movs	r3, #0
 8007222:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 8007224:	79fb      	ldrb	r3, [r7, #7]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d102      	bne.n	8007230 <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 800722a:	4b0f      	ldr	r3, [pc, #60]	@ (8007268 <mcu_spiTransfer+0x5c>)
 800722c:	60fb      	str	r3, [r7, #12]
 800722e:	e007      	b.n	8007240 <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 8007230:	79fb      	ldrb	r3, [r7, #7]
 8007232:	2b01      	cmp	r3, #1
 8007234:	d102      	bne.n	800723c <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 8007236:	4b0d      	ldr	r3, [pc, #52]	@ (800726c <mcu_spiTransfer+0x60>)
 8007238:	60fb      	str	r3, [r7, #12]
 800723a:	e001      	b.n	8007240 <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 800723c:	2301      	movs	r3, #1
 800723e:	e00f      	b.n	8007260 <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 8007240:	797b      	ldrb	r3, [r7, #5]
 8007242:	b29b      	uxth	r3, r3
 8007244:	f04f 32ff 	mov.w	r2, #4294967295
 8007248:	9200      	str	r2, [sp, #0]
 800724a:	69ba      	ldr	r2, [r7, #24]
 800724c:	6839      	ldr	r1, [r7, #0]
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f002 fdac 	bl	8009dac <HAL_SPI_TransmitReceive>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d001      	beq.n	800725e <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 800725a:	2301      	movs	r3, #1
 800725c:	e000      	b.n	8007260 <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	20000ea8 	.word	0x20000ea8
 800726c:	20000f00 	.word	0x20000f00

08007270 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007276:	2300      	movs	r3, #0
 8007278:	607b      	str	r3, [r7, #4]
 800727a:	4b10      	ldr	r3, [pc, #64]	@ (80072bc <HAL_MspInit+0x4c>)
 800727c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800727e:	4a0f      	ldr	r2, [pc, #60]	@ (80072bc <HAL_MspInit+0x4c>)
 8007280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007284:	6453      	str	r3, [r2, #68]	@ 0x44
 8007286:	4b0d      	ldr	r3, [pc, #52]	@ (80072bc <HAL_MspInit+0x4c>)
 8007288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800728a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800728e:	607b      	str	r3, [r7, #4]
 8007290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007292:	2300      	movs	r3, #0
 8007294:	603b      	str	r3, [r7, #0]
 8007296:	4b09      	ldr	r3, [pc, #36]	@ (80072bc <HAL_MspInit+0x4c>)
 8007298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729a:	4a08      	ldr	r2, [pc, #32]	@ (80072bc <HAL_MspInit+0x4c>)
 800729c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80072a2:	4b06      	ldr	r3, [pc, #24]	@ (80072bc <HAL_MspInit+0x4c>)
 80072a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072aa:	603b      	str	r3, [r7, #0]
 80072ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80072ae:	bf00      	nop
 80072b0:	370c      	adds	r7, #12
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	40023800 	.word	0x40023800

080072c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b08c      	sub	sp, #48	@ 0x30
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072c8:	f107 031c 	add.w	r3, r7, #28
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]
 80072d0:	605a      	str	r2, [r3, #4]
 80072d2:	609a      	str	r2, [r3, #8]
 80072d4:	60da      	str	r2, [r3, #12]
 80072d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a32      	ldr	r2, [pc, #200]	@ (80073a8 <HAL_I2C_MspInit+0xe8>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d12c      	bne.n	800733c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80072e2:	2300      	movs	r3, #0
 80072e4:	61bb      	str	r3, [r7, #24]
 80072e6:	4b31      	ldr	r3, [pc, #196]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 80072e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ea:	4a30      	ldr	r2, [pc, #192]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 80072ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80072f2:	4b2e      	ldr	r3, [pc, #184]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 80072f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072fa:	61bb      	str	r3, [r7, #24]
 80072fc:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80072fe:	2330      	movs	r3, #48	@ 0x30
 8007300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007302:	2312      	movs	r3, #18
 8007304:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007306:	2300      	movs	r3, #0
 8007308:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800730a:	2303      	movs	r3, #3
 800730c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800730e:	2304      	movs	r3, #4
 8007310:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007312:	f107 031c 	add.w	r3, r7, #28
 8007316:	4619      	mov	r1, r3
 8007318:	4825      	ldr	r0, [pc, #148]	@ (80073b0 <HAL_I2C_MspInit+0xf0>)
 800731a:	f000 fb67 	bl	80079ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800731e:	2300      	movs	r3, #0
 8007320:	617b      	str	r3, [r7, #20]
 8007322:	4b22      	ldr	r3, [pc, #136]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 8007324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007326:	4a21      	ldr	r2, [pc, #132]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 8007328:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800732c:	6413      	str	r3, [r2, #64]	@ 0x40
 800732e:	4b1f      	ldr	r3, [pc, #124]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 8007330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007336:	617b      	str	r3, [r7, #20]
 8007338:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800733a:	e031      	b.n	80073a0 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C3)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a1c      	ldr	r2, [pc, #112]	@ (80073b4 <HAL_I2C_MspInit+0xf4>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d12c      	bne.n	80073a0 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007346:	2300      	movs	r3, #0
 8007348:	613b      	str	r3, [r7, #16]
 800734a:	4b18      	ldr	r3, [pc, #96]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 800734c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734e:	4a17      	ldr	r2, [pc, #92]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 8007350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007354:	6313      	str	r3, [r2, #48]	@ 0x30
 8007356:	4b15      	ldr	r3, [pc, #84]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 8007358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800735a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800735e:	613b      	str	r3, [r7, #16]
 8007360:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8007362:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8007366:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007368:	2312      	movs	r3, #18
 800736a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800736c:	2300      	movs	r3, #0
 800736e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007370:	2303      	movs	r3, #3
 8007372:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007374:	2304      	movs	r3, #4
 8007376:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007378:	f107 031c 	add.w	r3, r7, #28
 800737c:	4619      	mov	r1, r3
 800737e:	480c      	ldr	r0, [pc, #48]	@ (80073b0 <HAL_I2C_MspInit+0xf0>)
 8007380:	f000 fb34 	bl	80079ec <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007384:	2300      	movs	r3, #0
 8007386:	60fb      	str	r3, [r7, #12]
 8007388:	4b08      	ldr	r3, [pc, #32]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 800738a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738c:	4a07      	ldr	r2, [pc, #28]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 800738e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007392:	6413      	str	r3, [r2, #64]	@ 0x40
 8007394:	4b05      	ldr	r3, [pc, #20]	@ (80073ac <HAL_I2C_MspInit+0xec>)
 8007396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007398:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800739c:	60fb      	str	r3, [r7, #12]
 800739e:	68fb      	ldr	r3, [r7, #12]
}
 80073a0:	bf00      	nop
 80073a2:	3730      	adds	r7, #48	@ 0x30
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	40005800 	.word	0x40005800
 80073ac:	40023800 	.word	0x40023800
 80073b0:	40021c00 	.word	0x40021c00
 80073b4:	40005c00 	.word	0x40005c00

080073b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b090      	sub	sp, #64	@ 0x40
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80073c4:	2200      	movs	r2, #0
 80073c6:	601a      	str	r2, [r3, #0]
 80073c8:	605a      	str	r2, [r3, #4]
 80073ca:	609a      	str	r2, [r3, #8]
 80073cc:	60da      	str	r2, [r3, #12]
 80073ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a6d      	ldr	r2, [pc, #436]	@ (800758c <HAL_SPI_MspInit+0x1d4>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d12c      	bne.n	8007434 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80073da:	2300      	movs	r3, #0
 80073dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073de:	4b6c      	ldr	r3, [pc, #432]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80073e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073e2:	4a6b      	ldr	r2, [pc, #428]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80073e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80073e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80073ea:	4b69      	ldr	r3, [pc, #420]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80073ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80073f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073f6:	2300      	movs	r3, #0
 80073f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80073fa:	4b65      	ldr	r3, [pc, #404]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80073fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073fe:	4a64      	ldr	r2, [pc, #400]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007400:	f043 0301 	orr.w	r3, r3, #1
 8007404:	6313      	str	r3, [r2, #48]	@ 0x30
 8007406:	4b62      	ldr	r3, [pc, #392]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740a:	f003 0301 	and.w	r3, r3, #1
 800740e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8007412:	23e0      	movs	r3, #224	@ 0xe0
 8007414:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007416:	2302      	movs	r3, #2
 8007418:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800741a:	2300      	movs	r3, #0
 800741c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800741e:	2303      	movs	r3, #3
 8007420:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007422:	2305      	movs	r3, #5
 8007424:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007426:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800742a:	4619      	mov	r1, r3
 800742c:	4859      	ldr	r0, [pc, #356]	@ (8007594 <HAL_SPI_MspInit+0x1dc>)
 800742e:	f000 fadd 	bl	80079ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8007432:	e0a7      	b.n	8007584 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI2)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a57      	ldr	r2, [pc, #348]	@ (8007598 <HAL_SPI_MspInit+0x1e0>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d12c      	bne.n	8007498 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800743e:	2300      	movs	r3, #0
 8007440:	623b      	str	r3, [r7, #32]
 8007442:	4b53      	ldr	r3, [pc, #332]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007446:	4a52      	ldr	r2, [pc, #328]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007448:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800744c:	6413      	str	r3, [r2, #64]	@ 0x40
 800744e:	4b50      	ldr	r3, [pc, #320]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007456:	623b      	str	r3, [r7, #32]
 8007458:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800745a:	2300      	movs	r3, #0
 800745c:	61fb      	str	r3, [r7, #28]
 800745e:	4b4c      	ldr	r3, [pc, #304]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007462:	4a4b      	ldr	r2, [pc, #300]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007464:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007468:	6313      	str	r3, [r2, #48]	@ 0x30
 800746a:	4b49      	ldr	r3, [pc, #292]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 800746c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800746e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007472:	61fb      	str	r3, [r7, #28]
 8007474:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8007476:	230e      	movs	r3, #14
 8007478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800747a:	2302      	movs	r3, #2
 800747c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800747e:	2300      	movs	r3, #0
 8007480:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007482:	2303      	movs	r3, #3
 8007484:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007486:	2305      	movs	r3, #5
 8007488:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800748a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800748e:	4619      	mov	r1, r3
 8007490:	4842      	ldr	r0, [pc, #264]	@ (800759c <HAL_SPI_MspInit+0x1e4>)
 8007492:	f000 faab 	bl	80079ec <HAL_GPIO_Init>
}
 8007496:	e075      	b.n	8007584 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI3)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a40      	ldr	r2, [pc, #256]	@ (80075a0 <HAL_SPI_MspInit+0x1e8>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d12d      	bne.n	80074fe <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80074a2:	2300      	movs	r3, #0
 80074a4:	61bb      	str	r3, [r7, #24]
 80074a6:	4b3a      	ldr	r3, [pc, #232]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80074a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074aa:	4a39      	ldr	r2, [pc, #228]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80074ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80074b2:	4b37      	ldr	r3, [pc, #220]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80074b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074ba:	61bb      	str	r3, [r7, #24]
 80074bc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80074be:	2300      	movs	r3, #0
 80074c0:	617b      	str	r3, [r7, #20]
 80074c2:	4b33      	ldr	r3, [pc, #204]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80074c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c6:	4a32      	ldr	r2, [pc, #200]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80074c8:	f043 0304 	orr.w	r3, r3, #4
 80074cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80074ce:	4b30      	ldr	r3, [pc, #192]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 80074d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074d2:	f003 0304 	and.w	r3, r3, #4
 80074d6:	617b      	str	r3, [r7, #20]
 80074d8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80074da:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80074de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074e0:	2302      	movs	r3, #2
 80074e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074e4:	2300      	movs	r3, #0
 80074e6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074e8:	2303      	movs	r3, #3
 80074ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80074ec:	2306      	movs	r3, #6
 80074ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80074f4:	4619      	mov	r1, r3
 80074f6:	482b      	ldr	r0, [pc, #172]	@ (80075a4 <HAL_SPI_MspInit+0x1ec>)
 80074f8:	f000 fa78 	bl	80079ec <HAL_GPIO_Init>
}
 80074fc:	e042      	b.n	8007584 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI4)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a29      	ldr	r2, [pc, #164]	@ (80075a8 <HAL_SPI_MspInit+0x1f0>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d13d      	bne.n	8007584 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8007508:	2300      	movs	r3, #0
 800750a:	613b      	str	r3, [r7, #16]
 800750c:	4b20      	ldr	r3, [pc, #128]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 800750e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007510:	4a1f      	ldr	r2, [pc, #124]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007512:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007516:	6453      	str	r3, [r2, #68]	@ 0x44
 8007518:	4b1d      	ldr	r3, [pc, #116]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 800751a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800751c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007520:	613b      	str	r3, [r7, #16]
 8007522:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007524:	2300      	movs	r3, #0
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	4b19      	ldr	r3, [pc, #100]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 800752a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800752c:	4a18      	ldr	r2, [pc, #96]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 800752e:	f043 0310 	orr.w	r3, r3, #16
 8007532:	6313      	str	r3, [r2, #48]	@ 0x30
 8007534:	4b16      	ldr	r3, [pc, #88]	@ (8007590 <HAL_SPI_MspInit+0x1d8>)
 8007536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007538:	f003 0310 	and.w	r3, r3, #16
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8007540:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8007544:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007546:	2302      	movs	r3, #2
 8007548:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800754a:	2300      	movs	r3, #0
 800754c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800754e:	2303      	movs	r3, #3
 8007550:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007552:	2305      	movs	r3, #5
 8007554:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007556:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800755a:	4619      	mov	r1, r3
 800755c:	4813      	ldr	r0, [pc, #76]	@ (80075ac <HAL_SPI_MspInit+0x1f4>)
 800755e:	f000 fa45 	bl	80079ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007562:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007566:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007568:	2302      	movs	r3, #2
 800756a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800756c:	2301      	movs	r3, #1
 800756e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007570:	2303      	movs	r3, #3
 8007572:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007574:	2305      	movs	r3, #5
 8007576:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007578:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800757c:	4619      	mov	r1, r3
 800757e:	480b      	ldr	r0, [pc, #44]	@ (80075ac <HAL_SPI_MspInit+0x1f4>)
 8007580:	f000 fa34 	bl	80079ec <HAL_GPIO_Init>
}
 8007584:	bf00      	nop
 8007586:	3740      	adds	r7, #64	@ 0x40
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	40013000 	.word	0x40013000
 8007590:	40023800 	.word	0x40023800
 8007594:	40020000 	.word	0x40020000
 8007598:	40003800 	.word	0x40003800
 800759c:	40022000 	.word	0x40022000
 80075a0:	40003c00 	.word	0x40003c00
 80075a4:	40020800 	.word	0x40020800
 80075a8:	40013400 	.word	0x40013400
 80075ac:	40021000 	.word	0x40021000

080075b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80075b0:	b480      	push	{r7}
 80075b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80075b4:	bf00      	nop
 80075b6:	e7fd      	b.n	80075b4 <NMI_Handler+0x4>

080075b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80075b8:	b480      	push	{r7}
 80075ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80075bc:	bf00      	nop
 80075be:	e7fd      	b.n	80075bc <HardFault_Handler+0x4>

080075c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80075c0:	b480      	push	{r7}
 80075c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80075c4:	bf00      	nop
 80075c6:	e7fd      	b.n	80075c4 <MemManage_Handler+0x4>

080075c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80075c8:	b480      	push	{r7}
 80075ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80075cc:	bf00      	nop
 80075ce:	e7fd      	b.n	80075cc <BusFault_Handler+0x4>

080075d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80075d0:	b480      	push	{r7}
 80075d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80075d4:	bf00      	nop
 80075d6:	e7fd      	b.n	80075d4 <UsageFault_Handler+0x4>

080075d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80075d8:	b480      	push	{r7}
 80075da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80075dc:	bf00      	nop
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr

080075e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80075e6:	b480      	push	{r7}
 80075e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80075ea:	bf00      	nop
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80075f4:	b480      	push	{r7}
 80075f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80075f8:	bf00      	nop
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007606:	f000 f8c7 	bl	8007798 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800760a:	bf00      	nop
 800760c:	bd80      	pop	{r7, pc}
	...

08007610 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007618:	4a14      	ldr	r2, [pc, #80]	@ (800766c <_sbrk+0x5c>)
 800761a:	4b15      	ldr	r3, [pc, #84]	@ (8007670 <_sbrk+0x60>)
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007624:	4b13      	ldr	r3, [pc, #76]	@ (8007674 <_sbrk+0x64>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d102      	bne.n	8007632 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800762c:	4b11      	ldr	r3, [pc, #68]	@ (8007674 <_sbrk+0x64>)
 800762e:	4a12      	ldr	r2, [pc, #72]	@ (8007678 <_sbrk+0x68>)
 8007630:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007632:	4b10      	ldr	r3, [pc, #64]	@ (8007674 <_sbrk+0x64>)
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4413      	add	r3, r2
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	429a      	cmp	r2, r3
 800763e:	d207      	bcs.n	8007650 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007640:	f002 ff76 	bl	800a530 <__errno>
 8007644:	4603      	mov	r3, r0
 8007646:	220c      	movs	r2, #12
 8007648:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800764a:	f04f 33ff 	mov.w	r3, #4294967295
 800764e:	e009      	b.n	8007664 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007650:	4b08      	ldr	r3, [pc, #32]	@ (8007674 <_sbrk+0x64>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007656:	4b07      	ldr	r3, [pc, #28]	@ (8007674 <_sbrk+0x64>)
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4413      	add	r3, r2
 800765e:	4a05      	ldr	r2, [pc, #20]	@ (8007674 <_sbrk+0x64>)
 8007660:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007662:	68fb      	ldr	r3, [r7, #12]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3718      	adds	r7, #24
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}
 800766c:	20030000 	.word	0x20030000
 8007670:	00000400 	.word	0x00000400
 8007674:	20001224 	.word	0x20001224
 8007678:	20001378 	.word	0x20001378

0800767c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800767c:	b480      	push	{r7}
 800767e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007680:	4b06      	ldr	r3, [pc, #24]	@ (800769c <SystemInit+0x20>)
 8007682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007686:	4a05      	ldr	r2, [pc, #20]	@ (800769c <SystemInit+0x20>)
 8007688:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800768c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007690:	bf00      	nop
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	e000ed00 	.word	0xe000ed00

080076a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80076a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80076d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80076a4:	f7ff ffea 	bl	800767c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80076a8:	480c      	ldr	r0, [pc, #48]	@ (80076dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80076aa:	490d      	ldr	r1, [pc, #52]	@ (80076e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80076ac:	4a0d      	ldr	r2, [pc, #52]	@ (80076e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80076ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80076b0:	e002      	b.n	80076b8 <LoopCopyDataInit>

080076b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80076b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80076b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80076b6:	3304      	adds	r3, #4

080076b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80076b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80076ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80076bc:	d3f9      	bcc.n	80076b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80076be:	4a0a      	ldr	r2, [pc, #40]	@ (80076e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80076c0:	4c0a      	ldr	r4, [pc, #40]	@ (80076ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80076c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80076c4:	e001      	b.n	80076ca <LoopFillZerobss>

080076c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80076c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80076c8:	3204      	adds	r2, #4

080076ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80076ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80076cc:	d3fb      	bcc.n	80076c6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80076ce:	f002 ff35 	bl	800a53c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80076d2:	f7fe f941 	bl	8005958 <main>
  bx  lr    
 80076d6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80076d8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80076dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80076e0:	20000878 	.word	0x20000878
  ldr r2, =_sidata
 80076e4:	0800b8fc 	.word	0x0800b8fc
  ldr r2, =_sbss
 80076e8:	20000878 	.word	0x20000878
  ldr r4, =_ebss
 80076ec:	20001374 	.word	0x20001374

080076f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80076f0:	e7fe      	b.n	80076f0 <ADC_IRQHandler>
	...

080076f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80076f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007734 <HAL_Init+0x40>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a0d      	ldr	r2, [pc, #52]	@ (8007734 <HAL_Init+0x40>)
 80076fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007702:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007704:	4b0b      	ldr	r3, [pc, #44]	@ (8007734 <HAL_Init+0x40>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a0a      	ldr	r2, [pc, #40]	@ (8007734 <HAL_Init+0x40>)
 800770a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800770e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007710:	4b08      	ldr	r3, [pc, #32]	@ (8007734 <HAL_Init+0x40>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a07      	ldr	r2, [pc, #28]	@ (8007734 <HAL_Init+0x40>)
 8007716:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800771a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800771c:	2003      	movs	r0, #3
 800771e:	f000 f931 	bl	8007984 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007722:	200f      	movs	r0, #15
 8007724:	f000 f808 	bl	8007738 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007728:	f7ff fda2 	bl	8007270 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	bd80      	pop	{r7, pc}
 8007732:	bf00      	nop
 8007734:	40023c00 	.word	0x40023c00

08007738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007740:	4b12      	ldr	r3, [pc, #72]	@ (800778c <HAL_InitTick+0x54>)
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	4b12      	ldr	r3, [pc, #72]	@ (8007790 <HAL_InitTick+0x58>)
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	4619      	mov	r1, r3
 800774a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800774e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007752:	fbb2 f3f3 	udiv	r3, r2, r3
 8007756:	4618      	mov	r0, r3
 8007758:	f000 f93b 	bl	80079d2 <HAL_SYSTICK_Config>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d001      	beq.n	8007766 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e00e      	b.n	8007784 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2b0f      	cmp	r3, #15
 800776a:	d80a      	bhi.n	8007782 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800776c:	2200      	movs	r2, #0
 800776e:	6879      	ldr	r1, [r7, #4]
 8007770:	f04f 30ff 	mov.w	r0, #4294967295
 8007774:	f000 f911 	bl	800799a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007778:	4a06      	ldr	r2, [pc, #24]	@ (8007794 <HAL_InitTick+0x5c>)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	e000      	b.n	8007784 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
}
 8007784:	4618      	mov	r0, r3
 8007786:	3708      	adds	r7, #8
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}
 800778c:	2000081c 	.word	0x2000081c
 8007790:	20000824 	.word	0x20000824
 8007794:	20000820 	.word	0x20000820

08007798 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007798:	b480      	push	{r7}
 800779a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800779c:	4b06      	ldr	r3, [pc, #24]	@ (80077b8 <HAL_IncTick+0x20>)
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	461a      	mov	r2, r3
 80077a2:	4b06      	ldr	r3, [pc, #24]	@ (80077bc <HAL_IncTick+0x24>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4413      	add	r3, r2
 80077a8:	4a04      	ldr	r2, [pc, #16]	@ (80077bc <HAL_IncTick+0x24>)
 80077aa:	6013      	str	r3, [r2, #0]
}
 80077ac:	bf00      	nop
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop
 80077b8:	20000824 	.word	0x20000824
 80077bc:	20001228 	.word	0x20001228

080077c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80077c0:	b480      	push	{r7}
 80077c2:	af00      	add	r7, sp, #0
  return uwTick;
 80077c4:	4b03      	ldr	r3, [pc, #12]	@ (80077d4 <HAL_GetTick+0x14>)
 80077c6:	681b      	ldr	r3, [r3, #0]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop
 80077d4:	20001228 	.word	0x20001228

080077d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80077e0:	f7ff ffee 	bl	80077c0 <HAL_GetTick>
 80077e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077f0:	d005      	beq.n	80077fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80077f2:	4b0a      	ldr	r3, [pc, #40]	@ (800781c <HAL_Delay+0x44>)
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	461a      	mov	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	4413      	add	r3, r2
 80077fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80077fe:	bf00      	nop
 8007800:	f7ff ffde 	bl	80077c0 <HAL_GetTick>
 8007804:	4602      	mov	r2, r0
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	429a      	cmp	r2, r3
 800780e:	d8f7      	bhi.n	8007800 <HAL_Delay+0x28>
  {
  }
}
 8007810:	bf00      	nop
 8007812:	bf00      	nop
 8007814:	3710      	adds	r7, #16
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	20000824 	.word	0x20000824

08007820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f003 0307 	and.w	r3, r3, #7
 800782e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007830:	4b0c      	ldr	r3, [pc, #48]	@ (8007864 <__NVIC_SetPriorityGrouping+0x44>)
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800783c:	4013      	ands	r3, r2
 800783e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007848:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800784c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007852:	4a04      	ldr	r2, [pc, #16]	@ (8007864 <__NVIC_SetPriorityGrouping+0x44>)
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	60d3      	str	r3, [r2, #12]
}
 8007858:	bf00      	nop
 800785a:	3714      	adds	r7, #20
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr
 8007864:	e000ed00 	.word	0xe000ed00

08007868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007868:	b480      	push	{r7}
 800786a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800786c:	4b04      	ldr	r3, [pc, #16]	@ (8007880 <__NVIC_GetPriorityGrouping+0x18>)
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	0a1b      	lsrs	r3, r3, #8
 8007872:	f003 0307 	and.w	r3, r3, #7
}
 8007876:	4618      	mov	r0, r3
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr
 8007880:	e000ed00 	.word	0xe000ed00

08007884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	4603      	mov	r3, r0
 800788c:	6039      	str	r1, [r7, #0]
 800788e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007894:	2b00      	cmp	r3, #0
 8007896:	db0a      	blt.n	80078ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	b2da      	uxtb	r2, r3
 800789c:	490c      	ldr	r1, [pc, #48]	@ (80078d0 <__NVIC_SetPriority+0x4c>)
 800789e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078a2:	0112      	lsls	r2, r2, #4
 80078a4:	b2d2      	uxtb	r2, r2
 80078a6:	440b      	add	r3, r1
 80078a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80078ac:	e00a      	b.n	80078c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	b2da      	uxtb	r2, r3
 80078b2:	4908      	ldr	r1, [pc, #32]	@ (80078d4 <__NVIC_SetPriority+0x50>)
 80078b4:	79fb      	ldrb	r3, [r7, #7]
 80078b6:	f003 030f 	and.w	r3, r3, #15
 80078ba:	3b04      	subs	r3, #4
 80078bc:	0112      	lsls	r2, r2, #4
 80078be:	b2d2      	uxtb	r2, r2
 80078c0:	440b      	add	r3, r1
 80078c2:	761a      	strb	r2, [r3, #24]
}
 80078c4:	bf00      	nop
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr
 80078d0:	e000e100 	.word	0xe000e100
 80078d4:	e000ed00 	.word	0xe000ed00

080078d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078d8:	b480      	push	{r7}
 80078da:	b089      	sub	sp, #36	@ 0x24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f003 0307 	and.w	r3, r3, #7
 80078ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	f1c3 0307 	rsb	r3, r3, #7
 80078f2:	2b04      	cmp	r3, #4
 80078f4:	bf28      	it	cs
 80078f6:	2304      	movcs	r3, #4
 80078f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	3304      	adds	r3, #4
 80078fe:	2b06      	cmp	r3, #6
 8007900:	d902      	bls.n	8007908 <NVIC_EncodePriority+0x30>
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	3b03      	subs	r3, #3
 8007906:	e000      	b.n	800790a <NVIC_EncodePriority+0x32>
 8007908:	2300      	movs	r3, #0
 800790a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800790c:	f04f 32ff 	mov.w	r2, #4294967295
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	fa02 f303 	lsl.w	r3, r2, r3
 8007916:	43da      	mvns	r2, r3
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	401a      	ands	r2, r3
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007920:	f04f 31ff 	mov.w	r1, #4294967295
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	fa01 f303 	lsl.w	r3, r1, r3
 800792a:	43d9      	mvns	r1, r3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007930:	4313      	orrs	r3, r2
         );
}
 8007932:	4618      	mov	r0, r3
 8007934:	3724      	adds	r7, #36	@ 0x24
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr
	...

08007940 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b082      	sub	sp, #8
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	3b01      	subs	r3, #1
 800794c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007950:	d301      	bcc.n	8007956 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007952:	2301      	movs	r3, #1
 8007954:	e00f      	b.n	8007976 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007956:	4a0a      	ldr	r2, [pc, #40]	@ (8007980 <SysTick_Config+0x40>)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	3b01      	subs	r3, #1
 800795c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800795e:	210f      	movs	r1, #15
 8007960:	f04f 30ff 	mov.w	r0, #4294967295
 8007964:	f7ff ff8e 	bl	8007884 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007968:	4b05      	ldr	r3, [pc, #20]	@ (8007980 <SysTick_Config+0x40>)
 800796a:	2200      	movs	r2, #0
 800796c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800796e:	4b04      	ldr	r3, [pc, #16]	@ (8007980 <SysTick_Config+0x40>)
 8007970:	2207      	movs	r2, #7
 8007972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007974:	2300      	movs	r3, #0
}
 8007976:	4618      	mov	r0, r3
 8007978:	3708      	adds	r7, #8
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	e000e010 	.word	0xe000e010

08007984 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7ff ff47 	bl	8007820 <__NVIC_SetPriorityGrouping>
}
 8007992:	bf00      	nop
 8007994:	3708      	adds	r7, #8
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800799a:	b580      	push	{r7, lr}
 800799c:	b086      	sub	sp, #24
 800799e:	af00      	add	r7, sp, #0
 80079a0:	4603      	mov	r3, r0
 80079a2:	60b9      	str	r1, [r7, #8]
 80079a4:	607a      	str	r2, [r7, #4]
 80079a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80079ac:	f7ff ff5c 	bl	8007868 <__NVIC_GetPriorityGrouping>
 80079b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	68b9      	ldr	r1, [r7, #8]
 80079b6:	6978      	ldr	r0, [r7, #20]
 80079b8:	f7ff ff8e 	bl	80078d8 <NVIC_EncodePriority>
 80079bc:	4602      	mov	r2, r0
 80079be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079c2:	4611      	mov	r1, r2
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7ff ff5d 	bl	8007884 <__NVIC_SetPriority>
}
 80079ca:	bf00      	nop
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80079d2:	b580      	push	{r7, lr}
 80079d4:	b082      	sub	sp, #8
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f7ff ffb0 	bl	8007940 <SysTick_Config>
 80079e0:	4603      	mov	r3, r0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3708      	adds	r7, #8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
	...

080079ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b089      	sub	sp, #36	@ 0x24
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80079f6:	2300      	movs	r3, #0
 80079f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80079fa:	2300      	movs	r3, #0
 80079fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80079fe:	2300      	movs	r3, #0
 8007a00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007a02:	2300      	movs	r3, #0
 8007a04:	61fb      	str	r3, [r7, #28]
 8007a06:	e177      	b.n	8007cf8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007a08:	2201      	movs	r2, #1
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	697a      	ldr	r2, [r7, #20]
 8007a18:	4013      	ands	r3, r2
 8007a1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	f040 8166 	bne.w	8007cf2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f003 0303 	and.w	r3, r3, #3
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d005      	beq.n	8007a3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007a3a:	2b02      	cmp	r3, #2
 8007a3c:	d130      	bne.n	8007aa0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	005b      	lsls	r3, r3, #1
 8007a48:	2203      	movs	r2, #3
 8007a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a4e:	43db      	mvns	r3, r3
 8007a50:	69ba      	ldr	r2, [r7, #24]
 8007a52:	4013      	ands	r3, r2
 8007a54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	68da      	ldr	r2, [r3, #12]
 8007a5a:	69fb      	ldr	r3, [r7, #28]
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a62:	69ba      	ldr	r2, [r7, #24]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	69ba      	ldr	r2, [r7, #24]
 8007a6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007a74:	2201      	movs	r2, #1
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	fa02 f303 	lsl.w	r3, r2, r3
 8007a7c:	43db      	mvns	r3, r3
 8007a7e:	69ba      	ldr	r2, [r7, #24]
 8007a80:	4013      	ands	r3, r2
 8007a82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	091b      	lsrs	r3, r3, #4
 8007a8a:	f003 0201 	and.w	r2, r3, #1
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	fa02 f303 	lsl.w	r3, r2, r3
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	69ba      	ldr	r2, [r7, #24]
 8007a9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f003 0303 	and.w	r3, r3, #3
 8007aa8:	2b03      	cmp	r3, #3
 8007aaa:	d017      	beq.n	8007adc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	005b      	lsls	r3, r3, #1
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8007abc:	43db      	mvns	r3, r3
 8007abe:	69ba      	ldr	r2, [r7, #24]
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	689a      	ldr	r2, [r3, #8]
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	005b      	lsls	r3, r3, #1
 8007acc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad0:	69ba      	ldr	r2, [r7, #24]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	69ba      	ldr	r2, [r7, #24]
 8007ada:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	f003 0303 	and.w	r3, r3, #3
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d123      	bne.n	8007b30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	08da      	lsrs	r2, r3, #3
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	3208      	adds	r2, #8
 8007af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007af6:	69fb      	ldr	r3, [r7, #28]
 8007af8:	f003 0307 	and.w	r3, r3, #7
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	220f      	movs	r2, #15
 8007b00:	fa02 f303 	lsl.w	r3, r2, r3
 8007b04:	43db      	mvns	r3, r3
 8007b06:	69ba      	ldr	r2, [r7, #24]
 8007b08:	4013      	ands	r3, r2
 8007b0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	691a      	ldr	r2, [r3, #16]
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	fa02 f303 	lsl.w	r3, r2, r3
 8007b1c:	69ba      	ldr	r2, [r7, #24]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	08da      	lsrs	r2, r3, #3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	3208      	adds	r2, #8
 8007b2a:	69b9      	ldr	r1, [r7, #24]
 8007b2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007b36:	69fb      	ldr	r3, [r7, #28]
 8007b38:	005b      	lsls	r3, r3, #1
 8007b3a:	2203      	movs	r2, #3
 8007b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b40:	43db      	mvns	r3, r3
 8007b42:	69ba      	ldr	r2, [r7, #24]
 8007b44:	4013      	ands	r3, r2
 8007b46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	f003 0203 	and.w	r2, r3, #3
 8007b50:	69fb      	ldr	r3, [r7, #28]
 8007b52:	005b      	lsls	r3, r3, #1
 8007b54:	fa02 f303 	lsl.w	r3, r2, r3
 8007b58:	69ba      	ldr	r2, [r7, #24]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	69ba      	ldr	r2, [r7, #24]
 8007b62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 80c0 	beq.w	8007cf2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b72:	2300      	movs	r3, #0
 8007b74:	60fb      	str	r3, [r7, #12]
 8007b76:	4b66      	ldr	r3, [pc, #408]	@ (8007d10 <HAL_GPIO_Init+0x324>)
 8007b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b7a:	4a65      	ldr	r2, [pc, #404]	@ (8007d10 <HAL_GPIO_Init+0x324>)
 8007b7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b80:	6453      	str	r3, [r2, #68]	@ 0x44
 8007b82:	4b63      	ldr	r3, [pc, #396]	@ (8007d10 <HAL_GPIO_Init+0x324>)
 8007b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b8a:	60fb      	str	r3, [r7, #12]
 8007b8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007b8e:	4a61      	ldr	r2, [pc, #388]	@ (8007d14 <HAL_GPIO_Init+0x328>)
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	089b      	lsrs	r3, r3, #2
 8007b94:	3302      	adds	r3, #2
 8007b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007b9c:	69fb      	ldr	r3, [r7, #28]
 8007b9e:	f003 0303 	and.w	r3, r3, #3
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	220f      	movs	r2, #15
 8007ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8007baa:	43db      	mvns	r3, r3
 8007bac:	69ba      	ldr	r2, [r7, #24]
 8007bae:	4013      	ands	r3, r2
 8007bb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a58      	ldr	r2, [pc, #352]	@ (8007d18 <HAL_GPIO_Init+0x32c>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d037      	beq.n	8007c2a <HAL_GPIO_Init+0x23e>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a57      	ldr	r2, [pc, #348]	@ (8007d1c <HAL_GPIO_Init+0x330>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d031      	beq.n	8007c26 <HAL_GPIO_Init+0x23a>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a56      	ldr	r2, [pc, #344]	@ (8007d20 <HAL_GPIO_Init+0x334>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d02b      	beq.n	8007c22 <HAL_GPIO_Init+0x236>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a55      	ldr	r2, [pc, #340]	@ (8007d24 <HAL_GPIO_Init+0x338>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d025      	beq.n	8007c1e <HAL_GPIO_Init+0x232>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a54      	ldr	r2, [pc, #336]	@ (8007d28 <HAL_GPIO_Init+0x33c>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d01f      	beq.n	8007c1a <HAL_GPIO_Init+0x22e>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a53      	ldr	r2, [pc, #332]	@ (8007d2c <HAL_GPIO_Init+0x340>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d019      	beq.n	8007c16 <HAL_GPIO_Init+0x22a>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a52      	ldr	r2, [pc, #328]	@ (8007d30 <HAL_GPIO_Init+0x344>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d013      	beq.n	8007c12 <HAL_GPIO_Init+0x226>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a51      	ldr	r2, [pc, #324]	@ (8007d34 <HAL_GPIO_Init+0x348>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d00d      	beq.n	8007c0e <HAL_GPIO_Init+0x222>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a50      	ldr	r2, [pc, #320]	@ (8007d38 <HAL_GPIO_Init+0x34c>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d007      	beq.n	8007c0a <HAL_GPIO_Init+0x21e>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a4f      	ldr	r2, [pc, #316]	@ (8007d3c <HAL_GPIO_Init+0x350>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d101      	bne.n	8007c06 <HAL_GPIO_Init+0x21a>
 8007c02:	2309      	movs	r3, #9
 8007c04:	e012      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c06:	230a      	movs	r3, #10
 8007c08:	e010      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c0a:	2308      	movs	r3, #8
 8007c0c:	e00e      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c0e:	2307      	movs	r3, #7
 8007c10:	e00c      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c12:	2306      	movs	r3, #6
 8007c14:	e00a      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c16:	2305      	movs	r3, #5
 8007c18:	e008      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c1a:	2304      	movs	r3, #4
 8007c1c:	e006      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c1e:	2303      	movs	r3, #3
 8007c20:	e004      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c22:	2302      	movs	r3, #2
 8007c24:	e002      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e000      	b.n	8007c2c <HAL_GPIO_Init+0x240>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	69fa      	ldr	r2, [r7, #28]
 8007c2e:	f002 0203 	and.w	r2, r2, #3
 8007c32:	0092      	lsls	r2, r2, #2
 8007c34:	4093      	lsls	r3, r2
 8007c36:	69ba      	ldr	r2, [r7, #24]
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007c3c:	4935      	ldr	r1, [pc, #212]	@ (8007d14 <HAL_GPIO_Init+0x328>)
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	089b      	lsrs	r3, r3, #2
 8007c42:	3302      	adds	r3, #2
 8007c44:	69ba      	ldr	r2, [r7, #24]
 8007c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	43db      	mvns	r3, r3
 8007c54:	69ba      	ldr	r2, [r7, #24]
 8007c56:	4013      	ands	r3, r2
 8007c58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d003      	beq.n	8007c6e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007c66:	69ba      	ldr	r2, [r7, #24]
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007c6e:	4a34      	ldr	r2, [pc, #208]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007c74:	4b32      	ldr	r3, [pc, #200]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	43db      	mvns	r3, r3
 8007c7e:	69ba      	ldr	r2, [r7, #24]
 8007c80:	4013      	ands	r3, r2
 8007c82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d003      	beq.n	8007c98 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007c90:	69ba      	ldr	r2, [r7, #24]
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007c98:	4a29      	ldr	r2, [pc, #164]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007c9e:	4b28      	ldr	r3, [pc, #160]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	43db      	mvns	r3, r3
 8007ca8:	69ba      	ldr	r2, [r7, #24]
 8007caa:	4013      	ands	r3, r2
 8007cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d003      	beq.n	8007cc2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007cba:	69ba      	ldr	r2, [r7, #24]
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007cc2:	4a1f      	ldr	r2, [pc, #124]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	43db      	mvns	r3, r3
 8007cd2:	69ba      	ldr	r2, [r7, #24]
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d003      	beq.n	8007cec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007ce4:	69ba      	ldr	r2, [r7, #24]
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007cec:	4a14      	ldr	r2, [pc, #80]	@ (8007d40 <HAL_GPIO_Init+0x354>)
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	3301      	adds	r3, #1
 8007cf6:	61fb      	str	r3, [r7, #28]
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	2b0f      	cmp	r3, #15
 8007cfc:	f67f ae84 	bls.w	8007a08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007d00:	bf00      	nop
 8007d02:	bf00      	nop
 8007d04:	3724      	adds	r7, #36	@ 0x24
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	40023800 	.word	0x40023800
 8007d14:	40013800 	.word	0x40013800
 8007d18:	40020000 	.word	0x40020000
 8007d1c:	40020400 	.word	0x40020400
 8007d20:	40020800 	.word	0x40020800
 8007d24:	40020c00 	.word	0x40020c00
 8007d28:	40021000 	.word	0x40021000
 8007d2c:	40021400 	.word	0x40021400
 8007d30:	40021800 	.word	0x40021800
 8007d34:	40021c00 	.word	0x40021c00
 8007d38:	40022000 	.word	0x40022000
 8007d3c:	40022400 	.word	0x40022400
 8007d40:	40013c00 	.word	0x40013c00

08007d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b083      	sub	sp, #12
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	807b      	strh	r3, [r7, #2]
 8007d50:	4613      	mov	r3, r2
 8007d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007d54:	787b      	ldrb	r3, [r7, #1]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d003      	beq.n	8007d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007d5a:	887a      	ldrh	r2, [r7, #2]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007d60:	e003      	b.n	8007d6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007d62:	887b      	ldrh	r3, [r7, #2]
 8007d64:	041a      	lsls	r2, r3, #16
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	619a      	str	r2, [r3, #24]
}
 8007d6a:	bf00      	nop
 8007d6c:	370c      	adds	r7, #12
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
	...

08007d78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d101      	bne.n	8007d8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e12b      	b.n	8007fe2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d106      	bne.n	8007da4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f7ff fa8e 	bl	80072c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2224      	movs	r2, #36	@ 0x24
 8007da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f022 0201 	bic.w	r2, r2, #1
 8007dba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007dca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007dda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007ddc:	f001 fcec 	bl	80097b8 <HAL_RCC_GetPCLK1Freq>
 8007de0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	4a81      	ldr	r2, [pc, #516]	@ (8007fec <HAL_I2C_Init+0x274>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d807      	bhi.n	8007dfc <HAL_I2C_Init+0x84>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4a80      	ldr	r2, [pc, #512]	@ (8007ff0 <HAL_I2C_Init+0x278>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	bf94      	ite	ls
 8007df4:	2301      	movls	r3, #1
 8007df6:	2300      	movhi	r3, #0
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	e006      	b.n	8007e0a <HAL_I2C_Init+0x92>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	4a7d      	ldr	r2, [pc, #500]	@ (8007ff4 <HAL_I2C_Init+0x27c>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	bf94      	ite	ls
 8007e04:	2301      	movls	r3, #1
 8007e06:	2300      	movhi	r3, #0
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d001      	beq.n	8007e12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e0e7      	b.n	8007fe2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	4a78      	ldr	r2, [pc, #480]	@ (8007ff8 <HAL_I2C_Init+0x280>)
 8007e16:	fba2 2303 	umull	r2, r3, r2, r3
 8007e1a:	0c9b      	lsrs	r3, r3, #18
 8007e1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	68ba      	ldr	r2, [r7, #8]
 8007e2e:	430a      	orrs	r2, r1
 8007e30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	6a1b      	ldr	r3, [r3, #32]
 8007e38:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	4a6a      	ldr	r2, [pc, #424]	@ (8007fec <HAL_I2C_Init+0x274>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d802      	bhi.n	8007e4c <HAL_I2C_Init+0xd4>
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	3301      	adds	r3, #1
 8007e4a:	e009      	b.n	8007e60 <HAL_I2C_Init+0xe8>
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007e52:	fb02 f303 	mul.w	r3, r2, r3
 8007e56:	4a69      	ldr	r2, [pc, #420]	@ (8007ffc <HAL_I2C_Init+0x284>)
 8007e58:	fba2 2303 	umull	r2, r3, r2, r3
 8007e5c:	099b      	lsrs	r3, r3, #6
 8007e5e:	3301      	adds	r3, #1
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	6812      	ldr	r2, [r2, #0]
 8007e64:	430b      	orrs	r3, r1
 8007e66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	69db      	ldr	r3, [r3, #28]
 8007e6e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007e72:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	495c      	ldr	r1, [pc, #368]	@ (8007fec <HAL_I2C_Init+0x274>)
 8007e7c:	428b      	cmp	r3, r1
 8007e7e:	d819      	bhi.n	8007eb4 <HAL_I2C_Init+0x13c>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	1e59      	subs	r1, r3, #1
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	005b      	lsls	r3, r3, #1
 8007e8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007e8e:	1c59      	adds	r1, r3, #1
 8007e90:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007e94:	400b      	ands	r3, r1
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00a      	beq.n	8007eb0 <HAL_I2C_Init+0x138>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	1e59      	subs	r1, r3, #1
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	005b      	lsls	r3, r3, #1
 8007ea4:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007eae:	e051      	b.n	8007f54 <HAL_I2C_Init+0x1dc>
 8007eb0:	2304      	movs	r3, #4
 8007eb2:	e04f      	b.n	8007f54 <HAL_I2C_Init+0x1dc>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d111      	bne.n	8007ee0 <HAL_I2C_Init+0x168>
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	1e58      	subs	r0, r3, #1
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6859      	ldr	r1, [r3, #4]
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	005b      	lsls	r3, r3, #1
 8007ec8:	440b      	add	r3, r1
 8007eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8007ece:	3301      	adds	r3, #1
 8007ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	bf0c      	ite	eq
 8007ed8:	2301      	moveq	r3, #1
 8007eda:	2300      	movne	r3, #0
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	e012      	b.n	8007f06 <HAL_I2C_Init+0x18e>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	1e58      	subs	r0, r3, #1
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6859      	ldr	r1, [r3, #4]
 8007ee8:	460b      	mov	r3, r1
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	440b      	add	r3, r1
 8007eee:	0099      	lsls	r1, r3, #2
 8007ef0:	440b      	add	r3, r1
 8007ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	bf0c      	ite	eq
 8007f00:	2301      	moveq	r3, #1
 8007f02:	2300      	movne	r3, #0
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d001      	beq.n	8007f0e <HAL_I2C_Init+0x196>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e022      	b.n	8007f54 <HAL_I2C_Init+0x1dc>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d10e      	bne.n	8007f34 <HAL_I2C_Init+0x1bc>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	1e58      	subs	r0, r3, #1
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6859      	ldr	r1, [r3, #4]
 8007f1e:	460b      	mov	r3, r1
 8007f20:	005b      	lsls	r3, r3, #1
 8007f22:	440b      	add	r3, r1
 8007f24:	fbb0 f3f3 	udiv	r3, r0, r3
 8007f28:	3301      	adds	r3, #1
 8007f2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f32:	e00f      	b.n	8007f54 <HAL_I2C_Init+0x1dc>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	1e58      	subs	r0, r3, #1
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6859      	ldr	r1, [r3, #4]
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	440b      	add	r3, r1
 8007f42:	0099      	lsls	r1, r3, #2
 8007f44:	440b      	add	r3, r1
 8007f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007f54:	6879      	ldr	r1, [r7, #4]
 8007f56:	6809      	ldr	r1, [r1, #0]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	69da      	ldr	r2, [r3, #28]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6a1b      	ldr	r3, [r3, #32]
 8007f6e:	431a      	orrs	r2, r3
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	430a      	orrs	r2, r1
 8007f76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007f82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	6911      	ldr	r1, [r2, #16]
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	68d2      	ldr	r2, [r2, #12]
 8007f8e:	4311      	orrs	r1, r2
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	6812      	ldr	r2, [r2, #0]
 8007f94:	430b      	orrs	r3, r1
 8007f96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68db      	ldr	r3, [r3, #12]
 8007f9e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	695a      	ldr	r2, [r3, #20]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	431a      	orrs	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	430a      	orrs	r2, r1
 8007fb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f042 0201 	orr.w	r2, r2, #1
 8007fc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2220      	movs	r2, #32
 8007fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3710      	adds	r7, #16
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	000186a0 	.word	0x000186a0
 8007ff0:	001e847f 	.word	0x001e847f
 8007ff4:	003d08ff 	.word	0x003d08ff
 8007ff8:	431bde83 	.word	0x431bde83
 8007ffc:	10624dd3 	.word	0x10624dd3

08008000 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b088      	sub	sp, #32
 8008004:	af02      	add	r7, sp, #8
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	4608      	mov	r0, r1
 800800a:	4611      	mov	r1, r2
 800800c:	461a      	mov	r2, r3
 800800e:	4603      	mov	r3, r0
 8008010:	817b      	strh	r3, [r7, #10]
 8008012:	460b      	mov	r3, r1
 8008014:	813b      	strh	r3, [r7, #8]
 8008016:	4613      	mov	r3, r2
 8008018:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800801a:	f7ff fbd1 	bl	80077c0 <HAL_GetTick>
 800801e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008026:	b2db      	uxtb	r3, r3
 8008028:	2b20      	cmp	r3, #32
 800802a:	f040 80d9 	bne.w	80081e0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	9300      	str	r3, [sp, #0]
 8008032:	2319      	movs	r3, #25
 8008034:	2201      	movs	r2, #1
 8008036:	496d      	ldr	r1, [pc, #436]	@ (80081ec <HAL_I2C_Mem_Write+0x1ec>)
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f000 fc8b 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 800803e:	4603      	mov	r3, r0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d001      	beq.n	8008048 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008044:	2302      	movs	r3, #2
 8008046:	e0cc      	b.n	80081e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800804e:	2b01      	cmp	r3, #1
 8008050:	d101      	bne.n	8008056 <HAL_I2C_Mem_Write+0x56>
 8008052:	2302      	movs	r3, #2
 8008054:	e0c5      	b.n	80081e2 <HAL_I2C_Mem_Write+0x1e2>
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2201      	movs	r2, #1
 800805a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 0301 	and.w	r3, r3, #1
 8008068:	2b01      	cmp	r3, #1
 800806a:	d007      	beq.n	800807c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f042 0201 	orr.w	r2, r2, #1
 800807a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800808a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2221      	movs	r2, #33	@ 0x21
 8008090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2240      	movs	r2, #64	@ 0x40
 8008098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2200      	movs	r2, #0
 80080a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	6a3a      	ldr	r2, [r7, #32]
 80080a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80080ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080b2:	b29a      	uxth	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	4a4d      	ldr	r2, [pc, #308]	@ (80081f0 <HAL_I2C_Mem_Write+0x1f0>)
 80080bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80080be:	88f8      	ldrh	r0, [r7, #6]
 80080c0:	893a      	ldrh	r2, [r7, #8]
 80080c2:	8979      	ldrh	r1, [r7, #10]
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	9301      	str	r3, [sp, #4]
 80080c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	4603      	mov	r3, r0
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	f000 fac2 	bl	8008658 <I2C_RequestMemoryWrite>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d052      	beq.n	8008180 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	e081      	b.n	80081e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080de:	697a      	ldr	r2, [r7, #20]
 80080e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f000 fd50 	bl	8008b88 <I2C_WaitOnTXEFlagUntilTimeout>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00d      	beq.n	800810a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f2:	2b04      	cmp	r3, #4
 80080f4:	d107      	bne.n	8008106 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008104:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e06b      	b.n	80081e2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800810e:	781a      	ldrb	r2, [r3, #0]
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811a:	1c5a      	adds	r2, r3, #1
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008124:	3b01      	subs	r3, #1
 8008126:	b29a      	uxth	r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008130:	b29b      	uxth	r3, r3
 8008132:	3b01      	subs	r3, #1
 8008134:	b29a      	uxth	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	695b      	ldr	r3, [r3, #20]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b04      	cmp	r3, #4
 8008146:	d11b      	bne.n	8008180 <HAL_I2C_Mem_Write+0x180>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800814c:	2b00      	cmp	r3, #0
 800814e:	d017      	beq.n	8008180 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008154:	781a      	ldrb	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008160:	1c5a      	adds	r2, r3, #1
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800816a:	3b01      	subs	r3, #1
 800816c:	b29a      	uxth	r2, r3
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008176:	b29b      	uxth	r3, r3
 8008178:	3b01      	subs	r3, #1
 800817a:	b29a      	uxth	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1aa      	bne.n	80080de <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008188:	697a      	ldr	r2, [r7, #20]
 800818a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f000 fd43 	bl	8008c18 <I2C_WaitOnBTFFlagUntilTimeout>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d00d      	beq.n	80081b4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800819c:	2b04      	cmp	r3, #4
 800819e:	d107      	bne.n	80081b0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081ae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80081b0:	2301      	movs	r3, #1
 80081b2:	e016      	b.n	80081e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2220      	movs	r2, #32
 80081c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80081dc:	2300      	movs	r3, #0
 80081de:	e000      	b.n	80081e2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80081e0:	2302      	movs	r3, #2
  }
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3718      	adds	r7, #24
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
 80081ea:	bf00      	nop
 80081ec:	00100002 	.word	0x00100002
 80081f0:	ffff0000 	.word	0xffff0000

080081f4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b08c      	sub	sp, #48	@ 0x30
 80081f8:	af02      	add	r7, sp, #8
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	4608      	mov	r0, r1
 80081fe:	4611      	mov	r1, r2
 8008200:	461a      	mov	r2, r3
 8008202:	4603      	mov	r3, r0
 8008204:	817b      	strh	r3, [r7, #10]
 8008206:	460b      	mov	r3, r1
 8008208:	813b      	strh	r3, [r7, #8]
 800820a:	4613      	mov	r3, r2
 800820c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800820e:	f7ff fad7 	bl	80077c0 <HAL_GetTick>
 8008212:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800821a:	b2db      	uxtb	r3, r3
 800821c:	2b20      	cmp	r3, #32
 800821e:	f040 8214 	bne.w	800864a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	9300      	str	r3, [sp, #0]
 8008226:	2319      	movs	r3, #25
 8008228:	2201      	movs	r2, #1
 800822a:	497b      	ldr	r1, [pc, #492]	@ (8008418 <HAL_I2C_Mem_Read+0x224>)
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 fb91 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d001      	beq.n	800823c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008238:	2302      	movs	r3, #2
 800823a:	e207      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008242:	2b01      	cmp	r3, #1
 8008244:	d101      	bne.n	800824a <HAL_I2C_Mem_Read+0x56>
 8008246:	2302      	movs	r3, #2
 8008248:	e200      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2201      	movs	r2, #1
 800824e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 0301 	and.w	r3, r3, #1
 800825c:	2b01      	cmp	r3, #1
 800825e:	d007      	beq.n	8008270 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f042 0201 	orr.w	r2, r2, #1
 800826e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800827e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2222      	movs	r2, #34	@ 0x22
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2240      	movs	r2, #64	@ 0x40
 800828c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800829a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80082a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	4a5b      	ldr	r2, [pc, #364]	@ (800841c <HAL_I2C_Mem_Read+0x228>)
 80082b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80082b2:	88f8      	ldrh	r0, [r7, #6]
 80082b4:	893a      	ldrh	r2, [r7, #8]
 80082b6:	8979      	ldrh	r1, [r7, #10]
 80082b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ba:	9301      	str	r3, [sp, #4]
 80082bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082be:	9300      	str	r3, [sp, #0]
 80082c0:	4603      	mov	r3, r0
 80082c2:	68f8      	ldr	r0, [r7, #12]
 80082c4:	f000 fa5e 	bl	8008784 <I2C_RequestMemoryRead>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d001      	beq.n	80082d2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	e1bc      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d113      	bne.n	8008302 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082da:	2300      	movs	r3, #0
 80082dc:	623b      	str	r3, [r7, #32]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	695b      	ldr	r3, [r3, #20]
 80082e4:	623b      	str	r3, [r7, #32]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	699b      	ldr	r3, [r3, #24]
 80082ec:	623b      	str	r3, [r7, #32]
 80082ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082fe:	601a      	str	r2, [r3, #0]
 8008300:	e190      	b.n	8008624 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008306:	2b01      	cmp	r3, #1
 8008308:	d11b      	bne.n	8008342 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008318:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800831a:	2300      	movs	r3, #0
 800831c:	61fb      	str	r3, [r7, #28]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	695b      	ldr	r3, [r3, #20]
 8008324:	61fb      	str	r3, [r7, #28]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	699b      	ldr	r3, [r3, #24]
 800832c:	61fb      	str	r3, [r7, #28]
 800832e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800833e:	601a      	str	r2, [r3, #0]
 8008340:	e170      	b.n	8008624 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008346:	2b02      	cmp	r3, #2
 8008348:	d11b      	bne.n	8008382 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008358:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008368:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800836a:	2300      	movs	r3, #0
 800836c:	61bb      	str	r3, [r7, #24]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	695b      	ldr	r3, [r3, #20]
 8008374:	61bb      	str	r3, [r7, #24]
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	699b      	ldr	r3, [r3, #24]
 800837c:	61bb      	str	r3, [r7, #24]
 800837e:	69bb      	ldr	r3, [r7, #24]
 8008380:	e150      	b.n	8008624 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008382:	2300      	movs	r3, #0
 8008384:	617b      	str	r3, [r7, #20]
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	695b      	ldr	r3, [r3, #20]
 800838c:	617b      	str	r3, [r7, #20]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	699b      	ldr	r3, [r3, #24]
 8008394:	617b      	str	r3, [r7, #20]
 8008396:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008398:	e144      	b.n	8008624 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800839e:	2b03      	cmp	r3, #3
 80083a0:	f200 80f1 	bhi.w	8008586 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d123      	bne.n	80083f4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f000 fc79 	bl	8008ca8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d001      	beq.n	80083c0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e145      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	691a      	ldr	r2, [r3, #16]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ca:	b2d2      	uxtb	r2, r2
 80083cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d2:	1c5a      	adds	r2, r3, #1
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083dc:	3b01      	subs	r3, #1
 80083de:	b29a      	uxth	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	3b01      	subs	r3, #1
 80083ec:	b29a      	uxth	r2, r3
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80083f2:	e117      	b.n	8008624 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083f8:	2b02      	cmp	r3, #2
 80083fa:	d14e      	bne.n	800849a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80083fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fe:	9300      	str	r3, [sp, #0]
 8008400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008402:	2200      	movs	r2, #0
 8008404:	4906      	ldr	r1, [pc, #24]	@ (8008420 <HAL_I2C_Mem_Read+0x22c>)
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f000 faa4 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d008      	beq.n	8008424 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e11a      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
 8008416:	bf00      	nop
 8008418:	00100002 	.word	0x00100002
 800841c:	ffff0000 	.word	0xffff0000
 8008420:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008432:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	691a      	ldr	r2, [r3, #16]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800843e:	b2d2      	uxtb	r2, r2
 8008440:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008446:	1c5a      	adds	r2, r3, #1
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008450:	3b01      	subs	r3, #1
 8008452:	b29a      	uxth	r2, r3
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800845c:	b29b      	uxth	r3, r3
 800845e:	3b01      	subs	r3, #1
 8008460:	b29a      	uxth	r2, r3
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	691a      	ldr	r2, [r3, #16]
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008470:	b2d2      	uxtb	r2, r2
 8008472:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008478:	1c5a      	adds	r2, r3, #1
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008482:	3b01      	subs	r3, #1
 8008484:	b29a      	uxth	r2, r3
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800848e:	b29b      	uxth	r3, r3
 8008490:	3b01      	subs	r3, #1
 8008492:	b29a      	uxth	r2, r3
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008498:	e0c4      	b.n	8008624 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800849a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a0:	2200      	movs	r2, #0
 80084a2:	496c      	ldr	r1, [pc, #432]	@ (8008654 <HAL_I2C_Mem_Read+0x460>)
 80084a4:	68f8      	ldr	r0, [r7, #12]
 80084a6:	f000 fa55 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 80084aa:	4603      	mov	r3, r0
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d001      	beq.n	80084b4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e0cb      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	681a      	ldr	r2, [r3, #0]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	691a      	ldr	r2, [r3, #16]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084ce:	b2d2      	uxtb	r2, r2
 80084d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d6:	1c5a      	adds	r2, r3, #1
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084e0:	3b01      	subs	r3, #1
 80084e2:	b29a      	uxth	r2, r3
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	3b01      	subs	r3, #1
 80084f0:	b29a      	uxth	r2, r3
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	9300      	str	r3, [sp, #0]
 80084fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084fc:	2200      	movs	r2, #0
 80084fe:	4955      	ldr	r1, [pc, #340]	@ (8008654 <HAL_I2C_Mem_Read+0x460>)
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	f000 fa27 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 8008506:	4603      	mov	r3, r0
 8008508:	2b00      	cmp	r3, #0
 800850a:	d001      	beq.n	8008510 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	e09d      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800851e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	691a      	ldr	r2, [r3, #16]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800852a:	b2d2      	uxtb	r2, r2
 800852c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008532:	1c5a      	adds	r2, r3, #1
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800853c:	3b01      	subs	r3, #1
 800853e:	b29a      	uxth	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008548:	b29b      	uxth	r3, r3
 800854a:	3b01      	subs	r3, #1
 800854c:	b29a      	uxth	r2, r3
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	691a      	ldr	r2, [r3, #16]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800855c:	b2d2      	uxtb	r2, r2
 800855e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800856e:	3b01      	subs	r3, #1
 8008570:	b29a      	uxth	r2, r3
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800857a:	b29b      	uxth	r3, r3
 800857c:	3b01      	subs	r3, #1
 800857e:	b29a      	uxth	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008584:	e04e      	b.n	8008624 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008588:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f000 fb8c 	bl	8008ca8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d001      	beq.n	800859a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e058      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	691a      	ldr	r2, [r3, #16]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a4:	b2d2      	uxtb	r2, r2
 80085a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085b6:	3b01      	subs	r3, #1
 80085b8:	b29a      	uxth	r2, r3
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	3b01      	subs	r3, #1
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	f003 0304 	and.w	r3, r3, #4
 80085d6:	2b04      	cmp	r3, #4
 80085d8:	d124      	bne.n	8008624 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085de:	2b03      	cmp	r3, #3
 80085e0:	d107      	bne.n	80085f2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80085f0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	691a      	ldr	r2, [r3, #16]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085fc:	b2d2      	uxtb	r2, r2
 80085fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008604:	1c5a      	adds	r2, r3, #1
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800860e:	3b01      	subs	r3, #1
 8008610:	b29a      	uxth	r2, r3
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800861a:	b29b      	uxth	r3, r3
 800861c:	3b01      	subs	r3, #1
 800861e:	b29a      	uxth	r2, r3
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008628:	2b00      	cmp	r3, #0
 800862a:	f47f aeb6 	bne.w	800839a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2220      	movs	r2, #32
 8008632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2200      	movs	r2, #0
 8008642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008646:	2300      	movs	r3, #0
 8008648:	e000      	b.n	800864c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800864a:	2302      	movs	r3, #2
  }
}
 800864c:	4618      	mov	r0, r3
 800864e:	3728      	adds	r7, #40	@ 0x28
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	00010004 	.word	0x00010004

08008658 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b088      	sub	sp, #32
 800865c:	af02      	add	r7, sp, #8
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	4608      	mov	r0, r1
 8008662:	4611      	mov	r1, r2
 8008664:	461a      	mov	r2, r3
 8008666:	4603      	mov	r3, r0
 8008668:	817b      	strh	r3, [r7, #10]
 800866a:	460b      	mov	r3, r1
 800866c:	813b      	strh	r3, [r7, #8]
 800866e:	4613      	mov	r3, r2
 8008670:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008680:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008684:	9300      	str	r3, [sp, #0]
 8008686:	6a3b      	ldr	r3, [r7, #32]
 8008688:	2200      	movs	r2, #0
 800868a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f000 f960 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d00d      	beq.n	80086b6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086a8:	d103      	bne.n	80086b2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80086b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80086b2:	2303      	movs	r3, #3
 80086b4:	e05f      	b.n	8008776 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80086b6:	897b      	ldrh	r3, [r7, #10]
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	461a      	mov	r2, r3
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80086c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80086c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c8:	6a3a      	ldr	r2, [r7, #32]
 80086ca:	492d      	ldr	r1, [pc, #180]	@ (8008780 <I2C_RequestMemoryWrite+0x128>)
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f000 f9bb 	bl	8008a48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d001      	beq.n	80086dc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e04c      	b.n	8008776 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086dc:	2300      	movs	r3, #0
 80086de:	617b      	str	r3, [r7, #20]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	695b      	ldr	r3, [r3, #20]
 80086e6:	617b      	str	r3, [r7, #20]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	617b      	str	r3, [r7, #20]
 80086f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80086f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086f4:	6a39      	ldr	r1, [r7, #32]
 80086f6:	68f8      	ldr	r0, [r7, #12]
 80086f8:	f000 fa46 	bl	8008b88 <I2C_WaitOnTXEFlagUntilTimeout>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00d      	beq.n	800871e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008706:	2b04      	cmp	r3, #4
 8008708:	d107      	bne.n	800871a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008718:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	e02b      	b.n	8008776 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800871e:	88fb      	ldrh	r3, [r7, #6]
 8008720:	2b01      	cmp	r3, #1
 8008722:	d105      	bne.n	8008730 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008724:	893b      	ldrh	r3, [r7, #8]
 8008726:	b2da      	uxtb	r2, r3
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	611a      	str	r2, [r3, #16]
 800872e:	e021      	b.n	8008774 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008730:	893b      	ldrh	r3, [r7, #8]
 8008732:	0a1b      	lsrs	r3, r3, #8
 8008734:	b29b      	uxth	r3, r3
 8008736:	b2da      	uxtb	r2, r3
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800873e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008740:	6a39      	ldr	r1, [r7, #32]
 8008742:	68f8      	ldr	r0, [r7, #12]
 8008744:	f000 fa20 	bl	8008b88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	d00d      	beq.n	800876a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008752:	2b04      	cmp	r3, #4
 8008754:	d107      	bne.n	8008766 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008764:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e005      	b.n	8008776 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800876a:	893b      	ldrh	r3, [r7, #8]
 800876c:	b2da      	uxtb	r2, r3
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3718      	adds	r7, #24
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	00010002 	.word	0x00010002

08008784 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b088      	sub	sp, #32
 8008788:	af02      	add	r7, sp, #8
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	4608      	mov	r0, r1
 800878e:	4611      	mov	r1, r2
 8008790:	461a      	mov	r2, r3
 8008792:	4603      	mov	r3, r0
 8008794:	817b      	strh	r3, [r7, #10]
 8008796:	460b      	mov	r3, r1
 8008798:	813b      	strh	r3, [r7, #8]
 800879a:	4613      	mov	r3, r2
 800879c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80087ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80087be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c0:	9300      	str	r3, [sp, #0]
 80087c2:	6a3b      	ldr	r3, [r7, #32]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f000 f8c2 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00d      	beq.n	80087f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087e4:	d103      	bne.n	80087ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80087ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80087ee:	2303      	movs	r3, #3
 80087f0:	e0aa      	b.n	8008948 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80087f2:	897b      	ldrh	r3, [r7, #10]
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	461a      	mov	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008800:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008804:	6a3a      	ldr	r2, [r7, #32]
 8008806:	4952      	ldr	r1, [pc, #328]	@ (8008950 <I2C_RequestMemoryRead+0x1cc>)
 8008808:	68f8      	ldr	r0, [r7, #12]
 800880a:	f000 f91d 	bl	8008a48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800880e:	4603      	mov	r3, r0
 8008810:	2b00      	cmp	r3, #0
 8008812:	d001      	beq.n	8008818 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008814:	2301      	movs	r3, #1
 8008816:	e097      	b.n	8008948 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008818:	2300      	movs	r3, #0
 800881a:	617b      	str	r3, [r7, #20]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	695b      	ldr	r3, [r3, #20]
 8008822:	617b      	str	r3, [r7, #20]
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	617b      	str	r3, [r7, #20]
 800882c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800882e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008830:	6a39      	ldr	r1, [r7, #32]
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f000 f9a8 	bl	8008b88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008838:	4603      	mov	r3, r0
 800883a:	2b00      	cmp	r3, #0
 800883c:	d00d      	beq.n	800885a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008842:	2b04      	cmp	r3, #4
 8008844:	d107      	bne.n	8008856 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008854:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e076      	b.n	8008948 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800885a:	88fb      	ldrh	r3, [r7, #6]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d105      	bne.n	800886c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008860:	893b      	ldrh	r3, [r7, #8]
 8008862:	b2da      	uxtb	r2, r3
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	611a      	str	r2, [r3, #16]
 800886a:	e021      	b.n	80088b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800886c:	893b      	ldrh	r3, [r7, #8]
 800886e:	0a1b      	lsrs	r3, r3, #8
 8008870:	b29b      	uxth	r3, r3
 8008872:	b2da      	uxtb	r2, r3
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800887a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800887c:	6a39      	ldr	r1, [r7, #32]
 800887e:	68f8      	ldr	r0, [r7, #12]
 8008880:	f000 f982 	bl	8008b88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00d      	beq.n	80088a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800888e:	2b04      	cmp	r3, #4
 8008890:	d107      	bne.n	80088a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e050      	b.n	8008948 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80088a6:	893b      	ldrh	r3, [r7, #8]
 80088a8:	b2da      	uxtb	r2, r3
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80088b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088b2:	6a39      	ldr	r1, [r7, #32]
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 f967 	bl	8008b88 <I2C_WaitOnTXEFlagUntilTimeout>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d00d      	beq.n	80088dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088c4:	2b04      	cmp	r3, #4
 80088c6:	d107      	bne.n	80088d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e035      	b.n	8008948 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80088ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ee:	9300      	str	r3, [sp, #0]
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f000 f82b 	bl	8008954 <I2C_WaitOnFlagUntilTimeout>
 80088fe:	4603      	mov	r3, r0
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00d      	beq.n	8008920 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800890e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008912:	d103      	bne.n	800891c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800891a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800891c:	2303      	movs	r3, #3
 800891e:	e013      	b.n	8008948 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008920:	897b      	ldrh	r3, [r7, #10]
 8008922:	b2db      	uxtb	r3, r3
 8008924:	f043 0301 	orr.w	r3, r3, #1
 8008928:	b2da      	uxtb	r2, r3
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008932:	6a3a      	ldr	r2, [r7, #32]
 8008934:	4906      	ldr	r1, [pc, #24]	@ (8008950 <I2C_RequestMemoryRead+0x1cc>)
 8008936:	68f8      	ldr	r0, [r7, #12]
 8008938:	f000 f886 	bl	8008a48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800893c:	4603      	mov	r3, r0
 800893e:	2b00      	cmp	r3, #0
 8008940:	d001      	beq.n	8008946 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008942:	2301      	movs	r3, #1
 8008944:	e000      	b.n	8008948 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008946:	2300      	movs	r3, #0
}
 8008948:	4618      	mov	r0, r3
 800894a:	3718      	adds	r7, #24
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}
 8008950:	00010002 	.word	0x00010002

08008954 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b084      	sub	sp, #16
 8008958:	af00      	add	r7, sp, #0
 800895a:	60f8      	str	r0, [r7, #12]
 800895c:	60b9      	str	r1, [r7, #8]
 800895e:	603b      	str	r3, [r7, #0]
 8008960:	4613      	mov	r3, r2
 8008962:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008964:	e048      	b.n	80089f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800896c:	d044      	beq.n	80089f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800896e:	f7fe ff27 	bl	80077c0 <HAL_GetTick>
 8008972:	4602      	mov	r2, r0
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	1ad3      	subs	r3, r2, r3
 8008978:	683a      	ldr	r2, [r7, #0]
 800897a:	429a      	cmp	r2, r3
 800897c:	d302      	bcc.n	8008984 <I2C_WaitOnFlagUntilTimeout+0x30>
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d139      	bne.n	80089f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	0c1b      	lsrs	r3, r3, #16
 8008988:	b2db      	uxtb	r3, r3
 800898a:	2b01      	cmp	r3, #1
 800898c:	d10d      	bne.n	80089aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	695b      	ldr	r3, [r3, #20]
 8008994:	43da      	mvns	r2, r3
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	4013      	ands	r3, r2
 800899a:	b29b      	uxth	r3, r3
 800899c:	2b00      	cmp	r3, #0
 800899e:	bf0c      	ite	eq
 80089a0:	2301      	moveq	r3, #1
 80089a2:	2300      	movne	r3, #0
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	461a      	mov	r2, r3
 80089a8:	e00c      	b.n	80089c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	699b      	ldr	r3, [r3, #24]
 80089b0:	43da      	mvns	r2, r3
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	4013      	ands	r3, r2
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	bf0c      	ite	eq
 80089bc:	2301      	moveq	r3, #1
 80089be:	2300      	movne	r3, #0
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	461a      	mov	r2, r3
 80089c4:	79fb      	ldrb	r3, [r7, #7]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d116      	bne.n	80089f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2200      	movs	r2, #0
 80089ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2220      	movs	r2, #32
 80089d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089e4:	f043 0220 	orr.w	r2, r3, #32
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2200      	movs	r2, #0
 80089f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80089f4:	2301      	movs	r3, #1
 80089f6:	e023      	b.n	8008a40 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	0c1b      	lsrs	r3, r3, #16
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d10d      	bne.n	8008a1e <I2C_WaitOnFlagUntilTimeout+0xca>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	43da      	mvns	r2, r3
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	b29b      	uxth	r3, r3
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	bf0c      	ite	eq
 8008a14:	2301      	moveq	r3, #1
 8008a16:	2300      	movne	r3, #0
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	e00c      	b.n	8008a38 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	699b      	ldr	r3, [r3, #24]
 8008a24:	43da      	mvns	r2, r3
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	4013      	ands	r3, r2
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	bf0c      	ite	eq
 8008a30:	2301      	moveq	r3, #1
 8008a32:	2300      	movne	r3, #0
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	461a      	mov	r2, r3
 8008a38:	79fb      	ldrb	r3, [r7, #7]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d093      	beq.n	8008966 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a3e:	2300      	movs	r3, #0
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3710      	adds	r7, #16
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	607a      	str	r2, [r7, #4]
 8008a54:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008a56:	e071      	b.n	8008b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a66:	d123      	bne.n	8008ab0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a76:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008a80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2200      	movs	r2, #0
 8008a86:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2220      	movs	r2, #32
 8008a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a9c:	f043 0204 	orr.w	r2, r3, #4
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e067      	b.n	8008b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab6:	d041      	beq.n	8008b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ab8:	f7fe fe82 	bl	80077c0 <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d302      	bcc.n	8008ace <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d136      	bne.n	8008b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	0c1b      	lsrs	r3, r3, #16
 8008ad2:	b2db      	uxtb	r3, r3
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d10c      	bne.n	8008af2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	695b      	ldr	r3, [r3, #20]
 8008ade:	43da      	mvns	r2, r3
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	bf14      	ite	ne
 8008aea:	2301      	movne	r3, #1
 8008aec:	2300      	moveq	r3, #0
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	e00b      	b.n	8008b0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	43da      	mvns	r2, r3
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	4013      	ands	r3, r2
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	bf14      	ite	ne
 8008b04:	2301      	movne	r3, #1
 8008b06:	2300      	moveq	r3, #0
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d016      	beq.n	8008b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2220      	movs	r2, #32
 8008b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b28:	f043 0220 	orr.w	r2, r3, #32
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e021      	b.n	8008b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	0c1b      	lsrs	r3, r3, #16
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d10c      	bne.n	8008b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	695b      	ldr	r3, [r3, #20]
 8008b4c:	43da      	mvns	r2, r3
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	4013      	ands	r3, r2
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	bf14      	ite	ne
 8008b58:	2301      	movne	r3, #1
 8008b5a:	2300      	moveq	r3, #0
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	e00b      	b.n	8008b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	699b      	ldr	r3, [r3, #24]
 8008b66:	43da      	mvns	r2, r3
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	b29b      	uxth	r3, r3
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	bf14      	ite	ne
 8008b72:	2301      	movne	r3, #1
 8008b74:	2300      	moveq	r3, #0
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	f47f af6d 	bne.w	8008a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3710      	adds	r7, #16
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008b94:	e034      	b.n	8008c00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008b96:	68f8      	ldr	r0, [r7, #12]
 8008b98:	f000 f8e3 	bl	8008d62 <I2C_IsAcknowledgeFailed>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d001      	beq.n	8008ba6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e034      	b.n	8008c10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bac:	d028      	beq.n	8008c00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008bae:	f7fe fe07 	bl	80077c0 <HAL_GetTick>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	68ba      	ldr	r2, [r7, #8]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d302      	bcc.n	8008bc4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d11d      	bne.n	8008c00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	695b      	ldr	r3, [r3, #20]
 8008bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bce:	2b80      	cmp	r3, #128	@ 0x80
 8008bd0:	d016      	beq.n	8008c00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2220      	movs	r2, #32
 8008bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2200      	movs	r2, #0
 8008be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bec:	f043 0220 	orr.w	r2, r3, #32
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e007      	b.n	8008c10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	695b      	ldr	r3, [r3, #20]
 8008c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c0a:	2b80      	cmp	r3, #128	@ 0x80
 8008c0c:	d1c3      	bne.n	8008b96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3710      	adds	r7, #16
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008c24:	e034      	b.n	8008c90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f000 f89b 	bl	8008d62 <I2C_IsAcknowledgeFailed>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d001      	beq.n	8008c36 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	e034      	b.n	8008ca0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3c:	d028      	beq.n	8008c90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c3e:	f7fe fdbf 	bl	80077c0 <HAL_GetTick>
 8008c42:	4602      	mov	r2, r0
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	1ad3      	subs	r3, r2, r3
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d302      	bcc.n	8008c54 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d11d      	bne.n	8008c90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	695b      	ldr	r3, [r3, #20]
 8008c5a:	f003 0304 	and.w	r3, r3, #4
 8008c5e:	2b04      	cmp	r3, #4
 8008c60:	d016      	beq.n	8008c90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2200      	movs	r2, #0
 8008c66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2220      	movs	r2, #32
 8008c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2200      	movs	r2, #0
 8008c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c7c:	f043 0220 	orr.w	r2, r3, #32
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2200      	movs	r2, #0
 8008c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e007      	b.n	8008ca0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	695b      	ldr	r3, [r3, #20]
 8008c96:	f003 0304 	and.w	r3, r3, #4
 8008c9a:	2b04      	cmp	r3, #4
 8008c9c:	d1c3      	bne.n	8008c26 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008c9e:	2300      	movs	r3, #0
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3710      	adds	r7, #16
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008cb4:	e049      	b.n	8008d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	695b      	ldr	r3, [r3, #20]
 8008cbc:	f003 0310 	and.w	r3, r3, #16
 8008cc0:	2b10      	cmp	r3, #16
 8008cc2:	d119      	bne.n	8008cf8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f06f 0210 	mvn.w	r2, #16
 8008ccc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2220      	movs	r2, #32
 8008cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e030      	b.n	8008d5a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cf8:	f7fe fd62 	bl	80077c0 <HAL_GetTick>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	1ad3      	subs	r3, r2, r3
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d302      	bcc.n	8008d0e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d11d      	bne.n	8008d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	695b      	ldr	r3, [r3, #20]
 8008d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d18:	2b40      	cmp	r3, #64	@ 0x40
 8008d1a:	d016      	beq.n	8008d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2220      	movs	r2, #32
 8008d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d36:	f043 0220 	orr.w	r2, r3, #32
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e007      	b.n	8008d5a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	695b      	ldr	r3, [r3, #20]
 8008d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d54:	2b40      	cmp	r3, #64	@ 0x40
 8008d56:	d1ae      	bne.n	8008cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008d58:	2300      	movs	r3, #0
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3710      	adds	r7, #16
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}

08008d62 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008d62:	b480      	push	{r7}
 8008d64:	b083      	sub	sp, #12
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	695b      	ldr	r3, [r3, #20]
 8008d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d78:	d11b      	bne.n	8008db2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008d82:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2220      	movs	r2, #32
 8008d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d9e:	f043 0204 	orr.w	r2, r3, #4
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2200      	movs	r2, #0
 8008daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	e000      	b.n	8008db4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	2b20      	cmp	r3, #32
 8008dd4:	d129      	bne.n	8008e2a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2224      	movs	r2, #36	@ 0x24
 8008dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f022 0201 	bic.w	r2, r2, #1
 8008dec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f022 0210 	bic.w	r2, r2, #16
 8008dfc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	683a      	ldr	r2, [r7, #0]
 8008e0a:	430a      	orrs	r2, r1
 8008e0c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f042 0201 	orr.w	r2, r2, #1
 8008e1c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2220      	movs	r2, #32
 8008e22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8008e26:	2300      	movs	r3, #0
 8008e28:	e000      	b.n	8008e2c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8008e2a:	2302      	movs	r3, #2
  }
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	370c      	adds	r7, #12
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8008e42:	2300      	movs	r3, #0
 8008e44:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	2b20      	cmp	r3, #32
 8008e50:	d12a      	bne.n	8008ea8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2224      	movs	r2, #36	@ 0x24
 8008e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 0201 	bic.w	r2, r2, #1
 8008e68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e70:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8008e72:	89fb      	ldrh	r3, [r7, #14]
 8008e74:	f023 030f 	bic.w	r3, r3, #15
 8008e78:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	89fb      	ldrh	r3, [r7, #14]
 8008e80:	4313      	orrs	r3, r2
 8008e82:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	89fa      	ldrh	r2, [r7, #14]
 8008e8a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f042 0201 	orr.w	r2, r2, #1
 8008e9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2220      	movs	r2, #32
 8008ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	e000      	b.n	8008eaa <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8008ea8:	2302      	movs	r3, #2
  }
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3714      	adds	r7, #20
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
	...

08008eb8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b082      	sub	sp, #8
 8008ebc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	603b      	str	r3, [r7, #0]
 8008ec6:	4b20      	ldr	r3, [pc, #128]	@ (8008f48 <HAL_PWREx_EnableOverDrive+0x90>)
 8008ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eca:	4a1f      	ldr	r2, [pc, #124]	@ (8008f48 <HAL_PWREx_EnableOverDrive+0x90>)
 8008ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8008f48 <HAL_PWREx_EnableOverDrive+0x90>)
 8008ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008eda:	603b      	str	r3, [r7, #0]
 8008edc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008ede:	4b1b      	ldr	r3, [pc, #108]	@ (8008f4c <HAL_PWREx_EnableOverDrive+0x94>)
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ee4:	f7fe fc6c 	bl	80077c0 <HAL_GetTick>
 8008ee8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008eea:	e009      	b.n	8008f00 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008eec:	f7fe fc68 	bl	80077c0 <HAL_GetTick>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	1ad3      	subs	r3, r2, r3
 8008ef6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008efa:	d901      	bls.n	8008f00 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e01f      	b.n	8008f40 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008f00:	4b13      	ldr	r3, [pc, #76]	@ (8008f50 <HAL_PWREx_EnableOverDrive+0x98>)
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f0c:	d1ee      	bne.n	8008eec <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008f0e:	4b11      	ldr	r3, [pc, #68]	@ (8008f54 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f10:	2201      	movs	r2, #1
 8008f12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008f14:	f7fe fc54 	bl	80077c0 <HAL_GetTick>
 8008f18:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008f1a:	e009      	b.n	8008f30 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008f1c:	f7fe fc50 	bl	80077c0 <HAL_GetTick>
 8008f20:	4602      	mov	r2, r0
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	1ad3      	subs	r3, r2, r3
 8008f26:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f2a:	d901      	bls.n	8008f30 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008f2c:	2303      	movs	r3, #3
 8008f2e:	e007      	b.n	8008f40 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008f30:	4b07      	ldr	r3, [pc, #28]	@ (8008f50 <HAL_PWREx_EnableOverDrive+0x98>)
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f3c:	d1ee      	bne.n	8008f1c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008f3e:	2300      	movs	r3, #0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3708      	adds	r7, #8
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}
 8008f48:	40023800 	.word	0x40023800
 8008f4c:	420e0040 	.word	0x420e0040
 8008f50:	40007000 	.word	0x40007000
 8008f54:	420e0044 	.word	0x420e0044

08008f58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b086      	sub	sp, #24
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d101      	bne.n	8008f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008f66:	2301      	movs	r3, #1
 8008f68:	e267      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f003 0301 	and.w	r3, r3, #1
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d075      	beq.n	8009062 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008f76:	4b88      	ldr	r3, [pc, #544]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	f003 030c 	and.w	r3, r3, #12
 8008f7e:	2b04      	cmp	r3, #4
 8008f80:	d00c      	beq.n	8008f9c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f82:	4b85      	ldr	r3, [pc, #532]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008f8a:	2b08      	cmp	r3, #8
 8008f8c:	d112      	bne.n	8008fb4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f8e:	4b82      	ldr	r3, [pc, #520]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f9a:	d10b      	bne.n	8008fb4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f9c:	4b7e      	ldr	r3, [pc, #504]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d05b      	beq.n	8009060 <HAL_RCC_OscConfig+0x108>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d157      	bne.n	8009060 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	e242      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fbc:	d106      	bne.n	8008fcc <HAL_RCC_OscConfig+0x74>
 8008fbe:	4b76      	ldr	r3, [pc, #472]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a75      	ldr	r2, [pc, #468]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fc8:	6013      	str	r3, [r2, #0]
 8008fca:	e01d      	b.n	8009008 <HAL_RCC_OscConfig+0xb0>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008fd4:	d10c      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x98>
 8008fd6:	4b70      	ldr	r3, [pc, #448]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a6f      	ldr	r2, [pc, #444]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008fdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008fe0:	6013      	str	r3, [r2, #0]
 8008fe2:	4b6d      	ldr	r3, [pc, #436]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a6c      	ldr	r2, [pc, #432]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fec:	6013      	str	r3, [r2, #0]
 8008fee:	e00b      	b.n	8009008 <HAL_RCC_OscConfig+0xb0>
 8008ff0:	4b69      	ldr	r3, [pc, #420]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a68      	ldr	r2, [pc, #416]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008ff6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ffa:	6013      	str	r3, [r2, #0]
 8008ffc:	4b66      	ldr	r3, [pc, #408]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a65      	ldr	r2, [pc, #404]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8009002:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009006:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d013      	beq.n	8009038 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009010:	f7fe fbd6 	bl	80077c0 <HAL_GetTick>
 8009014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009016:	e008      	b.n	800902a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009018:	f7fe fbd2 	bl	80077c0 <HAL_GetTick>
 800901c:	4602      	mov	r2, r0
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	1ad3      	subs	r3, r2, r3
 8009022:	2b64      	cmp	r3, #100	@ 0x64
 8009024:	d901      	bls.n	800902a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009026:	2303      	movs	r3, #3
 8009028:	e207      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800902a:	4b5b      	ldr	r3, [pc, #364]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009032:	2b00      	cmp	r3, #0
 8009034:	d0f0      	beq.n	8009018 <HAL_RCC_OscConfig+0xc0>
 8009036:	e014      	b.n	8009062 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009038:	f7fe fbc2 	bl	80077c0 <HAL_GetTick>
 800903c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800903e:	e008      	b.n	8009052 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009040:	f7fe fbbe 	bl	80077c0 <HAL_GetTick>
 8009044:	4602      	mov	r2, r0
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	1ad3      	subs	r3, r2, r3
 800904a:	2b64      	cmp	r3, #100	@ 0x64
 800904c:	d901      	bls.n	8009052 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800904e:	2303      	movs	r3, #3
 8009050:	e1f3      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009052:	4b51      	ldr	r3, [pc, #324]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1f0      	bne.n	8009040 <HAL_RCC_OscConfig+0xe8>
 800905e:	e000      	b.n	8009062 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009060:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f003 0302 	and.w	r3, r3, #2
 800906a:	2b00      	cmp	r3, #0
 800906c:	d063      	beq.n	8009136 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800906e:	4b4a      	ldr	r3, [pc, #296]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	f003 030c 	and.w	r3, r3, #12
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00b      	beq.n	8009092 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800907a:	4b47      	ldr	r3, [pc, #284]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8009082:	2b08      	cmp	r3, #8
 8009084:	d11c      	bne.n	80090c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009086:	4b44      	ldr	r3, [pc, #272]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800908e:	2b00      	cmp	r3, #0
 8009090:	d116      	bne.n	80090c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009092:	4b41      	ldr	r3, [pc, #260]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f003 0302 	and.w	r3, r3, #2
 800909a:	2b00      	cmp	r3, #0
 800909c:	d005      	beq.n	80090aa <HAL_RCC_OscConfig+0x152>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d001      	beq.n	80090aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e1c7      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090aa:	4b3b      	ldr	r3, [pc, #236]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	00db      	lsls	r3, r3, #3
 80090b8:	4937      	ldr	r1, [pc, #220]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 80090ba:	4313      	orrs	r3, r2
 80090bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090be:	e03a      	b.n	8009136 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d020      	beq.n	800910a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090c8:	4b34      	ldr	r3, [pc, #208]	@ (800919c <HAL_RCC_OscConfig+0x244>)
 80090ca:	2201      	movs	r2, #1
 80090cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090ce:	f7fe fb77 	bl	80077c0 <HAL_GetTick>
 80090d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090d4:	e008      	b.n	80090e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090d6:	f7fe fb73 	bl	80077c0 <HAL_GetTick>
 80090da:	4602      	mov	r2, r0
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	1ad3      	subs	r3, r2, r3
 80090e0:	2b02      	cmp	r3, #2
 80090e2:	d901      	bls.n	80090e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80090e4:	2303      	movs	r3, #3
 80090e6:	e1a8      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090e8:	4b2b      	ldr	r3, [pc, #172]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 0302 	and.w	r3, r3, #2
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d0f0      	beq.n	80090d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090f4:	4b28      	ldr	r3, [pc, #160]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	691b      	ldr	r3, [r3, #16]
 8009100:	00db      	lsls	r3, r3, #3
 8009102:	4925      	ldr	r1, [pc, #148]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 8009104:	4313      	orrs	r3, r2
 8009106:	600b      	str	r3, [r1, #0]
 8009108:	e015      	b.n	8009136 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800910a:	4b24      	ldr	r3, [pc, #144]	@ (800919c <HAL_RCC_OscConfig+0x244>)
 800910c:	2200      	movs	r2, #0
 800910e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009110:	f7fe fb56 	bl	80077c0 <HAL_GetTick>
 8009114:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009116:	e008      	b.n	800912a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009118:	f7fe fb52 	bl	80077c0 <HAL_GetTick>
 800911c:	4602      	mov	r2, r0
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	2b02      	cmp	r3, #2
 8009124:	d901      	bls.n	800912a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009126:	2303      	movs	r3, #3
 8009128:	e187      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800912a:	4b1b      	ldr	r3, [pc, #108]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f003 0302 	and.w	r3, r3, #2
 8009132:	2b00      	cmp	r3, #0
 8009134:	d1f0      	bne.n	8009118 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f003 0308 	and.w	r3, r3, #8
 800913e:	2b00      	cmp	r3, #0
 8009140:	d036      	beq.n	80091b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	695b      	ldr	r3, [r3, #20]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d016      	beq.n	8009178 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800914a:	4b15      	ldr	r3, [pc, #84]	@ (80091a0 <HAL_RCC_OscConfig+0x248>)
 800914c:	2201      	movs	r2, #1
 800914e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009150:	f7fe fb36 	bl	80077c0 <HAL_GetTick>
 8009154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009156:	e008      	b.n	800916a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009158:	f7fe fb32 	bl	80077c0 <HAL_GetTick>
 800915c:	4602      	mov	r2, r0
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	2b02      	cmp	r3, #2
 8009164:	d901      	bls.n	800916a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e167      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800916a:	4b0b      	ldr	r3, [pc, #44]	@ (8009198 <HAL_RCC_OscConfig+0x240>)
 800916c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800916e:	f003 0302 	and.w	r3, r3, #2
 8009172:	2b00      	cmp	r3, #0
 8009174:	d0f0      	beq.n	8009158 <HAL_RCC_OscConfig+0x200>
 8009176:	e01b      	b.n	80091b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009178:	4b09      	ldr	r3, [pc, #36]	@ (80091a0 <HAL_RCC_OscConfig+0x248>)
 800917a:	2200      	movs	r2, #0
 800917c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800917e:	f7fe fb1f 	bl	80077c0 <HAL_GetTick>
 8009182:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009184:	e00e      	b.n	80091a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009186:	f7fe fb1b 	bl	80077c0 <HAL_GetTick>
 800918a:	4602      	mov	r2, r0
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	1ad3      	subs	r3, r2, r3
 8009190:	2b02      	cmp	r3, #2
 8009192:	d907      	bls.n	80091a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009194:	2303      	movs	r3, #3
 8009196:	e150      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
 8009198:	40023800 	.word	0x40023800
 800919c:	42470000 	.word	0x42470000
 80091a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091a4:	4b88      	ldr	r3, [pc, #544]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80091a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091a8:	f003 0302 	and.w	r3, r3, #2
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d1ea      	bne.n	8009186 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f003 0304 	and.w	r3, r3, #4
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	f000 8097 	beq.w	80092ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091be:	2300      	movs	r3, #0
 80091c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80091c2:	4b81      	ldr	r3, [pc, #516]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80091c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d10f      	bne.n	80091ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80091ce:	2300      	movs	r3, #0
 80091d0:	60bb      	str	r3, [r7, #8]
 80091d2:	4b7d      	ldr	r3, [pc, #500]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80091d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d6:	4a7c      	ldr	r2, [pc, #496]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80091d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80091de:	4b7a      	ldr	r3, [pc, #488]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80091e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091e6:	60bb      	str	r3, [r7, #8]
 80091e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80091ea:	2301      	movs	r3, #1
 80091ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091ee:	4b77      	ldr	r3, [pc, #476]	@ (80093cc <HAL_RCC_OscConfig+0x474>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d118      	bne.n	800922c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80091fa:	4b74      	ldr	r3, [pc, #464]	@ (80093cc <HAL_RCC_OscConfig+0x474>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a73      	ldr	r2, [pc, #460]	@ (80093cc <HAL_RCC_OscConfig+0x474>)
 8009200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009204:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009206:	f7fe fadb 	bl	80077c0 <HAL_GetTick>
 800920a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800920c:	e008      	b.n	8009220 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800920e:	f7fe fad7 	bl	80077c0 <HAL_GetTick>
 8009212:	4602      	mov	r2, r0
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	1ad3      	subs	r3, r2, r3
 8009218:	2b02      	cmp	r3, #2
 800921a:	d901      	bls.n	8009220 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800921c:	2303      	movs	r3, #3
 800921e:	e10c      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009220:	4b6a      	ldr	r3, [pc, #424]	@ (80093cc <HAL_RCC_OscConfig+0x474>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009228:	2b00      	cmp	r3, #0
 800922a:	d0f0      	beq.n	800920e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d106      	bne.n	8009242 <HAL_RCC_OscConfig+0x2ea>
 8009234:	4b64      	ldr	r3, [pc, #400]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 8009236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009238:	4a63      	ldr	r2, [pc, #396]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 800923a:	f043 0301 	orr.w	r3, r3, #1
 800923e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009240:	e01c      	b.n	800927c <HAL_RCC_OscConfig+0x324>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	2b05      	cmp	r3, #5
 8009248:	d10c      	bne.n	8009264 <HAL_RCC_OscConfig+0x30c>
 800924a:	4b5f      	ldr	r3, [pc, #380]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 800924c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800924e:	4a5e      	ldr	r2, [pc, #376]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 8009250:	f043 0304 	orr.w	r3, r3, #4
 8009254:	6713      	str	r3, [r2, #112]	@ 0x70
 8009256:	4b5c      	ldr	r3, [pc, #368]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 8009258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800925a:	4a5b      	ldr	r2, [pc, #364]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 800925c:	f043 0301 	orr.w	r3, r3, #1
 8009260:	6713      	str	r3, [r2, #112]	@ 0x70
 8009262:	e00b      	b.n	800927c <HAL_RCC_OscConfig+0x324>
 8009264:	4b58      	ldr	r3, [pc, #352]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 8009266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009268:	4a57      	ldr	r2, [pc, #348]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 800926a:	f023 0301 	bic.w	r3, r3, #1
 800926e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009270:	4b55      	ldr	r3, [pc, #340]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 8009272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009274:	4a54      	ldr	r2, [pc, #336]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 8009276:	f023 0304 	bic.w	r3, r3, #4
 800927a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d015      	beq.n	80092b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009284:	f7fe fa9c 	bl	80077c0 <HAL_GetTick>
 8009288:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800928a:	e00a      	b.n	80092a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800928c:	f7fe fa98 	bl	80077c0 <HAL_GetTick>
 8009290:	4602      	mov	r2, r0
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	1ad3      	subs	r3, r2, r3
 8009296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800929a:	4293      	cmp	r3, r2
 800929c:	d901      	bls.n	80092a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800929e:	2303      	movs	r3, #3
 80092a0:	e0cb      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092a2:	4b49      	ldr	r3, [pc, #292]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80092a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092a6:	f003 0302 	and.w	r3, r3, #2
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d0ee      	beq.n	800928c <HAL_RCC_OscConfig+0x334>
 80092ae:	e014      	b.n	80092da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80092b0:	f7fe fa86 	bl	80077c0 <HAL_GetTick>
 80092b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092b6:	e00a      	b.n	80092ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092b8:	f7fe fa82 	bl	80077c0 <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d901      	bls.n	80092ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80092ca:	2303      	movs	r3, #3
 80092cc:	e0b5      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092ce:	4b3e      	ldr	r3, [pc, #248]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80092d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092d2:	f003 0302 	and.w	r3, r3, #2
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d1ee      	bne.n	80092b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80092da:	7dfb      	ldrb	r3, [r7, #23]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d105      	bne.n	80092ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092e0:	4b39      	ldr	r3, [pc, #228]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80092e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092e4:	4a38      	ldr	r2, [pc, #224]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80092e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	699b      	ldr	r3, [r3, #24]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 80a1 	beq.w	8009438 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80092f6:	4b34      	ldr	r3, [pc, #208]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	f003 030c 	and.w	r3, r3, #12
 80092fe:	2b08      	cmp	r3, #8
 8009300:	d05c      	beq.n	80093bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	699b      	ldr	r3, [r3, #24]
 8009306:	2b02      	cmp	r3, #2
 8009308:	d141      	bne.n	800938e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800930a:	4b31      	ldr	r3, [pc, #196]	@ (80093d0 <HAL_RCC_OscConfig+0x478>)
 800930c:	2200      	movs	r2, #0
 800930e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009310:	f7fe fa56 	bl	80077c0 <HAL_GetTick>
 8009314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009316:	e008      	b.n	800932a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009318:	f7fe fa52 	bl	80077c0 <HAL_GetTick>
 800931c:	4602      	mov	r2, r0
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	2b02      	cmp	r3, #2
 8009324:	d901      	bls.n	800932a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009326:	2303      	movs	r3, #3
 8009328:	e087      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800932a:	4b27      	ldr	r3, [pc, #156]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1f0      	bne.n	8009318 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	69da      	ldr	r2, [r3, #28]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6a1b      	ldr	r3, [r3, #32]
 800933e:	431a      	orrs	r2, r3
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009344:	019b      	lsls	r3, r3, #6
 8009346:	431a      	orrs	r2, r3
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800934c:	085b      	lsrs	r3, r3, #1
 800934e:	3b01      	subs	r3, #1
 8009350:	041b      	lsls	r3, r3, #16
 8009352:	431a      	orrs	r2, r3
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009358:	061b      	lsls	r3, r3, #24
 800935a:	491b      	ldr	r1, [pc, #108]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 800935c:	4313      	orrs	r3, r2
 800935e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009360:	4b1b      	ldr	r3, [pc, #108]	@ (80093d0 <HAL_RCC_OscConfig+0x478>)
 8009362:	2201      	movs	r2, #1
 8009364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009366:	f7fe fa2b 	bl	80077c0 <HAL_GetTick>
 800936a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800936c:	e008      	b.n	8009380 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800936e:	f7fe fa27 	bl	80077c0 <HAL_GetTick>
 8009372:	4602      	mov	r2, r0
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	1ad3      	subs	r3, r2, r3
 8009378:	2b02      	cmp	r3, #2
 800937a:	d901      	bls.n	8009380 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800937c:	2303      	movs	r3, #3
 800937e:	e05c      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009380:	4b11      	ldr	r3, [pc, #68]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009388:	2b00      	cmp	r3, #0
 800938a:	d0f0      	beq.n	800936e <HAL_RCC_OscConfig+0x416>
 800938c:	e054      	b.n	8009438 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800938e:	4b10      	ldr	r3, [pc, #64]	@ (80093d0 <HAL_RCC_OscConfig+0x478>)
 8009390:	2200      	movs	r2, #0
 8009392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009394:	f7fe fa14 	bl	80077c0 <HAL_GetTick>
 8009398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800939a:	e008      	b.n	80093ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800939c:	f7fe fa10 	bl	80077c0 <HAL_GetTick>
 80093a0:	4602      	mov	r2, r0
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	1ad3      	subs	r3, r2, r3
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d901      	bls.n	80093ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80093aa:	2303      	movs	r3, #3
 80093ac:	e045      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093ae:	4b06      	ldr	r3, [pc, #24]	@ (80093c8 <HAL_RCC_OscConfig+0x470>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d1f0      	bne.n	800939c <HAL_RCC_OscConfig+0x444>
 80093ba:	e03d      	b.n	8009438 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d107      	bne.n	80093d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	e038      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
 80093c8:	40023800 	.word	0x40023800
 80093cc:	40007000 	.word	0x40007000
 80093d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80093d4:	4b1b      	ldr	r3, [pc, #108]	@ (8009444 <HAL_RCC_OscConfig+0x4ec>)
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d028      	beq.n	8009434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d121      	bne.n	8009434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d11a      	bne.n	8009434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009404:	4013      	ands	r3, r2
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800940a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800940c:	4293      	cmp	r3, r2
 800940e:	d111      	bne.n	8009434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800941a:	085b      	lsrs	r3, r3, #1
 800941c:	3b01      	subs	r3, #1
 800941e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009420:	429a      	cmp	r2, r3
 8009422:	d107      	bne.n	8009434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800942e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009430:	429a      	cmp	r2, r3
 8009432:	d001      	beq.n	8009438 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e000      	b.n	800943a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009438:	2300      	movs	r3, #0
}
 800943a:	4618      	mov	r0, r3
 800943c:	3718      	adds	r7, #24
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	40023800 	.word	0x40023800

08009448 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d101      	bne.n	800945c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	e0cc      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800945c:	4b68      	ldr	r3, [pc, #416]	@ (8009600 <HAL_RCC_ClockConfig+0x1b8>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 030f 	and.w	r3, r3, #15
 8009464:	683a      	ldr	r2, [r7, #0]
 8009466:	429a      	cmp	r2, r3
 8009468:	d90c      	bls.n	8009484 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800946a:	4b65      	ldr	r3, [pc, #404]	@ (8009600 <HAL_RCC_ClockConfig+0x1b8>)
 800946c:	683a      	ldr	r2, [r7, #0]
 800946e:	b2d2      	uxtb	r2, r2
 8009470:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009472:	4b63      	ldr	r3, [pc, #396]	@ (8009600 <HAL_RCC_ClockConfig+0x1b8>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f003 030f 	and.w	r3, r3, #15
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	429a      	cmp	r2, r3
 800947e:	d001      	beq.n	8009484 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009480:	2301      	movs	r3, #1
 8009482:	e0b8      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 0302 	and.w	r3, r3, #2
 800948c:	2b00      	cmp	r3, #0
 800948e:	d020      	beq.n	80094d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f003 0304 	and.w	r3, r3, #4
 8009498:	2b00      	cmp	r3, #0
 800949a:	d005      	beq.n	80094a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800949c:	4b59      	ldr	r3, [pc, #356]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	4a58      	ldr	r2, [pc, #352]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80094a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80094a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 0308 	and.w	r3, r3, #8
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d005      	beq.n	80094c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80094b4:	4b53      	ldr	r3, [pc, #332]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	4a52      	ldr	r2, [pc, #328]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80094ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80094be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80094c0:	4b50      	ldr	r3, [pc, #320]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	494d      	ldr	r1, [pc, #308]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80094ce:	4313      	orrs	r3, r2
 80094d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f003 0301 	and.w	r3, r3, #1
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d044      	beq.n	8009568 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d107      	bne.n	80094f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094e6:	4b47      	ldr	r3, [pc, #284]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d119      	bne.n	8009526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	e07f      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	2b02      	cmp	r3, #2
 80094fc:	d003      	beq.n	8009506 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009502:	2b03      	cmp	r3, #3
 8009504:	d107      	bne.n	8009516 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009506:	4b3f      	ldr	r3, [pc, #252]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800950e:	2b00      	cmp	r3, #0
 8009510:	d109      	bne.n	8009526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009512:	2301      	movs	r3, #1
 8009514:	e06f      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009516:	4b3b      	ldr	r3, [pc, #236]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f003 0302 	and.w	r3, r3, #2
 800951e:	2b00      	cmp	r3, #0
 8009520:	d101      	bne.n	8009526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009522:	2301      	movs	r3, #1
 8009524:	e067      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009526:	4b37      	ldr	r3, [pc, #220]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	f023 0203 	bic.w	r2, r3, #3
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	4934      	ldr	r1, [pc, #208]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 8009534:	4313      	orrs	r3, r2
 8009536:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009538:	f7fe f942 	bl	80077c0 <HAL_GetTick>
 800953c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800953e:	e00a      	b.n	8009556 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009540:	f7fe f93e 	bl	80077c0 <HAL_GetTick>
 8009544:	4602      	mov	r2, r0
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	1ad3      	subs	r3, r2, r3
 800954a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800954e:	4293      	cmp	r3, r2
 8009550:	d901      	bls.n	8009556 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009552:	2303      	movs	r3, #3
 8009554:	e04f      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009556:	4b2b      	ldr	r3, [pc, #172]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 8009558:	689b      	ldr	r3, [r3, #8]
 800955a:	f003 020c 	and.w	r2, r3, #12
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	429a      	cmp	r2, r3
 8009566:	d1eb      	bne.n	8009540 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009568:	4b25      	ldr	r3, [pc, #148]	@ (8009600 <HAL_RCC_ClockConfig+0x1b8>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f003 030f 	and.w	r3, r3, #15
 8009570:	683a      	ldr	r2, [r7, #0]
 8009572:	429a      	cmp	r2, r3
 8009574:	d20c      	bcs.n	8009590 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009576:	4b22      	ldr	r3, [pc, #136]	@ (8009600 <HAL_RCC_ClockConfig+0x1b8>)
 8009578:	683a      	ldr	r2, [r7, #0]
 800957a:	b2d2      	uxtb	r2, r2
 800957c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800957e:	4b20      	ldr	r3, [pc, #128]	@ (8009600 <HAL_RCC_ClockConfig+0x1b8>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f003 030f 	and.w	r3, r3, #15
 8009586:	683a      	ldr	r2, [r7, #0]
 8009588:	429a      	cmp	r2, r3
 800958a:	d001      	beq.n	8009590 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800958c:	2301      	movs	r3, #1
 800958e:	e032      	b.n	80095f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f003 0304 	and.w	r3, r3, #4
 8009598:	2b00      	cmp	r3, #0
 800959a:	d008      	beq.n	80095ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800959c:	4b19      	ldr	r3, [pc, #100]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	68db      	ldr	r3, [r3, #12]
 80095a8:	4916      	ldr	r1, [pc, #88]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80095aa:	4313      	orrs	r3, r2
 80095ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f003 0308 	and.w	r3, r3, #8
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d009      	beq.n	80095ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80095ba:	4b12      	ldr	r3, [pc, #72]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	00db      	lsls	r3, r3, #3
 80095c8:	490e      	ldr	r1, [pc, #56]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80095ca:	4313      	orrs	r3, r2
 80095cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80095ce:	f000 f821 	bl	8009614 <HAL_RCC_GetSysClockFreq>
 80095d2:	4602      	mov	r2, r0
 80095d4:	4b0b      	ldr	r3, [pc, #44]	@ (8009604 <HAL_RCC_ClockConfig+0x1bc>)
 80095d6:	689b      	ldr	r3, [r3, #8]
 80095d8:	091b      	lsrs	r3, r3, #4
 80095da:	f003 030f 	and.w	r3, r3, #15
 80095de:	490a      	ldr	r1, [pc, #40]	@ (8009608 <HAL_RCC_ClockConfig+0x1c0>)
 80095e0:	5ccb      	ldrb	r3, [r1, r3]
 80095e2:	fa22 f303 	lsr.w	r3, r2, r3
 80095e6:	4a09      	ldr	r2, [pc, #36]	@ (800960c <HAL_RCC_ClockConfig+0x1c4>)
 80095e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80095ea:	4b09      	ldr	r3, [pc, #36]	@ (8009610 <HAL_RCC_ClockConfig+0x1c8>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7fe f8a2 	bl	8007738 <HAL_InitTick>

  return HAL_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	40023c00 	.word	0x40023c00
 8009604:	40023800 	.word	0x40023800
 8009608:	0800b8d4 	.word	0x0800b8d4
 800960c:	2000081c 	.word	0x2000081c
 8009610:	20000820 	.word	0x20000820

08009614 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009618:	b090      	sub	sp, #64	@ 0x40
 800961a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800961c:	2300      	movs	r3, #0
 800961e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8009620:	2300      	movs	r3, #0
 8009622:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8009624:	2300      	movs	r3, #0
 8009626:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8009628:	2300      	movs	r3, #0
 800962a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800962c:	4b59      	ldr	r3, [pc, #356]	@ (8009794 <HAL_RCC_GetSysClockFreq+0x180>)
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	f003 030c 	and.w	r3, r3, #12
 8009634:	2b08      	cmp	r3, #8
 8009636:	d00d      	beq.n	8009654 <HAL_RCC_GetSysClockFreq+0x40>
 8009638:	2b08      	cmp	r3, #8
 800963a:	f200 80a1 	bhi.w	8009780 <HAL_RCC_GetSysClockFreq+0x16c>
 800963e:	2b00      	cmp	r3, #0
 8009640:	d002      	beq.n	8009648 <HAL_RCC_GetSysClockFreq+0x34>
 8009642:	2b04      	cmp	r3, #4
 8009644:	d003      	beq.n	800964e <HAL_RCC_GetSysClockFreq+0x3a>
 8009646:	e09b      	b.n	8009780 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009648:	4b53      	ldr	r3, [pc, #332]	@ (8009798 <HAL_RCC_GetSysClockFreq+0x184>)
 800964a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800964c:	e09b      	b.n	8009786 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800964e:	4b53      	ldr	r3, [pc, #332]	@ (800979c <HAL_RCC_GetSysClockFreq+0x188>)
 8009650:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009652:	e098      	b.n	8009786 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009654:	4b4f      	ldr	r3, [pc, #316]	@ (8009794 <HAL_RCC_GetSysClockFreq+0x180>)
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800965c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800965e:	4b4d      	ldr	r3, [pc, #308]	@ (8009794 <HAL_RCC_GetSysClockFreq+0x180>)
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009666:	2b00      	cmp	r3, #0
 8009668:	d028      	beq.n	80096bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800966a:	4b4a      	ldr	r3, [pc, #296]	@ (8009794 <HAL_RCC_GetSysClockFreq+0x180>)
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	099b      	lsrs	r3, r3, #6
 8009670:	2200      	movs	r2, #0
 8009672:	623b      	str	r3, [r7, #32]
 8009674:	627a      	str	r2, [r7, #36]	@ 0x24
 8009676:	6a3b      	ldr	r3, [r7, #32]
 8009678:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800967c:	2100      	movs	r1, #0
 800967e:	4b47      	ldr	r3, [pc, #284]	@ (800979c <HAL_RCC_GetSysClockFreq+0x188>)
 8009680:	fb03 f201 	mul.w	r2, r3, r1
 8009684:	2300      	movs	r3, #0
 8009686:	fb00 f303 	mul.w	r3, r0, r3
 800968a:	4413      	add	r3, r2
 800968c:	4a43      	ldr	r2, [pc, #268]	@ (800979c <HAL_RCC_GetSysClockFreq+0x188>)
 800968e:	fba0 1202 	umull	r1, r2, r0, r2
 8009692:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009694:	460a      	mov	r2, r1
 8009696:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009698:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800969a:	4413      	add	r3, r2
 800969c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800969e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096a0:	2200      	movs	r2, #0
 80096a2:	61bb      	str	r3, [r7, #24]
 80096a4:	61fa      	str	r2, [r7, #28]
 80096a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80096aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80096ae:	f7f7 faf3 	bl	8000c98 <__aeabi_uldivmod>
 80096b2:	4602      	mov	r2, r0
 80096b4:	460b      	mov	r3, r1
 80096b6:	4613      	mov	r3, r2
 80096b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096ba:	e053      	b.n	8009764 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096bc:	4b35      	ldr	r3, [pc, #212]	@ (8009794 <HAL_RCC_GetSysClockFreq+0x180>)
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	099b      	lsrs	r3, r3, #6
 80096c2:	2200      	movs	r2, #0
 80096c4:	613b      	str	r3, [r7, #16]
 80096c6:	617a      	str	r2, [r7, #20]
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80096ce:	f04f 0b00 	mov.w	fp, #0
 80096d2:	4652      	mov	r2, sl
 80096d4:	465b      	mov	r3, fp
 80096d6:	f04f 0000 	mov.w	r0, #0
 80096da:	f04f 0100 	mov.w	r1, #0
 80096de:	0159      	lsls	r1, r3, #5
 80096e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80096e4:	0150      	lsls	r0, r2, #5
 80096e6:	4602      	mov	r2, r0
 80096e8:	460b      	mov	r3, r1
 80096ea:	ebb2 080a 	subs.w	r8, r2, sl
 80096ee:	eb63 090b 	sbc.w	r9, r3, fp
 80096f2:	f04f 0200 	mov.w	r2, #0
 80096f6:	f04f 0300 	mov.w	r3, #0
 80096fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80096fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009702:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009706:	ebb2 0408 	subs.w	r4, r2, r8
 800970a:	eb63 0509 	sbc.w	r5, r3, r9
 800970e:	f04f 0200 	mov.w	r2, #0
 8009712:	f04f 0300 	mov.w	r3, #0
 8009716:	00eb      	lsls	r3, r5, #3
 8009718:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800971c:	00e2      	lsls	r2, r4, #3
 800971e:	4614      	mov	r4, r2
 8009720:	461d      	mov	r5, r3
 8009722:	eb14 030a 	adds.w	r3, r4, sl
 8009726:	603b      	str	r3, [r7, #0]
 8009728:	eb45 030b 	adc.w	r3, r5, fp
 800972c:	607b      	str	r3, [r7, #4]
 800972e:	f04f 0200 	mov.w	r2, #0
 8009732:	f04f 0300 	mov.w	r3, #0
 8009736:	e9d7 4500 	ldrd	r4, r5, [r7]
 800973a:	4629      	mov	r1, r5
 800973c:	028b      	lsls	r3, r1, #10
 800973e:	4621      	mov	r1, r4
 8009740:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009744:	4621      	mov	r1, r4
 8009746:	028a      	lsls	r2, r1, #10
 8009748:	4610      	mov	r0, r2
 800974a:	4619      	mov	r1, r3
 800974c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800974e:	2200      	movs	r2, #0
 8009750:	60bb      	str	r3, [r7, #8]
 8009752:	60fa      	str	r2, [r7, #12]
 8009754:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009758:	f7f7 fa9e 	bl	8000c98 <__aeabi_uldivmod>
 800975c:	4602      	mov	r2, r0
 800975e:	460b      	mov	r3, r1
 8009760:	4613      	mov	r3, r2
 8009762:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009764:	4b0b      	ldr	r3, [pc, #44]	@ (8009794 <HAL_RCC_GetSysClockFreq+0x180>)
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	0c1b      	lsrs	r3, r3, #16
 800976a:	f003 0303 	and.w	r3, r3, #3
 800976e:	3301      	adds	r3, #1
 8009770:	005b      	lsls	r3, r3, #1
 8009772:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009774:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009778:	fbb2 f3f3 	udiv	r3, r2, r3
 800977c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800977e:	e002      	b.n	8009786 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009780:	4b05      	ldr	r3, [pc, #20]	@ (8009798 <HAL_RCC_GetSysClockFreq+0x184>)
 8009782:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009784:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009788:	4618      	mov	r0, r3
 800978a:	3740      	adds	r7, #64	@ 0x40
 800978c:	46bd      	mov	sp, r7
 800978e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009792:	bf00      	nop
 8009794:	40023800 	.word	0x40023800
 8009798:	00f42400 	.word	0x00f42400
 800979c:	017d7840 	.word	0x017d7840

080097a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80097a0:	b480      	push	{r7}
 80097a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80097a4:	4b03      	ldr	r3, [pc, #12]	@ (80097b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80097a6:	681b      	ldr	r3, [r3, #0]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr
 80097b2:	bf00      	nop
 80097b4:	2000081c 	.word	0x2000081c

080097b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80097bc:	f7ff fff0 	bl	80097a0 <HAL_RCC_GetHCLKFreq>
 80097c0:	4602      	mov	r2, r0
 80097c2:	4b05      	ldr	r3, [pc, #20]	@ (80097d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	0a9b      	lsrs	r3, r3, #10
 80097c8:	f003 0307 	and.w	r3, r3, #7
 80097cc:	4903      	ldr	r1, [pc, #12]	@ (80097dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80097ce:	5ccb      	ldrb	r3, [r1, r3]
 80097d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	40023800 	.word	0x40023800
 80097dc:	0800b8e4 	.word	0x0800b8e4

080097e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d101      	bne.n	80097f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80097ee:	2301      	movs	r3, #1
 80097f0:	e07b      	b.n	80098ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d108      	bne.n	800980c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009802:	d009      	beq.n	8009818 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	61da      	str	r2, [r3, #28]
 800980a:	e005      	b.n	8009818 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2200      	movs	r2, #0
 8009810:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009824:	b2db      	uxtb	r3, r3
 8009826:	2b00      	cmp	r3, #0
 8009828:	d106      	bne.n	8009838 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7fd fdc0 	bl	80073b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2202      	movs	r2, #2
 800983c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800984e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	689b      	ldr	r3, [r3, #8]
 800985c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009860:	431a      	orrs	r2, r3
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800986a:	431a      	orrs	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	f003 0302 	and.w	r3, r3, #2
 8009874:	431a      	orrs	r2, r3
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	695b      	ldr	r3, [r3, #20]
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	431a      	orrs	r2, r3
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	699b      	ldr	r3, [r3, #24]
 8009884:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009888:	431a      	orrs	r2, r3
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	69db      	ldr	r3, [r3, #28]
 800988e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009892:	431a      	orrs	r2, r3
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6a1b      	ldr	r3, [r3, #32]
 8009898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800989c:	ea42 0103 	orr.w	r1, r2, r3
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	430a      	orrs	r2, r1
 80098ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	699b      	ldr	r3, [r3, #24]
 80098b4:	0c1b      	lsrs	r3, r3, #16
 80098b6:	f003 0104 	and.w	r1, r3, #4
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098be:	f003 0210 	and.w	r2, r3, #16
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	430a      	orrs	r2, r1
 80098c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	69da      	ldr	r2, [r3, #28]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80098d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2201      	movs	r2, #1
 80098e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80098e8:	2300      	movs	r3, #0
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3708      	adds	r7, #8
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b088      	sub	sp, #32
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	60f8      	str	r0, [r7, #12]
 80098fa:	60b9      	str	r1, [r7, #8]
 80098fc:	603b      	str	r3, [r7, #0]
 80098fe:	4613      	mov	r3, r2
 8009900:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009902:	f7fd ff5d 	bl	80077c0 <HAL_GetTick>
 8009906:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009908:	88fb      	ldrh	r3, [r7, #6]
 800990a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009912:	b2db      	uxtb	r3, r3
 8009914:	2b01      	cmp	r3, #1
 8009916:	d001      	beq.n	800991c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009918:	2302      	movs	r3, #2
 800991a:	e12a      	b.n	8009b72 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d002      	beq.n	8009928 <HAL_SPI_Transmit+0x36>
 8009922:	88fb      	ldrh	r3, [r7, #6]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d101      	bne.n	800992c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	e122      	b.n	8009b72 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009932:	2b01      	cmp	r3, #1
 8009934:	d101      	bne.n	800993a <HAL_SPI_Transmit+0x48>
 8009936:	2302      	movs	r3, #2
 8009938:	e11b      	b.n	8009b72 <HAL_SPI_Transmit+0x280>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2201      	movs	r2, #1
 800993e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2203      	movs	r2, #3
 8009946:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2200      	movs	r2, #0
 800994e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	68ba      	ldr	r2, [r7, #8]
 8009954:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	88fa      	ldrh	r2, [r7, #6]
 800995a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	88fa      	ldrh	r2, [r7, #6]
 8009960:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2200      	movs	r2, #0
 800996c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2200      	movs	r2, #0
 8009972:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2200      	movs	r2, #0
 8009978:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2200      	movs	r2, #0
 800997e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009988:	d10f      	bne.n	80099aa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009998:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	681a      	ldr	r2, [r3, #0]
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80099a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099b4:	2b40      	cmp	r3, #64	@ 0x40
 80099b6:	d007      	beq.n	80099c8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099d0:	d152      	bne.n	8009a78 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d002      	beq.n	80099e0 <HAL_SPI_Transmit+0xee>
 80099da:	8b7b      	ldrh	r3, [r7, #26]
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d145      	bne.n	8009a6c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099e4:	881a      	ldrh	r2, [r3, #0]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099f0:	1c9a      	adds	r2, r3, #2
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	3b01      	subs	r3, #1
 80099fe:	b29a      	uxth	r2, r3
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009a04:	e032      	b.n	8009a6c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	f003 0302 	and.w	r3, r3, #2
 8009a10:	2b02      	cmp	r3, #2
 8009a12:	d112      	bne.n	8009a3a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a18:	881a      	ldrh	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a24:	1c9a      	adds	r2, r3, #2
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	3b01      	subs	r3, #1
 8009a32:	b29a      	uxth	r2, r3
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009a38:	e018      	b.n	8009a6c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a3a:	f7fd fec1 	bl	80077c0 <HAL_GetTick>
 8009a3e:	4602      	mov	r2, r0
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	1ad3      	subs	r3, r2, r3
 8009a44:	683a      	ldr	r2, [r7, #0]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d803      	bhi.n	8009a52 <HAL_SPI_Transmit+0x160>
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a50:	d102      	bne.n	8009a58 <HAL_SPI_Transmit+0x166>
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d109      	bne.n	8009a6c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	e082      	b.n	8009b72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d1c7      	bne.n	8009a06 <HAL_SPI_Transmit+0x114>
 8009a76:	e053      	b.n	8009b20 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d002      	beq.n	8009a86 <HAL_SPI_Transmit+0x194>
 8009a80:	8b7b      	ldrh	r3, [r7, #26]
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d147      	bne.n	8009b16 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	330c      	adds	r3, #12
 8009a90:	7812      	ldrb	r2, [r2, #0]
 8009a92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a98:	1c5a      	adds	r2, r3, #1
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009aa2:	b29b      	uxth	r3, r3
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	b29a      	uxth	r2, r3
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009aac:	e033      	b.n	8009b16 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	689b      	ldr	r3, [r3, #8]
 8009ab4:	f003 0302 	and.w	r3, r3, #2
 8009ab8:	2b02      	cmp	r3, #2
 8009aba:	d113      	bne.n	8009ae4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	330c      	adds	r3, #12
 8009ac6:	7812      	ldrb	r2, [r2, #0]
 8009ac8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ace:	1c5a      	adds	r2, r3, #1
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	3b01      	subs	r3, #1
 8009adc:	b29a      	uxth	r2, r3
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009ae2:	e018      	b.n	8009b16 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ae4:	f7fd fe6c 	bl	80077c0 <HAL_GetTick>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	683a      	ldr	r2, [r7, #0]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d803      	bhi.n	8009afc <HAL_SPI_Transmit+0x20a>
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009afa:	d102      	bne.n	8009b02 <HAL_SPI_Transmit+0x210>
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d109      	bne.n	8009b16 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009b12:	2303      	movs	r3, #3
 8009b14:	e02d      	b.n	8009b72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1c6      	bne.n	8009aae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009b20:	69fa      	ldr	r2, [r7, #28]
 8009b22:	6839      	ldr	r1, [r7, #0]
 8009b24:	68f8      	ldr	r0, [r7, #12]
 8009b26:	f000 fbd9 	bl	800a2dc <SPI_EndRxTxTransaction>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2220      	movs	r2, #32
 8009b34:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d10a      	bne.n	8009b54 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b3e:	2300      	movs	r3, #0
 8009b40:	617b      	str	r3, [r7, #20]
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	617b      	str	r3, [r7, #20]
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	617b      	str	r3, [r7, #20]
 8009b52:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2201      	movs	r2, #1
 8009b58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d001      	beq.n	8009b70 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	e000      	b.n	8009b72 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009b70:	2300      	movs	r3, #0
  }
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3720      	adds	r7, #32
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}

08009b7a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b088      	sub	sp, #32
 8009b7e:	af02      	add	r7, sp, #8
 8009b80:	60f8      	str	r0, [r7, #12]
 8009b82:	60b9      	str	r1, [r7, #8]
 8009b84:	603b      	str	r3, [r7, #0]
 8009b86:	4613      	mov	r3, r2
 8009b88:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d001      	beq.n	8009b9a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009b96:	2302      	movs	r3, #2
 8009b98:	e104      	b.n	8009da4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ba2:	d112      	bne.n	8009bca <HAL_SPI_Receive+0x50>
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d10e      	bne.n	8009bca <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2204      	movs	r2, #4
 8009bb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009bb4:	88fa      	ldrh	r2, [r7, #6]
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	9300      	str	r3, [sp, #0]
 8009bba:	4613      	mov	r3, r2
 8009bbc:	68ba      	ldr	r2, [r7, #8]
 8009bbe:	68b9      	ldr	r1, [r7, #8]
 8009bc0:	68f8      	ldr	r0, [r7, #12]
 8009bc2:	f000 f8f3 	bl	8009dac <HAL_SPI_TransmitReceive>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	e0ec      	b.n	8009da4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009bca:	f7fd fdf9 	bl	80077c0 <HAL_GetTick>
 8009bce:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d002      	beq.n	8009bdc <HAL_SPI_Receive+0x62>
 8009bd6:	88fb      	ldrh	r3, [r7, #6]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d101      	bne.n	8009be0 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	e0e1      	b.n	8009da4 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d101      	bne.n	8009bee <HAL_SPI_Receive+0x74>
 8009bea:	2302      	movs	r3, #2
 8009bec:	e0da      	b.n	8009da4 <HAL_SPI_Receive+0x22a>
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2204      	movs	r2, #4
 8009bfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2200      	movs	r2, #0
 8009c02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	68ba      	ldr	r2, [r7, #8]
 8009c08:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	88fa      	ldrh	r2, [r7, #6]
 8009c0e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	88fa      	ldrh	r2, [r7, #6]
 8009c14:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2200      	movs	r2, #0
 8009c26:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2200      	movs	r2, #0
 8009c32:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	689b      	ldr	r3, [r3, #8]
 8009c38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c3c:	d10f      	bne.n	8009c5e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009c5c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c68:	2b40      	cmp	r3, #64	@ 0x40
 8009c6a:	d007      	beq.n	8009c7c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c7a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d170      	bne.n	8009d66 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009c84:	e035      	b.n	8009cf2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	f003 0301 	and.w	r3, r3, #1
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d115      	bne.n	8009cc0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f103 020c 	add.w	r2, r3, #12
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ca0:	7812      	ldrb	r2, [r2, #0]
 8009ca2:	b2d2      	uxtb	r2, r2
 8009ca4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009caa:	1c5a      	adds	r2, r3, #1
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	3b01      	subs	r3, #1
 8009cb8:	b29a      	uxth	r2, r3
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009cbe:	e018      	b.n	8009cf2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cc0:	f7fd fd7e 	bl	80077c0 <HAL_GetTick>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	1ad3      	subs	r3, r2, r3
 8009cca:	683a      	ldr	r2, [r7, #0]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d803      	bhi.n	8009cd8 <HAL_SPI_Receive+0x15e>
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd6:	d102      	bne.n	8009cde <HAL_SPI_Receive+0x164>
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d109      	bne.n	8009cf2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2201      	movs	r2, #1
 8009ce2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009cee:	2303      	movs	r3, #3
 8009cf0:	e058      	b.n	8009da4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1c4      	bne.n	8009c86 <HAL_SPI_Receive+0x10c>
 8009cfc:	e038      	b.n	8009d70 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	f003 0301 	and.w	r3, r3, #1
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d113      	bne.n	8009d34 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	68da      	ldr	r2, [r3, #12]
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d16:	b292      	uxth	r2, r2
 8009d18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d1e:	1c9a      	adds	r2, r3, #2
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	b29a      	uxth	r2, r3
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009d32:	e018      	b.n	8009d66 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d34:	f7fd fd44 	bl	80077c0 <HAL_GetTick>
 8009d38:	4602      	mov	r2, r0
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	1ad3      	subs	r3, r2, r3
 8009d3e:	683a      	ldr	r2, [r7, #0]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d803      	bhi.n	8009d4c <HAL_SPI_Receive+0x1d2>
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d4a:	d102      	bne.n	8009d52 <HAL_SPI_Receive+0x1d8>
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d109      	bne.n	8009d66 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2201      	movs	r2, #1
 8009d56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009d62:	2303      	movs	r3, #3
 8009d64:	e01e      	b.n	8009da4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d6a:	b29b      	uxth	r3, r3
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d1c6      	bne.n	8009cfe <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d70:	697a      	ldr	r2, [r7, #20]
 8009d72:	6839      	ldr	r1, [r7, #0]
 8009d74:	68f8      	ldr	r0, [r7, #12]
 8009d76:	f000 fa4b 	bl	800a210 <SPI_EndRxTransaction>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2220      	movs	r2, #32
 8009d84:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2201      	movs	r2, #1
 8009d8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d001      	beq.n	8009da2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e000      	b.n	8009da4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8009da2:	2300      	movs	r3, #0
  }
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3718      	adds	r7, #24
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b08a      	sub	sp, #40	@ 0x28
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	607a      	str	r2, [r7, #4]
 8009db8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009dbe:	f7fd fcff 	bl	80077c0 <HAL_GetTick>
 8009dc2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009dca:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009dd2:	887b      	ldrh	r3, [r7, #2]
 8009dd4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009dd6:	7ffb      	ldrb	r3, [r7, #31]
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d00c      	beq.n	8009df6 <HAL_SPI_TransmitReceive+0x4a>
 8009ddc:	69bb      	ldr	r3, [r7, #24]
 8009dde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009de2:	d106      	bne.n	8009df2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d102      	bne.n	8009df2 <HAL_SPI_TransmitReceive+0x46>
 8009dec:	7ffb      	ldrb	r3, [r7, #31]
 8009dee:	2b04      	cmp	r3, #4
 8009df0:	d001      	beq.n	8009df6 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8009df2:	2302      	movs	r3, #2
 8009df4:	e17f      	b.n	800a0f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d005      	beq.n	8009e08 <HAL_SPI_TransmitReceive+0x5c>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d002      	beq.n	8009e08 <HAL_SPI_TransmitReceive+0x5c>
 8009e02:	887b      	ldrh	r3, [r7, #2]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d101      	bne.n	8009e0c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e174      	b.n	800a0f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d101      	bne.n	8009e1a <HAL_SPI_TransmitReceive+0x6e>
 8009e16:	2302      	movs	r3, #2
 8009e18:	e16d      	b.n	800a0f6 <HAL_SPI_TransmitReceive+0x34a>
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	2b04      	cmp	r3, #4
 8009e2c:	d003      	beq.n	8009e36 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2205      	movs	r2, #5
 8009e32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	887a      	ldrh	r2, [r7, #2]
 8009e46:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	887a      	ldrh	r2, [r7, #2]
 8009e4c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	68ba      	ldr	r2, [r7, #8]
 8009e52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	887a      	ldrh	r2, [r7, #2]
 8009e58:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	887a      	ldrh	r2, [r7, #2]
 8009e5e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e76:	2b40      	cmp	r3, #64	@ 0x40
 8009e78:	d007      	beq.n	8009e8a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	681a      	ldr	r2, [r3, #0]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	68db      	ldr	r3, [r3, #12]
 8009e8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e92:	d17e      	bne.n	8009f92 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d002      	beq.n	8009ea2 <HAL_SPI_TransmitReceive+0xf6>
 8009e9c:	8afb      	ldrh	r3, [r7, #22]
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d16c      	bne.n	8009f7c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ea6:	881a      	ldrh	r2, [r3, #0]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eb2:	1c9a      	adds	r2, r3, #2
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	3b01      	subs	r3, #1
 8009ec0:	b29a      	uxth	r2, r3
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ec6:	e059      	b.n	8009f7c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f003 0302 	and.w	r3, r3, #2
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d11b      	bne.n	8009f0e <HAL_SPI_TransmitReceive+0x162>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d016      	beq.n	8009f0e <HAL_SPI_TransmitReceive+0x162>
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d113      	bne.n	8009f0e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eea:	881a      	ldrh	r2, [r3, #0]
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ef6:	1c9a      	adds	r2, r3, #2
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	3b01      	subs	r3, #1
 8009f04:	b29a      	uxth	r2, r3
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	689b      	ldr	r3, [r3, #8]
 8009f14:	f003 0301 	and.w	r3, r3, #1
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d119      	bne.n	8009f50 <HAL_SPI_TransmitReceive+0x1a4>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f20:	b29b      	uxth	r3, r3
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d014      	beq.n	8009f50 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68da      	ldr	r2, [r3, #12]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f30:	b292      	uxth	r2, r2
 8009f32:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f38:	1c9a      	adds	r2, r3, #2
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	3b01      	subs	r3, #1
 8009f46:	b29a      	uxth	r2, r3
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009f50:	f7fd fc36 	bl	80077c0 <HAL_GetTick>
 8009f54:	4602      	mov	r2, r0
 8009f56:	6a3b      	ldr	r3, [r7, #32]
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d80d      	bhi.n	8009f7c <HAL_SPI_TransmitReceive+0x1d0>
 8009f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f66:	d009      	beq.n	8009f7c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009f78:	2303      	movs	r3, #3
 8009f7a:	e0bc      	b.n	800a0f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d1a0      	bne.n	8009ec8 <HAL_SPI_TransmitReceive+0x11c>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d19b      	bne.n	8009ec8 <HAL_SPI_TransmitReceive+0x11c>
 8009f90:	e082      	b.n	800a098 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d002      	beq.n	8009fa0 <HAL_SPI_TransmitReceive+0x1f4>
 8009f9a:	8afb      	ldrh	r3, [r7, #22]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d171      	bne.n	800a084 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	330c      	adds	r3, #12
 8009faa:	7812      	ldrb	r2, [r2, #0]
 8009fac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fb2:	1c5a      	adds	r2, r3, #1
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	3b01      	subs	r3, #1
 8009fc0:	b29a      	uxth	r2, r3
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fc6:	e05d      	b.n	800a084 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	f003 0302 	and.w	r3, r3, #2
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d11c      	bne.n	800a010 <HAL_SPI_TransmitReceive+0x264>
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fda:	b29b      	uxth	r3, r3
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d017      	beq.n	800a010 <HAL_SPI_TransmitReceive+0x264>
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe2:	2b01      	cmp	r3, #1
 8009fe4:	d114      	bne.n	800a010 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	330c      	adds	r3, #12
 8009ff0:	7812      	ldrb	r2, [r2, #0]
 8009ff2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff8:	1c5a      	adds	r2, r3, #1
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a002:	b29b      	uxth	r3, r3
 800a004:	3b01      	subs	r3, #1
 800a006:	b29a      	uxth	r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a00c:	2300      	movs	r3, #0
 800a00e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f003 0301 	and.w	r3, r3, #1
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d119      	bne.n	800a052 <HAL_SPI_TransmitReceive+0x2a6>
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a022:	b29b      	uxth	r3, r3
 800a024:	2b00      	cmp	r3, #0
 800a026:	d014      	beq.n	800a052 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68da      	ldr	r2, [r3, #12]
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a032:	b2d2      	uxtb	r2, r2
 800a034:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a03a:	1c5a      	adds	r2, r3, #1
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a044:	b29b      	uxth	r3, r3
 800a046:	3b01      	subs	r3, #1
 800a048:	b29a      	uxth	r2, r3
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a04e:	2301      	movs	r3, #1
 800a050:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a052:	f7fd fbb5 	bl	80077c0 <HAL_GetTick>
 800a056:	4602      	mov	r2, r0
 800a058:	6a3b      	ldr	r3, [r7, #32]
 800a05a:	1ad3      	subs	r3, r2, r3
 800a05c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a05e:	429a      	cmp	r2, r3
 800a060:	d803      	bhi.n	800a06a <HAL_SPI_TransmitReceive+0x2be>
 800a062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a064:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a068:	d102      	bne.n	800a070 <HAL_SPI_TransmitReceive+0x2c4>
 800a06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d109      	bne.n	800a084 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2201      	movs	r2, #1
 800a074:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2200      	movs	r2, #0
 800a07c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a080:	2303      	movs	r3, #3
 800a082:	e038      	b.n	800a0f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a088:	b29b      	uxth	r3, r3
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d19c      	bne.n	8009fc8 <HAL_SPI_TransmitReceive+0x21c>
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a092:	b29b      	uxth	r3, r3
 800a094:	2b00      	cmp	r3, #0
 800a096:	d197      	bne.n	8009fc8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a098:	6a3a      	ldr	r2, [r7, #32]
 800a09a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 f91d 	bl	800a2dc <SPI_EndRxTxTransaction>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d008      	beq.n	800a0ba <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	2220      	movs	r2, #32
 800a0ac:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e01d      	b.n	800a0f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d10a      	bne.n	800a0d8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	613b      	str	r3, [r7, #16]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	68db      	ldr	r3, [r3, #12]
 800a0cc:	613b      	str	r3, [r7, #16]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	689b      	ldr	r3, [r3, #8]
 800a0d4:	613b      	str	r3, [r7, #16]
 800a0d6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d001      	beq.n	800a0f4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	e000      	b.n	800a0f6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a0f4:	2300      	movs	r3, #0
  }
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3728      	adds	r7, #40	@ 0x28
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}
	...

0800a100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b088      	sub	sp, #32
 800a104:	af00      	add	r7, sp, #0
 800a106:	60f8      	str	r0, [r7, #12]
 800a108:	60b9      	str	r1, [r7, #8]
 800a10a:	603b      	str	r3, [r7, #0]
 800a10c:	4613      	mov	r3, r2
 800a10e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a110:	f7fd fb56 	bl	80077c0 <HAL_GetTick>
 800a114:	4602      	mov	r2, r0
 800a116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a118:	1a9b      	subs	r3, r3, r2
 800a11a:	683a      	ldr	r2, [r7, #0]
 800a11c:	4413      	add	r3, r2
 800a11e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a120:	f7fd fb4e 	bl	80077c0 <HAL_GetTick>
 800a124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a126:	4b39      	ldr	r3, [pc, #228]	@ (800a20c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	015b      	lsls	r3, r3, #5
 800a12c:	0d1b      	lsrs	r3, r3, #20
 800a12e:	69fa      	ldr	r2, [r7, #28]
 800a130:	fb02 f303 	mul.w	r3, r2, r3
 800a134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a136:	e054      	b.n	800a1e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a13e:	d050      	beq.n	800a1e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a140:	f7fd fb3e 	bl	80077c0 <HAL_GetTick>
 800a144:	4602      	mov	r2, r0
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	1ad3      	subs	r3, r2, r3
 800a14a:	69fa      	ldr	r2, [r7, #28]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d902      	bls.n	800a156 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d13d      	bne.n	800a1d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	685a      	ldr	r2, [r3, #4]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a16e:	d111      	bne.n	800a194 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a178:	d004      	beq.n	800a184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a182:	d107      	bne.n	800a194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a19c:	d10f      	bne.n	800a1be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	681a      	ldr	r2, [r3, #0]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a1ac:	601a      	str	r2, [r3, #0]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	681a      	ldr	r2, [r3, #0]
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	e017      	b.n	800a202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d101      	bne.n	800a1dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	3b01      	subs	r3, #1
 800a1e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	689a      	ldr	r2, [r3, #8]
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	68ba      	ldr	r2, [r7, #8]
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	bf0c      	ite	eq
 800a1f2:	2301      	moveq	r3, #1
 800a1f4:	2300      	movne	r3, #0
 800a1f6:	b2db      	uxtb	r3, r3
 800a1f8:	461a      	mov	r2, r3
 800a1fa:	79fb      	ldrb	r3, [r7, #7]
 800a1fc:	429a      	cmp	r2, r3
 800a1fe:	d19b      	bne.n	800a138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a200:	2300      	movs	r3, #0
}
 800a202:	4618      	mov	r0, r3
 800a204:	3720      	adds	r7, #32
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}
 800a20a:	bf00      	nop
 800a20c:	2000081c 	.word	0x2000081c

0800a210 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b086      	sub	sp, #24
 800a214:	af02      	add	r7, sp, #8
 800a216:	60f8      	str	r0, [r7, #12]
 800a218:	60b9      	str	r1, [r7, #8]
 800a21a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a224:	d111      	bne.n	800a24a <SPI_EndRxTransaction+0x3a>
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	689b      	ldr	r3, [r3, #8]
 800a22a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a22e:	d004      	beq.n	800a23a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	689b      	ldr	r3, [r3, #8]
 800a234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a238:	d107      	bne.n	800a24a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a248:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a252:	d12a      	bne.n	800a2aa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a25c:	d012      	beq.n	800a284 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	9300      	str	r3, [sp, #0]
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	2200      	movs	r2, #0
 800a266:	2180      	movs	r1, #128	@ 0x80
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f7ff ff49 	bl	800a100 <SPI_WaitFlagStateUntilTimeout>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d02d      	beq.n	800a2d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a278:	f043 0220 	orr.w	r2, r3, #32
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a280:	2303      	movs	r3, #3
 800a282:	e026      	b.n	800a2d2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	9300      	str	r3, [sp, #0]
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	2200      	movs	r2, #0
 800a28c:	2101      	movs	r1, #1
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f7ff ff36 	bl	800a100 <SPI_WaitFlagStateUntilTimeout>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d01a      	beq.n	800a2d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a29e:	f043 0220 	orr.w	r2, r3, #32
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a2a6:	2303      	movs	r3, #3
 800a2a8:	e013      	b.n	800a2d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	9300      	str	r3, [sp, #0]
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	2101      	movs	r1, #1
 800a2b4:	68f8      	ldr	r0, [r7, #12]
 800a2b6:	f7ff ff23 	bl	800a100 <SPI_WaitFlagStateUntilTimeout>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d007      	beq.n	800a2d0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2c4:	f043 0220 	orr.w	r2, r3, #32
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a2cc:	2303      	movs	r3, #3
 800a2ce:	e000      	b.n	800a2d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a2d0:	2300      	movs	r3, #0
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3710      	adds	r7, #16
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}
	...

0800a2dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b088      	sub	sp, #32
 800a2e0:	af02      	add	r7, sp, #8
 800a2e2:	60f8      	str	r0, [r7, #12]
 800a2e4:	60b9      	str	r1, [r7, #8]
 800a2e6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	9300      	str	r3, [sp, #0]
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	2102      	movs	r1, #2
 800a2f2:	68f8      	ldr	r0, [r7, #12]
 800a2f4:	f7ff ff04 	bl	800a100 <SPI_WaitFlagStateUntilTimeout>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d007      	beq.n	800a30e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a302:	f043 0220 	orr.w	r2, r3, #32
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a30a:	2303      	movs	r3, #3
 800a30c:	e032      	b.n	800a374 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a30e:	4b1b      	ldr	r3, [pc, #108]	@ (800a37c <SPI_EndRxTxTransaction+0xa0>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a1b      	ldr	r2, [pc, #108]	@ (800a380 <SPI_EndRxTxTransaction+0xa4>)
 800a314:	fba2 2303 	umull	r2, r3, r2, r3
 800a318:	0d5b      	lsrs	r3, r3, #21
 800a31a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a31e:	fb02 f303 	mul.w	r3, r2, r3
 800a322:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a32c:	d112      	bne.n	800a354 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	2200      	movs	r2, #0
 800a336:	2180      	movs	r1, #128	@ 0x80
 800a338:	68f8      	ldr	r0, [r7, #12]
 800a33a:	f7ff fee1 	bl	800a100 <SPI_WaitFlagStateUntilTimeout>
 800a33e:	4603      	mov	r3, r0
 800a340:	2b00      	cmp	r3, #0
 800a342:	d016      	beq.n	800a372 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a348:	f043 0220 	orr.w	r2, r3, #32
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a350:	2303      	movs	r3, #3
 800a352:	e00f      	b.n	800a374 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00a      	beq.n	800a370 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	3b01      	subs	r3, #1
 800a35e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	689b      	ldr	r3, [r3, #8]
 800a366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a36a:	2b80      	cmp	r3, #128	@ 0x80
 800a36c:	d0f2      	beq.n	800a354 <SPI_EndRxTxTransaction+0x78>
 800a36e:	e000      	b.n	800a372 <SPI_EndRxTxTransaction+0x96>
        break;
 800a370:	bf00      	nop
  }

  return HAL_OK;
 800a372:	2300      	movs	r3, #0
}
 800a374:	4618      	mov	r0, r3
 800a376:	3718      	adds	r7, #24
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}
 800a37c:	2000081c 	.word	0x2000081c
 800a380:	165e9f81 	.word	0x165e9f81

0800a384 <malloc>:
 800a384:	4b02      	ldr	r3, [pc, #8]	@ (800a390 <malloc+0xc>)
 800a386:	4601      	mov	r1, r0
 800a388:	6818      	ldr	r0, [r3, #0]
 800a38a:	f000 b82d 	b.w	800a3e8 <_malloc_r>
 800a38e:	bf00      	nop
 800a390:	20000828 	.word	0x20000828

0800a394 <free>:
 800a394:	4b02      	ldr	r3, [pc, #8]	@ (800a3a0 <free+0xc>)
 800a396:	4601      	mov	r1, r0
 800a398:	6818      	ldr	r0, [r3, #0]
 800a39a:	f000 b8f5 	b.w	800a588 <_free_r>
 800a39e:	bf00      	nop
 800a3a0:	20000828 	.word	0x20000828

0800a3a4 <sbrk_aligned>:
 800a3a4:	b570      	push	{r4, r5, r6, lr}
 800a3a6:	4e0f      	ldr	r6, [pc, #60]	@ (800a3e4 <sbrk_aligned+0x40>)
 800a3a8:	460c      	mov	r4, r1
 800a3aa:	6831      	ldr	r1, [r6, #0]
 800a3ac:	4605      	mov	r5, r0
 800a3ae:	b911      	cbnz	r1, 800a3b6 <sbrk_aligned+0x12>
 800a3b0:	f000 f8ae 	bl	800a510 <_sbrk_r>
 800a3b4:	6030      	str	r0, [r6, #0]
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	f000 f8a9 	bl	800a510 <_sbrk_r>
 800a3be:	1c43      	adds	r3, r0, #1
 800a3c0:	d103      	bne.n	800a3ca <sbrk_aligned+0x26>
 800a3c2:	f04f 34ff 	mov.w	r4, #4294967295
 800a3c6:	4620      	mov	r0, r4
 800a3c8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ca:	1cc4      	adds	r4, r0, #3
 800a3cc:	f024 0403 	bic.w	r4, r4, #3
 800a3d0:	42a0      	cmp	r0, r4
 800a3d2:	d0f8      	beq.n	800a3c6 <sbrk_aligned+0x22>
 800a3d4:	1a21      	subs	r1, r4, r0
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	f000 f89a 	bl	800a510 <_sbrk_r>
 800a3dc:	3001      	adds	r0, #1
 800a3de:	d1f2      	bne.n	800a3c6 <sbrk_aligned+0x22>
 800a3e0:	e7ef      	b.n	800a3c2 <sbrk_aligned+0x1e>
 800a3e2:	bf00      	nop
 800a3e4:	2000122c 	.word	0x2000122c

0800a3e8 <_malloc_r>:
 800a3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3ec:	1ccd      	adds	r5, r1, #3
 800a3ee:	f025 0503 	bic.w	r5, r5, #3
 800a3f2:	3508      	adds	r5, #8
 800a3f4:	2d0c      	cmp	r5, #12
 800a3f6:	bf38      	it	cc
 800a3f8:	250c      	movcc	r5, #12
 800a3fa:	2d00      	cmp	r5, #0
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	db01      	blt.n	800a404 <_malloc_r+0x1c>
 800a400:	42a9      	cmp	r1, r5
 800a402:	d904      	bls.n	800a40e <_malloc_r+0x26>
 800a404:	230c      	movs	r3, #12
 800a406:	6033      	str	r3, [r6, #0]
 800a408:	2000      	movs	r0, #0
 800a40a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a40e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a4e4 <_malloc_r+0xfc>
 800a412:	f000 f869 	bl	800a4e8 <__malloc_lock>
 800a416:	f8d8 3000 	ldr.w	r3, [r8]
 800a41a:	461c      	mov	r4, r3
 800a41c:	bb44      	cbnz	r4, 800a470 <_malloc_r+0x88>
 800a41e:	4629      	mov	r1, r5
 800a420:	4630      	mov	r0, r6
 800a422:	f7ff ffbf 	bl	800a3a4 <sbrk_aligned>
 800a426:	1c43      	adds	r3, r0, #1
 800a428:	4604      	mov	r4, r0
 800a42a:	d158      	bne.n	800a4de <_malloc_r+0xf6>
 800a42c:	f8d8 4000 	ldr.w	r4, [r8]
 800a430:	4627      	mov	r7, r4
 800a432:	2f00      	cmp	r7, #0
 800a434:	d143      	bne.n	800a4be <_malloc_r+0xd6>
 800a436:	2c00      	cmp	r4, #0
 800a438:	d04b      	beq.n	800a4d2 <_malloc_r+0xea>
 800a43a:	6823      	ldr	r3, [r4, #0]
 800a43c:	4639      	mov	r1, r7
 800a43e:	4630      	mov	r0, r6
 800a440:	eb04 0903 	add.w	r9, r4, r3
 800a444:	f000 f864 	bl	800a510 <_sbrk_r>
 800a448:	4581      	cmp	r9, r0
 800a44a:	d142      	bne.n	800a4d2 <_malloc_r+0xea>
 800a44c:	6821      	ldr	r1, [r4, #0]
 800a44e:	1a6d      	subs	r5, r5, r1
 800a450:	4629      	mov	r1, r5
 800a452:	4630      	mov	r0, r6
 800a454:	f7ff ffa6 	bl	800a3a4 <sbrk_aligned>
 800a458:	3001      	adds	r0, #1
 800a45a:	d03a      	beq.n	800a4d2 <_malloc_r+0xea>
 800a45c:	6823      	ldr	r3, [r4, #0]
 800a45e:	442b      	add	r3, r5
 800a460:	6023      	str	r3, [r4, #0]
 800a462:	f8d8 3000 	ldr.w	r3, [r8]
 800a466:	685a      	ldr	r2, [r3, #4]
 800a468:	bb62      	cbnz	r2, 800a4c4 <_malloc_r+0xdc>
 800a46a:	f8c8 7000 	str.w	r7, [r8]
 800a46e:	e00f      	b.n	800a490 <_malloc_r+0xa8>
 800a470:	6822      	ldr	r2, [r4, #0]
 800a472:	1b52      	subs	r2, r2, r5
 800a474:	d420      	bmi.n	800a4b8 <_malloc_r+0xd0>
 800a476:	2a0b      	cmp	r2, #11
 800a478:	d917      	bls.n	800a4aa <_malloc_r+0xc2>
 800a47a:	1961      	adds	r1, r4, r5
 800a47c:	42a3      	cmp	r3, r4
 800a47e:	6025      	str	r5, [r4, #0]
 800a480:	bf18      	it	ne
 800a482:	6059      	strne	r1, [r3, #4]
 800a484:	6863      	ldr	r3, [r4, #4]
 800a486:	bf08      	it	eq
 800a488:	f8c8 1000 	streq.w	r1, [r8]
 800a48c:	5162      	str	r2, [r4, r5]
 800a48e:	604b      	str	r3, [r1, #4]
 800a490:	4630      	mov	r0, r6
 800a492:	f000 f82f 	bl	800a4f4 <__malloc_unlock>
 800a496:	f104 000b 	add.w	r0, r4, #11
 800a49a:	1d23      	adds	r3, r4, #4
 800a49c:	f020 0007 	bic.w	r0, r0, #7
 800a4a0:	1ac2      	subs	r2, r0, r3
 800a4a2:	bf1c      	itt	ne
 800a4a4:	1a1b      	subne	r3, r3, r0
 800a4a6:	50a3      	strne	r3, [r4, r2]
 800a4a8:	e7af      	b.n	800a40a <_malloc_r+0x22>
 800a4aa:	6862      	ldr	r2, [r4, #4]
 800a4ac:	42a3      	cmp	r3, r4
 800a4ae:	bf0c      	ite	eq
 800a4b0:	f8c8 2000 	streq.w	r2, [r8]
 800a4b4:	605a      	strne	r2, [r3, #4]
 800a4b6:	e7eb      	b.n	800a490 <_malloc_r+0xa8>
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	6864      	ldr	r4, [r4, #4]
 800a4bc:	e7ae      	b.n	800a41c <_malloc_r+0x34>
 800a4be:	463c      	mov	r4, r7
 800a4c0:	687f      	ldr	r7, [r7, #4]
 800a4c2:	e7b6      	b.n	800a432 <_malloc_r+0x4a>
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	42a3      	cmp	r3, r4
 800a4ca:	d1fb      	bne.n	800a4c4 <_malloc_r+0xdc>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	6053      	str	r3, [r2, #4]
 800a4d0:	e7de      	b.n	800a490 <_malloc_r+0xa8>
 800a4d2:	230c      	movs	r3, #12
 800a4d4:	6033      	str	r3, [r6, #0]
 800a4d6:	4630      	mov	r0, r6
 800a4d8:	f000 f80c 	bl	800a4f4 <__malloc_unlock>
 800a4dc:	e794      	b.n	800a408 <_malloc_r+0x20>
 800a4de:	6005      	str	r5, [r0, #0]
 800a4e0:	e7d6      	b.n	800a490 <_malloc_r+0xa8>
 800a4e2:	bf00      	nop
 800a4e4:	20001230 	.word	0x20001230

0800a4e8 <__malloc_lock>:
 800a4e8:	4801      	ldr	r0, [pc, #4]	@ (800a4f0 <__malloc_lock+0x8>)
 800a4ea:	f000 b84b 	b.w	800a584 <__retarget_lock_acquire_recursive>
 800a4ee:	bf00      	nop
 800a4f0:	20001370 	.word	0x20001370

0800a4f4 <__malloc_unlock>:
 800a4f4:	4801      	ldr	r0, [pc, #4]	@ (800a4fc <__malloc_unlock+0x8>)
 800a4f6:	f000 b846 	b.w	800a586 <__retarget_lock_release_recursive>
 800a4fa:	bf00      	nop
 800a4fc:	20001370 	.word	0x20001370

0800a500 <memset>:
 800a500:	4402      	add	r2, r0
 800a502:	4603      	mov	r3, r0
 800a504:	4293      	cmp	r3, r2
 800a506:	d100      	bne.n	800a50a <memset+0xa>
 800a508:	4770      	bx	lr
 800a50a:	f803 1b01 	strb.w	r1, [r3], #1
 800a50e:	e7f9      	b.n	800a504 <memset+0x4>

0800a510 <_sbrk_r>:
 800a510:	b538      	push	{r3, r4, r5, lr}
 800a512:	4d06      	ldr	r5, [pc, #24]	@ (800a52c <_sbrk_r+0x1c>)
 800a514:	2300      	movs	r3, #0
 800a516:	4604      	mov	r4, r0
 800a518:	4608      	mov	r0, r1
 800a51a:	602b      	str	r3, [r5, #0]
 800a51c:	f7fd f878 	bl	8007610 <_sbrk>
 800a520:	1c43      	adds	r3, r0, #1
 800a522:	d102      	bne.n	800a52a <_sbrk_r+0x1a>
 800a524:	682b      	ldr	r3, [r5, #0]
 800a526:	b103      	cbz	r3, 800a52a <_sbrk_r+0x1a>
 800a528:	6023      	str	r3, [r4, #0]
 800a52a:	bd38      	pop	{r3, r4, r5, pc}
 800a52c:	2000136c 	.word	0x2000136c

0800a530 <__errno>:
 800a530:	4b01      	ldr	r3, [pc, #4]	@ (800a538 <__errno+0x8>)
 800a532:	6818      	ldr	r0, [r3, #0]
 800a534:	4770      	bx	lr
 800a536:	bf00      	nop
 800a538:	20000828 	.word	0x20000828

0800a53c <__libc_init_array>:
 800a53c:	b570      	push	{r4, r5, r6, lr}
 800a53e:	4d0d      	ldr	r5, [pc, #52]	@ (800a574 <__libc_init_array+0x38>)
 800a540:	4c0d      	ldr	r4, [pc, #52]	@ (800a578 <__libc_init_array+0x3c>)
 800a542:	1b64      	subs	r4, r4, r5
 800a544:	10a4      	asrs	r4, r4, #2
 800a546:	2600      	movs	r6, #0
 800a548:	42a6      	cmp	r6, r4
 800a54a:	d109      	bne.n	800a560 <__libc_init_array+0x24>
 800a54c:	4d0b      	ldr	r5, [pc, #44]	@ (800a57c <__libc_init_array+0x40>)
 800a54e:	4c0c      	ldr	r4, [pc, #48]	@ (800a580 <__libc_init_array+0x44>)
 800a550:	f000 f864 	bl	800a61c <_init>
 800a554:	1b64      	subs	r4, r4, r5
 800a556:	10a4      	asrs	r4, r4, #2
 800a558:	2600      	movs	r6, #0
 800a55a:	42a6      	cmp	r6, r4
 800a55c:	d105      	bne.n	800a56a <__libc_init_array+0x2e>
 800a55e:	bd70      	pop	{r4, r5, r6, pc}
 800a560:	f855 3b04 	ldr.w	r3, [r5], #4
 800a564:	4798      	blx	r3
 800a566:	3601      	adds	r6, #1
 800a568:	e7ee      	b.n	800a548 <__libc_init_array+0xc>
 800a56a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a56e:	4798      	blx	r3
 800a570:	3601      	adds	r6, #1
 800a572:	e7f2      	b.n	800a55a <__libc_init_array+0x1e>
 800a574:	0800b8f4 	.word	0x0800b8f4
 800a578:	0800b8f4 	.word	0x0800b8f4
 800a57c:	0800b8f4 	.word	0x0800b8f4
 800a580:	0800b8f8 	.word	0x0800b8f8

0800a584 <__retarget_lock_acquire_recursive>:
 800a584:	4770      	bx	lr

0800a586 <__retarget_lock_release_recursive>:
 800a586:	4770      	bx	lr

0800a588 <_free_r>:
 800a588:	b538      	push	{r3, r4, r5, lr}
 800a58a:	4605      	mov	r5, r0
 800a58c:	2900      	cmp	r1, #0
 800a58e:	d041      	beq.n	800a614 <_free_r+0x8c>
 800a590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a594:	1f0c      	subs	r4, r1, #4
 800a596:	2b00      	cmp	r3, #0
 800a598:	bfb8      	it	lt
 800a59a:	18e4      	addlt	r4, r4, r3
 800a59c:	f7ff ffa4 	bl	800a4e8 <__malloc_lock>
 800a5a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a618 <_free_r+0x90>)
 800a5a2:	6813      	ldr	r3, [r2, #0]
 800a5a4:	b933      	cbnz	r3, 800a5b4 <_free_r+0x2c>
 800a5a6:	6063      	str	r3, [r4, #4]
 800a5a8:	6014      	str	r4, [r2, #0]
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5b0:	f7ff bfa0 	b.w	800a4f4 <__malloc_unlock>
 800a5b4:	42a3      	cmp	r3, r4
 800a5b6:	d908      	bls.n	800a5ca <_free_r+0x42>
 800a5b8:	6820      	ldr	r0, [r4, #0]
 800a5ba:	1821      	adds	r1, r4, r0
 800a5bc:	428b      	cmp	r3, r1
 800a5be:	bf01      	itttt	eq
 800a5c0:	6819      	ldreq	r1, [r3, #0]
 800a5c2:	685b      	ldreq	r3, [r3, #4]
 800a5c4:	1809      	addeq	r1, r1, r0
 800a5c6:	6021      	streq	r1, [r4, #0]
 800a5c8:	e7ed      	b.n	800a5a6 <_free_r+0x1e>
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	685b      	ldr	r3, [r3, #4]
 800a5ce:	b10b      	cbz	r3, 800a5d4 <_free_r+0x4c>
 800a5d0:	42a3      	cmp	r3, r4
 800a5d2:	d9fa      	bls.n	800a5ca <_free_r+0x42>
 800a5d4:	6811      	ldr	r1, [r2, #0]
 800a5d6:	1850      	adds	r0, r2, r1
 800a5d8:	42a0      	cmp	r0, r4
 800a5da:	d10b      	bne.n	800a5f4 <_free_r+0x6c>
 800a5dc:	6820      	ldr	r0, [r4, #0]
 800a5de:	4401      	add	r1, r0
 800a5e0:	1850      	adds	r0, r2, r1
 800a5e2:	4283      	cmp	r3, r0
 800a5e4:	6011      	str	r1, [r2, #0]
 800a5e6:	d1e0      	bne.n	800a5aa <_free_r+0x22>
 800a5e8:	6818      	ldr	r0, [r3, #0]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	6053      	str	r3, [r2, #4]
 800a5ee:	4408      	add	r0, r1
 800a5f0:	6010      	str	r0, [r2, #0]
 800a5f2:	e7da      	b.n	800a5aa <_free_r+0x22>
 800a5f4:	d902      	bls.n	800a5fc <_free_r+0x74>
 800a5f6:	230c      	movs	r3, #12
 800a5f8:	602b      	str	r3, [r5, #0]
 800a5fa:	e7d6      	b.n	800a5aa <_free_r+0x22>
 800a5fc:	6820      	ldr	r0, [r4, #0]
 800a5fe:	1821      	adds	r1, r4, r0
 800a600:	428b      	cmp	r3, r1
 800a602:	bf04      	itt	eq
 800a604:	6819      	ldreq	r1, [r3, #0]
 800a606:	685b      	ldreq	r3, [r3, #4]
 800a608:	6063      	str	r3, [r4, #4]
 800a60a:	bf04      	itt	eq
 800a60c:	1809      	addeq	r1, r1, r0
 800a60e:	6021      	streq	r1, [r4, #0]
 800a610:	6054      	str	r4, [r2, #4]
 800a612:	e7ca      	b.n	800a5aa <_free_r+0x22>
 800a614:	bd38      	pop	{r3, r4, r5, pc}
 800a616:	bf00      	nop
 800a618:	20001230 	.word	0x20001230

0800a61c <_init>:
 800a61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a61e:	bf00      	nop
 800a620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a622:	bc08      	pop	{r3}
 800a624:	469e      	mov	lr, r3
 800a626:	4770      	bx	lr

0800a628 <_fini>:
 800a628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62a:	bf00      	nop
 800a62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a62e:	bc08      	pop	{r3}
 800a630:	469e      	mov	lr, r3
 800a632:	4770      	bx	lr
