// Seed: 1048790636
module module_0 (
    output logic id_0,
    output logic id_1,
    input  uwire id_2,
    input  logic id_3,
    output uwire id_4
);
  always @(posedge id_2) begin
    @(posedge 1);
    id_0 <= 1;
    id_1 <= id_3;
    $display;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input logic id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor id_6,
    output logic id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    output uwire id_11,
    input tri id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    output wand id_16
);
  initial begin
    id_7 <= id_3;
    if ((1) != 1'b0) assert (1 - 1 && id_12);
  end
  module_0(
      id_7, id_7, id_13, id_3, id_11
  );
endmodule
