
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4d0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000162c  0800a660  0800a660  0000b660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc8c  0800bc8c  0000d1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bc8c  0800bc8c  0000cc8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc94  0800bc94  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc94  0800bc94  0000cc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc98  0800bc98  0000cc98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800bc9c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1dc  2**0
                  CONTENTS
 10 .bss          0000044c  200001dc  200001dc  0000d1dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000628  20000628  0000d1dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000164a9  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000349f  00000000  00000000  000236b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001428  00000000  00000000  00026b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fad  00000000  00000000  00027f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e4e9  00000000  00000000  00028f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bc8d  00000000  00000000  00047416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aafe5  00000000  00000000  000630a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010e088  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006568  00000000  00000000  0010e0cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00114634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a648 	.word	0x0800a648

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800a648 	.word	0x0800a648

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <ILI9341_DrawHollowCircle>:
	while (us--)
		;
}

void ILI9341_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius,
		uint16_t color) {
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b089      	sub	sp, #36	@ 0x24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4604      	mov	r4, r0
 8000bf0:	4608      	mov	r0, r1
 8000bf2:	4611      	mov	r1, r2
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4623      	mov	r3, r4
 8000bf8:	80fb      	strh	r3, [r7, #6]
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	80bb      	strh	r3, [r7, #4]
 8000bfe:	460b      	mov	r3, r1
 8000c00:	807b      	strh	r3, [r7, #2]
 8000c02:	4613      	mov	r3, r2
 8000c04:	803b      	strh	r3, [r7, #0]
	int x = radius - 1;
 8000c06:	887b      	ldrh	r3, [r7, #2]
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	61fb      	str	r3, [r7, #28]
	int y = 0;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
	int dy = 1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	613b      	str	r3, [r7, #16]
	int err = dx - (radius << 1);
 8000c18:	887b      	ldrh	r3, [r7, #2]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	697a      	ldr	r2, [r7, #20]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	60fb      	str	r3, [r7, #12]

	while (x >= y) {
 8000c22:	e08d      	b.n	8000d40 <ILI9341_DrawHollowCircle+0x158>
		ILI9341_DrawPixel(X + x, Y + y, color);
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	88fb      	ldrh	r3, [r7, #6]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	b298      	uxth	r0, r3
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	88bb      	ldrh	r3, [r7, #4]
 8000c34:	4413      	add	r3, r2
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	883a      	ldrh	r2, [r7, #0]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	f001 fd7e 	bl	800273c <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y + x, color);
 8000c40:	69bb      	ldr	r3, [r7, #24]
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	88fb      	ldrh	r3, [r7, #6]
 8000c46:	4413      	add	r3, r2
 8000c48:	b298      	uxth	r0, r3
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	88bb      	ldrh	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	883a      	ldrh	r2, [r7, #0]
 8000c56:	4619      	mov	r1, r3
 8000c58:	f001 fd70 	bl	800273c <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y + x, color);
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	88fa      	ldrh	r2, [r7, #6]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	b298      	uxth	r0, r3
 8000c66:	69fb      	ldr	r3, [r7, #28]
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	88bb      	ldrh	r3, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	883a      	ldrh	r2, [r7, #0]
 8000c72:	4619      	mov	r1, r3
 8000c74:	f001 fd62 	bl	800273c <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y + y, color);
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	88fa      	ldrh	r2, [r7, #6]
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	b298      	uxth	r0, r3
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	88bb      	ldrh	r3, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	883a      	ldrh	r2, [r7, #0]
 8000c8e:	4619      	mov	r1, r3
 8000c90:	f001 fd54 	bl	800273c <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y - y, color);
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	88fa      	ldrh	r2, [r7, #6]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	b298      	uxth	r0, r3
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	88ba      	ldrh	r2, [r7, #4]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	883a      	ldrh	r2, [r7, #0]
 8000caa:	4619      	mov	r1, r3
 8000cac:	f001 fd46 	bl	800273c <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y - x, color);
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	88fa      	ldrh	r2, [r7, #6]
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	b298      	uxth	r0, r3
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	88ba      	ldrh	r2, [r7, #4]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	883a      	ldrh	r2, [r7, #0]
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f001 fd38 	bl	800273c <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y - x, color);
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	88fb      	ldrh	r3, [r7, #6]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	b298      	uxth	r0, r3
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	88ba      	ldrh	r2, [r7, #4]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	883a      	ldrh	r2, [r7, #0]
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	f001 fd2a 	bl	800273c <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + x, Y - y, color);
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	b29a      	uxth	r2, r3
 8000cec:	88fb      	ldrh	r3, [r7, #6]
 8000cee:	4413      	add	r3, r2
 8000cf0:	b298      	uxth	r0, r3
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	88ba      	ldrh	r2, [r7, #4]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	883a      	ldrh	r2, [r7, #0]
 8000cfe:	4619      	mov	r1, r3
 8000d00:	f001 fd1c 	bl	800273c <ILI9341_DrawPixel>

		if (err <= 0) {
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	dc09      	bgt.n	8000d1e <ILI9341_DrawHollowCircle+0x136>
			y++;
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	61bb      	str	r3, [r7, #24]
			err += dy;
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	4413      	add	r3, r2
 8000d16:	60fb      	str	r3, [r7, #12]
			dy += 2;
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	3302      	adds	r3, #2
 8000d1c:	613b      	str	r3, [r7, #16]
		}

		if (err > 0) {
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	dd0d      	ble.n	8000d40 <ILI9341_DrawHollowCircle+0x158>
			x--;
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	61fb      	str	r3, [r7, #28]
			dx += 2;
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	3302      	adds	r3, #2
 8000d2e:	617b      	str	r3, [r7, #20]
			err += (-radius << 1) + dx;
 8000d30:	887b      	ldrh	r3, [r7, #2]
 8000d32:	425b      	negs	r3, r3
 8000d34:	005a      	lsls	r2, r3, #1
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	4413      	add	r3, r2
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	60fb      	str	r3, [r7, #12]
	while (x >= y) {
 8000d40:	69fa      	ldr	r2, [r7, #28]
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	f6bf af6d 	bge.w	8000c24 <ILI9341_DrawHollowCircle+0x3c>
		}
	}
}
 8000d4a:	bf00      	nop
 8000d4c:	bf00      	nop
 8000d4e:	3724      	adds	r7, #36	@ 0x24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd90      	pop	{r4, r7, pc}

08000d54 <ILI9341_DrawFilledRectangleCoord>:
		ILI9341_DrawPixel(X1, Y1, color);
	}
}

void ILI9341_DrawFilledRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1,
		uint16_t Y1, uint16_t color) {
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b089      	sub	sp, #36	@ 0x24
 8000d58:	af02      	add	r7, sp, #8
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	4611      	mov	r1, r2
 8000d60:	461a      	mov	r2, r3
 8000d62:	4623      	mov	r3, r4
 8000d64:	80fb      	strh	r3, [r7, #6]
 8000d66:	4603      	mov	r3, r0
 8000d68:	80bb      	strh	r3, [r7, #4]
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	807b      	strh	r3, [r7, #2]
 8000d6e:	4613      	mov	r3, r2
 8000d70:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	74bb      	strb	r3, [r7, #18]
	int32_t negCalc = 0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
	uint16_t X0True = 0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	823b      	strh	r3, [r7, #16]
	uint16_t Y0True = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	81fb      	strh	r3, [r7, #14]

	negCalc = X1 - X0;
 8000d8e:	887a      	ldrh	r2, [r7, #2]
 8000d90:	88fb      	ldrh	r3, [r7, #6]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	60bb      	str	r3, [r7, #8]
	if (negCalc < 0)
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	da01      	bge.n	8000da0 <ILI9341_DrawFilledRectangleCoord+0x4c>
		negX = 1;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60bb      	str	r3, [r7, #8]

	negCalc = Y1 - Y0;
 8000da4:	883a      	ldrh	r2, [r7, #0]
 8000da6:	88bb      	ldrh	r3, [r7, #4]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	60bb      	str	r3, [r7, #8]
	if (negCalc < 0)
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	da01      	bge.n	8000db6 <ILI9341_DrawFilledRectangleCoord+0x62>
		negY = 1;
 8000db2:	2301      	movs	r3, #1
 8000db4:	74bb      	strb	r3, [r7, #18]

	if (!negX) {
 8000db6:	7cfb      	ldrb	r3, [r7, #19]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d106      	bne.n	8000dca <ILI9341_DrawFilledRectangleCoord+0x76>
		xLen = X1 - X0;
 8000dbc:	887a      	ldrh	r2, [r7, #2]
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	82fb      	strh	r3, [r7, #22]
		X0True = X0;
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	823b      	strh	r3, [r7, #16]
 8000dc8:	e005      	b.n	8000dd6 <ILI9341_DrawFilledRectangleCoord+0x82>
	} else {
		xLen = X0 - X1;
 8000dca:	88fa      	ldrh	r2, [r7, #6]
 8000dcc:	887b      	ldrh	r3, [r7, #2]
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	82fb      	strh	r3, [r7, #22]
		X0True = X1;
 8000dd2:	887b      	ldrh	r3, [r7, #2]
 8000dd4:	823b      	strh	r3, [r7, #16]
	}

	if (!negY) {
 8000dd6:	7cbb      	ldrb	r3, [r7, #18]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d106      	bne.n	8000dea <ILI9341_DrawFilledRectangleCoord+0x96>
		yLen = Y1 - Y0;
 8000ddc:	883a      	ldrh	r2, [r7, #0]
 8000dde:	88bb      	ldrh	r3, [r7, #4]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	82bb      	strh	r3, [r7, #20]
		Y0True = Y0;
 8000de4:	88bb      	ldrh	r3, [r7, #4]
 8000de6:	81fb      	strh	r3, [r7, #14]
 8000de8:	e005      	b.n	8000df6 <ILI9341_DrawFilledRectangleCoord+0xa2>
	} else {
		yLen = Y0 - Y1;
 8000dea:	88ba      	ldrh	r2, [r7, #4]
 8000dec:	883b      	ldrh	r3, [r7, #0]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	82bb      	strh	r3, [r7, #20]
		Y0True = Y1;
 8000df2:	883b      	ldrh	r3, [r7, #0]
 8000df4:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
 8000df6:	8abc      	ldrh	r4, [r7, #20]
 8000df8:	8afa      	ldrh	r2, [r7, #22]
 8000dfa:	89f9      	ldrh	r1, [r7, #14]
 8000dfc:	8a38      	ldrh	r0, [r7, #16]
 8000dfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	4623      	mov	r3, r4
 8000e04:	f001 fd00 	bl	8002808 <ILI9341_DrawRectangle>
}
 8000e08:	bf00      	nop
 8000e0a:	371c      	adds	r7, #28
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd90      	pop	{r4, r7, pc}

08000e10 <ILI9341_DrawChar_Scaled>:
		DelayUs(1);
	}
}

void ILI9341_DrawChar_Scaled(char ch, const uint8_t font[], uint16_t X,
		uint16_t Y, uint16_t color, uint16_t bgcolor, uint8_t size) {
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b08d      	sub	sp, #52	@ 0x34
 8000e14:	af02      	add	r7, sp, #8
 8000e16:	60b9      	str	r1, [r7, #8]
 8000e18:	4611      	mov	r1, r2
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	460b      	mov	r3, r1
 8000e22:	81bb      	strh	r3, [r7, #12]
 8000e24:	4613      	mov	r3, r2
 8000e26:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127))
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	2b1e      	cmp	r3, #30
 8000e2c:	f240 809f 	bls.w	8000f6e <ILI9341_DrawChar_Scaled+0x15e>
 8000e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f2c0 809a 	blt.w	8000f6e <ILI9341_DrawChar_Scaled+0x15e>
		return;

	uint8_t fOffset = font[0];
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3301      	adds	r3, #1
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	77bb      	strb	r3, [r7, #30]
	uint8_t fHeight = font[2];
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	3302      	adds	r3, #2
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	777b      	strb	r3, [r7, #29]
	uint8_t fBPL = font[3];
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	3303      	adds	r3, #3
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	773b      	strb	r3, [r7, #28]

//    ILI9341_DrawRectangle(X, Y, fWidth * size, fHeight * size, bgcolor);

	uint8_t *tempChar = (uint8_t*) &font[((ch - 0x20) * fOffset) + 4];
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
 8000e5a:	3b20      	subs	r3, #32
 8000e5c:	7ffa      	ldrb	r2, [r7, #31]
 8000e5e:	fb02 f303 	mul.w	r3, r2, r3
 8000e62:	3304      	adds	r3, #4
 8000e64:	68ba      	ldr	r2, [r7, #8]
 8000e66:	4413      	add	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
	uint8_t realWidth = tempChar[0];
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	75fb      	strb	r3, [r7, #23]
	ILI9341_DrawRectangle(X, Y, (realWidth + 5) * size,
 8000e70:	7dfb      	ldrb	r3, [r7, #23]
 8000e72:	3305      	adds	r3, #5
 8000e74:	b29a      	uxth	r2, r3
 8000e76:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	fb12 f303 	smulbb	r3, r2, r3
 8000e80:	b29c      	uxth	r4, r3
			(fHeight * size) - 4 * size, bgcolor);
 8000e82:	7f7b      	ldrb	r3, [r7, #29]
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	3b04      	subs	r3, #4
 8000e88:	b29a      	uxth	r2, r3
	ILI9341_DrawRectangle(X, Y, (realWidth + 5) * size,
 8000e8a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	fb12 f303 	smulbb	r3, r2, r3
 8000e94:	b29a      	uxth	r2, r3
 8000e96:	88f9      	ldrh	r1, [r7, #6]
 8000e98:	89b8      	ldrh	r0, [r7, #12]
 8000e9a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	4622      	mov	r2, r4
 8000ea2:	f001 fcb1 	bl	8002808 <ILI9341_DrawRectangle>

	for (int j = 0; j < fHeight; j++) {
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eaa:	e05b      	b.n	8000f64 <ILI9341_DrawChar_Scaled+0x154>
		for (int i = 0; i < fWidth; i++) {
 8000eac:	2300      	movs	r3, #0
 8000eae:	623b      	str	r3, [r7, #32]
 8000eb0:	e051      	b.n	8000f56 <ILI9341_DrawChar_Scaled+0x146>
			uint8_t z = tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1];
 8000eb2:	7f3b      	ldrb	r3, [r7, #28]
 8000eb4:	6a3a      	ldr	r2, [r7, #32]
 8000eb6:	fb03 f202 	mul.w	r2, r3, r2
 8000eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ebc:	10db      	asrs	r3, r3, #3
 8000ebe:	f003 031f 	and.w	r3, r3, #31
 8000ec2:	4413      	add	r3, r2
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4413      	add	r3, r2
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	75bb      	strb	r3, [r7, #22]
			uint8_t b = 1 << (j & 0x07);
 8000ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed0:	f003 0307 	and.w	r3, r3, #7
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	757b      	strb	r3, [r7, #21]

			if ((z & b) != 0x00) {
 8000edc:	7dba      	ldrb	r2, [r7, #22]
 8000ede:	7d7b      	ldrb	r3, [r7, #21]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d033      	beq.n	8000f50 <ILI9341_DrawChar_Scaled+0x140>
				if (size <= 1)
 8000ee8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d80e      	bhi.n	8000f0e <ILI9341_DrawChar_Scaled+0xfe>
					ILI9341_DrawPixel(X + i, Y + j, color);
 8000ef0:	6a3b      	ldr	r3, [r7, #32]
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	89bb      	ldrh	r3, [r7, #12]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	b298      	uxth	r0, r3
 8000efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	4413      	add	r3, r2
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000f06:	4619      	mov	r1, r3
 8000f08:	f001 fc18 	bl	800273c <ILI9341_DrawPixel>
 8000f0c:	e020      	b.n	8000f50 <ILI9341_DrawChar_Scaled+0x140>
				else
					ILI9341_DrawRectangle(X + (i * size), Y + (j * size), size,
 8000f0e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	6a3b      	ldr	r3, [r7, #32]
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	fb12 f303 	smulbb	r3, r2, r3
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	89bb      	ldrh	r3, [r7, #12]
 8000f20:	4413      	add	r3, r2
 8000f22:	b298      	uxth	r0, r3
 8000f24:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	fb12 f303 	smulbb	r3, r2, r3
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	88fb      	ldrh	r3, [r7, #6]
 8000f36:	4413      	add	r3, r2
 8000f38:	b299      	uxth	r1, r3
 8000f3a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f44:	b29c      	uxth	r4, r3
 8000f46:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	4623      	mov	r3, r4
 8000f4c:	f001 fc5c 	bl	8002808 <ILI9341_DrawRectangle>
		for (int i = 0; i < fWidth; i++) {
 8000f50:	6a3b      	ldr	r3, [r7, #32]
 8000f52:	3301      	adds	r3, #1
 8000f54:	623b      	str	r3, [r7, #32]
 8000f56:	7fbb      	ldrb	r3, [r7, #30]
 8000f58:	6a3a      	ldr	r2, [r7, #32]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	dba9      	blt.n	8000eb2 <ILI9341_DrawChar_Scaled+0xa2>
	for (int j = 0; j < fHeight; j++) {
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f60:	3301      	adds	r3, #1
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f64:	7f7b      	ldrb	r3, [r7, #29]
 8000f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	db9f      	blt.n	8000eac <ILI9341_DrawChar_Scaled+0x9c>
 8000f6c:	e000      	b.n	8000f70 <ILI9341_DrawChar_Scaled+0x160>
		return;
 8000f6e:	bf00      	nop
							size, color);
			}
		}
	}
}
 8000f70:	372c      	adds	r7, #44	@ 0x2c
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd90      	pop	{r4, r7, pc}

08000f76 <ILI9341_DrawText_Scaled>:

void ILI9341_DrawText_Scaled(char *str, const uint8_t font[], uint16_t X,
		uint16_t Y, uint16_t color, uint16_t bgcolor, uint16_t size) {
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b08c      	sub	sp, #48	@ 0x30
 8000f7a:	af04      	add	r7, sp, #16
 8000f7c:	60f8      	str	r0, [r7, #12]
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	4611      	mov	r1, r2
 8000f82:	461a      	mov	r2, r3
 8000f84:	460b      	mov	r3, r1
 8000f86:	80fb      	strh	r3, [r7, #6]
 8000f88:	4613      	mov	r3, r2
 8000f8a:	80bb      	strh	r3, [r7, #4]
	uint8_t fOffset = font[0];
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	77fb      	strb	r3, [r7, #31]
	while (*str) {
 8000f92:	e028      	b.n	8000fe6 <ILI9341_DrawText_Scaled+0x70>
		ILI9341_DrawChar_Scaled(*str, font, X, Y, color, bgcolor, size);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	7818      	ldrb	r0, [r3, #0]
 8000f98:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	88b9      	ldrh	r1, [r7, #4]
 8000f9e:	88fa      	ldrh	r2, [r7, #6]
 8000fa0:	9302      	str	r3, [sp, #8]
 8000fa2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	460b      	mov	r3, r1
 8000fac:	68b9      	ldr	r1, [r7, #8]
 8000fae:	f7ff ff2f 	bl	8000e10 <ILI9341_DrawChar_Scaled>

		uint8_t *tempChar = (uint8_t*) &font[((*str - 0x20) * fOffset) + 4];
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	3b20      	subs	r3, #32
 8000fb8:	7ffa      	ldrb	r2, [r7, #31]
 8000fba:	fb02 f303 	mul.w	r3, r2, r3
 8000fbe:	3304      	adds	r3, #4
 8000fc0:	68ba      	ldr	r2, [r7, #8]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
		uint8_t realWidth = tempChar[0];
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	75fb      	strb	r3, [r7, #23]

		X += (realWidth + 1) * size;
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000fd4:	fb12 f303 	smulbb	r3, r2, r3
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	4413      	add	r3, r2
 8000fde:	80fb      	strh	r3, [r7, #6]
		str++;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d1d2      	bne.n	8000f94 <ILI9341_DrawText_Scaled+0x1e>
	}
}
 8000fee:	bf00      	nop
 8000ff0:	bf00      	nop
 8000ff2:	3720      	adds	r7, #32
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <DrawDataCentered_WithOffset>:

void DrawDataCentered_WithOffset(char *big, const uint8_t font[],
		uint8_t fontlarge, uint8_t offset, uint16_t color) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08e      	sub	sp, #56	@ 0x38
 8000ffc:	af04      	add	r7, sp, #16
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	4611      	mov	r1, r2
 8001004:	461a      	mov	r2, r3
 8001006:	460b      	mov	r3, r1
 8001008:	71fb      	strb	r3, [r7, #7]
 800100a:	4613      	mov	r3, r2
 800100c:	71bb      	strb	r3, [r7, #6]
	uint8_t fOffset = font[0];
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	77fb      	strb	r3, [r7, #31]

	uint16_t width = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	84fb      	strh	r3, [r7, #38]	@ 0x26

	for (int i = 0; big[i] != '\0'; i++) {
 8001018:	2300      	movs	r3, #0
 800101a:	623b      	str	r3, [r7, #32]
 800101c:	e01c      	b.n	8001058 <DrawDataCentered_WithOffset+0x60>
		uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 800101e:	6a3b      	ldr	r3, [r7, #32]
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	3b20      	subs	r3, #32
 8001028:	7ffa      	ldrb	r2, [r7, #31]
 800102a:	fb02 f303 	mul.w	r3, r2, r3
 800102e:	3304      	adds	r3, #4
 8001030:	617b      	str	r3, [r7, #20]
		uint8_t charWidth = font[charIndex];
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	4413      	add	r3, r2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	74fb      	strb	r3, [r7, #19]

		width += (charWidth + 1) * fontlarge;
 800103c:	7cfb      	ldrb	r3, [r7, #19]
 800103e:	3301      	adds	r3, #1
 8001040:	b29a      	uxth	r2, r3
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	b29b      	uxth	r3, r3
 8001046:	fb12 f303 	smulbb	r3, r2, r3
 800104a:	b29a      	uxth	r2, r3
 800104c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800104e:	4413      	add	r3, r2
 8001050:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for (int i = 0; big[i] != '\0'; i++) {
 8001052:	6a3b      	ldr	r3, [r7, #32]
 8001054:	3301      	adds	r3, #1
 8001056:	623b      	str	r3, [r7, #32]
 8001058:	6a3b      	ldr	r3, [r7, #32]
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	4413      	add	r3, r2
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1dc      	bne.n	800101e <DrawDataCentered_WithOffset+0x26>
	}

	// stred
	uint16_t xStart = (320 - width) / 2;
 8001064:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001066:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800106a:	0fda      	lsrs	r2, r3, #31
 800106c:	4413      	add	r3, r2
 800106e:	105b      	asrs	r3, r3, #1
 8001070:	83bb      	strh	r3, [r7, #28]
	uint16_t yStart = offset;
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	837b      	strh	r3, [r7, #26]

	ILI9341_DrawText_Scaled(big, font, xStart, yStart, color, BGCOLOR,
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	b29b      	uxth	r3, r3
 800107a:	8b79      	ldrh	r1, [r7, #26]
 800107c:	8bba      	ldrh	r2, [r7, #28]
 800107e:	9302      	str	r3, [sp, #8]
 8001080:	2300      	movs	r3, #0
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	460b      	mov	r3, r1
 800108a:	68b9      	ldr	r1, [r7, #8]
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff ff72 	bl	8000f76 <ILI9341_DrawText_Scaled>
			fontlarge);
}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	@ 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <DrawDataCentered2>:

void DrawDataCentered2(char *big, char *smaller, char *line2,
		const uint8_t font[], uint8_t fontlarge, uint8_t fontsmall,
		uint8_t line2size) {
 800109a:	b590      	push	{r4, r7, lr}
 800109c:	b099      	sub	sp, #100	@ 0x64
 800109e:	af04      	add	r7, sp, #16
 80010a0:	60f8      	str	r0, [r7, #12]
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
 80010a6:	603b      	str	r3, [r7, #0]
	uint8_t fOffset = font[0];
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t fWidth = font[1];
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint8_t fHeight = font[2] - 4;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	3302      	adds	r3, #2
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	3b04      	subs	r3, #4
 80010c2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	uint8_t spacing = 8;
 80010c6:	2308      	movs	r3, #8
 80010c8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38

	uint16_t widthLarge = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint16_t widthSmall = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	uint16_t widthLine2 = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	// sirka bigger
	for (int i = 0; big[i] != '\0'; i++) {
 80010de:	2300      	movs	r3, #0
 80010e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80010e2:	e020      	b.n	8001126 <DrawDataCentered2+0x8c>
		uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 80010e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	4413      	add	r3, r2
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	3b20      	subs	r3, #32
 80010ee:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80010f2:	fb02 f303 	mul.w	r3, r2, r3
 80010f6:	3304      	adds	r3, #4
 80010f8:	61bb      	str	r3, [r7, #24]
		uint8_t charWidth = font[charIndex];
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	4413      	add	r3, r2
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	75fb      	strb	r3, [r7, #23]
		widthLarge += (charWidth + 1) * fontlarge;
 8001104:	7dfb      	ldrb	r3, [r7, #23]
 8001106:	3301      	adds	r3, #1
 8001108:	b29a      	uxth	r2, r3
 800110a:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800110e:	b29b      	uxth	r3, r3
 8001110:	fb12 f303 	smulbb	r3, r2, r3
 8001114:	b29a      	uxth	r2, r3
 8001116:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800111a:	4413      	add	r3, r2
 800111c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	for (int i = 0; big[i] != '\0'; i++) {
 8001120:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001122:	3301      	adds	r3, #1
 8001124:	647b      	str	r3, [r7, #68]	@ 0x44
 8001126:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	4413      	add	r3, r2
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d1d8      	bne.n	80010e4 <DrawDataCentered2+0x4a>
	}

	// sirka smaller
	for (int i = 0; smaller[i] != '\0'; i++) {
 8001132:	2300      	movs	r3, #0
 8001134:	643b      	str	r3, [r7, #64]	@ 0x40
 8001136:	e020      	b.n	800117a <DrawDataCentered2+0xe0>
		uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 8001138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	4413      	add	r3, r2
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	3b20      	subs	r3, #32
 8001142:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8001146:	fb02 f303 	mul.w	r3, r2, r3
 800114a:	3304      	adds	r3, #4
 800114c:	623b      	str	r3, [r7, #32]
		uint8_t charWidth = font[charIndex];
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	6a3b      	ldr	r3, [r7, #32]
 8001152:	4413      	add	r3, r2
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	77fb      	strb	r3, [r7, #31]

		widthSmall += (charWidth + 1) * fontsmall;
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	3301      	adds	r3, #1
 800115c:	b29a      	uxth	r2, r3
 800115e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001162:	b29b      	uxth	r3, r3
 8001164:	fb12 f303 	smulbb	r3, r2, r3
 8001168:	b29a      	uxth	r2, r3
 800116a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800116e:	4413      	add	r3, r2
 8001170:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	for (int i = 0; smaller[i] != '\0'; i++) {
 8001174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001176:	3301      	adds	r3, #1
 8001178:	643b      	str	r3, [r7, #64]	@ 0x40
 800117a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	4413      	add	r3, r2
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1d8      	bne.n	8001138 <DrawDataCentered2+0x9e>
	}

	// sirka line2
	for (int i = 0; line2[i] != '\0'; i++) {
 8001186:	2300      	movs	r3, #0
 8001188:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800118a:	e01e      	b.n	80011ca <DrawDataCentered2+0x130>
		uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 800118c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	3b20      	subs	r3, #32
 8001196:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800119a:	fb02 f303 	mul.w	r3, r2, r3
 800119e:	3304      	adds	r3, #4
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
		widthLine2 += (font[charIndex] + 1) * line2size;
 80011a2:	683a      	ldr	r2, [r7, #0]
 80011a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a6:	4413      	add	r3, r2
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	3301      	adds	r3, #1
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	fb12 f303 	smulbb	r3, r2, r3
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80011be:	4413      	add	r3, r2
 80011c0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	for (int i = 0; line2[i] != '\0'; i++) {
 80011c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011c6:	3301      	adds	r3, #1
 80011c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	4413      	add	r3, r2
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1da      	bne.n	800118c <DrawDataCentered2+0xf2>
	}

	// stred
	uint16_t totalWidth1 = widthLarge + widthSmall;
 80011d6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80011da:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80011de:	4413      	add	r3, r2
 80011e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
	uint16_t totalHeight = (fHeight * fontlarge) + spacing
			+ (fHeight * line2size);
 80011e2:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	4413      	add	r3, r2
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	fb12 f303 	smulbb	r3, r2, r3
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001202:	b29b      	uxth	r3, r3
	uint16_t totalHeight = (fHeight * fontlarge) + spacing
 8001204:	4413      	add	r3, r2
 8001206:	86bb      	strh	r3, [r7, #52]	@ 0x34

	uint16_t xStart1 = (320 - totalWidth1) / 2;
 8001208:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800120a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800120e:	0fda      	lsrs	r2, r3, #31
 8001210:	4413      	add	r3, r2
 8001212:	105b      	asrs	r3, r3, #1
 8001214:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t xStart2 = (320 - widthLine2) / 2;
 8001216:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800121a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800121e:	0fda      	lsrs	r2, r3, #31
 8001220:	4413      	add	r3, r2
 8001222:	105b      	asrs	r3, r3, #1
 8001224:	863b      	strh	r3, [r7, #48]	@ 0x30
	uint16_t yStart = (240 - totalHeight) / 2;
 8001226:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001228:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800122c:	0fda      	lsrs	r2, r3, #31
 800122e:	4413      	add	r3, r2
 8001230:	105b      	asrs	r3, r3, #1
 8001232:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	ILI9341_DrawRectangle(xStart1 - 5, yStart, (fWidth) * fontlarge,
 8001234:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001236:	3b05      	subs	r3, #5
 8001238:	b298      	uxth	r0, r3
 800123a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800123e:	b29a      	uxth	r2, r3
 8001240:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001244:	b29b      	uxth	r3, r3
 8001246:	fb12 f303 	smulbb	r3, r2, r3
 800124a:	b29c      	uxth	r4, r3
			(fHeight * fontlarge) - 4 * fontlarge, BGCOLOR);
 800124c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001250:	b29b      	uxth	r3, r3
 8001252:	3b04      	subs	r3, #4
 8001254:	b29a      	uxth	r2, r3
	ILI9341_DrawRectangle(xStart1 - 5, yStart, (fWidth) * fontlarge,
 8001256:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800125a:	b29b      	uxth	r3, r3
 800125c:	fb12 f303 	smulbb	r3, r2, r3
 8001260:	b29b      	uxth	r3, r3
 8001262:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8001264:	2200      	movs	r2, #0
 8001266:	9200      	str	r2, [sp, #0]
 8001268:	4622      	mov	r2, r4
 800126a:	f001 facd 	bl	8002808 <ILI9341_DrawRectangle>
	// line1
	ILI9341_DrawText_Scaled(big, font, xStart1, yStart, FCOLOR, BGCOLOR,
 800126e:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001272:	b29b      	uxth	r3, r3
 8001274:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8001276:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001278:	9302      	str	r3, [sp, #8]
 800127a:	2300      	movs	r3, #0
 800127c:	9301      	str	r3, [sp, #4]
 800127e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	460b      	mov	r3, r1
 8001286:	6839      	ldr	r1, [r7, #0]
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff fe74 	bl	8000f76 <ILI9341_DrawText_Scaled>
			fontlarge);

	uint16_t ySmall = yStart + (fHeight * fontlarge) - (fHeight * fontsmall);
 800128e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001292:	b29a      	uxth	r2, r3
 8001294:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001298:	b29b      	uxth	r3, r3
 800129a:	fb12 f303 	smulbb	r3, r2, r3
 800129e:	b29a      	uxth	r2, r3
 80012a0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80012a2:	4413      	add	r3, r2
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80012aa:	b299      	uxth	r1, r3
 80012ac:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	fb11 f303 	smulbb	r3, r1, r3
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall, FCOLOR,
 80012bc:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80012be:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80012c2:	4413      	add	r3, r2
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80012ce:	9302      	str	r3, [sp, #8]
 80012d0:	2300      	movs	r3, #0
 80012d2:	9301      	str	r3, [sp, #4]
 80012d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	460b      	mov	r3, r1
 80012dc:	6839      	ldr	r1, [r7, #0]
 80012de:	68b8      	ldr	r0, [r7, #8]
 80012e0:	f7ff fe49 	bl	8000f76 <ILI9341_DrawText_Scaled>
			BGCOLOR, fontsmall);

	// line2
	uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 80012e4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	fb12 f303 	smulbb	r3, r2, r3
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80012f8:	4413      	add	r3, r2
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001300:	b29b      	uxth	r3, r3
 8001302:	4413      	add	r3, r2
 8001304:	857b      	strh	r3, [r7, #42]	@ 0x2a
	//ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR, line2size);
}
 8001306:	bf00      	nop
 8001308:	3754      	adds	r7, #84	@ 0x54
 800130a:	46bd      	mov	sp, r7
 800130c:	bd90      	pop	{r4, r7, pc}

0800130e <DrawDataInBox_TwoLines>:

void DrawDataInBox_TwoLines(char *big, char *smaller, char *line2,
		const uint8_t font[], uint8_t fontlarge, uint8_t fontsmall,
		uint8_t line2size, uint16_t boxX, uint16_t boxY, uint16_t boxW,
		uint16_t boxH) {
 800130e:	b580      	push	{r7, lr}
 8001310:	b098      	sub	sp, #96	@ 0x60
 8001312:	af04      	add	r7, sp, #16
 8001314:	60f8      	str	r0, [r7, #12]
 8001316:	60b9      	str	r1, [r7, #8]
 8001318:	607a      	str	r2, [r7, #4]
 800131a:	603b      	str	r3, [r7, #0]
	uint8_t fOffset = font[0];
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	uint8_t fHeight = font[2] - 4;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	3302      	adds	r3, #2
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	3b04      	subs	r3, #4
 800132c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	uint8_t spacing = 2;
 8001330:	2302      	movs	r3, #2
 8001332:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uint16_t widthLarge = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	uint16_t widthSmall = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	uint16_t widthLine2 = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	// sirka bigger
	for (int i = 0; big[i] != '\0'; i++) {
 8001348:	2300      	movs	r3, #0
 800134a:	647b      	str	r3, [r7, #68]	@ 0x44
 800134c:	e020      	b.n	8001390 <DrawDataInBox_TwoLines+0x82>
		uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 800134e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	4413      	add	r3, r2
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	3b20      	subs	r3, #32
 8001358:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	3304      	adds	r3, #4
 8001362:	61bb      	str	r3, [r7, #24]
		uint8_t charWidth = font[charIndex];
 8001364:	683a      	ldr	r2, [r7, #0]
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	4413      	add	r3, r2
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	75fb      	strb	r3, [r7, #23]
		widthLarge += (charWidth + 1) * fontlarge;
 800136e:	7dfb      	ldrb	r3, [r7, #23]
 8001370:	3301      	adds	r3, #1
 8001372:	b29a      	uxth	r2, r3
 8001374:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001378:	b29b      	uxth	r3, r3
 800137a:	fb12 f303 	smulbb	r3, r2, r3
 800137e:	b29a      	uxth	r2, r3
 8001380:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001384:	4413      	add	r3, r2
 8001386:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	for (int i = 0; big[i] != '\0'; i++) {
 800138a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800138c:	3301      	adds	r3, #1
 800138e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001390:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	4413      	add	r3, r2
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1d8      	bne.n	800134e <DrawDataInBox_TwoLines+0x40>
	}

	// sirka
	for (int i = 0; smaller[i] != '\0'; i++) {
 800139c:	2300      	movs	r3, #0
 800139e:	643b      	str	r3, [r7, #64]	@ 0x40
 80013a0:	e020      	b.n	80013e4 <DrawDataInBox_TwoLines+0xd6>
		uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 80013a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	4413      	add	r3, r2
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	3b20      	subs	r3, #32
 80013ac:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80013b0:	fb02 f303 	mul.w	r3, r2, r3
 80013b4:	3304      	adds	r3, #4
 80013b6:	623b      	str	r3, [r7, #32]
		uint8_t charWidth = font[charIndex]; // opraven na sprvny index v poli
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	6a3b      	ldr	r3, [r7, #32]
 80013bc:	4413      	add	r3, r2
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	77fb      	strb	r3, [r7, #31]
		widthSmall += (charWidth + 1) * fontsmall;
 80013c2:	7ffb      	ldrb	r3, [r7, #31]
 80013c4:	3301      	adds	r3, #1
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	fb12 f303 	smulbb	r3, r2, r3
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80013d8:	4413      	add	r3, r2
 80013da:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	for (int i = 0; smaller[i] != '\0'; i++) {
 80013de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013e0:	3301      	adds	r3, #1
 80013e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80013e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013e6:	68ba      	ldr	r2, [r7, #8]
 80013e8:	4413      	add	r3, r2
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d1d8      	bne.n	80013a2 <DrawDataInBox_TwoLines+0x94>
	}

	// sirka line2
	for (int i = 0; line2[i] != '\0'; i++) {
 80013f0:	2300      	movs	r3, #0
 80013f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013f4:	e01e      	b.n	8001434 <DrawDataInBox_TwoLines+0x126>
		uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 80013f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	4413      	add	r3, r2
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	3b20      	subs	r3, #32
 8001400:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	3304      	adds	r3, #4
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
		widthLine2 += (font[charIndex] + 1) * line2size;
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001410:	4413      	add	r3, r2
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	b29a      	uxth	r2, r3
 8001418:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800141c:	b29b      	uxth	r3, r3
 800141e:	fb12 f303 	smulbb	r3, r2, r3
 8001422:	b29a      	uxth	r2, r3
 8001424:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001428:	4413      	add	r3, r2
 800142a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	for (int i = 0; line2[i] != '\0'; i++) {
 800142e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001430:	3301      	adds	r3, #1
 8001432:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1da      	bne.n	80013f6 <DrawDataInBox_TwoLines+0xe8>
	}

	uint16_t totalHeight;
	if (line2[0] == '\0') {
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d109      	bne.n	800145c <DrawDataInBox_TwoLines+0x14e>
		totalHeight = (fHeight * fontlarge);
 8001448:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800144c:	b29a      	uxth	r2, r3
 800144e:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001452:	b29b      	uxth	r3, r3
 8001454:	fb12 f303 	smulbb	r3, r2, r3
 8001458:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800145a:	e012      	b.n	8001482 <DrawDataInBox_TwoLines+0x174>
	} else {
		totalHeight = (fHeight * fontlarge) + spacing + (fHeight * line2size);
 800145c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001460:	b29a      	uxth	r2, r3
 8001462:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001466:	b29b      	uxth	r3, r3
 8001468:	4413      	add	r3, r2
 800146a:	b29a      	uxth	r2, r3
 800146c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001470:	b29b      	uxth	r3, r3
 8001472:	fb12 f303 	smulbb	r3, r2, r3
 8001476:	b29a      	uxth	r2, r3
 8001478:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800147c:	b29b      	uxth	r3, r3
 800147e:	4413      	add	r3, r2
 8001480:	877b      	strh	r3, [r7, #58]	@ 0x3a
	}

	// stred
	uint16_t totalWidth1 = widthLarge + widthSmall;
 8001482:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001486:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800148a:	4413      	add	r3, r2
 800148c:	86bb      	strh	r3, [r7, #52]	@ 0x34

	uint16_t xStart1 = boxX + (boxW - totalWidth1) / 2;
 800148e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001492:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	0fda      	lsrs	r2, r3, #31
 8001498:	4413      	add	r3, r2
 800149a:	105b      	asrs	r3, r3, #1
 800149c:	b29a      	uxth	r2, r3
 800149e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80014a2:	4413      	add	r3, r2
 80014a4:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t xStart2 = boxX + (boxW - widthLine2) / 2;
 80014a6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80014aa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	0fda      	lsrs	r2, r3, #31
 80014b2:	4413      	add	r3, r2
 80014b4:	105b      	asrs	r3, r3, #1
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80014bc:	4413      	add	r3, r2
 80014be:	863b      	strh	r3, [r7, #48]	@ 0x30
	uint16_t yStart = boxY + (boxH - totalHeight) / 2;
 80014c0:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 80014c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	0fda      	lsrs	r2, r3, #31
 80014ca:	4413      	add	r3, r2
 80014cc:	105b      	asrs	r3, r3, #1
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80014d4:	4413      	add	r3, r2
 80014d6:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	// line1
	ILI9341_DrawText_Scaled(big, font, xStart1, yStart, FCOLOR, BGCOLOR,
 80014d8:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80014dc:	b29b      	uxth	r3, r3
 80014de:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80014e0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80014e2:	9302      	str	r3, [sp, #8]
 80014e4:	2300      	movs	r3, #0
 80014e6:	9301      	str	r3, [sp, #4]
 80014e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	460b      	mov	r3, r1
 80014f0:	6839      	ldr	r1, [r7, #0]
 80014f2:	68f8      	ldr	r0, [r7, #12]
 80014f4:	f7ff fd3f 	bl	8000f76 <ILI9341_DrawText_Scaled>
			fontlarge);

	uint16_t ySmall = yStart + (fHeight * fontlarge) - (fHeight * fontsmall);
 80014f8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001502:	b29b      	uxth	r3, r3
 8001504:	fb12 f303 	smulbb	r3, r2, r3
 8001508:	b29a      	uxth	r2, r3
 800150a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800150c:	4413      	add	r3, r2
 800150e:	b29a      	uxth	r2, r3
 8001510:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001514:	b299      	uxth	r1, r3
 8001516:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800151a:	b29b      	uxth	r3, r3
 800151c:	fb11 f303 	smulbb	r3, r1, r3
 8001520:	b29b      	uxth	r3, r3
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall, FCOLOR,
 8001526:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001528:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800152c:	4413      	add	r3, r2
 800152e:	b29a      	uxth	r2, r3
 8001530:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001534:	b29b      	uxth	r3, r3
 8001536:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8001538:	9302      	str	r3, [sp, #8]
 800153a:	2300      	movs	r3, #0
 800153c:	9301      	str	r3, [sp, #4]
 800153e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	460b      	mov	r3, r1
 8001546:	6839      	ldr	r1, [r7, #0]
 8001548:	68b8      	ldr	r0, [r7, #8]
 800154a:	f7ff fd14 	bl	8000f76 <ILI9341_DrawText_Scaled>
			BGCOLOR, fontsmall);

	// line2
	uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 800154e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001552:	b29a      	uxth	r2, r3
 8001554:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001558:	b29b      	uxth	r3, r3
 800155a:	fb12 f303 	smulbb	r3, r2, r3
 800155e:	b29a      	uxth	r2, r3
 8001560:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001562:	4413      	add	r3, r2
 8001564:	b29a      	uxth	r2, r3
 8001566:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800156a:	b29b      	uxth	r3, r3
 800156c:	4413      	add	r3, r2
 800156e:	857b      	strh	r3, [r7, #42]	@ 0x2a
	ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR,
 8001570:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001574:	b29b      	uxth	r3, r3
 8001576:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8001578:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800157a:	9302      	str	r3, [sp, #8]
 800157c:	2300      	movs	r3, #0
 800157e:	9301      	str	r3, [sp, #4]
 8001580:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	460b      	mov	r3, r1
 8001588:	6839      	ldr	r1, [r7, #0]
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff fcf3 	bl	8000f76 <ILI9341_DrawText_Scaled>
			line2size);
}
 8001590:	bf00      	nop
 8001592:	3750      	adds	r7, #80	@ 0x50
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <DrawSummary>:

void DrawSummary(char *big[4], char *small[4], char *labels[4],
		const uint8_t font[]) {
 8001598:	b5b0      	push	{r4, r5, r7, lr}
 800159a:	b092      	sub	sp, #72	@ 0x48
 800159c:	af08      	add	r7, sp, #32
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	603b      	str	r3, [r7, #0]
	uint16_t qW = 160; // 320/2
 80015a6:	23a0      	movs	r3, #160	@ 0xa0
 80015a8:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint16_t qH = 120; // 240/2
 80015aa:	2378      	movs	r3, #120	@ 0x78
 80015ac:	843b      	strh	r3, [r7, #32]

	uint16_t xCoords[4] = { 0, 160, 0, 160 };
 80015ae:	4a2b      	ldr	r2, [pc, #172]	@ (800165c <DrawSummary+0xc4>)
 80015b0:	f107 0318 	add.w	r3, r7, #24
 80015b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015b8:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t yCoords[4] = { 0, 0, 120, 120 };
 80015bc:	4a28      	ldr	r2, [pc, #160]	@ (8001660 <DrawSummary+0xc8>)
 80015be:	f107 0310 	add.w	r3, r7, #16
 80015c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c6:	e883 0003 	stmia.w	r3, {r0, r1}

	ILI9341_DrawHLine(0, 120, 320, FCOLOR);
 80015ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015ce:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80015d2:	2178      	movs	r1, #120	@ 0x78
 80015d4:	2000      	movs	r0, #0
 80015d6:	f001 f973 	bl	80028c0 <ILI9341_DrawHLine>
	ILI9341_DrawVLine(160, 0, 240, FCOLOR);
 80015da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015de:	22f0      	movs	r2, #240	@ 0xf0
 80015e0:	2100      	movs	r1, #0
 80015e2:	20a0      	movs	r0, #160	@ 0xa0
 80015e4:	f001 f9b0 	bl	8002948 <ILI9341_DrawVLine>

	for (int i = 0; i < 4; i++) {
 80015e8:	2300      	movs	r3, #0
 80015ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80015ec:	e02e      	b.n	800164c <DrawSummary+0xb4>
		DrawDataInBox_TwoLines(big[i], small[i], labels[i], font, 2, 1, 1,
 80015ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	4413      	add	r3, r2
 80015f6:	6818      	ldr	r0, [r3, #0]
 80015f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	68ba      	ldr	r2, [r7, #8]
 80015fe:	4413      	add	r3, r2
 8001600:	681c      	ldr	r4, [r3, #0]
 8001602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	681d      	ldr	r5, [r3, #0]
 800160c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	3328      	adds	r3, #40	@ 0x28
 8001612:	443b      	add	r3, r7
 8001614:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8001618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	3328      	adds	r3, #40	@ 0x28
 800161e:	443b      	add	r3, r7
 8001620:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001624:	8c39      	ldrh	r1, [r7, #32]
 8001626:	9106      	str	r1, [sp, #24]
 8001628:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800162a:	9105      	str	r1, [sp, #20]
 800162c:	9304      	str	r3, [sp, #16]
 800162e:	9203      	str	r2, [sp, #12]
 8001630:	2301      	movs	r3, #1
 8001632:	9302      	str	r3, [sp, #8]
 8001634:	2301      	movs	r3, #1
 8001636:	9301      	str	r3, [sp, #4]
 8001638:	2302      	movs	r3, #2
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	462a      	mov	r2, r5
 8001640:	4621      	mov	r1, r4
 8001642:	f7ff fe64 	bl	800130e <DrawDataInBox_TwoLines>
	for (int i = 0; i < 4; i++) {
 8001646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001648:	3301      	adds	r3, #1
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
 800164c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800164e:	2b03      	cmp	r3, #3
 8001650:	ddcd      	ble.n	80015ee <DrawSummary+0x56>
				xCoords[i], yCoords[i], qW, qH);
	}
}
 8001652:	bf00      	nop
 8001654:	bf00      	nop
 8001656:	3728      	adds	r7, #40	@ 0x28
 8001658:	46bd      	mov	sp, r7
 800165a:	bdb0      	pop	{r4, r5, r7, pc}
 800165c:	0800a660 	.word	0x0800a660
 8001660:	0800a668 	.word	0x0800a668
 8001664:	00000000 	.word	0x00000000

08001668 <DrawSun>:

void DrawSun(uint16_t color, uint8_t thickness) {
 8001668:	b590      	push	{r4, r7, lr}
 800166a:	b08b      	sub	sp, #44	@ 0x2c
 800166c:	af02      	add	r7, sp, #8
 800166e:	4603      	mov	r3, r0
 8001670:	460a      	mov	r2, r1
 8001672:	80fb      	strh	r3, [r7, #6]
 8001674:	4613      	mov	r3, r2
 8001676:	717b      	strb	r3, [r7, #5]
	uint16_t X = 160;
 8001678:	23a0      	movs	r3, #160	@ 0xa0
 800167a:	827b      	strh	r3, [r7, #18]
	uint16_t Y = 120;
 800167c:	2378      	movs	r3, #120	@ 0x78
 800167e:	823b      	strh	r3, [r7, #16]
	uint16_t radius = 30;
 8001680:	231e      	movs	r3, #30
 8001682:	81fb      	strh	r3, [r7, #14]
	uint16_t len = 30;
 8001684:	231e      	movs	r3, #30
 8001686:	81bb      	strh	r3, [r7, #12]
	uint16_t diag = radius * 0.707; //hodnota pre sin(45)
 8001688:	89fb      	ldrh	r3, [r7, #14]
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe ff4a 	bl	8000524 <__aeabi_i2d>
 8001690:	a391      	add	r3, pc, #580	@ (adr r3, 80018d8 <DrawSun+0x270>)
 8001692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001696:	f7fe ffaf 	bl	80005f8 <__aeabi_dmul>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff fa81 	bl	8000ba8 <__aeabi_d2uiz>
 80016a6:	4603      	mov	r3, r0
 80016a8:	817b      	strh	r3, [r7, #10]

	for (uint8_t t = 0; t < thickness; t++) {
 80016aa:	2300      	movs	r3, #0
 80016ac:	77fb      	strb	r3, [r7, #31]
 80016ae:	e00c      	b.n	80016ca <DrawSun+0x62>
		ILI9341_DrawHollowCircle(X, Y, radius - t, color);
 80016b0:	7ffb      	ldrb	r3, [r7, #31]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	89fa      	ldrh	r2, [r7, #14]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	88fb      	ldrh	r3, [r7, #6]
 80016bc:	8a39      	ldrh	r1, [r7, #16]
 80016be:	8a78      	ldrh	r0, [r7, #18]
 80016c0:	f7ff fa92 	bl	8000be8 <ILI9341_DrawHollowCircle>
	for (uint8_t t = 0; t < thickness; t++) {
 80016c4:	7ffb      	ldrb	r3, [r7, #31]
 80016c6:	3301      	adds	r3, #1
 80016c8:	77fb      	strb	r3, [r7, #31]
 80016ca:	7ffa      	ldrb	r2, [r7, #31]
 80016cc:	797b      	ldrb	r3, [r7, #5]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d3ee      	bcc.n	80016b0 <DrawSun+0x48>
	}

	uint8_t halfT = thickness / 2;
 80016d2:	797b      	ldrb	r3, [r7, #5]
 80016d4:	085b      	lsrs	r3, r3, #1
 80016d6:	727b      	strb	r3, [r7, #9]

	// Hore
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y - radius - len,
 80016d8:	7a7b      	ldrb	r3, [r7, #9]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	8a7a      	ldrh	r2, [r7, #18]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	b298      	uxth	r0, r3
 80016e2:	8a3a      	ldrh	r2, [r7, #16]
 80016e4:	89fb      	ldrh	r3, [r7, #14]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	89bb      	ldrh	r3, [r7, #12]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	b299      	uxth	r1, r3
			X + (thickness - halfT - 1), Y - radius, color);
 80016f0:	797b      	ldrb	r3, [r7, #5]
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	7a7b      	ldrb	r3, [r7, #9]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	8a7b      	ldrh	r3, [r7, #18]
 80016fe:	4413      	add	r3, r2
 8001700:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y - radius - len,
 8001702:	3b01      	subs	r3, #1
 8001704:	b29c      	uxth	r4, r3
 8001706:	8a3a      	ldrh	r2, [r7, #16]
 8001708:	89fb      	ldrh	r3, [r7, #14]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	b29a      	uxth	r2, r3
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	4613      	mov	r3, r2
 8001714:	4622      	mov	r2, r4
 8001716:	f7ff fb1d 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>
	// Dole
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y + radius,
 800171a:	7a7b      	ldrb	r3, [r7, #9]
 800171c:	b29b      	uxth	r3, r3
 800171e:	8a7a      	ldrh	r2, [r7, #18]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	b298      	uxth	r0, r3
 8001724:	8a3a      	ldrh	r2, [r7, #16]
 8001726:	89fb      	ldrh	r3, [r7, #14]
 8001728:	4413      	add	r3, r2
 800172a:	b299      	uxth	r1, r3
			X + (thickness - halfT - 1), Y + radius + len, color);
 800172c:	797b      	ldrb	r3, [r7, #5]
 800172e:	b29a      	uxth	r2, r3
 8001730:	7a7b      	ldrb	r3, [r7, #9]
 8001732:	b29b      	uxth	r3, r3
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	b29a      	uxth	r2, r3
 8001738:	8a7b      	ldrh	r3, [r7, #18]
 800173a:	4413      	add	r3, r2
 800173c:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y + radius,
 800173e:	3b01      	subs	r3, #1
 8001740:	b29c      	uxth	r4, r3
			X + (thickness - halfT - 1), Y + radius + len, color);
 8001742:	8a3a      	ldrh	r2, [r7, #16]
 8001744:	89fb      	ldrh	r3, [r7, #14]
 8001746:	4413      	add	r3, r2
 8001748:	b29a      	uxth	r2, r3
	ILI9341_DrawFilledRectangleCoord(X - halfT, Y + radius,
 800174a:	89bb      	ldrh	r3, [r7, #12]
 800174c:	4413      	add	r3, r2
 800174e:	b29a      	uxth	r2, r3
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	4613      	mov	r3, r2
 8001756:	4622      	mov	r2, r4
 8001758:	f7ff fafc 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>
	// Vavo
	ILI9341_DrawFilledRectangleCoord(X - radius - len, Y - halfT, X - radius,
 800175c:	8a7a      	ldrh	r2, [r7, #18]
 800175e:	89fb      	ldrh	r3, [r7, #14]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	b29a      	uxth	r2, r3
 8001764:	89bb      	ldrh	r3, [r7, #12]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	b298      	uxth	r0, r3
 800176a:	7a7b      	ldrb	r3, [r7, #9]
 800176c:	b29b      	uxth	r3, r3
 800176e:	8a3a      	ldrh	r2, [r7, #16]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	b299      	uxth	r1, r3
 8001774:	8a7a      	ldrh	r2, [r7, #18]
 8001776:	89fb      	ldrh	r3, [r7, #14]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	b29c      	uxth	r4, r3
			Y + (thickness - halfT - 1), color);
 800177c:	797b      	ldrb	r3, [r7, #5]
 800177e:	b29a      	uxth	r2, r3
 8001780:	7a7b      	ldrb	r3, [r7, #9]
 8001782:	b29b      	uxth	r3, r3
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	b29a      	uxth	r2, r3
 8001788:	8a3b      	ldrh	r3, [r7, #16]
 800178a:	4413      	add	r3, r2
 800178c:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X - radius - len, Y - halfT, X - radius,
 800178e:	3b01      	subs	r3, #1
 8001790:	b29a      	uxth	r2, r3
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	4613      	mov	r3, r2
 8001798:	4622      	mov	r2, r4
 800179a:	f7ff fadb 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>
	// Vpravo
	ILI9341_DrawFilledRectangleCoord(X + radius, Y - halfT, X + radius + len,
 800179e:	8a7a      	ldrh	r2, [r7, #18]
 80017a0:	89fb      	ldrh	r3, [r7, #14]
 80017a2:	4413      	add	r3, r2
 80017a4:	b298      	uxth	r0, r3
 80017a6:	7a7b      	ldrb	r3, [r7, #9]
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	8a3a      	ldrh	r2, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	b299      	uxth	r1, r3
 80017b0:	8a7a      	ldrh	r2, [r7, #18]
 80017b2:	89fb      	ldrh	r3, [r7, #14]
 80017b4:	4413      	add	r3, r2
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	89bb      	ldrh	r3, [r7, #12]
 80017ba:	4413      	add	r3, r2
 80017bc:	b29c      	uxth	r4, r3
			Y + (thickness - halfT - 1), color);
 80017be:	797b      	ldrb	r3, [r7, #5]
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	7a7b      	ldrb	r3, [r7, #9]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	8a3b      	ldrh	r3, [r7, #16]
 80017cc:	4413      	add	r3, r2
 80017ce:	b29b      	uxth	r3, r3
	ILI9341_DrawFilledRectangleCoord(X + radius, Y - halfT, X + radius + len,
 80017d0:	3b01      	subs	r3, #1
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	88fb      	ldrh	r3, [r7, #6]
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	4613      	mov	r3, r2
 80017da:	4622      	mov	r2, r4
 80017dc:	f7ff faba 	bl	8000d54 <ILI9341_DrawFilledRectangleCoord>

	for (int i = 0; i < len / 2; i++) {
 80017e0:	2300      	movs	r3, #0
 80017e2:	61bb      	str	r3, [r7, #24]
 80017e4:	e06c      	b.n	80018c0 <DrawSun+0x258>
		for (int t = 0; t < thickness; t++) {
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
 80017ea:	e062      	b.n	80018b2 <DrawSun+0x24a>
			// Hore vpravo
			ILI9341_DrawPixel(X + diag + i, Y - diag - i + t, color);
 80017ec:	8a7a      	ldrh	r2, [r7, #18]
 80017ee:	897b      	ldrh	r3, [r7, #10]
 80017f0:	4413      	add	r3, r2
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	4413      	add	r3, r2
 80017fa:	b298      	uxth	r0, r3
 80017fc:	8a3a      	ldrh	r2, [r7, #16]
 80017fe:	897b      	ldrh	r3, [r7, #10]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	b29a      	uxth	r2, r3
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	b29b      	uxth	r3, r3
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	b29a      	uxth	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	b29b      	uxth	r3, r3
 8001810:	4413      	add	r3, r2
 8001812:	b29b      	uxth	r3, r3
 8001814:	88fa      	ldrh	r2, [r7, #6]
 8001816:	4619      	mov	r1, r3
 8001818:	f000 ff90 	bl	800273c <ILI9341_DrawPixel>
			// Hore vavo
			ILI9341_DrawPixel(X - diag - i, Y - diag - i + t, color);
 800181c:	8a7a      	ldrh	r2, [r7, #18]
 800181e:	897b      	ldrh	r3, [r7, #10]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	b29a      	uxth	r2, r3
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	b29b      	uxth	r3, r3
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	b298      	uxth	r0, r3
 800182c:	8a3a      	ldrh	r2, [r7, #16]
 800182e:	897b      	ldrh	r3, [r7, #10]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	b29a      	uxth	r2, r3
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	b29b      	uxth	r3, r3
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	b29a      	uxth	r2, r3
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	b29b      	uxth	r3, r3
 8001840:	4413      	add	r3, r2
 8001842:	b29b      	uxth	r3, r3
 8001844:	88fa      	ldrh	r2, [r7, #6]
 8001846:	4619      	mov	r1, r3
 8001848:	f000 ff78 	bl	800273c <ILI9341_DrawPixel>
			// Dole vpravo
			ILI9341_DrawPixel(X + diag + i, Y + diag + i + t, color);
 800184c:	8a7a      	ldrh	r2, [r7, #18]
 800184e:	897b      	ldrh	r3, [r7, #10]
 8001850:	4413      	add	r3, r2
 8001852:	b29a      	uxth	r2, r3
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	b29b      	uxth	r3, r3
 8001858:	4413      	add	r3, r2
 800185a:	b298      	uxth	r0, r3
 800185c:	8a3a      	ldrh	r2, [r7, #16]
 800185e:	897b      	ldrh	r3, [r7, #10]
 8001860:	4413      	add	r3, r2
 8001862:	b29a      	uxth	r2, r3
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	b29b      	uxth	r3, r3
 8001868:	4413      	add	r3, r2
 800186a:	b29a      	uxth	r2, r3
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	b29b      	uxth	r3, r3
 8001870:	4413      	add	r3, r2
 8001872:	b29b      	uxth	r3, r3
 8001874:	88fa      	ldrh	r2, [r7, #6]
 8001876:	4619      	mov	r1, r3
 8001878:	f000 ff60 	bl	800273c <ILI9341_DrawPixel>
			// Dole vlavo
			ILI9341_DrawPixel(X - diag - i, Y + diag + i + t, color);
 800187c:	8a7a      	ldrh	r2, [r7, #18]
 800187e:	897b      	ldrh	r3, [r7, #10]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	b29a      	uxth	r2, r3
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	b29b      	uxth	r3, r3
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	b298      	uxth	r0, r3
 800188c:	8a3a      	ldrh	r2, [r7, #16]
 800188e:	897b      	ldrh	r3, [r7, #10]
 8001890:	4413      	add	r3, r2
 8001892:	b29a      	uxth	r2, r3
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	b29b      	uxth	r3, r3
 8001898:	4413      	add	r3, r2
 800189a:	b29a      	uxth	r2, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	b29b      	uxth	r3, r3
 80018a0:	4413      	add	r3, r2
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	88fa      	ldrh	r2, [r7, #6]
 80018a6:	4619      	mov	r1, r3
 80018a8:	f000 ff48 	bl	800273c <ILI9341_DrawPixel>
		for (int t = 0; t < thickness; t++) {
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	3301      	adds	r3, #1
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	797b      	ldrb	r3, [r7, #5]
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	db98      	blt.n	80017ec <DrawSun+0x184>
	for (int i = 0; i < len / 2; i++) {
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	3301      	adds	r3, #1
 80018be:	61bb      	str	r3, [r7, #24]
 80018c0:	89bb      	ldrh	r3, [r7, #12]
 80018c2:	085b      	lsrs	r3, r3, #1
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	461a      	mov	r2, r3
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	4293      	cmp	r3, r2
 80018cc:	db8b      	blt.n	80017e6 <DrawSun+0x17e>
		}
	}
}
 80018ce:	bf00      	nop
 80018d0:	bf00      	nop
 80018d2:	3724      	adds	r7, #36	@ 0x24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd90      	pop	{r4, r7, pc}
 80018d8:	76c8b439 	.word	0x76c8b439
 80018dc:	3fe69fbe 	.word	0x3fe69fbe

080018e0 <DrawCloud>:

void DrawCloud(uint16_t color, uint8_t thickness) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08e      	sub	sp, #56	@ 0x38
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	460a      	mov	r2, r1
 80018ea:	80fb      	strh	r3, [r7, #6]
 80018ec:	4613      	mov	r3, r2
 80018ee:	717b      	strb	r3, [r7, #5]
	uint16_t X = 160;
 80018f0:	23a0      	movs	r3, #160	@ 0xa0
 80018f2:	837b      	strh	r3, [r7, #26]
	uint16_t Y = 120;
 80018f4:	2378      	movs	r3, #120	@ 0x78
 80018f6:	833b      	strh	r3, [r7, #24]
	uint16_t rMain = 40;
 80018f8:	2328      	movs	r3, #40	@ 0x28
 80018fa:	82fb      	strh	r3, [r7, #22]
	uint16_t rSide = 30;
 80018fc:	231e      	movs	r3, #30
 80018fe:	82bb      	strh	r3, [r7, #20]
	uint16_t offset = 45;
 8001900:	232d      	movs	r3, #45	@ 0x2d
 8001902:	827b      	strh	r3, [r7, #18]

	for (uint8_t t = 0; t < thickness; t++) {
 8001904:	2300      	movs	r3, #0
 8001906:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800190a:	e1a4      	b.n	8001c56 <DrawCloud+0x376>

		uint16_t rm = rMain + t;
 800190c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001910:	b29a      	uxth	r2, r3
 8001912:	8afb      	ldrh	r3, [r7, #22]
 8001914:	4413      	add	r3, r2
 8001916:	823b      	strh	r3, [r7, #16]
		int x = rm - 1;
 8001918:	8a3b      	ldrh	r3, [r7, #16]
 800191a:	3b01      	subs	r3, #1
 800191c:	633b      	str	r3, [r7, #48]	@ 0x30
		int y = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	62fb      	str	r3, [r7, #44]	@ 0x2c
		int dx = 1;
 8001922:	2301      	movs	r3, #1
 8001924:	62bb      	str	r3, [r7, #40]	@ 0x28
		int dy = 1;
 8001926:	2301      	movs	r3, #1
 8001928:	627b      	str	r3, [r7, #36]	@ 0x24
		int err = dx - (rm << 1);
 800192a:	8a3b      	ldrh	r3, [r7, #16]
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001934:	e039      	b.n	80019aa <DrawCloud+0xca>
			ILI9341_DrawPixel(X + y, Y - x, color);
 8001936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001938:	b29a      	uxth	r2, r3
 800193a:	8b7b      	ldrh	r3, [r7, #26]
 800193c:	4413      	add	r3, r2
 800193e:	b298      	uxth	r0, r3
 8001940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001942:	b29b      	uxth	r3, r3
 8001944:	8b3a      	ldrh	r2, [r7, #24]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	b29b      	uxth	r3, r3
 800194a:	88fa      	ldrh	r2, [r7, #6]
 800194c:	4619      	mov	r1, r3
 800194e:	f000 fef5 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - y, Y - x, color);
 8001952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001954:	b29b      	uxth	r3, r3
 8001956:	8b7a      	ldrh	r2, [r7, #26]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	b298      	uxth	r0, r3
 800195c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800195e:	b29b      	uxth	r3, r3
 8001960:	8b3a      	ldrh	r2, [r7, #24]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	b29b      	uxth	r3, r3
 8001966:	88fa      	ldrh	r2, [r7, #6]
 8001968:	4619      	mov	r1, r3
 800196a:	f000 fee7 	bl	800273c <ILI9341_DrawPixel>
			if (err <= 0) {
 800196e:	6a3b      	ldr	r3, [r7, #32]
 8001970:	2b00      	cmp	r3, #0
 8001972:	dc09      	bgt.n	8001988 <DrawCloud+0xa8>
				y++;
 8001974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001976:	3301      	adds	r3, #1
 8001978:	62fb      	str	r3, [r7, #44]	@ 0x2c
				err += dy;
 800197a:	6a3a      	ldr	r2, [r7, #32]
 800197c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197e:	4413      	add	r3, r2
 8001980:	623b      	str	r3, [r7, #32]
				dy += 2;
 8001982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001984:	3302      	adds	r3, #2
 8001986:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			if (err > 0) {
 8001988:	6a3b      	ldr	r3, [r7, #32]
 800198a:	2b00      	cmp	r3, #0
 800198c:	dd0d      	ble.n	80019aa <DrawCloud+0xca>
				x--;
 800198e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001990:	3b01      	subs	r3, #1
 8001992:	633b      	str	r3, [r7, #48]	@ 0x30
				dx += 2;
 8001994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001996:	3302      	adds	r3, #2
 8001998:	62bb      	str	r3, [r7, #40]	@ 0x28
				err += (-rm << 1) + dx;
 800199a:	8a3b      	ldrh	r3, [r7, #16]
 800199c:	425b      	negs	r3, r3
 800199e:	005a      	lsls	r2, r3, #1
 80019a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a2:	4413      	add	r3, r2
 80019a4:	6a3a      	ldr	r2, [r7, #32]
 80019a6:	4413      	add	r3, r2
 80019a8:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 80019aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ae:	429a      	cmp	r2, r3
 80019b0:	dac1      	bge.n	8001936 <DrawCloud+0x56>
			}
		}

		uint16_t rl = rSide - t;
 80019b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	8aba      	ldrh	r2, [r7, #20]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	81fb      	strh	r3, [r7, #14]
		x = rl - 1;
 80019be:	89fb      	ldrh	r3, [r7, #14]
 80019c0:	3b01      	subs	r3, #1
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
		y = 0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		dx = 1;
 80019c8:	2301      	movs	r3, #1
 80019ca:	62bb      	str	r3, [r7, #40]	@ 0x28
		dy = 1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	627b      	str	r3, [r7, #36]	@ 0x24
		err = dx - (rl << 1);
 80019d0:	89fb      	ldrh	r3, [r7, #14]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 80019da:	e07c      	b.n	8001ad6 <DrawCloud+0x1f6>
			ILI9341_DrawPixel(X - offset + y, Y + 5 - x, color); // Hore vpravo
 80019dc:	8b7a      	ldrh	r2, [r7, #26]
 80019de:	8a7b      	ldrh	r3, [r7, #18]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	4413      	add	r3, r2
 80019ea:	b298      	uxth	r0, r3
 80019ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	8b3a      	ldrh	r2, [r7, #24]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	3305      	adds	r3, #5
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	88fa      	ldrh	r2, [r7, #6]
 80019fc:	4619      	mov	r1, r3
 80019fe:	f000 fe9d 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 - x, color); // Hore vavo
 8001a02:	8b7a      	ldrh	r2, [r7, #26]
 8001a04:	8a7b      	ldrh	r3, [r7, #18]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	b298      	uxth	r0, r3
 8001a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	8b3a      	ldrh	r2, [r7, #24]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	3305      	adds	r3, #5
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	88fa      	ldrh	r2, [r7, #6]
 8001a22:	4619      	mov	r1, r3
 8001a24:	f000 fe8a 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 - y, color); // Stred vavo hore
 8001a28:	8b7a      	ldrh	r2, [r7, #26]
 8001a2a:	8a7b      	ldrh	r3, [r7, #18]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	b298      	uxth	r0, r3
 8001a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	8b3a      	ldrh	r2, [r7, #24]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	3305      	adds	r3, #5
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	88fa      	ldrh	r2, [r7, #6]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f000 fe77 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 + y, color); // Stred vavo dole
 8001a4e:	8b7a      	ldrh	r2, [r7, #26]
 8001a50:	8a7b      	ldrh	r3, [r7, #18]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	b298      	uxth	r0, r3
 8001a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	8b3b      	ldrh	r3, [r7, #24]
 8001a64:	4413      	add	r3, r2
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	3305      	adds	r3, #5
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	88fa      	ldrh	r2, [r7, #6]
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f000 fe64 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 + x, color); // Dole vavo
 8001a74:	8b7a      	ldrh	r2, [r7, #26]
 8001a76:	8a7b      	ldrh	r3, [r7, #18]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	b298      	uxth	r0, r3
 8001a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	8b3b      	ldrh	r3, [r7, #24]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3305      	adds	r3, #5
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	88fa      	ldrh	r2, [r7, #6]
 8001a94:	4619      	mov	r1, r3
 8001a96:	f000 fe51 	bl	800273c <ILI9341_DrawPixel>
			if (err <= 0) {
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	dc09      	bgt.n	8001ab4 <DrawCloud+0x1d4>
				y++;
 8001aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
				err += dy;
 8001aa6:	6a3a      	ldr	r2, [r7, #32]
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aaa:	4413      	add	r3, r2
 8001aac:	623b      	str	r3, [r7, #32]
				dy += 2;
 8001aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			if (err > 0) {
 8001ab4:	6a3b      	ldr	r3, [r7, #32]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	dd0d      	ble.n	8001ad6 <DrawCloud+0x1f6>
				x--;
 8001aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001abc:	3b01      	subs	r3, #1
 8001abe:	633b      	str	r3, [r7, #48]	@ 0x30
				dx += 2;
 8001ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
				err += (-rl << 1) + dx;
 8001ac6:	89fb      	ldrh	r3, [r7, #14]
 8001ac8:	425b      	negs	r3, r3
 8001aca:	005a      	lsls	r2, r3, #1
 8001acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ace:	4413      	add	r3, r2
 8001ad0:	6a3a      	ldr	r2, [r7, #32]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ada:	429a      	cmp	r2, r3
 8001adc:	f6bf af7e 	bge.w	80019dc <DrawCloud+0xfc>
			}
		}

		uint16_t rr = rSide - t;
 8001ae0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	8aba      	ldrh	r2, [r7, #20]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	81bb      	strh	r3, [r7, #12]
		x = rr - 1;
 8001aec:	89bb      	ldrh	r3, [r7, #12]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	633b      	str	r3, [r7, #48]	@ 0x30
		y = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		dx = 1;
 8001af6:	2301      	movs	r3, #1
 8001af8:	62bb      	str	r3, [r7, #40]	@ 0x28
		dy = 1;
 8001afa:	2301      	movs	r3, #1
 8001afc:	627b      	str	r3, [r7, #36]	@ 0x24
		err = dx - (rr << 1);
 8001afe:	89bb      	ldrh	r3, [r7, #12]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001b08:	e07c      	b.n	8001c04 <DrawCloud+0x324>
			ILI9341_DrawPixel(X + offset + y, Y + 5 - x, color);
 8001b0a:	8b7a      	ldrh	r2, [r7, #26]
 8001b0c:	8a7b      	ldrh	r3, [r7, #18]
 8001b0e:	4413      	add	r3, r2
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	4413      	add	r3, r2
 8001b18:	b298      	uxth	r0, r3
 8001b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	8b3a      	ldrh	r2, [r7, #24]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	3305      	adds	r3, #5
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	88fa      	ldrh	r2, [r7, #6]
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	f000 fe06 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset - y, Y + 5 - x, color);
 8001b30:	8b7a      	ldrh	r2, [r7, #26]
 8001b32:	8a7b      	ldrh	r3, [r7, #18]
 8001b34:	4413      	add	r3, r2
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	b298      	uxth	r0, r3
 8001b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	8b3a      	ldrh	r2, [r7, #24]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	3305      	adds	r3, #5
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	88fa      	ldrh	r2, [r7, #6]
 8001b50:	4619      	mov	r1, r3
 8001b52:	f000 fdf3 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 - y, color);
 8001b56:	8b7a      	ldrh	r2, [r7, #26]
 8001b58:	8a7b      	ldrh	r3, [r7, #18]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	4413      	add	r3, r2
 8001b64:	b298      	uxth	r0, r3
 8001b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	8b3a      	ldrh	r2, [r7, #24]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	3305      	adds	r3, #5
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	88fa      	ldrh	r2, [r7, #6]
 8001b76:	4619      	mov	r1, r3
 8001b78:	f000 fde0 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 + y, color);
 8001b7c:	8b7a      	ldrh	r2, [r7, #26]
 8001b7e:	8a7b      	ldrh	r3, [r7, #18]
 8001b80:	4413      	add	r3, r2
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	4413      	add	r3, r2
 8001b8a:	b298      	uxth	r0, r3
 8001b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	8b3b      	ldrh	r3, [r7, #24]
 8001b92:	4413      	add	r3, r2
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	3305      	adds	r3, #5
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	88fa      	ldrh	r2, [r7, #6]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	f000 fdcd 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + y, Y + 5 + x, color);
 8001ba2:	8b7a      	ldrh	r2, [r7, #26]
 8001ba4:	8a7b      	ldrh	r3, [r7, #18]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	4413      	add	r3, r2
 8001bb0:	b298      	uxth	r0, r3
 8001bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	8b3b      	ldrh	r3, [r7, #24]
 8001bb8:	4413      	add	r3, r2
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	3305      	adds	r3, #5
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	88fa      	ldrh	r2, [r7, #6]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f000 fdba 	bl	800273c <ILI9341_DrawPixel>
			if (err <= 0) {
 8001bc8:	6a3b      	ldr	r3, [r7, #32]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	dc09      	bgt.n	8001be2 <DrawCloud+0x302>
				y++;
 8001bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				err += dy;
 8001bd4:	6a3a      	ldr	r2, [r7, #32]
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	4413      	add	r3, r2
 8001bda:	623b      	str	r3, [r7, #32]
				dy += 2;
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bde:	3302      	adds	r3, #2
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			if (err > 0) {
 8001be2:	6a3b      	ldr	r3, [r7, #32]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	dd0d      	ble.n	8001c04 <DrawCloud+0x324>
				x--;
 8001be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bea:	3b01      	subs	r3, #1
 8001bec:	633b      	str	r3, [r7, #48]	@ 0x30
				dx += 2;
 8001bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bf0:	3302      	adds	r3, #2
 8001bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
				err += (-rr << 1) + dx;
 8001bf4:	89bb      	ldrh	r3, [r7, #12]
 8001bf6:	425b      	negs	r3, r3
 8001bf8:	005a      	lsls	r2, r3, #1
 8001bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bfc:	4413      	add	r3, r2
 8001bfe:	6a3a      	ldr	r2, [r7, #32]
 8001c00:	4413      	add	r3, r2
 8001c02:	623b      	str	r3, [r7, #32]
		while (x >= y) {
 8001c04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	f6bf af7e 	bge.w	8001b0a <DrawCloud+0x22a>
			}
		}

		for (int i = (X - offset); i <= (X + offset); i++) {
 8001c0e:	8b7a      	ldrh	r2, [r7, #26]
 8001c10:	8a7b      	ldrh	r3, [r7, #18]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	61fb      	str	r3, [r7, #28]
 8001c16:	e013      	b.n	8001c40 <DrawCloud+0x360>
			ILI9341_DrawPixel(i, Y + 5 + rSide - t, color);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	b298      	uxth	r0, r3
 8001c1c:	8b3a      	ldrh	r2, [r7, #24]
 8001c1e:	8abb      	ldrh	r3, [r7, #20]
 8001c20:	4413      	add	r3, r2
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	3305      	adds	r3, #5
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	88fa      	ldrh	r2, [r7, #6]
 8001c34:	4619      	mov	r1, r3
 8001c36:	f000 fd81 	bl	800273c <ILI9341_DrawPixel>
		for (int i = (X - offset); i <= (X + offset); i++) {
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	61fb      	str	r3, [r7, #28]
 8001c40:	8b7a      	ldrh	r2, [r7, #26]
 8001c42:	8a7b      	ldrh	r3, [r7, #18]
 8001c44:	4413      	add	r3, r2
 8001c46:	69fa      	ldr	r2, [r7, #28]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	dde5      	ble.n	8001c18 <DrawCloud+0x338>
	for (uint8_t t = 0; t < thickness; t++) {
 8001c4c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001c50:	3301      	adds	r3, #1
 8001c52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001c56:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001c5a:	797b      	ldrb	r3, [r7, #5]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	f4ff ae55 	bcc.w	800190c <DrawCloud+0x2c>
		}
	}
}
 8001c62:	bf00      	nop
 8001c64:	bf00      	nop
 8001c66:	3738      	adds	r7, #56	@ 0x38
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <DrawRain>:

void DrawRain(uint16_t color, uint8_t thickness) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b094      	sub	sp, #80	@ 0x50
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	460a      	mov	r2, r1
 8001c76:	80fb      	strh	r3, [r7, #6]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	717b      	strb	r3, [r7, #5]
	uint16_t X = 160;
 8001c7c:	23a0      	movs	r3, #160	@ 0xa0
 8001c7e:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint16_t Y = 120;
 8001c80:	2378      	movs	r3, #120	@ 0x78
 8001c82:	853b      	strh	r3, [r7, #40]	@ 0x28
	uint16_t rMain = 40;
 8001c84:	2328      	movs	r3, #40	@ 0x28
 8001c86:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t rSide = 30;
 8001c88:	231e      	movs	r3, #30
 8001c8a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t offset = 45;
 8001c8c:	232d      	movs	r3, #45	@ 0x2d
 8001c8e:	847b      	strh	r3, [r7, #34]	@ 0x22

	for (uint8_t t = 0; t < thickness; t++) {
 8001c90:	2300      	movs	r3, #0
 8001c92:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001c96:	e1a4      	b.n	8001fe2 <DrawRain+0x376>

		uint16_t rm = rMain + t;
 8001c98:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ca0:	4413      	add	r3, r2
 8001ca2:	827b      	strh	r3, [r7, #18]
		int x = rm - 1;
 8001ca4:	8a7b      	ldrh	r3, [r7, #18]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
		int y = 0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	647b      	str	r3, [r7, #68]	@ 0x44
		int dx = 1;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	643b      	str	r3, [r7, #64]	@ 0x40
		int dy = 1;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
		int err = dx - (rm << 1);
 8001cb6:	8a7b      	ldrh	r3, [r7, #18]
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001cc0:	e039      	b.n	8001d36 <DrawRain+0xca>
			ILI9341_DrawPixel(X + y, Y - x, color);
 8001cc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001cc8:	4413      	add	r3, r2
 8001cca:	b298      	uxth	r0, r3
 8001ccc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	88fa      	ldrh	r2, [r7, #6]
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f000 fd2f 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - y, Y - x, color);
 8001cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	b298      	uxth	r0, r3
 8001ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	88fa      	ldrh	r2, [r7, #6]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f000 fd21 	bl	800273c <ILI9341_DrawPixel>
			if (err <= 0) {
 8001cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	dc09      	bgt.n	8001d14 <DrawRain+0xa8>
				y++;
 8001d00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d02:	3301      	adds	r3, #1
 8001d04:	647b      	str	r3, [r7, #68]	@ 0x44
				err += dy;
 8001d06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d0a:	4413      	add	r3, r2
 8001d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
				dy += 2;
 8001d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d10:	3302      	adds	r3, #2
 8001d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}
			if (err > 0) {
 8001d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	dd0d      	ble.n	8001d36 <DrawRain+0xca>
				x--;
 8001d1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	64bb      	str	r3, [r7, #72]	@ 0x48
				dx += 2;
 8001d20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d22:	3302      	adds	r3, #2
 8001d24:	643b      	str	r3, [r7, #64]	@ 0x40
				err += (-rm << 1) + dx;
 8001d26:	8a7b      	ldrh	r3, [r7, #18]
 8001d28:	425b      	negs	r3, r3
 8001d2a:	005a      	lsls	r2, r3, #1
 8001d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d2e:	4413      	add	r3, r2
 8001d30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d32:	4413      	add	r3, r2
 8001d34:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001d36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dac1      	bge.n	8001cc2 <DrawRain+0x56>
			}
		}

		uint16_t rl = rSide - t;
 8001d3e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	823b      	strh	r3, [r7, #16]
		x = rl - 1;
 8001d4a:	8a3b      	ldrh	r3, [r7, #16]
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
		y = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	647b      	str	r3, [r7, #68]	@ 0x44
		dx = 1;
 8001d54:	2301      	movs	r3, #1
 8001d56:	643b      	str	r3, [r7, #64]	@ 0x40
		dy = 1;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		err = dx - (rl << 1);
 8001d5c:	8a3b      	ldrh	r3, [r7, #16]
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001d66:	e07c      	b.n	8001e62 <DrawRain+0x1f6>
			ILI9341_DrawPixel(X - offset + y, Y + 5 - x, color); // Hore vpravo
 8001d68:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001d6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	4413      	add	r3, r2
 8001d76:	b298      	uxth	r0, r3
 8001d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	3305      	adds	r3, #5
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	88fa      	ldrh	r2, [r7, #6]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	f000 fcd7 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 - x, color); // Hore vavo
 8001d8e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001d90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	b298      	uxth	r0, r3
 8001d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	3305      	adds	r3, #5
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	88fa      	ldrh	r2, [r7, #6]
 8001dae:	4619      	mov	r1, r3
 8001db0:	f000 fcc4 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 - y, color); // Stred vavo hore
 8001db4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001db6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	b298      	uxth	r0, r3
 8001dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	3305      	adds	r3, #5
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	88fa      	ldrh	r2, [r7, #6]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f000 fcb1 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - x, Y + 5 + y, color); // Stred vavo dole
 8001dda:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001ddc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	b298      	uxth	r0, r3
 8001dea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001df0:	4413      	add	r3, r2
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	3305      	adds	r3, #5
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	88fa      	ldrh	r2, [r7, #6]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	f000 fc9e 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X - offset - y, Y + 5 + x, color); // Dole vavo
 8001e00:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001e02:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	b298      	uxth	r0, r3
 8001e10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001e16:	4413      	add	r3, r2
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	3305      	adds	r3, #5
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	88fa      	ldrh	r2, [r7, #6]
 8001e20:	4619      	mov	r1, r3
 8001e22:	f000 fc8b 	bl	800273c <ILI9341_DrawPixel>
			if (err <= 0) {
 8001e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	dc09      	bgt.n	8001e40 <DrawRain+0x1d4>
				y++;
 8001e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e2e:	3301      	adds	r3, #1
 8001e30:	647b      	str	r3, [r7, #68]	@ 0x44
				err += dy;
 8001e32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e36:	4413      	add	r3, r2
 8001e38:	63bb      	str	r3, [r7, #56]	@ 0x38
				dy += 2;
 8001e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}
			if (err > 0) {
 8001e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	dd0d      	ble.n	8001e62 <DrawRain+0x1f6>
				x--;
 8001e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
				dx += 2;
 8001e4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e4e:	3302      	adds	r3, #2
 8001e50:	643b      	str	r3, [r7, #64]	@ 0x40
				err += (-rl << 1) + dx;
 8001e52:	8a3b      	ldrh	r3, [r7, #16]
 8001e54:	425b      	negs	r3, r3
 8001e56:	005a      	lsls	r2, r3, #1
 8001e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e5a:	4413      	add	r3, r2
 8001e5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e5e:	4413      	add	r3, r2
 8001e60:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001e62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e66:	429a      	cmp	r2, r3
 8001e68:	f6bf af7e 	bge.w	8001d68 <DrawRain+0xfc>
			}
		}

		uint16_t rr = rSide - t;
 8001e6c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	81fb      	strh	r3, [r7, #14]
		x = rr - 1;
 8001e78:	89fb      	ldrh	r3, [r7, #14]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
		y = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
		dx = 1;
 8001e82:	2301      	movs	r3, #1
 8001e84:	643b      	str	r3, [r7, #64]	@ 0x40
		dy = 1;
 8001e86:	2301      	movs	r3, #1
 8001e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
		err = dx - (rr << 1);
 8001e8a:	89fb      	ldrh	r3, [r7, #14]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001e94:	e07c      	b.n	8001f90 <DrawRain+0x324>
			ILI9341_DrawPixel(X + offset + y, Y + 5 - x, color);
 8001e96:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001e98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e9a:	4413      	add	r3, r2
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	4413      	add	r3, r2
 8001ea4:	b298      	uxth	r0, r3
 8001ea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	3305      	adds	r3, #5
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	88fa      	ldrh	r2, [r7, #6]
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	f000 fc40 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset - y, Y + 5 - x, color);
 8001ebc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001ebe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ec0:	4413      	add	r3, r2
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	b298      	uxth	r0, r3
 8001ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	3305      	adds	r3, #5
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	88fa      	ldrh	r2, [r7, #6]
 8001edc:	4619      	mov	r1, r3
 8001ede:	f000 fc2d 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 - y, color);
 8001ee2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001ee4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ee6:	4413      	add	r3, r2
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	4413      	add	r3, r2
 8001ef0:	b298      	uxth	r0, r3
 8001ef2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3305      	adds	r3, #5
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	88fa      	ldrh	r2, [r7, #6]
 8001f02:	4619      	mov	r1, r3
 8001f04:	f000 fc1a 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + x, Y + 5 + y, color);
 8001f08:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001f0a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f0c:	4413      	add	r3, r2
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	4413      	add	r3, r2
 8001f16:	b298      	uxth	r0, r3
 8001f18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001f1e:	4413      	add	r3, r2
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	3305      	adds	r3, #5
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	88fa      	ldrh	r2, [r7, #6]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	f000 fc07 	bl	800273c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(X + offset + y, Y + 5 + x, color);
 8001f2e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001f30:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f32:	4413      	add	r3, r2
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	b298      	uxth	r0, r3
 8001f3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001f44:	4413      	add	r3, r2
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	3305      	adds	r3, #5
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	88fa      	ldrh	r2, [r7, #6]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	f000 fbf4 	bl	800273c <ILI9341_DrawPixel>
			if (err <= 0) {
 8001f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	dc09      	bgt.n	8001f6e <DrawRain+0x302>
				y++;
 8001f5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	647b      	str	r3, [r7, #68]	@ 0x44
				err += dy;
 8001f60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f64:	4413      	add	r3, r2
 8001f66:	63bb      	str	r3, [r7, #56]	@ 0x38
				dy += 2;
 8001f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}
			if (err > 0) {
 8001f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	dd0d      	ble.n	8001f90 <DrawRain+0x324>
				x--;
 8001f74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f76:	3b01      	subs	r3, #1
 8001f78:	64bb      	str	r3, [r7, #72]	@ 0x48
				dx += 2;
 8001f7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f7c:	3302      	adds	r3, #2
 8001f7e:	643b      	str	r3, [r7, #64]	@ 0x40
				err += (-rr << 1) + dx;
 8001f80:	89fb      	ldrh	r3, [r7, #14]
 8001f82:	425b      	negs	r3, r3
 8001f84:	005a      	lsls	r2, r3, #1
 8001f86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f88:	4413      	add	r3, r2
 8001f8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001f8c:	4413      	add	r3, r2
 8001f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
		while (x >= y) {
 8001f90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f94:	429a      	cmp	r2, r3
 8001f96:	f6bf af7e 	bge.w	8001e96 <DrawRain+0x22a>
			}
		}

		for (int i = (X - offset); i <= (X + offset); i++) {
 8001f9a:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001f9c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fa2:	e013      	b.n	8001fcc <DrawRain+0x360>
			ILI9341_DrawPixel(i, Y + 5 + rSide - t, color);
 8001fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fa6:	b298      	uxth	r0, r3
 8001fa8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001faa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001fac:	4413      	add	r3, r2
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	3305      	adds	r3, #5
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	88fa      	ldrh	r2, [r7, #6]
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f000 fbbb 	bl	800273c <ILI9341_DrawPixel>
		for (int i = (X - offset); i <= (X + offset); i++) {
 8001fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fc8:	3301      	adds	r3, #1
 8001fca:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fcc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001fce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001fd0:	4413      	add	r3, r2
 8001fd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	dde5      	ble.n	8001fa4 <DrawRain+0x338>
	for (uint8_t t = 0; t < thickness; t++) {
 8001fd8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001fdc:	3301      	adds	r3, #1
 8001fde:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001fe2:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001fe6:	797b      	ldrb	r3, [r7, #5]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	f4ff ae55 	bcc.w	8001c98 <DrawRain+0x2c>
		}
	}

	uint16_t rainColor = NAVY;
 8001fee:	230f      	movs	r3, #15
 8001ff0:	843b      	strh	r3, [r7, #32]
	uint8_t rainCount = 5;
 8001ff2:	2305      	movs	r3, #5
 8001ff4:	77fb      	strb	r3, [r7, #31]
	uint8_t rainLen = 15;
 8001ff6:	230f      	movs	r3, #15
 8001ff8:	77bb      	strb	r3, [r7, #30]

	uint16_t rainY = Y + rSide + 20;
 8001ffa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001ffc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ffe:	4413      	add	r3, r2
 8002000:	b29b      	uxth	r3, r3
 8002002:	3314      	adds	r3, #20
 8002004:	83bb      	strh	r3, [r7, #28]
	uint16_t startX = X - offset;
 8002006:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002008:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	837b      	strh	r3, [r7, #26]
	uint16_t spacing = (offset * 2) / (rainCount - 1);
 800200e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002010:	005a      	lsls	r2, r3, #1
 8002012:	7ffb      	ldrb	r3, [r7, #31]
 8002014:	3b01      	subs	r3, #1
 8002016:	fb92 f3f3 	sdiv	r3, r2, r3
 800201a:	833b      	strh	r3, [r7, #24]

	for (int j = 0; j < rainCount; j++) {
 800201c:	2300      	movs	r3, #0
 800201e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002020:	e04a      	b.n	80020b8 <DrawRain+0x44c>
		uint16_t curX = startX + (j * spacing);
 8002022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002024:	b29b      	uxth	r3, r3
 8002026:	8b3a      	ldrh	r2, [r7, #24]
 8002028:	fb12 f303 	smulbb	r3, r2, r3
 800202c:	b29a      	uxth	r2, r3
 800202e:	8b7b      	ldrh	r3, [r7, #26]
 8002030:	4413      	add	r3, r2
 8002032:	82fb      	strh	r3, [r7, #22]
		uint16_t curY = rainY + (j % 2 * 4);
 8002034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002036:	2b00      	cmp	r3, #0
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	bfb8      	it	lt
 800203e:	425b      	neglt	r3, r3
 8002040:	b29b      	uxth	r3, r3
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	b29a      	uxth	r2, r3
 8002046:	8bbb      	ldrh	r3, [r7, #28]
 8002048:	4413      	add	r3, r2
 800204a:	82bb      	strh	r3, [r7, #20]

		for (int l = 0; l < rainLen; l++) {
 800204c:	2300      	movs	r3, #0
 800204e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002050:	e02b      	b.n	80020aa <DrawRain+0x43e>
			ILI9341_DrawPixel(curX - (l / 2), curY + l, rainColor);
 8002052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002054:	0fda      	lsrs	r2, r3, #31
 8002056:	4413      	add	r3, r2
 8002058:	105b      	asrs	r3, r3, #1
 800205a:	425b      	negs	r3, r3
 800205c:	b29a      	uxth	r2, r3
 800205e:	8afb      	ldrh	r3, [r7, #22]
 8002060:	4413      	add	r3, r2
 8002062:	b298      	uxth	r0, r3
 8002064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002066:	b29a      	uxth	r2, r3
 8002068:	8abb      	ldrh	r3, [r7, #20]
 800206a:	4413      	add	r3, r2
 800206c:	b29b      	uxth	r3, r3
 800206e:	8c3a      	ldrh	r2, [r7, #32]
 8002070:	4619      	mov	r1, r3
 8002072:	f000 fb63 	bl	800273c <ILI9341_DrawPixel>

			if (thickness > 1) {
 8002076:	797b      	ldrb	r3, [r7, #5]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d913      	bls.n	80020a4 <DrawRain+0x438>
				ILI9341_DrawPixel(curX - (l / 2) + 1, curY + l, rainColor);
 800207c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800207e:	0fda      	lsrs	r2, r3, #31
 8002080:	4413      	add	r3, r2
 8002082:	105b      	asrs	r3, r3, #1
 8002084:	425b      	negs	r3, r3
 8002086:	b29a      	uxth	r2, r3
 8002088:	8afb      	ldrh	r3, [r7, #22]
 800208a:	4413      	add	r3, r2
 800208c:	b29b      	uxth	r3, r3
 800208e:	3301      	adds	r3, #1
 8002090:	b298      	uxth	r0, r3
 8002092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002094:	b29a      	uxth	r2, r3
 8002096:	8abb      	ldrh	r3, [r7, #20]
 8002098:	4413      	add	r3, r2
 800209a:	b29b      	uxth	r3, r3
 800209c:	8c3a      	ldrh	r2, [r7, #32]
 800209e:	4619      	mov	r1, r3
 80020a0:	f000 fb4c 	bl	800273c <ILI9341_DrawPixel>
		for (int l = 0; l < rainLen; l++) {
 80020a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a6:	3301      	adds	r3, #1
 80020a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020aa:	7fbb      	ldrb	r3, [r7, #30]
 80020ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020ae:	429a      	cmp	r2, r3
 80020b0:	dbcf      	blt.n	8002052 <DrawRain+0x3e6>
	for (int j = 0; j < rainCount; j++) {
 80020b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020b4:	3301      	adds	r3, #1
 80020b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80020b8:	7ffb      	ldrb	r3, [r7, #31]
 80020ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020bc:	429a      	cmp	r2, r3
 80020be:	dbb0      	blt.n	8002022 <DrawRain+0x3b6>
			}
		}
	}
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	3750      	adds	r7, #80	@ 0x50
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a07      	ldr	r2, [pc, #28]	@ (80020f4 <HAL_SPI_TxCpltCallback+0x28>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d106      	bne.n	80020ea <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80020dc:	2201      	movs	r2, #1
 80020de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020e6:	f002 fba7 	bl	8004838 <HAL_GPIO_WritePin>
  }
}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000308 	.word	0x20000308

080020f8 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8002102:	bf00      	nop
 8002104:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <ILI9341_SPI_Tx+0x30>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b02      	cmp	r3, #2
 8002110:	d1f8      	bne.n	8002104 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8002112:	1dfb      	adds	r3, r7, #7
 8002114:	2201      	movs	r2, #1
 8002116:	4619      	mov	r1, r3
 8002118:	4803      	ldr	r0, [pc, #12]	@ (8002128 <ILI9341_SPI_Tx+0x30>)
 800211a:	f004 fa65 	bl	80065e8 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	20000308 	.word	0x20000308

0800212c <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8002138:	bf00      	nop
 800213a:	4b08      	ldr	r3, [pc, #32]	@ (800215c <ILI9341_SPI_TxBuffer+0x30>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b02      	cmp	r3, #2
 8002146:	d1f8      	bne.n	800213a <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8002148:	887b      	ldrh	r3, [r7, #2]
 800214a:	461a      	mov	r2, r3
 800214c:	6879      	ldr	r1, [r7, #4]
 800214e:	4803      	ldr	r0, [pc, #12]	@ (800215c <ILI9341_SPI_TxBuffer+0x30>)
 8002150:	f004 fa4a 	bl	80065e8 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8002154:	bf00      	nop
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000308 	.word	0x20000308

08002160 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 800216a:	2200      	movs	r2, #0
 800216c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002170:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002174:	f002 fb60 	bl	8004838 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8002178:	2200      	movs	r2, #0
 800217a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800217e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002182:	f002 fb59 	bl	8004838 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ffb5 	bl	80020f8 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800218e:	bf00      	nop
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	4603      	mov	r3, r0
 800219e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80021a0:	2201      	movs	r2, #1
 80021a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021aa:	f002 fb45 	bl	8004838 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80021ae:	2200      	movs	r2, #0
 80021b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021b8:	f002 fb3e 	bl	8004838 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff ff9a 	bl	80020f8 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80021c4:	bf00      	nop
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	460b      	mov	r3, r1
 80021d6:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80021d8:	2201      	movs	r2, #1
 80021da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021e2:	f002 fb29 	bl	8004838 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80021e6:	2200      	movs	r2, #0
 80021e8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021f0:	f002 fb22 	bl	8004838 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 80021f4:	887b      	ldrh	r3, [r7, #2]
 80021f6:	4619      	mov	r1, r3
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7ff ff97 	bl	800212c <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8002206:	b590      	push	{r4, r7, lr}
 8002208:	b085      	sub	sp, #20
 800220a:	af00      	add	r7, sp, #0
 800220c:	4604      	mov	r4, r0
 800220e:	4608      	mov	r0, r1
 8002210:	4611      	mov	r1, r2
 8002212:	461a      	mov	r2, r3
 8002214:	4623      	mov	r3, r4
 8002216:	80fb      	strh	r3, [r7, #6]
 8002218:	4603      	mov	r3, r0
 800221a:	80bb      	strh	r3, [r7, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	807b      	strh	r3, [r7, #2]
 8002220:	4613      	mov	r3, r2
 8002222:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	0a1b      	lsrs	r3, r3, #8
 8002228:	b29b      	uxth	r3, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 800222e:	88fb      	ldrh	r3, [r7, #6]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8002234:	887b      	ldrh	r3, [r7, #2]
 8002236:	0a1b      	lsrs	r3, r3, #8
 8002238:	b29b      	uxth	r3, r3
 800223a:	b2db      	uxtb	r3, r3
 800223c:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 800223e:	887b      	ldrh	r3, [r7, #2]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B); //povodne 0x2A
 8002244:	202b      	movs	r0, #43	@ 0x2b
 8002246:	f7ff ff8b 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 800224a:	f107 030c 	add.w	r3, r7, #12
 800224e:	2104      	movs	r1, #4
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ffbb 	bl	80021cc <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8002256:	88bb      	ldrh	r3, [r7, #4]
 8002258:	0a1b      	lsrs	r3, r3, #8
 800225a:	b29b      	uxth	r3, r3
 800225c:	b2db      	uxtb	r3, r3
 800225e:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8002260:	88bb      	ldrh	r3, [r7, #4]
 8002262:	b2db      	uxtb	r3, r3
 8002264:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8002266:	883b      	ldrh	r3, [r7, #0]
 8002268:	0a1b      	lsrs	r3, r3, #8
 800226a:	b29b      	uxth	r3, r3
 800226c:	b2db      	uxtb	r3, r3
 800226e:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8002270:	883b      	ldrh	r3, [r7, #0]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A); //povodne 0x2B
 8002276:	202a      	movs	r0, #42	@ 0x2a
 8002278:	f7ff ff72 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 800227c:	f107 030c 	add.w	r3, r7, #12
 8002280:	2104      	movs	r1, #4
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff ffa2 	bl	80021cc <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8002288:	202c      	movs	r0, #44	@ 0x2c
 800228a:	f7ff ff69 	bl	8002160 <ILI9341_WriteCommand>
}
 800228e:	bf00      	nop
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	bd90      	pop	{r4, r7, pc}

08002296 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 800229a:	2200      	movs	r2, #0
 800229c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022a4:	f002 fac8 	bl	8004838 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80022a8:	200a      	movs	r0, #10
 80022aa:	f001 fe6f 	bl	8003f8c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 80022ae:	2200      	movs	r2, #0
 80022b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80022b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022b8:	f002 fabe 	bl	8004838 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80022bc:	200a      	movs	r0, #10
 80022be:	f001 fe65 	bl	8003f8c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80022c2:	2201      	movs	r2, #1
 80022c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022cc:	f002 fab4 	bl	8004838 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 80022d0:	2201      	movs	r2, #1
 80022d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80022d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022da:	f002 faad 	bl	8004838 <HAL_GPIO_WritePin>
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80022e6:	2201      	movs	r2, #1
 80022e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022f0:	f002 faa2 	bl	8004838 <HAL_GPIO_WritePin>
}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <ILI9341_Init>:

void ILI9341_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 80022fc:	f7ff fff1 	bl	80022e2 <ILI9341_Enable>
	HAL_Delay(10);
 8002300:	200a      	movs	r0, #10
 8002302:	f001 fe43 	bl	8003f8c <HAL_Delay>
	ILI9341_Reset();
 8002306:	f7ff ffc6 	bl	8002296 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 800230a:	2001      	movs	r0, #1
 800230c:	f7ff ff28 	bl	8002160 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8002310:	200a      	movs	r0, #10
 8002312:	f001 fe3b 	bl	8003f8c <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8002316:	20cb      	movs	r0, #203	@ 0xcb
 8002318:	f7ff ff22 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 800231c:	2039      	movs	r0, #57	@ 0x39
 800231e:	f7ff ff3a 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 8002322:	202c      	movs	r0, #44	@ 0x2c
 8002324:	f7ff ff37 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8002328:	2000      	movs	r0, #0
 800232a:	f7ff ff34 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 800232e:	2034      	movs	r0, #52	@ 0x34
 8002330:	f7ff ff31 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8002334:	2002      	movs	r0, #2
 8002336:	f7ff ff2e 	bl	8002196 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 800233a:	20cf      	movs	r0, #207	@ 0xcf
 800233c:	f7ff ff10 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8002340:	2000      	movs	r0, #0
 8002342:	f7ff ff28 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8002346:	20c1      	movs	r0, #193	@ 0xc1
 8002348:	f7ff ff25 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 800234c:	2030      	movs	r0, #48	@ 0x30
 800234e:	f7ff ff22 	bl	8002196 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 8002352:	20e8      	movs	r0, #232	@ 0xe8
 8002354:	f7ff ff04 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8002358:	2085      	movs	r0, #133	@ 0x85
 800235a:	f7ff ff1c 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800235e:	2000      	movs	r0, #0
 8002360:	f7ff ff19 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 8002364:	2078      	movs	r0, #120	@ 0x78
 8002366:	f7ff ff16 	bl	8002196 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 800236a:	20ea      	movs	r0, #234	@ 0xea
 800236c:	f7ff fef8 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8002370:	2000      	movs	r0, #0
 8002372:	f7ff ff10 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8002376:	2000      	movs	r0, #0
 8002378:	f7ff ff0d 	bl	8002196 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 800237c:	20ed      	movs	r0, #237	@ 0xed
 800237e:	f7ff feef 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8002382:	2064      	movs	r0, #100	@ 0x64
 8002384:	f7ff ff07 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8002388:	2003      	movs	r0, #3
 800238a:	f7ff ff04 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 800238e:	2012      	movs	r0, #18
 8002390:	f7ff ff01 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8002394:	2081      	movs	r0, #129	@ 0x81
 8002396:	f7ff fefe 	bl	8002196 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 800239a:	20f7      	movs	r0, #247	@ 0xf7
 800239c:	f7ff fee0 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 80023a0:	2020      	movs	r0, #32
 80023a2:	f7ff fef8 	bl	8002196 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 80023a6:	20c0      	movs	r0, #192	@ 0xc0
 80023a8:	f7ff feda 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 80023ac:	2023      	movs	r0, #35	@ 0x23
 80023ae:	f7ff fef2 	bl	8002196 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 80023b2:	20c1      	movs	r0, #193	@ 0xc1
 80023b4:	f7ff fed4 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 80023b8:	2010      	movs	r0, #16
 80023ba:	f7ff feec 	bl	8002196 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 80023be:	20c5      	movs	r0, #197	@ 0xc5
 80023c0:	f7ff fece 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 80023c4:	203e      	movs	r0, #62	@ 0x3e
 80023c6:	f7ff fee6 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 80023ca:	2028      	movs	r0, #40	@ 0x28
 80023cc:	f7ff fee3 	bl	8002196 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 80023d0:	20c7      	movs	r0, #199	@ 0xc7
 80023d2:	f7ff fec5 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 80023d6:	2086      	movs	r0, #134	@ 0x86
 80023d8:	f7ff fedd 	bl	8002196 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 80023dc:	2036      	movs	r0, #54	@ 0x36
 80023de:	f7ff febf 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 80023e2:	2048      	movs	r0, #72	@ 0x48
 80023e4:	f7ff fed7 	bl	8002196 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 80023e8:	203a      	movs	r0, #58	@ 0x3a
 80023ea:	f7ff feb9 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 80023ee:	2055      	movs	r0, #85	@ 0x55
 80023f0:	f7ff fed1 	bl	8002196 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 80023f4:	20b1      	movs	r0, #177	@ 0xb1
 80023f6:	f7ff feb3 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80023fa:	2000      	movs	r0, #0
 80023fc:	f7ff fecb 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8002400:	2018      	movs	r0, #24
 8002402:	f7ff fec8 	bl	8002196 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8002406:	20b6      	movs	r0, #182	@ 0xb6
 8002408:	f7ff feaa 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 800240c:	2008      	movs	r0, #8
 800240e:	f7ff fec2 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8002412:	2082      	movs	r0, #130	@ 0x82
 8002414:	f7ff febf 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8002418:	2027      	movs	r0, #39	@ 0x27
 800241a:	f7ff febc 	bl	8002196 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 800241e:	20f2      	movs	r0, #242	@ 0xf2
 8002420:	f7ff fe9e 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8002424:	2000      	movs	r0, #0
 8002426:	f7ff feb6 	bl	8002196 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 800242a:	2026      	movs	r0, #38	@ 0x26
 800242c:	f7ff fe98 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8002430:	2001      	movs	r0, #1
 8002432:	f7ff feb0 	bl	8002196 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8002436:	20e0      	movs	r0, #224	@ 0xe0
 8002438:	f7ff fe92 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 800243c:	200f      	movs	r0, #15
 800243e:	f7ff feaa 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8002442:	2031      	movs	r0, #49	@ 0x31
 8002444:	f7ff fea7 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8002448:	202b      	movs	r0, #43	@ 0x2b
 800244a:	f7ff fea4 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 800244e:	200c      	movs	r0, #12
 8002450:	f7ff fea1 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8002454:	200e      	movs	r0, #14
 8002456:	f7ff fe9e 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 800245a:	2008      	movs	r0, #8
 800245c:	f7ff fe9b 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8002460:	204e      	movs	r0, #78	@ 0x4e
 8002462:	f7ff fe98 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8002466:	20f1      	movs	r0, #241	@ 0xf1
 8002468:	f7ff fe95 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 800246c:	2037      	movs	r0, #55	@ 0x37
 800246e:	f7ff fe92 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8002472:	2007      	movs	r0, #7
 8002474:	f7ff fe8f 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8002478:	2010      	movs	r0, #16
 800247a:	f7ff fe8c 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800247e:	2003      	movs	r0, #3
 8002480:	f7ff fe89 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8002484:	200e      	movs	r0, #14
 8002486:	f7ff fe86 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 800248a:	2009      	movs	r0, #9
 800248c:	f7ff fe83 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8002490:	2000      	movs	r0, #0
 8002492:	f7ff fe80 	bl	8002196 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8002496:	20e1      	movs	r0, #225	@ 0xe1
 8002498:	f7ff fe62 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800249c:	2000      	movs	r0, #0
 800249e:	f7ff fe7a 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80024a2:	200e      	movs	r0, #14
 80024a4:	f7ff fe77 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 80024a8:	2014      	movs	r0, #20
 80024aa:	f7ff fe74 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80024ae:	2003      	movs	r0, #3
 80024b0:	f7ff fe71 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 80024b4:	2011      	movs	r0, #17
 80024b6:	f7ff fe6e 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80024ba:	2007      	movs	r0, #7
 80024bc:	f7ff fe6b 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80024c0:	2031      	movs	r0, #49	@ 0x31
 80024c2:	f7ff fe68 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80024c6:	20c1      	movs	r0, #193	@ 0xc1
 80024c8:	f7ff fe65 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 80024cc:	2048      	movs	r0, #72	@ 0x48
 80024ce:	f7ff fe62 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80024d2:	2008      	movs	r0, #8
 80024d4:	f7ff fe5f 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80024d8:	200f      	movs	r0, #15
 80024da:	f7ff fe5c 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80024de:	200c      	movs	r0, #12
 80024e0:	f7ff fe59 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80024e4:	2031      	movs	r0, #49	@ 0x31
 80024e6:	f7ff fe56 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 80024ea:	2036      	movs	r0, #54	@ 0x36
 80024ec:	f7ff fe53 	bl	8002196 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80024f0:	200f      	movs	r0, #15
 80024f2:	f7ff fe50 	bl	8002196 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 80024f6:	2011      	movs	r0, #17
 80024f8:	f7ff fe32 	bl	8002160 <ILI9341_WriteCommand>
	HAL_Delay(100);
 80024fc:	2064      	movs	r0, #100	@ 0x64
 80024fe:	f001 fd45 	bl	8003f8c <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8002502:	2029      	movs	r0, #41	@ 0x29
 8002504:	f7ff fe2c 	bl	8002160 <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 8002508:	2003      	movs	r0, #3
 800250a:	f000 f803 	bl	8002514 <ILI9341_SetRotation>
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
	...

08002514 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 800251e:	2036      	movs	r0, #54	@ 0x36
 8002520:	f7ff fe1e 	bl	8002160 <ILI9341_WriteCommand>
	HAL_Delay(1);
 8002524:	2001      	movs	r0, #1
 8002526:	f001 fd31 	bl	8003f8c <HAL_Delay>

	switch(rotation)
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	2b03      	cmp	r3, #3
 800252e:	d837      	bhi.n	80025a0 <ILI9341_SetRotation+0x8c>
 8002530:	a201      	add	r2, pc, #4	@ (adr r2, 8002538 <ILI9341_SetRotation+0x24>)
 8002532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002536:	bf00      	nop
 8002538:	08002549 	.word	0x08002549
 800253c:	0800255f 	.word	0x0800255f
 8002540:	08002575 	.word	0x08002575
 8002544:	0800258b 	.word	0x0800258b
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40);
 8002548:	2040      	movs	r0, #64	@ 0x40
 800254a:	f7ff fe24 	bl	8002196 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 800254e:	4b17      	ldr	r3, [pc, #92]	@ (80025ac <ILI9341_SetRotation+0x98>)
 8002550:	22f0      	movs	r2, #240	@ 0xf0
 8002552:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8002554:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <ILI9341_SetRotation+0x9c>)
 8002556:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800255a:	801a      	strh	r2, [r3, #0]
		break;
 800255c:	e021      	b.n	80025a2 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x60); //povodne 0x20
 800255e:	2060      	movs	r0, #96	@ 0x60
 8002560:	f7ff fe19 	bl	8002196 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8002564:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <ILI9341_SetRotation+0x98>)
 8002566:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800256a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800256c:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <ILI9341_SetRotation+0x9c>)
 800256e:	22f0      	movs	r2, #240	@ 0xf0
 8002570:	801a      	strh	r2, [r3, #0]
		break;
 8002572:	e016      	b.n	80025a2 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80);
 8002574:	2080      	movs	r0, #128	@ 0x80
 8002576:	f7ff fe0e 	bl	8002196 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 800257a:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <ILI9341_SetRotation+0x98>)
 800257c:	22f0      	movs	r2, #240	@ 0xf0
 800257e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8002580:	4b0b      	ldr	r3, [pc, #44]	@ (80025b0 <ILI9341_SetRotation+0x9c>)
 8002582:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002586:	801a      	strh	r2, [r3, #0]
		break;
 8002588:	e00b      	b.n	80025a2 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x80|0x20); //povodne 0x40|0x80|0x20
 800258a:	20a0      	movs	r0, #160	@ 0xa0
 800258c:	f7ff fe03 	bl	8002196 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8002590:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <ILI9341_SetRotation+0x98>)
 8002592:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002596:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8002598:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <ILI9341_SetRotation+0x9c>)
 800259a:	22f0      	movs	r2, #240	@ 0xf0
 800259c:	801a      	strh	r2, [r3, #0]
		break;
 800259e:	e000      	b.n	80025a2 <ILI9341_SetRotation+0x8e>
	default:
		break;
 80025a0:	bf00      	nop
	}
}
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20000002 	.word	0x20000002
 80025b0:	20000000 	.word	0x20000000

080025b4 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 80025b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025b8:	b08d      	sub	sp, #52	@ 0x34
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	4603      	mov	r3, r0
 80025be:	6039      	str	r1, [r7, #0]
 80025c0:	80fb      	strh	r3, [r7, #6]
 80025c2:	466b      	mov	r3, sp
 80025c4:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80025d2:	d202      	bcs.n	80025da <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025d8:	e002      	b.n	80025e0 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 80025da:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80025de:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80025e0:	2201      	movs	r2, #1
 80025e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025ea:	f002 f925 	bl	8004838 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80025ee:	2200      	movs	r2, #0
 80025f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80025f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025f8:	f002 f91e 	bl	8004838 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 80025fc:	88fb      	ldrh	r3, [r7, #6]
 80025fe:	0a1b      	lsrs	r3, r3, #8
 8002600:	b29b      	uxth	r3, r3
 8002602:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8002606:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002608:	460b      	mov	r3, r1
 800260a:	3b01      	subs	r3, #1
 800260c:	61fb      	str	r3, [r7, #28]
 800260e:	2300      	movs	r3, #0
 8002610:	4688      	mov	r8, r1
 8002612:	4699      	mov	r9, r3
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	f04f 0300 	mov.w	r3, #0
 800261c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002620:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002624:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002628:	2300      	movs	r3, #0
 800262a:	460c      	mov	r4, r1
 800262c:	461d      	mov	r5, r3
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	f04f 0300 	mov.w	r3, #0
 8002636:	00eb      	lsls	r3, r5, #3
 8002638:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800263c:	00e2      	lsls	r2, r4, #3
 800263e:	1dcb      	adds	r3, r1, #7
 8002640:	08db      	lsrs	r3, r3, #3
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	ebad 0d03 	sub.w	sp, sp, r3
 8002648:	466b      	mov	r3, sp
 800264a:	3300      	adds	r3, #0
 800264c:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 800264e:	2300      	movs	r3, #0
 8002650:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002652:	e00e      	b.n	8002672 <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002658:	4413      	add	r3, r2
 800265a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800265e:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8002660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002662:	3301      	adds	r3, #1
 8002664:	88fa      	ldrh	r2, [r7, #6]
 8002666:	b2d1      	uxtb	r1, r2
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 800266c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266e:	3302      	adds	r3, #2
 8002670:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002672:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002676:	429a      	cmp	r2, r3
 8002678:	d3ec      	bcc.n	8002654 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002684:	fbb2 f3f3 	udiv	r3, r2, r3
 8002688:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800268e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002692:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002694:	fb01 f202 	mul.w	r2, r1, r2
 8002698:	1a9b      	subs	r3, r3, r2
 800269a:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d010      	beq.n	80026c4 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80026a6:	e009      	b.n	80026bc <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 80026a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	230a      	movs	r3, #10
 80026ae:	69b9      	ldr	r1, [r7, #24]
 80026b0:	480e      	ldr	r0, [pc, #56]	@ (80026ec <ILI9341_DrawColorBurst+0x138>)
 80026b2:	f003 fe24 	bl	80062fe <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 80026b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b8:	3301      	adds	r3, #1
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80026bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d3f1      	bcc.n	80026a8 <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	230a      	movs	r3, #10
 80026ca:	69b9      	ldr	r1, [r7, #24]
 80026cc:	4807      	ldr	r0, [pc, #28]	@ (80026ec <ILI9341_DrawColorBurst+0x138>)
 80026ce:	f003 fe16 	bl	80062fe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80026d2:	2201      	movs	r2, #1
 80026d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026dc:	f002 f8ac 	bl	8004838 <HAL_GPIO_WritePin>
 80026e0:	46b5      	mov	sp, r6
}
 80026e2:	bf00      	nop
 80026e4:	3734      	adds	r7, #52	@ 0x34
 80026e6:	46bd      	mov	sp, r7
 80026e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80026ec:	20000308 	.word	0x20000308

080026f0 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80026fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002734 <ILI9341_FillScreen+0x44>)
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	b29a      	uxth	r2, r3
 8002700:	4b0d      	ldr	r3, [pc, #52]	@ (8002738 <ILI9341_FillScreen+0x48>)
 8002702:	881b      	ldrh	r3, [r3, #0]
 8002704:	b29b      	uxth	r3, r3
 8002706:	2100      	movs	r1, #0
 8002708:	2000      	movs	r0, #0
 800270a:	f7ff fd7c 	bl	8002206 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 800270e:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <ILI9341_FillScreen+0x44>)
 8002710:	881b      	ldrh	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	4b08      	ldr	r3, [pc, #32]	@ (8002738 <ILI9341_FillScreen+0x48>)
 8002718:	881b      	ldrh	r3, [r3, #0]
 800271a:	b29b      	uxth	r3, r3
 800271c:	fb02 f303 	mul.w	r3, r2, r3
 8002720:	461a      	mov	r2, r3
 8002722:	88fb      	ldrh	r3, [r7, #6]
 8002724:	4611      	mov	r1, r2
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff ff44 	bl	80025b4 <ILI9341_DrawColorBurst>
}
 800272c:	bf00      	nop
 800272e:	3708      	adds	r7, #8
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20000002 	.word	0x20000002
 8002738:	20000000 	.word	0x20000000

0800273c <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	80fb      	strh	r3, [r7, #6]
 8002746:	460b      	mov	r3, r1
 8002748:	80bb      	strh	r3, [r7, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800274e:	4b2c      	ldr	r3, [pc, #176]	@ (8002800 <ILI9341_DrawPixel+0xc4>)
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	b29b      	uxth	r3, r3
 8002754:	88fa      	ldrh	r2, [r7, #6]
 8002756:	429a      	cmp	r2, r3
 8002758:	d24d      	bcs.n	80027f6 <ILI9341_DrawPixel+0xba>
 800275a:	4b2a      	ldr	r3, [pc, #168]	@ (8002804 <ILI9341_DrawPixel+0xc8>)
 800275c:	881b      	ldrh	r3, [r3, #0]
 800275e:	b29b      	uxth	r3, r3
 8002760:	88ba      	ldrh	r2, [r7, #4]
 8002762:	429a      	cmp	r2, r3
 8002764:	d247      	bcs.n	80027f6 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8002766:	88fb      	ldrh	r3, [r7, #6]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	b29b      	uxth	r3, r3
 800276c:	b2db      	uxtb	r3, r3
 800276e:	753b      	strb	r3, [r7, #20]
 8002770:	88fb      	ldrh	r3, [r7, #6]
 8002772:	b2db      	uxtb	r3, r3
 8002774:	757b      	strb	r3, [r7, #21]
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	3301      	adds	r3, #1
 800277a:	121b      	asrs	r3, r3, #8
 800277c:	b2db      	uxtb	r3, r3
 800277e:	75bb      	strb	r3, [r7, #22]
 8002780:	88fb      	ldrh	r3, [r7, #6]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	3301      	adds	r3, #1
 8002786:	b2db      	uxtb	r3, r3
 8002788:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 800278a:	88bb      	ldrh	r3, [r7, #4]
 800278c:	0a1b      	lsrs	r3, r3, #8
 800278e:	b29b      	uxth	r3, r3
 8002790:	b2db      	uxtb	r3, r3
 8002792:	743b      	strb	r3, [r7, #16]
 8002794:	88bb      	ldrh	r3, [r7, #4]
 8002796:	b2db      	uxtb	r3, r3
 8002798:	747b      	strb	r3, [r7, #17]
 800279a:	88bb      	ldrh	r3, [r7, #4]
 800279c:	3301      	adds	r3, #1
 800279e:	121b      	asrs	r3, r3, #8
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	74bb      	strb	r3, [r7, #18]
 80027a4:	88bb      	ldrh	r3, [r7, #4]
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	3301      	adds	r3, #1
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 80027ae:	887b      	ldrh	r3, [r7, #2]
 80027b0:	0a1b      	lsrs	r3, r3, #8
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	733b      	strb	r3, [r7, #12]
 80027b8:	887b      	ldrh	r3, [r7, #2]
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2B);	  //povodne 0x2A	//ADDRESS
 80027be:	202b      	movs	r0, #43	@ 0x2b
 80027c0:	f7ff fcce 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 80027c4:	f107 0314 	add.w	r3, r7, #20
 80027c8:	2104      	movs	r1, #4
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff fcfe 	bl	80021cc <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2A);	  //povodne 0x2B	//ADDRESS
 80027d0:	202a      	movs	r0, #42	@ 0x2a
 80027d2:	f7ff fcc5 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 80027d6:	f107 0310 	add.w	r3, r7, #16
 80027da:	2104      	movs	r1, #4
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff fcf5 	bl	80021cc <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 80027e2:	202c      	movs	r0, #44	@ 0x2c
 80027e4:	f7ff fcbc 	bl	8002160 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 80027e8:	f107 030c 	add.w	r3, r7, #12
 80027ec:	2102      	movs	r1, #2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff fcec 	bl	80021cc <ILI9341_WriteBuffer>
 80027f4:	e000      	b.n	80027f8 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80027f6:	bf00      	nop
}
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000002 	.word	0x20000002
 8002804:	20000000 	.word	0x20000000

08002808 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8002808:	b590      	push	{r4, r7, lr}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4604      	mov	r4, r0
 8002810:	4608      	mov	r0, r1
 8002812:	4611      	mov	r1, r2
 8002814:	461a      	mov	r2, r3
 8002816:	4623      	mov	r3, r4
 8002818:	80fb      	strh	r3, [r7, #6]
 800281a:	4603      	mov	r3, r0
 800281c:	80bb      	strh	r3, [r7, #4]
 800281e:	460b      	mov	r3, r1
 8002820:	807b      	strh	r3, [r7, #2]
 8002822:	4613      	mov	r3, r2
 8002824:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002826:	4b24      	ldr	r3, [pc, #144]	@ (80028b8 <ILI9341_DrawRectangle+0xb0>)
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	b29b      	uxth	r3, r3
 800282c:	88fa      	ldrh	r2, [r7, #6]
 800282e:	429a      	cmp	r2, r3
 8002830:	d23d      	bcs.n	80028ae <ILI9341_DrawRectangle+0xa6>
 8002832:	4b22      	ldr	r3, [pc, #136]	@ (80028bc <ILI9341_DrawRectangle+0xb4>)
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	b29b      	uxth	r3, r3
 8002838:	88ba      	ldrh	r2, [r7, #4]
 800283a:	429a      	cmp	r2, r3
 800283c:	d237      	bcs.n	80028ae <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 800283e:	88fa      	ldrh	r2, [r7, #6]
 8002840:	887b      	ldrh	r3, [r7, #2]
 8002842:	4413      	add	r3, r2
 8002844:	4a1c      	ldr	r2, [pc, #112]	@ (80028b8 <ILI9341_DrawRectangle+0xb0>)
 8002846:	8812      	ldrh	r2, [r2, #0]
 8002848:	b292      	uxth	r2, r2
 800284a:	4293      	cmp	r3, r2
 800284c:	dd05      	ble.n	800285a <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 800284e:	4b1a      	ldr	r3, [pc, #104]	@ (80028b8 <ILI9341_DrawRectangle+0xb0>)
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	b29a      	uxth	r2, r3
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 800285a:	88ba      	ldrh	r2, [r7, #4]
 800285c:	883b      	ldrh	r3, [r7, #0]
 800285e:	4413      	add	r3, r2
 8002860:	4a16      	ldr	r2, [pc, #88]	@ (80028bc <ILI9341_DrawRectangle+0xb4>)
 8002862:	8812      	ldrh	r2, [r2, #0]
 8002864:	b292      	uxth	r2, r2
 8002866:	4293      	cmp	r3, r2
 8002868:	dd05      	ble.n	8002876 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 800286a:	4b14      	ldr	r3, [pc, #80]	@ (80028bc <ILI9341_DrawRectangle+0xb4>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	b29a      	uxth	r2, r3
 8002870:	88bb      	ldrh	r3, [r7, #4]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8002876:	88fa      	ldrh	r2, [r7, #6]
 8002878:	887b      	ldrh	r3, [r7, #2]
 800287a:	4413      	add	r3, r2
 800287c:	b29b      	uxth	r3, r3
 800287e:	3b01      	subs	r3, #1
 8002880:	b29c      	uxth	r4, r3
 8002882:	88ba      	ldrh	r2, [r7, #4]
 8002884:	883b      	ldrh	r3, [r7, #0]
 8002886:	4413      	add	r3, r2
 8002888:	b29b      	uxth	r3, r3
 800288a:	3b01      	subs	r3, #1
 800288c:	b29b      	uxth	r3, r3
 800288e:	88b9      	ldrh	r1, [r7, #4]
 8002890:	88f8      	ldrh	r0, [r7, #6]
 8002892:	4622      	mov	r2, r4
 8002894:	f7ff fcb7 	bl	8002206 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8002898:	883b      	ldrh	r3, [r7, #0]
 800289a:	887a      	ldrh	r2, [r7, #2]
 800289c:	fb02 f303 	mul.w	r3, r2, r3
 80028a0:	461a      	mov	r2, r3
 80028a2:	8b3b      	ldrh	r3, [r7, #24]
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff fe84 	bl	80025b4 <ILI9341_DrawColorBurst>
 80028ac:	e000      	b.n	80028b0 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80028ae:	bf00      	nop
}
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd90      	pop	{r4, r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000002 	.word	0x20000002
 80028bc:	20000000 	.word	0x20000000

080028c0 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 80028c0:	b590      	push	{r4, r7, lr}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4604      	mov	r4, r0
 80028c8:	4608      	mov	r0, r1
 80028ca:	4611      	mov	r1, r2
 80028cc:	461a      	mov	r2, r3
 80028ce:	4623      	mov	r3, r4
 80028d0:	80fb      	strh	r3, [r7, #6]
 80028d2:	4603      	mov	r3, r0
 80028d4:	80bb      	strh	r3, [r7, #4]
 80028d6:	460b      	mov	r3, r1
 80028d8:	807b      	strh	r3, [r7, #2]
 80028da:	4613      	mov	r3, r2
 80028dc:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80028de:	4b18      	ldr	r3, [pc, #96]	@ (8002940 <ILI9341_DrawHLine+0x80>)
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	88fa      	ldrh	r2, [r7, #6]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d225      	bcs.n	8002936 <ILI9341_DrawHLine+0x76>
 80028ea:	4b16      	ldr	r3, [pc, #88]	@ (8002944 <ILI9341_DrawHLine+0x84>)
 80028ec:	881b      	ldrh	r3, [r3, #0]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	88ba      	ldrh	r2, [r7, #4]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d21f      	bcs.n	8002936 <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 80028f6:	88fa      	ldrh	r2, [r7, #6]
 80028f8:	887b      	ldrh	r3, [r7, #2]
 80028fa:	4413      	add	r3, r2
 80028fc:	4a10      	ldr	r2, [pc, #64]	@ (8002940 <ILI9341_DrawHLine+0x80>)
 80028fe:	8812      	ldrh	r2, [r2, #0]
 8002900:	b292      	uxth	r2, r2
 8002902:	4293      	cmp	r3, r2
 8002904:	dd05      	ble.n	8002912 <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8002906:	4b0e      	ldr	r3, [pc, #56]	@ (8002940 <ILI9341_DrawHLine+0x80>)
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	b29a      	uxth	r2, r3
 800290c:	88fb      	ldrh	r3, [r7, #6]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8002912:	88fa      	ldrh	r2, [r7, #6]
 8002914:	887b      	ldrh	r3, [r7, #2]
 8002916:	4413      	add	r3, r2
 8002918:	b29b      	uxth	r3, r3
 800291a:	3b01      	subs	r3, #1
 800291c:	b29a      	uxth	r2, r3
 800291e:	88bb      	ldrh	r3, [r7, #4]
 8002920:	88b9      	ldrh	r1, [r7, #4]
 8002922:	88f8      	ldrh	r0, [r7, #6]
 8002924:	f7ff fc6f 	bl	8002206 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8002928:	887a      	ldrh	r2, [r7, #2]
 800292a:	883b      	ldrh	r3, [r7, #0]
 800292c:	4611      	mov	r1, r2
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fe40 	bl	80025b4 <ILI9341_DrawColorBurst>
 8002934:	e000      	b.n	8002938 <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002936:	bf00      	nop
}
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	bd90      	pop	{r4, r7, pc}
 800293e:	bf00      	nop
 8002940:	20000002 	.word	0x20000002
 8002944:	20000000 	.word	0x20000000

08002948 <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8002948:	b590      	push	{r4, r7, lr}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	4604      	mov	r4, r0
 8002950:	4608      	mov	r0, r1
 8002952:	4611      	mov	r1, r2
 8002954:	461a      	mov	r2, r3
 8002956:	4623      	mov	r3, r4
 8002958:	80fb      	strh	r3, [r7, #6]
 800295a:	4603      	mov	r3, r0
 800295c:	80bb      	strh	r3, [r7, #4]
 800295e:	460b      	mov	r3, r1
 8002960:	807b      	strh	r3, [r7, #2]
 8002962:	4613      	mov	r3, r2
 8002964:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8002966:	4b18      	ldr	r3, [pc, #96]	@ (80029c8 <ILI9341_DrawVLine+0x80>)
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	b29b      	uxth	r3, r3
 800296c:	88fa      	ldrh	r2, [r7, #6]
 800296e:	429a      	cmp	r2, r3
 8002970:	d225      	bcs.n	80029be <ILI9341_DrawVLine+0x76>
 8002972:	4b16      	ldr	r3, [pc, #88]	@ (80029cc <ILI9341_DrawVLine+0x84>)
 8002974:	881b      	ldrh	r3, [r3, #0]
 8002976:	b29b      	uxth	r3, r3
 8002978:	88ba      	ldrh	r2, [r7, #4]
 800297a:	429a      	cmp	r2, r3
 800297c:	d21f      	bcs.n	80029be <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 800297e:	88ba      	ldrh	r2, [r7, #4]
 8002980:	887b      	ldrh	r3, [r7, #2]
 8002982:	4413      	add	r3, r2
 8002984:	4a11      	ldr	r2, [pc, #68]	@ (80029cc <ILI9341_DrawVLine+0x84>)
 8002986:	8812      	ldrh	r2, [r2, #0]
 8002988:	b292      	uxth	r2, r2
 800298a:	4293      	cmp	r3, r2
 800298c:	dd05      	ble.n	800299a <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 800298e:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <ILI9341_DrawVLine+0x84>)
 8002990:	881b      	ldrh	r3, [r3, #0]
 8002992:	b29a      	uxth	r2, r3
 8002994:	88bb      	ldrh	r3, [r7, #4]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 800299a:	88ba      	ldrh	r2, [r7, #4]
 800299c:	887b      	ldrh	r3, [r7, #2]
 800299e:	4413      	add	r3, r2
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	88fa      	ldrh	r2, [r7, #6]
 80029a8:	88b9      	ldrh	r1, [r7, #4]
 80029aa:	88f8      	ldrh	r0, [r7, #6]
 80029ac:	f7ff fc2b 	bl	8002206 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 80029b0:	887a      	ldrh	r2, [r7, #2]
 80029b2:	883b      	ldrh	r3, [r7, #0]
 80029b4:	4611      	mov	r1, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff fdfc 	bl	80025b4 <ILI9341_DrawColorBurst>
 80029bc:	e000      	b.n	80029c0 <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80029be:	bf00      	nop
}
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd90      	pop	{r4, r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000002 	.word	0x20000002
 80029cc:	20000000 	.word	0x20000000

080029d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029d6:	4b14      	ldr	r3, [pc, #80]	@ (8002a28 <MX_DMA_Init+0x58>)
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	4a13      	ldr	r2, [pc, #76]	@ (8002a28 <MX_DMA_Init+0x58>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	6153      	str	r3, [r2, #20]
 80029e2:	4b11      	ldr	r3, [pc, #68]	@ (8002a28 <MX_DMA_Init+0x58>)
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	607b      	str	r3, [r7, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80029ee:	2200      	movs	r2, #0
 80029f0:	2100      	movs	r1, #0
 80029f2:	200c      	movs	r0, #12
 80029f4:	f001 fbc9 	bl	800418a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80029f8:	200c      	movs	r0, #12
 80029fa:	f001 fbe2 	bl	80041c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80029fe:	2200      	movs	r2, #0
 8002a00:	2100      	movs	r1, #0
 8002a02:	200d      	movs	r0, #13
 8002a04:	f001 fbc1 	bl	800418a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002a08:	200d      	movs	r0, #13
 8002a0a:	f001 fbda 	bl	80041c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2100      	movs	r1, #0
 8002a12:	200f      	movs	r0, #15
 8002a14:	f001 fbb9 	bl	800418a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002a18:	200f      	movs	r0, #15
 8002a1a:	f001 fbd2 	bl	80041c2 <HAL_NVIC_EnableIRQ>

}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000

08002a2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b088      	sub	sp, #32
 8002a30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a32:	f107 030c 	add.w	r3, r7, #12
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	605a      	str	r2, [r3, #4]
 8002a3c:	609a      	str	r2, [r3, #8]
 8002a3e:	60da      	str	r2, [r3, #12]
 8002a40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a42:	4b36      	ldr	r3, [pc, #216]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	4a35      	ldr	r2, [pc, #212]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a4c:	6153      	str	r3, [r2, #20]
 8002a4e:	4b33      	ldr	r3, [pc, #204]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a56:	60bb      	str	r3, [r7, #8]
 8002a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5a:	4b30      	ldr	r3, [pc, #192]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	4a2f      	ldr	r2, [pc, #188]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a64:	6153      	str	r3, [r2, #20]
 8002a66:	4b2d      	ldr	r3, [pc, #180]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6e:	607b      	str	r3, [r7, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a72:	4b2a      	ldr	r3, [pc, #168]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	4a29      	ldr	r2, [pc, #164]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a7c:	6153      	str	r3, [r2, #20]
 8002a7e:	4b27      	ldr	r3, [pc, #156]	@ (8002b1c <MX_GPIO_Init+0xf0>)
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	2140      	movs	r1, #64	@ 0x40
 8002a8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a92:	f001 fed1 	bl	8004838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8002a96:	2200      	movs	r2, #0
 8002a98:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002a9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aa0:	f001 feca 	bl	8004838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	2108      	movs	r1, #8
 8002aa8:	481d      	ldr	r0, [pc, #116]	@ (8002b20 <MX_GPIO_Init+0xf4>)
 8002aaa:	f001 fec5 	bl	8004838 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8002aae:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8002ab2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abc:	2300      	movs	r3, #0
 8002abe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac0:	f107 030c 	add.w	r3, r7, #12
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aca:	f001 fd2b 	bl	8004524 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ad2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002ad6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8002adc:	f107 030c 	add.w	r3, r7, #12
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	480f      	ldr	r0, [pc, #60]	@ (8002b20 <MX_GPIO_Init+0xf4>)
 8002ae4:	f001 fd1e 	bl	8004524 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002ae8:	2308      	movs	r3, #8
 8002aea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aec:	2301      	movs	r3, #1
 8002aee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002af8:	f107 030c 	add.w	r3, r7, #12
 8002afc:	4619      	mov	r1, r3
 8002afe:	4808      	ldr	r0, [pc, #32]	@ (8002b20 <MX_GPIO_Init+0xf4>)
 8002b00:	f001 fd10 	bl	8004524 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002b04:	2200      	movs	r2, #0
 8002b06:	2100      	movs	r1, #0
 8002b08:	2007      	movs	r0, #7
 8002b0a:	f001 fb3e 	bl	800418a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002b0e:	2007      	movs	r0, #7
 8002b10:	f001 fb57 	bl	80041c2 <HAL_NVIC_EnableIRQ>

}
 8002b14:	bf00      	nop
 8002b16:	3720      	adds	r7, #32
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	48000400 	.word	0x48000400

08002b24 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b28:	4b1b      	ldr	r3, [pc, #108]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b9c <MX_I2C1_Init+0x78>)
 8002b2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8002b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b30:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba0 <MX_I2C1_Init+0x7c>)
 8002b32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002b34:	4b18      	ldr	r3, [pc, #96]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b3a:	4b17      	ldr	r3, [pc, #92]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b40:	4b15      	ldr	r3, [pc, #84]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002b46:	4b14      	ldr	r3, [pc, #80]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b4c:	4b12      	ldr	r3, [pc, #72]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b52:	4b11      	ldr	r3, [pc, #68]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b58:	4b0f      	ldr	r3, [pc, #60]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b5e:	480e      	ldr	r0, [pc, #56]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b60:	f001 feb4 	bl	80048cc <HAL_I2C_Init>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002b6a:	f000 fddd 	bl	8003728 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4809      	ldr	r0, [pc, #36]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b72:	f001 ff46 	bl	8004a02 <HAL_I2CEx_ConfigAnalogFilter>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002b7c:	f000 fdd4 	bl	8003728 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b80:	2100      	movs	r1, #0
 8002b82:	4805      	ldr	r0, [pc, #20]	@ (8002b98 <MX_I2C1_Init+0x74>)
 8002b84:	f001 ff88 	bl	8004a98 <HAL_I2CEx_ConfigDigitalFilter>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002b8e:	f000 fdcb 	bl	8003728 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200001f8 	.word	0x200001f8
 8002b9c:	40005400 	.word	0x40005400
 8002ba0:	00201d2b 	.word	0x00201d2b

08002ba4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b08a      	sub	sp, #40	@ 0x28
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bac:	f107 0314 	add.w	r3, r7, #20
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	605a      	str	r2, [r3, #4]
 8002bb6:	609a      	str	r2, [r3, #8]
 8002bb8:	60da      	str	r2, [r3, #12]
 8002bba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a43      	ldr	r2, [pc, #268]	@ (8002cd0 <HAL_I2C_MspInit+0x12c>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d17f      	bne.n	8002cc6 <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bc6:	4b43      	ldr	r3, [pc, #268]	@ (8002cd4 <HAL_I2C_MspInit+0x130>)
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	4a42      	ldr	r2, [pc, #264]	@ (8002cd4 <HAL_I2C_MspInit+0x130>)
 8002bcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bd0:	6153      	str	r3, [r2, #20]
 8002bd2:	4b40      	ldr	r3, [pc, #256]	@ (8002cd4 <HAL_I2C_MspInit+0x130>)
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bda:	613b      	str	r3, [r7, #16]
 8002bdc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002bde:	23c0      	movs	r3, #192	@ 0xc0
 8002be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002be2:	2312      	movs	r3, #18
 8002be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bea:	2303      	movs	r3, #3
 8002bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002bee:	2304      	movs	r3, #4
 8002bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bf2:	f107 0314 	add.w	r3, r7, #20
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4837      	ldr	r0, [pc, #220]	@ (8002cd8 <HAL_I2C_MspInit+0x134>)
 8002bfa:	f001 fc93 	bl	8004524 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bfe:	4b35      	ldr	r3, [pc, #212]	@ (8002cd4 <HAL_I2C_MspInit+0x130>)
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	4a34      	ldr	r2, [pc, #208]	@ (8002cd4 <HAL_I2C_MspInit+0x130>)
 8002c04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c08:	61d3      	str	r3, [r2, #28]
 8002c0a:	4b32      	ldr	r3, [pc, #200]	@ (8002cd4 <HAL_I2C_MspInit+0x130>)
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8002c16:	4b31      	ldr	r3, [pc, #196]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c18:	4a31      	ldr	r2, [pc, #196]	@ (8002ce0 <HAL_I2C_MspInit+0x13c>)
 8002c1a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c1c:	4b2f      	ldr	r3, [pc, #188]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c22:	4b2e      	ldr	r3, [pc, #184]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c28:	4b2c      	ldr	r3, [pc, #176]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c2a:	2280      	movs	r2, #128	@ 0x80
 8002c2c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c34:	4b29      	ldr	r3, [pc, #164]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002c3a:	4b28      	ldr	r3, [pc, #160]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c40:	4b26      	ldr	r3, [pc, #152]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002c46:	4825      	ldr	r0, [pc, #148]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c48:	f001 fad5 	bl	80041f6 <HAL_DMA_Init>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8002c52:	f000 fd69 	bl	8003728 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 8002c56:	4b23      	ldr	r3, [pc, #140]	@ (8002ce4 <HAL_I2C_MspInit+0x140>)
 8002c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c5a:	4a22      	ldr	r2, [pc, #136]	@ (8002ce4 <HAL_I2C_MspInit+0x140>)
 8002c5c:	f043 0320 	orr.w	r3, r3, #32
 8002c60:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a1d      	ldr	r2, [pc, #116]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c66:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c68:	4a1c      	ldr	r2, [pc, #112]	@ (8002cdc <HAL_I2C_MspInit+0x138>)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c70:	4a1e      	ldr	r2, [pc, #120]	@ (8002cec <HAL_I2C_MspInit+0x148>)
 8002c72:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c74:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c76:	2210      	movs	r2, #16
 8002c78:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c80:	4b19      	ldr	r3, [pc, #100]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c82:	2280      	movs	r2, #128	@ 0x80
 8002c84:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c86:	4b18      	ldr	r3, [pc, #96]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c8c:	4b16      	ldr	r3, [pc, #88]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002c92:	4b15      	ldr	r3, [pc, #84]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002c98:	4b13      	ldr	r3, [pc, #76]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002c9e:	4812      	ldr	r0, [pc, #72]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002ca0:	f001 faa9 	bl	80041f6 <HAL_DMA_Init>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 8002caa:	f000 fd3d 	bl	8003728 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 8002cae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce4 <HAL_I2C_MspInit+0x140>)
 8002cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cb2:	4a0c      	ldr	r2, [pc, #48]	@ (8002ce4 <HAL_I2C_MspInit+0x140>)
 8002cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cb8:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002cbe:	639a      	str	r2, [r3, #56]	@ 0x38
 8002cc0:	4a09      	ldr	r2, [pc, #36]	@ (8002ce8 <HAL_I2C_MspInit+0x144>)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	3728      	adds	r7, #40	@ 0x28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40005400 	.word	0x40005400
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	48000400 	.word	0x48000400
 8002cdc:	2000024c 	.word	0x2000024c
 8002ce0:	40020058 	.word	0x40020058
 8002ce4:	40010000 	.word	0x40010000
 8002ce8:	20000290 	.word	0x20000290
 8002cec:	4002001c 	.word	0x4002001c

08002cf0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b0ab      	sub	sp, #172	@ 0xac
 8002cf4:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002cf6:	f001 f8e3 	bl	8003ec0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002cfa:	f000 fca3 	bl	8003644 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002cfe:	f7ff fe95 	bl	8002a2c <MX_GPIO_Init>
	MX_DMA_Init();
 8002d02:	f7ff fe65 	bl	80029d0 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8002d06:	f001 f83d 	bl	8003d84 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8002d0a:	f000 fd13 	bl	8003734 <MX_SPI1_Init>
	MX_I2C1_Init();
 8002d0e:	f7ff ff09 	bl	8002b24 <MX_I2C1_Init>
	MX_TIM7_Init();
 8002d12:	f000 ffbf 	bl	8003c94 <MX_TIM7_Init>
	MX_TIM6_Init();
 8002d16:	f000 ff85 	bl	8003c24 <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */

	ILI9341_Reset();
 8002d1a:	f7ff fabc 	bl	8002296 <ILI9341_Reset>
	HAL_Delay(10);
 8002d1e:	200a      	movs	r0, #10
 8002d20:	f001 f934 	bl	8003f8c <HAL_Delay>
	ILI9341_Init();
 8002d24:	f7ff fae8 	bl	80022f8 <ILI9341_Init>
	HAL_Delay(50);
 8002d28:	2032      	movs	r0, #50	@ 0x32
 8002d2a:	f001 f92f 	bl	8003f8c <HAL_Delay>

	ILI9341_SetRotation(3);
 8002d2e:	2003      	movs	r0, #3
 8002d30:	f7ff fbf0 	bl	8002514 <ILI9341_SetRotation>
	ILI9341_FillScreen(BGCOLOR);
 8002d34:	2000      	movs	r0, #0
 8002d36:	f7ff fcdb 	bl	80026f0 <ILI9341_FillScreen>

	HAL_TIM_Base_Start_IT(&htim6);
 8002d3a:	48ae      	ldr	r0, [pc, #696]	@ (8002ff4 <main+0x304>)
 8002d3c:	f003 ff96 	bl	8006c6c <HAL_TIM_Base_Start_IT>

	char *big[4] = { "10:00", "", "", "" };
 8002d40:	4bad      	ldr	r3, [pc, #692]	@ (8002ff8 <main+0x308>)
 8002d42:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char *small[4] = { ":00", "C", "%", "hPa" };
 8002d4c:	4bab      	ldr	r3, [pc, #684]	@ (8002ffc <main+0x30c>)
 8002d4e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8002d52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char *line2[4] = { "date", "", "", "" };
 8002d58:	4ba9      	ldr	r3, [pc, #676]	@ (8003000 <main+0x310>)
 8002d5a:	f107 0420 	add.w	r4, r7, #32
 8002d5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	float sim_temp = 22.1f;
 8002d64:	4ba7      	ldr	r3, [pc, #668]	@ (8003004 <main+0x314>)
 8002d66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	float last_temp = -1.0f;
 8002d6a:	4ba7      	ldr	r3, [pc, #668]	@ (8003008 <main+0x318>)
 8002d6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	int16_t sim_humidity = 50;
 8002d70:	2332      	movs	r3, #50	@ 0x32
 8002d72:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
	int16_t last_humidity = -1;
 8002d76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d7a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

	int16_t sim_pressure = 1013;
 8002d7e:	f240 33f5 	movw	r3, #1013	@ 0x3f5
 8002d82:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
	int16_t last_pressure = -1;
 8002d86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d8a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90

	int16_t weather = 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e

	// simulacia casu
	int base_hours = 14;
 8002d94:	230e      	movs	r3, #14
 8002d96:	67bb      	str	r3, [r7, #120]	@ 0x78
	int base_minutes = 30;
 8002d98:	231e      	movs	r3, #30
 8002d9a:	677b      	str	r3, [r7, #116]	@ 0x74
	int base_seconds = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	673b      	str	r3, [r7, #112]	@ 0x70

	int last_second_val = -1;
 8002da0:	f04f 33ff 	mov.w	r3, #4294967295
 8002da4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	char time_string[10];
	char seconds_string[5];
	char date_string[12] = "21.01.2026";
 8002da8:	4a98      	ldr	r2, [pc, #608]	@ (800300c <main+0x31c>)
 8002daa:	463b      	mov	r3, r7
 8002dac:	ca07      	ldmia	r2, {r0, r1, r2}
 8002dae:	c303      	stmia	r3!, {r0, r1}
 8002db0:	801a      	strh	r2, [r3, #0]
 8002db2:	3302      	adds	r3, #2
 8002db4:	0c12      	lsrs	r2, r2, #16
 8002db6:	701a      	strb	r2, [r3, #0]
 8002db8:	2300      	movs	r3, #0
 8002dba:	72fb      	strb	r3, [r7, #11]


		DrawDataCentered_WithOffset("Welcome!", FONT4, 2, 65, FCOLOR);
 8002dbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	2341      	movs	r3, #65	@ 0x41
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	4992      	ldr	r1, [pc, #584]	@ (8003010 <main+0x320>)
 8002dc8:	4892      	ldr	r0, [pc, #584]	@ (8003014 <main+0x324>)
 8002dca:	f7fe f915 	bl	8000ff8 <DrawDataCentered_WithOffset>
		DrawDataCentered_WithOffset("Weather station created by:", FONT4, 1,
 8002dce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dd2:	9300      	str	r3, [sp, #0]
 8002dd4:	2373      	movs	r3, #115	@ 0x73
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	498d      	ldr	r1, [pc, #564]	@ (8003010 <main+0x320>)
 8002dda:	488f      	ldr	r0, [pc, #572]	@ (8003018 <main+0x328>)
 8002ddc:	f7fe f90c 	bl	8000ff8 <DrawDataCentered_WithOffset>
				115, FCOLOR);
		DrawDataCentered_WithOffset("Bodor, Gavendova,", FONT4, 1,
				115 + FONT4[2] + 1, FCOLOR);
 8002de0:	4b8b      	ldr	r3, [pc, #556]	@ (8003010 <main+0x320>)
 8002de2:	789b      	ldrb	r3, [r3, #2]
		DrawDataCentered_WithOffset("Bodor, Gavendova,", FONT4, 1,
 8002de4:	3374      	adds	r3, #116	@ 0x74
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002dec:	9200      	str	r2, [sp, #0]
 8002dee:	2201      	movs	r2, #1
 8002df0:	4987      	ldr	r1, [pc, #540]	@ (8003010 <main+0x320>)
 8002df2:	488a      	ldr	r0, [pc, #552]	@ (800301c <main+0x32c>)
 8002df4:	f7fe f900 	bl	8000ff8 <DrawDataCentered_WithOffset>
		DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1,
				115 + (FONT4[2])*2 + 1, FCOLOR);
 8002df8:	4b85      	ldr	r3, [pc, #532]	@ (8003010 <main+0x320>)
 8002dfa:	789b      	ldrb	r3, [r3, #2]
		DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1,
 8002dfc:	333a      	adds	r3, #58	@ 0x3a
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e08:	9200      	str	r2, [sp, #0]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	4980      	ldr	r1, [pc, #512]	@ (8003010 <main+0x320>)
 8002e0e:	4884      	ldr	r0, [pc, #528]	@ (8003020 <main+0x330>)
 8002e10:	f7fe f8f2 	bl	8000ff8 <DrawDataCentered_WithOffset>

		if (mode == 0) {
 8002e14:	4b83      	ldr	r3, [pc, #524]	@ (8003024 <main+0x334>)
 8002e16:	f993 3000 	ldrsb.w	r3, [r3]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f040 81ff 	bne.w	800321e <main+0x52e>
		DrawDataCentered_WithOffset("*Press the button to stop the screen",
		FONT4, 1, 240 - FONT4[2] - 1, RED);
 8002e20:	4b7b      	ldr	r3, [pc, #492]	@ (8003010 <main+0x320>)
 8002e22:	789a      	ldrb	r2, [r3, #2]
		DrawDataCentered_WithOffset("*Press the button to stop the screen",
 8002e24:	f06f 0310 	mvn.w	r3, #16
 8002e28:	1a9b      	subs	r3, r3, r2
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002e30:	9200      	str	r2, [sp, #0]
 8002e32:	2201      	movs	r2, #1
 8002e34:	4976      	ldr	r1, [pc, #472]	@ (8003010 <main+0x320>)
 8002e36:	487c      	ldr	r0, [pc, #496]	@ (8003028 <main+0x338>)
 8002e38:	f7fe f8de 	bl	8000ff8 <DrawDataCentered_WithOffset>
		HAL_Delay(3000);
 8002e3c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002e40:	f001 f8a4 	bl	8003f8c <HAL_Delay>

		ILI9341_FillScreen(BGCOLOR);
 8002e44:	2000      	movs	r0, #0
 8002e46:	f7ff fc53 	bl	80026f0 <ILI9341_FillScreen>

		while (1) {
			uint32_t total_s = HAL_GetTick() / 1000;
 8002e4a:	f001 f893 	bl	8003f74 <HAL_GetTick>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	4a76      	ldr	r2, [pc, #472]	@ (800302c <main+0x33c>)
 8002e52:	fba2 2303 	umull	r2, r3, r2, r3
 8002e56:	099b      	lsrs	r3, r3, #6
 8002e58:	65fb      	str	r3, [r7, #92]	@ 0x5c
			int current_s = (base_seconds + total_s) % 60;
 8002e5a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002e5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e5e:	18d1      	adds	r1, r2, r3
 8002e60:	4b73      	ldr	r3, [pc, #460]	@ (8003030 <main+0x340>)
 8002e62:	fba3 2301 	umull	r2, r3, r3, r1
 8002e66:	095a      	lsrs	r2, r3, #5
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	1aca      	subs	r2, r1, r3
 8002e72:	65ba      	str	r2, [r7, #88]	@ 0x58
			int current_m = (base_minutes + (base_seconds + total_s) / 60) % 60;
 8002e74:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002e76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e78:	4413      	add	r3, r2
 8002e7a:	4a6d      	ldr	r2, [pc, #436]	@ (8003030 <main+0x340>)
 8002e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e80:	095a      	lsrs	r2, r3, #5
 8002e82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e84:	18d1      	adds	r1, r2, r3
 8002e86:	4b6a      	ldr	r3, [pc, #424]	@ (8003030 <main+0x340>)
 8002e88:	fba3 2301 	umull	r2, r3, r3, r1
 8002e8c:	095a      	lsrs	r2, r3, #5
 8002e8e:	4613      	mov	r3, r2
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	1aca      	subs	r2, r1, r3
 8002e98:	657a      	str	r2, [r7, #84]	@ 0x54
			int current_h = (base_hours
					+ (base_minutes + (base_seconds + total_s) / 60) / 60) % 24;
 8002e9a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002e9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e9e:	4413      	add	r3, r2
 8002ea0:	4a63      	ldr	r2, [pc, #396]	@ (8003030 <main+0x340>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	095a      	lsrs	r2, r3, #5
 8002ea8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eaa:	4413      	add	r3, r2
 8002eac:	4a60      	ldr	r2, [pc, #384]	@ (8003030 <main+0x340>)
 8002eae:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb2:	095a      	lsrs	r2, r3, #5
 8002eb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002eb6:	18d1      	adds	r1, r2, r3
 8002eb8:	4b5e      	ldr	r3, [pc, #376]	@ (8003034 <main+0x344>)
 8002eba:	fba3 2301 	umull	r2, r3, r3, r1
 8002ebe:	091a      	lsrs	r2, r3, #4
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4413      	add	r3, r2
 8002ec6:	00db      	lsls	r3, r3, #3
 8002ec8:	1aca      	subs	r2, r1, r3
			int current_h = (base_hours
 8002eca:	653a      	str	r2, [r7, #80]	@ 0x50

			if (!btn_pressed && (HAL_GetTick() - change >= 5000)) {
 8002ecc:	4b5a      	ldr	r3, [pc, #360]	@ (8003038 <main+0x348>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f040 80de 	bne.w	8003094 <main+0x3a4>
 8002ed8:	f001 f84c 	bl	8003f74 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	4b57      	ldr	r3, [pc, #348]	@ (800303c <main+0x34c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	f240 80d3 	bls.w	8003094 <main+0x3a4>
				screen++;
 8002eee:	4b54      	ldr	r3, [pc, #336]	@ (8003040 <main+0x350>)
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	4b52      	ldr	r3, [pc, #328]	@ (8003040 <main+0x350>)
 8002ef8:	701a      	strb	r2, [r3, #0]
				if (screen > 5)
 8002efa:	4b51      	ldr	r3, [pc, #324]	@ (8003040 <main+0x350>)
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b05      	cmp	r3, #5
 8002f00:	d902      	bls.n	8002f08 <main+0x218>
					screen = 0;
 8002f02:	4b4f      	ldr	r3, [pc, #316]	@ (8003040 <main+0x350>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	701a      	strb	r2, [r3, #0]
				change = HAL_GetTick();
 8002f08:	f001 f834 	bl	8003f74 <HAL_GetTick>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	4a4b      	ldr	r2, [pc, #300]	@ (800303c <main+0x34c>)
 8002f10:	6013      	str	r3, [r2, #0]

				ILI9341_FillScreen(BGCOLOR);
 8002f12:	2000      	movs	r0, #0
 8002f14:	f7ff fbec 	bl	80026f0 <ILI9341_FillScreen>
				last_temp = -1.0f;
 8002f18:	4b3b      	ldr	r3, [pc, #236]	@ (8003008 <main+0x318>)
 8002f1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
				last_humidity = -1;
 8002f1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f22:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
				last_pressure = -1;
 8002f26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f2a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90

				switch (screen) {
 8002f2e:	4b44      	ldr	r3, [pc, #272]	@ (8003040 <main+0x350>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b05      	cmp	r3, #5
 8002f34:	f200 80ae 	bhi.w	8003094 <main+0x3a4>
 8002f38:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <main+0x250>)
 8002f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3e:	bf00      	nop
 8002f40:	08003095 	.word	0x08003095
 8002f44:	08002f59 	.word	0x08002f59
 8002f48:	08003095 	.word	0x08003095
 8002f4c:	08002f89 	.word	0x08002f89
 8002f50:	08003095 	.word	0x08003095
 8002f54:	0800305d 	.word	0x0800305d
				case 0:
					break;
				case 1:
					DrawDataCentered2(time_string, seconds_string, date_string,
 8002f58:	463a      	mov	r2, r7
 8002f5a:	f107 010c 	add.w	r1, r7, #12
 8002f5e:	f107 0014 	add.w	r0, r7, #20
 8002f62:	2303      	movs	r3, #3
 8002f64:	9302      	str	r3, [sp, #8]
 8002f66:	2303      	movs	r3, #3
 8002f68:	9301      	str	r3, [sp, #4]
 8002f6a:	2305      	movs	r3, #5
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	4b28      	ldr	r3, [pc, #160]	@ (8003010 <main+0x320>)
 8002f70:	f7fe f893 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3);
					DrawDataCentered_WithOffset(date_string, FONT4, 3, 140,
 8002f74:	4638      	mov	r0, r7
 8002f76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	238c      	movs	r3, #140	@ 0x8c
 8002f7e:	2203      	movs	r2, #3
 8002f80:	4923      	ldr	r1, [pc, #140]	@ (8003010 <main+0x320>)
 8002f82:	f7fe f839 	bl	8000ff8 <DrawDataCentered_WithOffset>
					FCOLOR);
					break;
 8002f86:	e085      	b.n	8003094 <main+0x3a4>
				case 2:
					break;

				case 3:
					if (sim_humidity >= 40 && sim_humidity <= 60) {
 8002f88:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8002f8c:	2b27      	cmp	r3, #39	@ 0x27
 8002f8e:	dd08      	ble.n	8002fa2 <main+0x2b2>
 8002f90:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8002f94:	2b3c      	cmp	r3, #60	@ 0x3c
 8002f96:	dc04      	bgt.n	8002fa2 <main+0x2b2>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl), "COMFORT");
 8002f98:	4a2a      	ldr	r2, [pc, #168]	@ (8003044 <main+0x354>)
 8002f9a:	210a      	movs	r1, #10
 8002f9c:	482a      	ldr	r0, [pc, #168]	@ (8003048 <main+0x358>)
 8002f9e:	f005 f9eb 	bl	8008378 <sniprintf>
					}
					if (sim_humidity < 40) {
 8002fa2:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8002fa6:	2b27      	cmp	r3, #39	@ 0x27
 8002fa8:	dc04      	bgt.n	8002fb4 <main+0x2c4>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl), "DRY");
 8002faa:	4a28      	ldr	r2, [pc, #160]	@ (800304c <main+0x35c>)
 8002fac:	210a      	movs	r1, #10
 8002fae:	4826      	ldr	r0, [pc, #152]	@ (8003048 <main+0x358>)
 8002fb0:	f005 f9e2 	bl	8008378 <sniprintf>
					}
					if (sim_humidity > 60) {
 8002fb4:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8002fb8:	2b3c      	cmp	r3, #60	@ 0x3c
 8002fba:	dd04      	ble.n	8002fc6 <main+0x2d6>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl), "HUMID");
 8002fbc:	4a24      	ldr	r2, [pc, #144]	@ (8003050 <main+0x360>)
 8002fbe:	210a      	movs	r1, #10
 8002fc0:	4821      	ldr	r0, [pc, #132]	@ (8003048 <main+0x358>)
 8002fc2:	f005 f9d9 	bl	8008378 <sniprintf>
					}
					DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	9302      	str	r3, [sp, #8]
 8002fca:	2303      	movs	r3, #3
 8002fcc:	9301      	str	r3, [sp, #4]
 8002fce:	2305      	movs	r3, #5
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8003010 <main+0x320>)
 8002fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8003048 <main+0x358>)
 8002fd6:	491f      	ldr	r1, [pc, #124]	@ (8003054 <main+0x364>)
 8002fd8:	481f      	ldr	r0, [pc, #124]	@ (8003058 <main+0x368>)
 8002fda:	f7fe f85e 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3);
					DrawDataCentered_WithOffset(string_hum_lvl, FONT4, 3, 140,
 8002fde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	238c      	movs	r3, #140	@ 0x8c
 8002fe6:	2203      	movs	r2, #3
 8002fe8:	4909      	ldr	r1, [pc, #36]	@ (8003010 <main+0x320>)
 8002fea:	4817      	ldr	r0, [pc, #92]	@ (8003048 <main+0x358>)
 8002fec:	f7fe f804 	bl	8000ff8 <DrawDataCentered_WithOffset>
					FCOLOR);
					break;
 8002ff0:	e050      	b.n	8003094 <main+0x3a4>
 8002ff2:	bf00      	nop
 8002ff4:	200003b8 	.word	0x200003b8
 8002ff8:	0800a754 	.word	0x0800a754
 8002ffc:	0800a768 	.word	0x0800a768
 8003000:	0800a780 	.word	0x0800a780
 8003004:	41b0cccd 	.word	0x41b0cccd
 8003008:	bf800000 	.word	0xbf800000
 800300c:	0800a790 	.word	0x0800a790
 8003010:	0800a79c 	.word	0x0800a79c
 8003014:	0800a670 	.word	0x0800a670
 8003018:	0800a67c 	.word	0x0800a67c
 800301c:	0800a698 	.word	0x0800a698
 8003020:	0800a6ac 	.word	0x0800a6ac
 8003024:	20000004 	.word	0x20000004
 8003028:	0800a6bc 	.word	0x0800a6bc
 800302c:	10624dd3 	.word	0x10624dd3
 8003030:	88888889 	.word	0x88888889
 8003034:	aaaaaaab 	.word	0xaaaaaaab
 8003038:	20000304 	.word	0x20000304
 800303c:	20000300 	.word	0x20000300
 8003040:	200002ff 	.word	0x200002ff
 8003044:	0800a6e4 	.word	0x0800a6e4
 8003048:	200002ec 	.word	0x200002ec
 800304c:	0800a6ec 	.word	0x0800a6ec
 8003050:	0800a6f0 	.word	0x0800a6f0
 8003054:	0800a6f8 	.word	0x0800a6f8
 8003058:	200002e4 	.word	0x200002e4
					break;
				case 4:
					break;
				case 5:
					if (weather == 0) { //slnecno
 800305c:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8003060:	2b00      	cmp	r3, #0
 8003062:	d104      	bne.n	800306e <main+0x37e>
						DrawSun(YELLOW, 4);
 8003064:	2104      	movs	r1, #4
 8003066:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 800306a:	f7fe fafd 	bl	8001668 <DrawSun>
					}
					if (weather == 1) { //oblacno
 800306e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8003072:	2b01      	cmp	r3, #1
 8003074:	d104      	bne.n	8003080 <main+0x390>
						DrawCloud(DARKGREY, 4);
 8003076:	2104      	movs	r1, #4
 8003078:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 800307c:	f7fe fc30 	bl	80018e0 <DrawCloud>
					}
					if (weather == 2) { //dazd
 8003080:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8003084:	2b02      	cmp	r3, #2
 8003086:	d104      	bne.n	8003092 <main+0x3a2>
						DrawRain(DARKGREY, 4);
 8003088:	2104      	movs	r1, #4
 800308a:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 800308e:	f7fe fded 	bl	8001c6c <DrawRain>
					}
					break;
 8003092:	bf00      	nop
				}
			}

			//dynamic
			if (screen == 1) {
 8003094:	4bab      	ldr	r3, [pc, #684]	@ (8003344 <main+0x654>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d123      	bne.n	80030e4 <main+0x3f4>
				if (current_s != last_second_val) {
 800309c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800309e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d01e      	beq.n	80030e4 <main+0x3f4>

					sprintf(time_string, "%02d:%02d", current_h, current_m);
 80030a6:	f107 0014 	add.w	r0, r7, #20
 80030aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80030ae:	49a6      	ldr	r1, [pc, #664]	@ (8003348 <main+0x658>)
 80030b0:	f005 f998 	bl	80083e4 <siprintf>
					sprintf(seconds_string, ":%02d", current_s);
 80030b4:	f107 030c 	add.w	r3, r7, #12
 80030b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80030ba:	49a4      	ldr	r1, [pc, #656]	@ (800334c <main+0x65c>)
 80030bc:	4618      	mov	r0, r3
 80030be:	f005 f991 	bl	80083e4 <siprintf>

					DrawDataCentered2(time_string, seconds_string, date_string,
 80030c2:	463a      	mov	r2, r7
 80030c4:	f107 010c 	add.w	r1, r7, #12
 80030c8:	f107 0014 	add.w	r0, r7, #20
 80030cc:	2303      	movs	r3, #3
 80030ce:	9302      	str	r3, [sp, #8]
 80030d0:	2303      	movs	r3, #3
 80030d2:	9301      	str	r3, [sp, #4]
 80030d4:	2305      	movs	r3, #5
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	4b9d      	ldr	r3, [pc, #628]	@ (8003350 <main+0x660>)
 80030da:	f7fd ffde 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3);

					last_second_val = current_s;
 80030de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
				}
			}

			if (sim_temp != last_temp) {
 80030e4:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80030e8:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80030ec:	eeb4 7a67 	vcmp.f32	s14, s15
 80030f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f4:	d02d      	beq.n	8003152 <main+0x462>

				sprintf(string_temp, "%.1f", sim_temp);
 80030f6:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80030fa:	f7fd fa25 	bl	8000548 <__aeabi_f2d>
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	4994      	ldr	r1, [pc, #592]	@ (8003354 <main+0x664>)
 8003104:	4894      	ldr	r0, [pc, #592]	@ (8003358 <main+0x668>)
 8003106:	f005 f96d 	bl	80083e4 <siprintf>

				if (screen == 2) {
 800310a:	4b8e      	ldr	r3, [pc, #568]	@ (8003344 <main+0x654>)
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	2b02      	cmp	r3, #2
 8003110:	d10c      	bne.n	800312c <main+0x43c>
					DrawDataCentered2(string_temp, "C", "", FONT4, 5, 3, 0);
 8003112:	2300      	movs	r3, #0
 8003114:	9302      	str	r3, [sp, #8]
 8003116:	2303      	movs	r3, #3
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	2305      	movs	r3, #5
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	4b8c      	ldr	r3, [pc, #560]	@ (8003350 <main+0x660>)
 8003120:	4a8e      	ldr	r2, [pc, #568]	@ (800335c <main+0x66c>)
 8003122:	498f      	ldr	r1, [pc, #572]	@ (8003360 <main+0x670>)
 8003124:	488c      	ldr	r0, [pc, #560]	@ (8003358 <main+0x668>)
 8003126:	f7fd ffb8 	bl	800109a <DrawDataCentered2>
 800312a:	e00e      	b.n	800314a <main+0x45a>
				} else if (screen == 0) {
 800312c:	4b85      	ldr	r3, [pc, #532]	@ (8003344 <main+0x654>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10a      	bne.n	800314a <main+0x45a>
					big[1] = string_temp;
 8003134:	4b88      	ldr	r3, [pc, #544]	@ (8003358 <main+0x668>)
 8003136:	647b      	str	r3, [r7, #68]	@ 0x44
					DrawSummary(big, small, line2, FONT4);
 8003138:	f107 0220 	add.w	r2, r7, #32
 800313c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8003140:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003144:	4b82      	ldr	r3, [pc, #520]	@ (8003350 <main+0x660>)
 8003146:	f7fe fa27 	bl	8001598 <DrawSummary>
				}
				last_temp = sim_temp;
 800314a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800314e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			}

			if (sim_humidity != last_humidity) {
 8003152:	f9b7 2082 	ldrsh.w	r2, [r7, #130]	@ 0x82
 8003156:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	@ 0x92
 800315a:	429a      	cmp	r2, r3
 800315c:	d02c      	beq.n	80031b8 <main+0x4c8>

				sprintf(string_humidity, "%d", sim_humidity);
 800315e:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8003162:	461a      	mov	r2, r3
 8003164:	497f      	ldr	r1, [pc, #508]	@ (8003364 <main+0x674>)
 8003166:	4880      	ldr	r0, [pc, #512]	@ (8003368 <main+0x678>)
 8003168:	f005 f93c 	bl	80083e4 <siprintf>

				if (screen == 3) {
 800316c:	4b75      	ldr	r3, [pc, #468]	@ (8003344 <main+0x654>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	2b03      	cmp	r3, #3
 8003172:	d10c      	bne.n	800318e <main+0x49e>
					DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 8003174:	2303      	movs	r3, #3
 8003176:	9302      	str	r3, [sp, #8]
 8003178:	2303      	movs	r3, #3
 800317a:	9301      	str	r3, [sp, #4]
 800317c:	2305      	movs	r3, #5
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	4b73      	ldr	r3, [pc, #460]	@ (8003350 <main+0x660>)
 8003182:	4a7a      	ldr	r2, [pc, #488]	@ (800336c <main+0x67c>)
 8003184:	497a      	ldr	r1, [pc, #488]	@ (8003370 <main+0x680>)
 8003186:	4878      	ldr	r0, [pc, #480]	@ (8003368 <main+0x678>)
 8003188:	f7fd ff87 	bl	800109a <DrawDataCentered2>
 800318c:	e010      	b.n	80031b0 <main+0x4c0>
					FONT4, 5, 3, 3);
				} else if (screen == 0) {
 800318e:	4b6d      	ldr	r3, [pc, #436]	@ (8003344 <main+0x654>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10c      	bne.n	80031b0 <main+0x4c0>
					big[2] = string_humidity;
 8003196:	4b74      	ldr	r3, [pc, #464]	@ (8003368 <main+0x678>)
 8003198:	64bb      	str	r3, [r7, #72]	@ 0x48
					line2[2] = string_hum_lvl;
 800319a:	4b74      	ldr	r3, [pc, #464]	@ (800336c <main+0x67c>)
 800319c:	62bb      	str	r3, [r7, #40]	@ 0x28
					DrawSummary(big, small, line2, FONT4);
 800319e:	f107 0220 	add.w	r2, r7, #32
 80031a2:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80031a6:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80031aa:	4b69      	ldr	r3, [pc, #420]	@ (8003350 <main+0x660>)
 80031ac:	f7fe f9f4 	bl	8001598 <DrawSummary>
				}
				last_humidity = sim_humidity;
 80031b0:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80031b4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
			}

			if (sim_pressure != last_pressure) {
 80031b8:	f9b7 2080 	ldrsh.w	r2, [r7, #128]	@ 0x80
 80031bc:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 80031c0:	429a      	cmp	r2, r3
 80031c2:	f43f ae42 	beq.w	8002e4a <main+0x15a>

				sprintf(string_pressure, "%d", sim_pressure);
 80031c6:	f9b7 3080 	ldrsh.w	r3, [r7, #128]	@ 0x80
 80031ca:	461a      	mov	r2, r3
 80031cc:	4965      	ldr	r1, [pc, #404]	@ (8003364 <main+0x674>)
 80031ce:	4869      	ldr	r0, [pc, #420]	@ (8003374 <main+0x684>)
 80031d0:	f005 f908 	bl	80083e4 <siprintf>

				if (screen == 4) {
 80031d4:	4b5b      	ldr	r3, [pc, #364]	@ (8003344 <main+0x654>)
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d10c      	bne.n	80031f6 <main+0x506>
					DrawDataCentered2(string_pressure, "hPa", "", FONT4, 5, 3,
 80031dc:	2300      	movs	r3, #0
 80031de:	9302      	str	r3, [sp, #8]
 80031e0:	2303      	movs	r3, #3
 80031e2:	9301      	str	r3, [sp, #4]
 80031e4:	2305      	movs	r3, #5
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	4b59      	ldr	r3, [pc, #356]	@ (8003350 <main+0x660>)
 80031ea:	4a5c      	ldr	r2, [pc, #368]	@ (800335c <main+0x66c>)
 80031ec:	4962      	ldr	r1, [pc, #392]	@ (8003378 <main+0x688>)
 80031ee:	4861      	ldr	r0, [pc, #388]	@ (8003374 <main+0x684>)
 80031f0:	f7fd ff53 	bl	800109a <DrawDataCentered2>
 80031f4:	e00e      	b.n	8003214 <main+0x524>
							0);
				} else if (screen == 0) {
 80031f6:	4b53      	ldr	r3, [pc, #332]	@ (8003344 <main+0x654>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10a      	bne.n	8003214 <main+0x524>
					big[3] = string_pressure;
 80031fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003374 <main+0x684>)
 8003200:	64fb      	str	r3, [r7, #76]	@ 0x4c
					DrawSummary(big, small, line2, FONT4);
 8003202:	f107 0220 	add.w	r2, r7, #32
 8003206:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800320a:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800320e:	4b50      	ldr	r3, [pc, #320]	@ (8003350 <main+0x660>)
 8003210:	f7fe f9c2 	bl	8001598 <DrawSummary>
				}
				last_pressure = sim_pressure;
 8003214:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8003218:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
		while (1) {
 800321c:	e615      	b.n	8002e4a <main+0x15a>
			}

		}
	}

		if (mode == 1) {
 800321e:	4b57      	ldr	r3, [pc, #348]	@ (800337c <main+0x68c>)
 8003220:	f993 3000 	ldrsb.w	r3, [r3]
 8003224:	2b01      	cmp	r3, #1
 8003226:	f040 81ea 	bne.w	80035fe <main+0x90e>
		DrawDataCentered_WithOffset("*Press the button to switch screens",
		FONT4, 1, 240 - FONT4[2] - 1, RED);
 800322a:	4b49      	ldr	r3, [pc, #292]	@ (8003350 <main+0x660>)
 800322c:	789a      	ldrb	r2, [r3, #2]
		DrawDataCentered_WithOffset("*Press the button to switch screens",
 800322e:	f06f 0310 	mvn.w	r3, #16
 8003232:	1a9b      	subs	r3, r3, r2
 8003234:	b2db      	uxtb	r3, r3
 8003236:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800323a:	9200      	str	r2, [sp, #0]
 800323c:	2201      	movs	r2, #1
 800323e:	4944      	ldr	r1, [pc, #272]	@ (8003350 <main+0x660>)
 8003240:	484f      	ldr	r0, [pc, #316]	@ (8003380 <main+0x690>)
 8003242:	f7fd fed9 	bl	8000ff8 <DrawDataCentered_WithOffset>
		uint32_t first = 0;
 8003246:	2300      	movs	r3, #0
 8003248:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		while (1) {
			uint32_t total_s = HAL_GetTick() / 1000;
 800324c:	f000 fe92 	bl	8003f74 <HAL_GetTick>
 8003250:	4603      	mov	r3, r0
 8003252:	4a4c      	ldr	r2, [pc, #304]	@ (8003384 <main+0x694>)
 8003254:	fba2 2303 	umull	r2, r3, r2, r3
 8003258:	099b      	lsrs	r3, r3, #6
 800325a:	66fb      	str	r3, [r7, #108]	@ 0x6c
			int current_s = (base_seconds + total_s) % 60;
 800325c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800325e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003260:	18d1      	adds	r1, r2, r3
 8003262:	4b49      	ldr	r3, [pc, #292]	@ (8003388 <main+0x698>)
 8003264:	fba3 2301 	umull	r2, r3, r3, r1
 8003268:	095a      	lsrs	r2, r3, #5
 800326a:	4613      	mov	r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	1aca      	subs	r2, r1, r3
 8003274:	66ba      	str	r2, [r7, #104]	@ 0x68
			int current_m = (base_minutes + (base_seconds + total_s) / 60) % 60;
 8003276:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003278:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800327a:	4413      	add	r3, r2
 800327c:	4a42      	ldr	r2, [pc, #264]	@ (8003388 <main+0x698>)
 800327e:	fba2 2303 	umull	r2, r3, r2, r3
 8003282:	095a      	lsrs	r2, r3, #5
 8003284:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003286:	18d1      	adds	r1, r2, r3
 8003288:	4b3f      	ldr	r3, [pc, #252]	@ (8003388 <main+0x698>)
 800328a:	fba3 2301 	umull	r2, r3, r3, r1
 800328e:	095a      	lsrs	r2, r3, #5
 8003290:	4613      	mov	r3, r2
 8003292:	011b      	lsls	r3, r3, #4
 8003294:	1a9b      	subs	r3, r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	1aca      	subs	r2, r1, r3
 800329a:	667a      	str	r2, [r7, #100]	@ 0x64
			int current_h = (base_hours
					+ (base_minutes + (base_seconds + total_s) / 60) / 60) % 24;
 800329c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800329e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032a0:	4413      	add	r3, r2
 80032a2:	4a39      	ldr	r2, [pc, #228]	@ (8003388 <main+0x698>)
 80032a4:	fba2 2303 	umull	r2, r3, r2, r3
 80032a8:	095a      	lsrs	r2, r3, #5
 80032aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032ac:	4413      	add	r3, r2
 80032ae:	4a36      	ldr	r2, [pc, #216]	@ (8003388 <main+0x698>)
 80032b0:	fba2 2303 	umull	r2, r3, r2, r3
 80032b4:	095a      	lsrs	r2, r3, #5
 80032b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032b8:	18d1      	adds	r1, r2, r3
 80032ba:	4b34      	ldr	r3, [pc, #208]	@ (800338c <main+0x69c>)
 80032bc:	fba3 2301 	umull	r2, r3, r3, r1
 80032c0:	091a      	lsrs	r2, r3, #4
 80032c2:	4613      	mov	r3, r2
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	4413      	add	r3, r2
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	1aca      	subs	r2, r1, r3
			int current_h = (base_hours
 80032cc:	663a      	str	r2, [r7, #96]	@ 0x60
			if (btn_pressed) {
 80032ce:	4b30      	ldr	r3, [pc, #192]	@ (8003390 <main+0x6a0>)
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 80c8 	beq.w	800346a <main+0x77a>
				screen++;
 80032da:	4b1a      	ldr	r3, [pc, #104]	@ (8003344 <main+0x654>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	3301      	adds	r3, #1
 80032e0:	b2da      	uxtb	r2, r3
 80032e2:	4b18      	ldr	r3, [pc, #96]	@ (8003344 <main+0x654>)
 80032e4:	701a      	strb	r2, [r3, #0]
				if (screen > 5)
 80032e6:	4b17      	ldr	r3, [pc, #92]	@ (8003344 <main+0x654>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b05      	cmp	r3, #5
 80032ec:	d902      	bls.n	80032f4 <main+0x604>
					screen = 0;
 80032ee:	4b15      	ldr	r3, [pc, #84]	@ (8003344 <main+0x654>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]

				ILI9341_FillScreen(BGCOLOR);
 80032f4:	2000      	movs	r0, #0
 80032f6:	f7ff f9fb 	bl	80026f0 <ILI9341_FillScreen>
				last_temp = -1.0f;
 80032fa:	4b26      	ldr	r3, [pc, #152]	@ (8003394 <main+0x6a4>)
 80032fc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
				last_humidity = -1;
 8003300:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003304:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
				last_pressure = -1;
 8003308:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800330c:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90

				first = 1;
 8003310:	2301      	movs	r3, #1
 8003312:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
				btn_pressed = 0;
 8003316:	4b1e      	ldr	r3, [pc, #120]	@ (8003390 <main+0x6a0>)
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
				switch (screen) {
 800331c:	4b09      	ldr	r3, [pc, #36]	@ (8003344 <main+0x654>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b05      	cmp	r3, #5
 8003322:	f200 80a2 	bhi.w	800346a <main+0x77a>
 8003326:	a201      	add	r2, pc, #4	@ (adr r2, 800332c <main+0x63c>)
 8003328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800332c:	0800346b 	.word	0x0800346b
 8003330:	08003399 	.word	0x08003399
 8003334:	0800346b 	.word	0x0800346b
 8003338:	080033c9 	.word	0x080033c9
 800333c:	0800346b 	.word	0x0800346b
 8003340:	08003433 	.word	0x08003433
 8003344:	200002ff 	.word	0x200002ff
 8003348:	0800a6fc 	.word	0x0800a6fc
 800334c:	0800a708 	.word	0x0800a708
 8003350:	0800a79c 	.word	0x0800a79c
 8003354:	0800a710 	.word	0x0800a710
 8003358:	200002f8 	.word	0x200002f8
 800335c:	0800a718 	.word	0x0800a718
 8003360:	0800a71c 	.word	0x0800a71c
 8003364:	0800a720 	.word	0x0800a720
 8003368:	200002e4 	.word	0x200002e4
 800336c:	200002ec 	.word	0x200002ec
 8003370:	0800a6f8 	.word	0x0800a6f8
 8003374:	200002dc 	.word	0x200002dc
 8003378:	0800a724 	.word	0x0800a724
 800337c:	20000004 	.word	0x20000004
 8003380:	0800a728 	.word	0x0800a728
 8003384:	10624dd3 	.word	0x10624dd3
 8003388:	88888889 	.word	0x88888889
 800338c:	aaaaaaab 	.word	0xaaaaaaab
 8003390:	20000304 	.word	0x20000304
 8003394:	bf800000 	.word	0xbf800000
				case 0:
					break;
				case 1:
					DrawDataCentered2(time_string, seconds_string, date_string,
 8003398:	463a      	mov	r2, r7
 800339a:	f107 010c 	add.w	r1, r7, #12
 800339e:	f107 0014 	add.w	r0, r7, #20
 80033a2:	2303      	movs	r3, #3
 80033a4:	9302      	str	r3, [sp, #8]
 80033a6:	2303      	movs	r3, #3
 80033a8:	9301      	str	r3, [sp, #4]
 80033aa:	2305      	movs	r3, #5
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	4b94      	ldr	r3, [pc, #592]	@ (8003600 <main+0x910>)
 80033b0:	f7fd fe73 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3);
					DrawDataCentered_WithOffset(date_string, FONT4, 3, 140,
 80033b4:	4638      	mov	r0, r7
 80033b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	238c      	movs	r3, #140	@ 0x8c
 80033be:	2203      	movs	r2, #3
 80033c0:	498f      	ldr	r1, [pc, #572]	@ (8003600 <main+0x910>)
 80033c2:	f7fd fe19 	bl	8000ff8 <DrawDataCentered_WithOffset>
					FCOLOR);
					break;
 80033c6:	e050      	b.n	800346a <main+0x77a>
				case 2:
					break;

				case 3:
					if (sim_humidity >= 40 && sim_humidity <= 60) {
 80033c8:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 80033cc:	2b27      	cmp	r3, #39	@ 0x27
 80033ce:	dd08      	ble.n	80033e2 <main+0x6f2>
 80033d0:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 80033d4:	2b3c      	cmp	r3, #60	@ 0x3c
 80033d6:	dc04      	bgt.n	80033e2 <main+0x6f2>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl), "COMFORT");
 80033d8:	4a8a      	ldr	r2, [pc, #552]	@ (8003604 <main+0x914>)
 80033da:	210a      	movs	r1, #10
 80033dc:	488a      	ldr	r0, [pc, #552]	@ (8003608 <main+0x918>)
 80033de:	f004 ffcb 	bl	8008378 <sniprintf>
					}
					if (sim_humidity < 40) {
 80033e2:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 80033e6:	2b27      	cmp	r3, #39	@ 0x27
 80033e8:	dc04      	bgt.n	80033f4 <main+0x704>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl), "DRY");
 80033ea:	4a88      	ldr	r2, [pc, #544]	@ (800360c <main+0x91c>)
 80033ec:	210a      	movs	r1, #10
 80033ee:	4886      	ldr	r0, [pc, #536]	@ (8003608 <main+0x918>)
 80033f0:	f004 ffc2 	bl	8008378 <sniprintf>
					}
					if (sim_humidity > 60) {
 80033f4:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 80033f8:	2b3c      	cmp	r3, #60	@ 0x3c
 80033fa:	dd04      	ble.n	8003406 <main+0x716>
						snprintf(string_hum_lvl, sizeof(string_hum_lvl), "HUMID");
 80033fc:	4a84      	ldr	r2, [pc, #528]	@ (8003610 <main+0x920>)
 80033fe:	210a      	movs	r1, #10
 8003400:	4881      	ldr	r0, [pc, #516]	@ (8003608 <main+0x918>)
 8003402:	f004 ffb9 	bl	8008378 <sniprintf>
					}
					DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 8003406:	2303      	movs	r3, #3
 8003408:	9302      	str	r3, [sp, #8]
 800340a:	2303      	movs	r3, #3
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	2305      	movs	r3, #5
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	4b7b      	ldr	r3, [pc, #492]	@ (8003600 <main+0x910>)
 8003414:	4a7c      	ldr	r2, [pc, #496]	@ (8003608 <main+0x918>)
 8003416:	497f      	ldr	r1, [pc, #508]	@ (8003614 <main+0x924>)
 8003418:	487f      	ldr	r0, [pc, #508]	@ (8003618 <main+0x928>)
 800341a:	f7fd fe3e 	bl	800109a <DrawDataCentered2>
					FONT4, 5, 3, 3);
					DrawDataCentered_WithOffset(string_hum_lvl, FONT4, 3, 140,
 800341e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	238c      	movs	r3, #140	@ 0x8c
 8003426:	2203      	movs	r2, #3
 8003428:	4975      	ldr	r1, [pc, #468]	@ (8003600 <main+0x910>)
 800342a:	4877      	ldr	r0, [pc, #476]	@ (8003608 <main+0x918>)
 800342c:	f7fd fde4 	bl	8000ff8 <DrawDataCentered_WithOffset>
					FCOLOR);
					break;
 8003430:	e01b      	b.n	800346a <main+0x77a>
					break;
				case 4:
					break;
				case 5:
					if (weather == 0) { //slnecno
 8003432:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8003436:	2b00      	cmp	r3, #0
 8003438:	d104      	bne.n	8003444 <main+0x754>
						DrawSun(YELLOW, 4);
 800343a:	2104      	movs	r1, #4
 800343c:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8003440:	f7fe f912 	bl	8001668 <DrawSun>
					}
					if (weather == 1) { //oblacno
 8003444:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8003448:	2b01      	cmp	r3, #1
 800344a:	d104      	bne.n	8003456 <main+0x766>
						DrawCloud(DARKGREY, 4);
 800344c:	2104      	movs	r1, #4
 800344e:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8003452:	f7fe fa45 	bl	80018e0 <DrawCloud>
					}
					if (weather == 2) { //dazd
 8003456:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 800345a:	2b02      	cmp	r3, #2
 800345c:	d104      	bne.n	8003468 <main+0x778>
						DrawRain(DARKGREY, 4);
 800345e:	2104      	movs	r1, #4
 8003460:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8003464:	f7fe fc02 	bl	8001c6c <DrawRain>
					}
					break;
 8003468:	bf00      	nop
				}

			}

			if (first == 1) {
 800346a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800346e:	2b01      	cmp	r3, #1
 8003470:	f47f aeec 	bne.w	800324c <main+0x55c>
				//dynamic
				if (screen == 1) {
 8003474:	4b69      	ldr	r3, [pc, #420]	@ (800361c <main+0x92c>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d123      	bne.n	80034c4 <main+0x7d4>
					if (current_s != last_second_val) {
 800347c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800347e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003482:	429a      	cmp	r2, r3
 8003484:	d01e      	beq.n	80034c4 <main+0x7d4>

						sprintf(time_string, "%02d:%02d", current_h, current_m);
 8003486:	f107 0014 	add.w	r0, r7, #20
 800348a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800348c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800348e:	4964      	ldr	r1, [pc, #400]	@ (8003620 <main+0x930>)
 8003490:	f004 ffa8 	bl	80083e4 <siprintf>
						sprintf(seconds_string, ":%02d", current_s);
 8003494:	f107 030c 	add.w	r3, r7, #12
 8003498:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800349a:	4962      	ldr	r1, [pc, #392]	@ (8003624 <main+0x934>)
 800349c:	4618      	mov	r0, r3
 800349e:	f004 ffa1 	bl	80083e4 <siprintf>

						DrawDataCentered2(time_string, seconds_string,
 80034a2:	463a      	mov	r2, r7
 80034a4:	f107 010c 	add.w	r1, r7, #12
 80034a8:	f107 0014 	add.w	r0, r7, #20
 80034ac:	2303      	movs	r3, #3
 80034ae:	9302      	str	r3, [sp, #8]
 80034b0:	2303      	movs	r3, #3
 80034b2:	9301      	str	r3, [sp, #4]
 80034b4:	2305      	movs	r3, #5
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	4b51      	ldr	r3, [pc, #324]	@ (8003600 <main+0x910>)
 80034ba:	f7fd fdee 	bl	800109a <DrawDataCentered2>
								date_string,
								FONT4, 5, 3, 3);

						last_second_val = current_s;
 80034be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
					}
				}

				if (sim_temp != last_temp) {
 80034c4:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80034c8:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80034cc:	eeb4 7a67 	vcmp.f32	s14, s15
 80034d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d4:	d02d      	beq.n	8003532 <main+0x842>

					sprintf(string_temp, "%.1f", sim_temp);
 80034d6:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80034da:	f7fd f835 	bl	8000548 <__aeabi_f2d>
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	4951      	ldr	r1, [pc, #324]	@ (8003628 <main+0x938>)
 80034e4:	4851      	ldr	r0, [pc, #324]	@ (800362c <main+0x93c>)
 80034e6:	f004 ff7d 	bl	80083e4 <siprintf>

					if (screen == 2) {
 80034ea:	4b4c      	ldr	r3, [pc, #304]	@ (800361c <main+0x92c>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d10c      	bne.n	800350c <main+0x81c>
						DrawDataCentered2(string_temp, "C", "", FONT4, 5, 3, 0);
 80034f2:	2300      	movs	r3, #0
 80034f4:	9302      	str	r3, [sp, #8]
 80034f6:	2303      	movs	r3, #3
 80034f8:	9301      	str	r3, [sp, #4]
 80034fa:	2305      	movs	r3, #5
 80034fc:	9300      	str	r3, [sp, #0]
 80034fe:	4b40      	ldr	r3, [pc, #256]	@ (8003600 <main+0x910>)
 8003500:	4a4b      	ldr	r2, [pc, #300]	@ (8003630 <main+0x940>)
 8003502:	494c      	ldr	r1, [pc, #304]	@ (8003634 <main+0x944>)
 8003504:	4849      	ldr	r0, [pc, #292]	@ (800362c <main+0x93c>)
 8003506:	f7fd fdc8 	bl	800109a <DrawDataCentered2>
 800350a:	e00e      	b.n	800352a <main+0x83a>
					} else if (screen == 0) {
 800350c:	4b43      	ldr	r3, [pc, #268]	@ (800361c <main+0x92c>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10a      	bne.n	800352a <main+0x83a>
						big[1] = string_temp;
 8003514:	4b45      	ldr	r3, [pc, #276]	@ (800362c <main+0x93c>)
 8003516:	647b      	str	r3, [r7, #68]	@ 0x44
						DrawSummary(big, small, line2, FONT4);
 8003518:	f107 0220 	add.w	r2, r7, #32
 800351c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8003520:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003524:	4b36      	ldr	r3, [pc, #216]	@ (8003600 <main+0x910>)
 8003526:	f7fe f837 	bl	8001598 <DrawSummary>
					}
					last_temp = sim_temp;
 800352a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800352e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
				}

				if (sim_humidity != last_humidity) {
 8003532:	f9b7 2082 	ldrsh.w	r2, [r7, #130]	@ 0x82
 8003536:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	@ 0x92
 800353a:	429a      	cmp	r2, r3
 800353c:	d02c      	beq.n	8003598 <main+0x8a8>

					sprintf(string_humidity, "%d", sim_humidity);
 800353e:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8003542:	461a      	mov	r2, r3
 8003544:	493c      	ldr	r1, [pc, #240]	@ (8003638 <main+0x948>)
 8003546:	4834      	ldr	r0, [pc, #208]	@ (8003618 <main+0x928>)
 8003548:	f004 ff4c 	bl	80083e4 <siprintf>

					if (screen == 3) {
 800354c:	4b33      	ldr	r3, [pc, #204]	@ (800361c <main+0x92c>)
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b03      	cmp	r3, #3
 8003552:	d10c      	bne.n	800356e <main+0x87e>
						DrawDataCentered2(string_humidity, "%", string_hum_lvl,
 8003554:	2303      	movs	r3, #3
 8003556:	9302      	str	r3, [sp, #8]
 8003558:	2303      	movs	r3, #3
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	2305      	movs	r3, #5
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	4b27      	ldr	r3, [pc, #156]	@ (8003600 <main+0x910>)
 8003562:	4a29      	ldr	r2, [pc, #164]	@ (8003608 <main+0x918>)
 8003564:	492b      	ldr	r1, [pc, #172]	@ (8003614 <main+0x924>)
 8003566:	482c      	ldr	r0, [pc, #176]	@ (8003618 <main+0x928>)
 8003568:	f7fd fd97 	bl	800109a <DrawDataCentered2>
 800356c:	e010      	b.n	8003590 <main+0x8a0>
						FONT4, 5, 3, 3);
					} else if (screen == 0) {
 800356e:	4b2b      	ldr	r3, [pc, #172]	@ (800361c <main+0x92c>)
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10c      	bne.n	8003590 <main+0x8a0>
						big[2] = string_humidity;
 8003576:	4b28      	ldr	r3, [pc, #160]	@ (8003618 <main+0x928>)
 8003578:	64bb      	str	r3, [r7, #72]	@ 0x48
						line2[2] = string_hum_lvl;
 800357a:	4b23      	ldr	r3, [pc, #140]	@ (8003608 <main+0x918>)
 800357c:	62bb      	str	r3, [r7, #40]	@ 0x28
						DrawSummary(big, small, line2, FONT4);
 800357e:	f107 0220 	add.w	r2, r7, #32
 8003582:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8003586:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800358a:	4b1d      	ldr	r3, [pc, #116]	@ (8003600 <main+0x910>)
 800358c:	f7fe f804 	bl	8001598 <DrawSummary>
					}
					last_humidity = sim_humidity;
 8003590:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003594:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
				}

				if (sim_pressure != last_pressure) {
 8003598:	f9b7 2080 	ldrsh.w	r2, [r7, #128]	@ 0x80
 800359c:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 80035a0:	429a      	cmp	r2, r3
 80035a2:	f43f ae53 	beq.w	800324c <main+0x55c>

					sprintf(string_pressure, "%d", sim_pressure);
 80035a6:	f9b7 3080 	ldrsh.w	r3, [r7, #128]	@ 0x80
 80035aa:	461a      	mov	r2, r3
 80035ac:	4922      	ldr	r1, [pc, #136]	@ (8003638 <main+0x948>)
 80035ae:	4823      	ldr	r0, [pc, #140]	@ (800363c <main+0x94c>)
 80035b0:	f004 ff18 	bl	80083e4 <siprintf>

					if (screen == 4) {
 80035b4:	4b19      	ldr	r3, [pc, #100]	@ (800361c <main+0x92c>)
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	2b04      	cmp	r3, #4
 80035ba:	d10c      	bne.n	80035d6 <main+0x8e6>
						DrawDataCentered2(string_pressure, "hPa", "", FONT4, 5,
 80035bc:	2300      	movs	r3, #0
 80035be:	9302      	str	r3, [sp, #8]
 80035c0:	2303      	movs	r3, #3
 80035c2:	9301      	str	r3, [sp, #4]
 80035c4:	2305      	movs	r3, #5
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003600 <main+0x910>)
 80035ca:	4a19      	ldr	r2, [pc, #100]	@ (8003630 <main+0x940>)
 80035cc:	491c      	ldr	r1, [pc, #112]	@ (8003640 <main+0x950>)
 80035ce:	481b      	ldr	r0, [pc, #108]	@ (800363c <main+0x94c>)
 80035d0:	f7fd fd63 	bl	800109a <DrawDataCentered2>
 80035d4:	e00e      	b.n	80035f4 <main+0x904>
								3, 0);
					} else if (screen == 0) {
 80035d6:	4b11      	ldr	r3, [pc, #68]	@ (800361c <main+0x92c>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10a      	bne.n	80035f4 <main+0x904>
						big[3] = string_pressure;
 80035de:	4b17      	ldr	r3, [pc, #92]	@ (800363c <main+0x94c>)
 80035e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
						DrawSummary(big, small, line2, FONT4);
 80035e2:	f107 0220 	add.w	r2, r7, #32
 80035e6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80035ea:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80035ee:	4b04      	ldr	r3, [pc, #16]	@ (8003600 <main+0x910>)
 80035f0:	f7fd ffd2 	bl	8001598 <DrawSummary>
					}
					last_pressure = sim_pressure;
 80035f4:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80035f8:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
		while (1) {
 80035fc:	e626      	b.n	800324c <main+0x55c>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80035fe:	e7fe      	b.n	80035fe <main+0x90e>
 8003600:	0800a79c 	.word	0x0800a79c
 8003604:	0800a6e4 	.word	0x0800a6e4
 8003608:	200002ec 	.word	0x200002ec
 800360c:	0800a6ec 	.word	0x0800a6ec
 8003610:	0800a6f0 	.word	0x0800a6f0
 8003614:	0800a6f8 	.word	0x0800a6f8
 8003618:	200002e4 	.word	0x200002e4
 800361c:	200002ff 	.word	0x200002ff
 8003620:	0800a6fc 	.word	0x0800a6fc
 8003624:	0800a708 	.word	0x0800a708
 8003628:	0800a710 	.word	0x0800a710
 800362c:	200002f8 	.word	0x200002f8
 8003630:	0800a718 	.word	0x0800a718
 8003634:	0800a71c 	.word	0x0800a71c
 8003638:	0800a720 	.word	0x0800a720
 800363c:	200002dc 	.word	0x200002dc
 8003640:	0800a724 	.word	0x0800a724

08003644 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003644:	b580      	push	{r7, lr}
 8003646:	b096      	sub	sp, #88	@ 0x58
 8003648:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800364a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800364e:	2228      	movs	r2, #40	@ 0x28
 8003650:	2100      	movs	r1, #0
 8003652:	4618      	mov	r0, r3
 8003654:	f004 ff2b 	bl	80084ae <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003658:	f107 031c 	add.w	r3, r7, #28
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	605a      	str	r2, [r3, #4]
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8003668:	1d3b      	adds	r3, r7, #4
 800366a:	2200      	movs	r2, #0
 800366c:	601a      	str	r2, [r3, #0]
 800366e:	605a      	str	r2, [r3, #4]
 8003670:	609a      	str	r2, [r3, #8]
 8003672:	60da      	str	r2, [r3, #12]
 8003674:	611a      	str	r2, [r3, #16]
 8003676:	615a      	str	r2, [r3, #20]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003678:	2302      	movs	r3, #2
 800367a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800367c:	2301      	movs	r3, #1
 800367e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003680:	2310      	movs	r3, #16
 8003682:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003684:	2300      	movs	r3, #0
 8003686:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003688:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800368c:	4618      	mov	r0, r3
 800368e:	f001 fa4f 	bl	8004b30 <HAL_RCC_OscConfig>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d001      	beq.n	800369c <SystemClock_Config+0x58>
		Error_Handler();
 8003698:	f000 f846 	bl	8003728 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800369c:	230f      	movs	r3, #15
 800369e:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80036a0:	2300      	movs	r3, #0
 80036a2:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036a4:	2300      	movs	r3, #0
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80036a8:	2300      	movs	r3, #0
 80036aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036ac:	2300      	movs	r3, #0
 80036ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80036b0:	f107 031c 	add.w	r3, r7, #28
 80036b4:	2100      	movs	r1, #0
 80036b6:	4618      	mov	r0, r3
 80036b8:	f002 fa48 	bl	8005b4c <HAL_RCC_ClockConfig>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <SystemClock_Config+0x82>
		Error_Handler();
 80036c2:	f000 f831 	bl	8003728 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80036c6:	2320      	movs	r3, #32
 80036c8:	607b      	str	r3, [r7, #4]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80036ca:	2300      	movs	r3, #0
 80036cc:	613b      	str	r3, [r7, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80036ce:	1d3b      	adds	r3, r7, #4
 80036d0:	4618      	mov	r0, r3
 80036d2:	f002 fc4d 	bl	8005f70 <HAL_RCCEx_PeriphCLKConfig>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <SystemClock_Config+0x9c>
		Error_Handler();
 80036dc:	f000 f824 	bl	8003728 <Error_Handler>
	}
}
 80036e0:	bf00      	nop
 80036e2:	3758      	adds	r7, #88	@ 0x58
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == BTN_Pin) {
 80036f2:	88fb      	ldrh	r3, [r7, #6]
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d10e      	bne.n	8003716 <HAL_GPIO_EXTI_Callback+0x2e>
		btn_pressed = !btn_pressed;
 80036f8:	4b09      	ldr	r3, [pc, #36]	@ (8003720 <HAL_GPIO_EXTI_Callback+0x38>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bf0c      	ite	eq
 8003702:	2301      	moveq	r3, #1
 8003704:	2300      	movne	r3, #0
 8003706:	b2db      	uxtb	r3, r3
 8003708:	461a      	mov	r2, r3
 800370a:	4b05      	ldr	r3, [pc, #20]	@ (8003720 <HAL_GPIO_EXTI_Callback+0x38>)
 800370c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 800370e:	2108      	movs	r1, #8
 8003710:	4804      	ldr	r0, [pc, #16]	@ (8003724 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003712:	f001 f8a9 	bl	8004868 <HAL_GPIO_TogglePin>
	}
}
 8003716:	bf00      	nop
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	20000304 	.word	0x20000304
 8003724:	48000400 	.word	0x48000400

08003728 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800372c:	b672      	cpsid	i
}
 800372e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003730:	bf00      	nop
 8003732:	e7fd      	b.n	8003730 <Error_Handler+0x8>

08003734 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003738:	4b1b      	ldr	r3, [pc, #108]	@ (80037a8 <MX_SPI1_Init+0x74>)
 800373a:	4a1c      	ldr	r2, [pc, #112]	@ (80037ac <MX_SPI1_Init+0x78>)
 800373c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800373e:	4b1a      	ldr	r3, [pc, #104]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003740:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003744:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003746:	4b18      	ldr	r3, [pc, #96]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003748:	2200      	movs	r2, #0
 800374a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800374c:	4b16      	ldr	r3, [pc, #88]	@ (80037a8 <MX_SPI1_Init+0x74>)
 800374e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003752:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003754:	4b14      	ldr	r3, [pc, #80]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003756:	2200      	movs	r2, #0
 8003758:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800375a:	4b13      	ldr	r3, [pc, #76]	@ (80037a8 <MX_SPI1_Init+0x74>)
 800375c:	2200      	movs	r2, #0
 800375e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003760:	4b11      	ldr	r3, [pc, #68]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003762:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003766:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003768:	4b0f      	ldr	r3, [pc, #60]	@ (80037a8 <MX_SPI1_Init+0x74>)
 800376a:	2200      	movs	r2, #0
 800376c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800376e:	4b0e      	ldr	r3, [pc, #56]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003770:	2200      	movs	r2, #0
 8003772:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003774:	4b0c      	ldr	r3, [pc, #48]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003776:	2200      	movs	r2, #0
 8003778:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800377a:	4b0b      	ldr	r3, [pc, #44]	@ (80037a8 <MX_SPI1_Init+0x74>)
 800377c:	2200      	movs	r2, #0
 800377e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003780:	4b09      	ldr	r3, [pc, #36]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003782:	2207      	movs	r2, #7
 8003784:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003786:	4b08      	ldr	r3, [pc, #32]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003788:	2200      	movs	r2, #0
 800378a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800378c:	4b06      	ldr	r3, [pc, #24]	@ (80037a8 <MX_SPI1_Init+0x74>)
 800378e:	2208      	movs	r2, #8
 8003790:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003792:	4805      	ldr	r0, [pc, #20]	@ (80037a8 <MX_SPI1_Init+0x74>)
 8003794:	f002 fd10 	bl	80061b8 <HAL_SPI_Init>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800379e:	f7ff ffc3 	bl	8003728 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000308 	.word	0x20000308
 80037ac:	40013000 	.word	0x40013000

080037b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08a      	sub	sp, #40	@ 0x28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b8:	f107 0314 	add.w	r3, r7, #20
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	605a      	str	r2, [r3, #4]
 80037c2:	609a      	str	r2, [r3, #8]
 80037c4:	60da      	str	r2, [r3, #12]
 80037c6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003878 <HAL_SPI_MspInit+0xc8>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d14e      	bne.n	8003870 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037d2:	4b2a      	ldr	r3, [pc, #168]	@ (800387c <HAL_SPI_MspInit+0xcc>)
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	4a29      	ldr	r2, [pc, #164]	@ (800387c <HAL_SPI_MspInit+0xcc>)
 80037d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80037dc:	6193      	str	r3, [r2, #24]
 80037de:	4b27      	ldr	r3, [pc, #156]	@ (800387c <HAL_SPI_MspInit+0xcc>)
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ea:	4b24      	ldr	r3, [pc, #144]	@ (800387c <HAL_SPI_MspInit+0xcc>)
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	4a23      	ldr	r2, [pc, #140]	@ (800387c <HAL_SPI_MspInit+0xcc>)
 80037f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037f4:	6153      	str	r3, [r2, #20]
 80037f6:	4b21      	ldr	r3, [pc, #132]	@ (800387c <HAL_SPI_MspInit+0xcc>)
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fe:	60fb      	str	r3, [r7, #12]
 8003800:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003802:	23a0      	movs	r3, #160	@ 0xa0
 8003804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003806:	2302      	movs	r3, #2
 8003808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380a:	2300      	movs	r3, #0
 800380c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800380e:	2303      	movs	r3, #3
 8003810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003812:	2305      	movs	r3, #5
 8003814:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003816:	f107 0314 	add.w	r3, r7, #20
 800381a:	4619      	mov	r1, r3
 800381c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003820:	f000 fe80 	bl	8004524 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003824:	4b16      	ldr	r3, [pc, #88]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 8003826:	4a17      	ldr	r2, [pc, #92]	@ (8003884 <HAL_SPI_MspInit+0xd4>)
 8003828:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800382a:	4b15      	ldr	r3, [pc, #84]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 800382c:	2210      	movs	r2, #16
 800382e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003830:	4b13      	ldr	r3, [pc, #76]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 8003832:	2200      	movs	r2, #0
 8003834:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003836:	4b12      	ldr	r3, [pc, #72]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 8003838:	2280      	movs	r2, #128	@ 0x80
 800383a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800383c:	4b10      	ldr	r3, [pc, #64]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 800383e:	2200      	movs	r2, #0
 8003840:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003842:	4b0f      	ldr	r3, [pc, #60]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 8003844:	2200      	movs	r2, #0
 8003846:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003848:	4b0d      	ldr	r3, [pc, #52]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 800384a:	2200      	movs	r2, #0
 800384c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800384e:	4b0c      	ldr	r3, [pc, #48]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 8003850:	2200      	movs	r2, #0
 8003852:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003854:	480a      	ldr	r0, [pc, #40]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 8003856:	f000 fcce 	bl	80041f6 <HAL_DMA_Init>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8003860:	f7ff ff62 	bl	8003728 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a06      	ldr	r2, [pc, #24]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54
 800386a:	4a05      	ldr	r2, [pc, #20]	@ (8003880 <HAL_SPI_MspInit+0xd0>)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003870:	bf00      	nop
 8003872:	3728      	adds	r7, #40	@ 0x28
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	40013000 	.word	0x40013000
 800387c:	40021000 	.word	0x40021000
 8003880:	2000036c 	.word	0x2000036c
 8003884:	40020030 	.word	0x40020030

08003888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800388e:	4b0f      	ldr	r3, [pc, #60]	@ (80038cc <HAL_MspInit+0x44>)
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	4a0e      	ldr	r2, [pc, #56]	@ (80038cc <HAL_MspInit+0x44>)
 8003894:	f043 0301 	orr.w	r3, r3, #1
 8003898:	6193      	str	r3, [r2, #24]
 800389a:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <HAL_MspInit+0x44>)
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	607b      	str	r3, [r7, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038a6:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <HAL_MspInit+0x44>)
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	4a08      	ldr	r2, [pc, #32]	@ (80038cc <HAL_MspInit+0x44>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b0:	61d3      	str	r3, [r2, #28]
 80038b2:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <HAL_MspInit+0x44>)
 80038b4:	69db      	ldr	r3, [r3, #28]
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ba:	603b      	str	r3, [r7, #0]
 80038bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038be:	bf00      	nop
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40021000 	.word	0x40021000

080038d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038d4:	bf00      	nop
 80038d6:	e7fd      	b.n	80038d4 <NMI_Handler+0x4>

080038d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038dc:	bf00      	nop
 80038de:	e7fd      	b.n	80038dc <HardFault_Handler+0x4>

080038e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038e4:	bf00      	nop
 80038e6:	e7fd      	b.n	80038e4 <MemManage_Handler+0x4>

080038e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038ec:	bf00      	nop
 80038ee:	e7fd      	b.n	80038ec <BusFault_Handler+0x4>

080038f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038f4:	bf00      	nop
 80038f6:	e7fd      	b.n	80038f4 <UsageFault_Handler+0x4>

080038f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038fc:	bf00      	nop
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003906:	b480      	push	{r7}
 8003908:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800390a:	bf00      	nop
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003918:	bf00      	nop
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr

08003922 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003926:	f000 fb11 	bl	8003f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800392a:	bf00      	nop
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8003934:	2002      	movs	r0, #2
 8003936:	f000 ffb1 	bl	800489c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  HAL_TIM_Base_Start_IT(&htim7);
 800393a:	4802      	ldr	r0, [pc, #8]	@ (8003944 <EXTI1_IRQHandler+0x14>)
 800393c:	f003 f996 	bl	8006c6c <HAL_TIM_Base_Start_IT>
  //butonCounter = 0;
  /* USER CODE END EXTI1_IRQn 1 */
}
 8003940:	bf00      	nop
 8003942:	bd80      	pop	{r7, pc}
 8003944:	20000404 	.word	0x20000404

08003948 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800394c:	4802      	ldr	r0, [pc, #8]	@ (8003958 <DMA1_Channel2_IRQHandler+0x10>)
 800394e:	f000 fcf8 	bl	8004342 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003952:	bf00      	nop
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20000290 	.word	0x20000290

0800395c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003960:	4802      	ldr	r0, [pc, #8]	@ (800396c <DMA1_Channel3_IRQHandler+0x10>)
 8003962:	f000 fcee 	bl	8004342 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003966:	bf00      	nop
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	2000036c 	.word	0x2000036c

08003970 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003974:	4802      	ldr	r0, [pc, #8]	@ (8003980 <DMA1_Channel5_IRQHandler+0x10>)
 8003976:	f000 fce4 	bl	8004342 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800397a:	bf00      	nop
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	2000024c 	.word	0x2000024c

08003984 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003988:	4818      	ldr	r0, [pc, #96]	@ (80039ec <TIM6_DAC1_IRQHandler+0x68>)
 800398a:	f003 f9fa 	bl	8006d82 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */
  	  tick_counter++;
 800398e:	4b18      	ldr	r3, [pc, #96]	@ (80039f0 <TIM6_DAC1_IRQHandler+0x6c>)
 8003990:	f993 3000 	ldrsb.w	r3, [r3]
 8003994:	b2db      	uxtb	r3, r3
 8003996:	3301      	adds	r3, #1
 8003998:	b2db      	uxtb	r3, r3
 800399a:	b25a      	sxtb	r2, r3
 800399c:	4b14      	ldr	r3, [pc, #80]	@ (80039f0 <TIM6_DAC1_IRQHandler+0x6c>)
 800399e:	701a      	strb	r2, [r3, #0]

  	  if (led_status) {
 80039a0:	4b14      	ldr	r3, [pc, #80]	@ (80039f4 <TIM6_DAC1_IRQHandler+0x70>)
 80039a2:	f993 3000 	ldrsb.w	r3, [r3]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d009      	beq.n	80039be <TIM6_DAC1_IRQHandler+0x3a>
  		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80039aa:	2201      	movs	r2, #1
 80039ac:	2140      	movs	r1, #64	@ 0x40
 80039ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039b2:	f000 ff41 	bl	8004838 <HAL_GPIO_WritePin>
  		led_status = 0;
 80039b6:	4b0f      	ldr	r3, [pc, #60]	@ (80039f4 <TIM6_DAC1_IRQHandler+0x70>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	701a      	strb	r2, [r3, #0]
 80039bc:	e008      	b.n	80039d0 <TIM6_DAC1_IRQHandler+0x4c>
  	  }
  	  else {
  		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80039be:	2200      	movs	r2, #0
 80039c0:	2140      	movs	r1, #64	@ 0x40
 80039c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039c6:	f000 ff37 	bl	8004838 <HAL_GPIO_WritePin>
  		led_status = 1;
 80039ca:	4b0a      	ldr	r3, [pc, #40]	@ (80039f4 <TIM6_DAC1_IRQHandler+0x70>)
 80039cc:	2201      	movs	r2, #1
 80039ce:	701a      	strb	r2, [r3, #0]
  	  }
  	  if (tick_counter > 4) {
 80039d0:	4b07      	ldr	r3, [pc, #28]	@ (80039f0 <TIM6_DAC1_IRQHandler+0x6c>)
 80039d2:	f993 3000 	ldrsb.w	r3, [r3]
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	dd05      	ble.n	80039e6 <TIM6_DAC1_IRQHandler+0x62>
  		  screen_tick = 1;
 80039da:	4b07      	ldr	r3, [pc, #28]	@ (80039f8 <TIM6_DAC1_IRQHandler+0x74>)
 80039dc:	2201      	movs	r2, #1
 80039de:	701a      	strb	r2, [r3, #0]
  		  tick_counter = 0;
 80039e0:	4b03      	ldr	r3, [pc, #12]	@ (80039f0 <TIM6_DAC1_IRQHandler+0x6c>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	701a      	strb	r2, [r3, #0]
  	  }
  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	200003b8 	.word	0x200003b8
 80039f0:	200003b1 	.word	0x200003b1
 80039f4:	200003b0 	.word	0x200003b0
 80039f8:	200002d5 	.word	0x200002d5

080039fc <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003a00:	4817      	ldr	r0, [pc, #92]	@ (8003a60 <TIM7_DAC2_IRQHandler+0x64>)
 8003a02:	f003 f9be 	bl	8006d82 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */
  if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 8003a06:	2102      	movs	r1, #2
 8003a08:	4816      	ldr	r0, [pc, #88]	@ (8003a64 <TIM7_DAC2_IRQHandler+0x68>)
 8003a0a:	f000 fefd 	bl	8004808 <HAL_GPIO_ReadPin>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d105      	bne.n	8003a20 <TIM7_DAC2_IRQHandler+0x24>
	  /*if(butonCounter > 4)
	  {
		  HAL_TIM_Base_Stop_IT(&htim7);
		  screen_status = SET;
	  }*/
	  butonCounter++;
 8003a14:	4b14      	ldr	r3, [pc, #80]	@ (8003a68 <TIM7_DAC2_IRQHandler+0x6c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	4a13      	ldr	r2, [pc, #76]	@ (8003a68 <TIM7_DAC2_IRQHandler+0x6c>)
 8003a1c:	6013      	str	r3, [r2, #0]
		  screen_status = SET;
	  }
	  butonCounter = 0;
  }
  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 8003a1e:	e01c      	b.n	8003a5a <TIM7_DAC2_IRQHandler+0x5e>
	  HAL_TIM_Base_Stop_IT(&htim7);
 8003a20:	480f      	ldr	r0, [pc, #60]	@ (8003a60 <TIM7_DAC2_IRQHandler+0x64>)
 8003a22:	f003 f97f 	bl	8006d24 <HAL_TIM_Base_Stop_IT>
	  if(butonCounter >= 245) {
 8003a26:	4b10      	ldr	r3, [pc, #64]	@ (8003a68 <TIM7_DAC2_IRQHandler+0x6c>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2bf4      	cmp	r3, #244	@ 0xf4
 8003a2c:	dd07      	ble.n	8003a3e <TIM7_DAC2_IRQHandler+0x42>
		  mode ^= 1;
 8003a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8003a6c <TIM7_DAC2_IRQHandler+0x70>)
 8003a30:	f993 3000 	ldrsb.w	r3, [r3]
 8003a34:	f083 0301 	eor.w	r3, r3, #1
 8003a38:	b25a      	sxtb	r2, r3
 8003a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a6c <TIM7_DAC2_IRQHandler+0x70>)
 8003a3c:	701a      	strb	r2, [r3, #0]
	  if(butonCounter > 20 && butonCounter < 245) {
 8003a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a68 <TIM7_DAC2_IRQHandler+0x6c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2b14      	cmp	r3, #20
 8003a44:	dd06      	ble.n	8003a54 <TIM7_DAC2_IRQHandler+0x58>
 8003a46:	4b08      	ldr	r3, [pc, #32]	@ (8003a68 <TIM7_DAC2_IRQHandler+0x6c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2bf4      	cmp	r3, #244	@ 0xf4
 8003a4c:	dc02      	bgt.n	8003a54 <TIM7_DAC2_IRQHandler+0x58>
		  screen_status = SET;
 8003a4e:	4b08      	ldr	r3, [pc, #32]	@ (8003a70 <TIM7_DAC2_IRQHandler+0x74>)
 8003a50:	2201      	movs	r2, #1
 8003a52:	701a      	strb	r2, [r3, #0]
	  butonCounter = 0;
 8003a54:	4b04      	ldr	r3, [pc, #16]	@ (8003a68 <TIM7_DAC2_IRQHandler+0x6c>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
}
 8003a5a:	bf00      	nop
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	20000404 	.word	0x20000404
 8003a64:	48000400 	.word	0x48000400
 8003a68:	200002d8 	.word	0x200002d8
 8003a6c:	20000004 	.word	0x20000004
 8003a70:	200002d4 	.word	0x200002d4

08003a74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  return 1;
 8003a78:	2301      	movs	r3, #1
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <_kill>:

int _kill(int pid, int sig)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a8e:	f004 fd61 	bl	8008554 <__errno>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2216      	movs	r2, #22
 8003a96:	601a      	str	r2, [r3, #0]
  return -1;
 8003a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <_exit>:

void _exit (int status)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003aac:	f04f 31ff 	mov.w	r1, #4294967295
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7ff ffe7 	bl	8003a84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ab6:	bf00      	nop
 8003ab8:	e7fd      	b.n	8003ab6 <_exit+0x12>

08003aba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b086      	sub	sp, #24
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	60f8      	str	r0, [r7, #12]
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
 8003aca:	e00a      	b.n	8003ae2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003acc:	f3af 8000 	nop.w
 8003ad0:	4601      	mov	r1, r0
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	1c5a      	adds	r2, r3, #1
 8003ad6:	60ba      	str	r2, [r7, #8]
 8003ad8:	b2ca      	uxtb	r2, r1
 8003ada:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	617b      	str	r3, [r7, #20]
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	dbf0      	blt.n	8003acc <_read+0x12>
  }

  return len;
 8003aea:	687b      	ldr	r3, [r7, #4]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3718      	adds	r7, #24
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
 8003b04:	e009      	b.n	8003b1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	60ba      	str	r2, [r7, #8]
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	3301      	adds	r3, #1
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	dbf1      	blt.n	8003b06 <_write+0x12>
  }
  return len;
 8003b22:	687b      	ldr	r3, [r7, #4]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3718      	adds	r7, #24
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <_close>:

int _close(int file)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b54:	605a      	str	r2, [r3, #4]
  return 0;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <_isatty>:

int _isatty(int file)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b6c:	2301      	movs	r3, #1
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b085      	sub	sp, #20
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b9c:	4a14      	ldr	r2, [pc, #80]	@ (8003bf0 <_sbrk+0x5c>)
 8003b9e:	4b15      	ldr	r3, [pc, #84]	@ (8003bf4 <_sbrk+0x60>)
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ba8:	4b13      	ldr	r3, [pc, #76]	@ (8003bf8 <_sbrk+0x64>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d102      	bne.n	8003bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bb0:	4b11      	ldr	r3, [pc, #68]	@ (8003bf8 <_sbrk+0x64>)
 8003bb2:	4a12      	ldr	r2, [pc, #72]	@ (8003bfc <_sbrk+0x68>)
 8003bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bb6:	4b10      	ldr	r3, [pc, #64]	@ (8003bf8 <_sbrk+0x64>)
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d207      	bcs.n	8003bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bc4:	f004 fcc6 	bl	8008554 <__errno>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	220c      	movs	r2, #12
 8003bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bce:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd2:	e009      	b.n	8003be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bd4:	4b08      	ldr	r3, [pc, #32]	@ (8003bf8 <_sbrk+0x64>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bda:	4b07      	ldr	r3, [pc, #28]	@ (8003bf8 <_sbrk+0x64>)
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4413      	add	r3, r2
 8003be2:	4a05      	ldr	r2, [pc, #20]	@ (8003bf8 <_sbrk+0x64>)
 8003be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003be6:	68fb      	ldr	r3, [r7, #12]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3718      	adds	r7, #24
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	20003000 	.word	0x20003000
 8003bf4:	00000400 	.word	0x00000400
 8003bf8:	200003b4 	.word	0x200003b4
 8003bfc:	20000628 	.word	0x20000628

08003c00 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c04:	4b06      	ldr	r3, [pc, #24]	@ (8003c20 <SystemInit+0x20>)
 8003c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c0a:	4a05      	ldr	r2, [pc, #20]	@ (8003c20 <SystemInit+0x20>)
 8003c0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c14:	bf00      	nop
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	e000ed00 	.word	0xe000ed00

08003c24 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c2a:	1d3b      	adds	r3, r7, #4
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
 8003c30:	605a      	str	r2, [r3, #4]
 8003c32:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003c34:	4b15      	ldr	r3, [pc, #84]	@ (8003c8c <MX_TIM6_Init+0x68>)
 8003c36:	4a16      	ldr	r2, [pc, #88]	@ (8003c90 <MX_TIM6_Init+0x6c>)
 8003c38:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800-1;
 8003c3a:	4b14      	ldr	r3, [pc, #80]	@ (8003c8c <MX_TIM6_Init+0x68>)
 8003c3c:	f240 321f 	movw	r2, #799	@ 0x31f
 8003c40:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c42:	4b12      	ldr	r3, [pc, #72]	@ (8003c8c <MX_TIM6_Init+0x68>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 8003c48:	4b10      	ldr	r3, [pc, #64]	@ (8003c8c <MX_TIM6_Init+0x68>)
 8003c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c4e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c50:	4b0e      	ldr	r3, [pc, #56]	@ (8003c8c <MX_TIM6_Init+0x68>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003c56:	480d      	ldr	r0, [pc, #52]	@ (8003c8c <MX_TIM6_Init+0x68>)
 8003c58:	f002 ffb0 	bl	8006bbc <HAL_TIM_Base_Init>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8003c62:	f7ff fd61 	bl	8003728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c66:	2300      	movs	r3, #0
 8003c68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003c6e:	1d3b      	adds	r3, r7, #4
 8003c70:	4619      	mov	r1, r3
 8003c72:	4806      	ldr	r0, [pc, #24]	@ (8003c8c <MX_TIM6_Init+0x68>)
 8003c74:	f003 fa3e 	bl	80070f4 <HAL_TIMEx_MasterConfigSynchronization>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8003c7e:	f7ff fd53 	bl	8003728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	200003b8 	.word	0x200003b8
 8003c90:	40001000 	.word	0x40001000

08003c94 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c9a:	1d3b      	adds	r3, r7, #4
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	605a      	str	r2, [r3, #4]
 8003ca2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003ca4:	4b14      	ldr	r3, [pc, #80]	@ (8003cf8 <MX_TIM7_Init+0x64>)
 8003ca6:	4a15      	ldr	r2, [pc, #84]	@ (8003cfc <MX_TIM7_Init+0x68>)
 8003ca8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 800-1;
 8003caa:	4b13      	ldr	r3, [pc, #76]	@ (8003cf8 <MX_TIM7_Init+0x64>)
 8003cac:	f240 321f 	movw	r2, #799	@ 0x31f
 8003cb0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cb2:	4b11      	ldr	r3, [pc, #68]	@ (8003cf8 <MX_TIM7_Init+0x64>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100;
 8003cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8003cf8 <MX_TIM7_Init+0x64>)
 8003cba:	2264      	movs	r2, #100	@ 0x64
 8003cbc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8003cf8 <MX_TIM7_Init+0x64>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003cc4:	480c      	ldr	r0, [pc, #48]	@ (8003cf8 <MX_TIM7_Init+0x64>)
 8003cc6:	f002 ff79 	bl	8006bbc <HAL_TIM_Base_Init>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003cd0:	f7ff fd2a 	bl	8003728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003cdc:	1d3b      	adds	r3, r7, #4
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4805      	ldr	r0, [pc, #20]	@ (8003cf8 <MX_TIM7_Init+0x64>)
 8003ce2:	f003 fa07 	bl	80070f4 <HAL_TIMEx_MasterConfigSynchronization>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003cec:	f7ff fd1c 	bl	8003728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003cf0:	bf00      	nop
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	20000404 	.word	0x20000404
 8003cfc:	40001400 	.word	0x40001400

08003d00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a1a      	ldr	r2, [pc, #104]	@ (8003d78 <HAL_TIM_Base_MspInit+0x78>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d114      	bne.n	8003d3c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003d12:	4b1a      	ldr	r3, [pc, #104]	@ (8003d7c <HAL_TIM_Base_MspInit+0x7c>)
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	4a19      	ldr	r2, [pc, #100]	@ (8003d7c <HAL_TIM_Base_MspInit+0x7c>)
 8003d18:	f043 0310 	orr.w	r3, r3, #16
 8003d1c:	61d3      	str	r3, [r2, #28]
 8003d1e:	4b17      	ldr	r3, [pc, #92]	@ (8003d7c <HAL_TIM_Base_MspInit+0x7c>)
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f003 0310 	and.w	r3, r3, #16
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	2036      	movs	r0, #54	@ 0x36
 8003d30:	f000 fa2b 	bl	800418a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8003d34:	2036      	movs	r0, #54	@ 0x36
 8003d36:	f000 fa44 	bl	80041c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003d3a:	e018      	b.n	8003d6e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a0f      	ldr	r2, [pc, #60]	@ (8003d80 <HAL_TIM_Base_MspInit+0x80>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d113      	bne.n	8003d6e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003d46:	4b0d      	ldr	r3, [pc, #52]	@ (8003d7c <HAL_TIM_Base_MspInit+0x7c>)
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8003d7c <HAL_TIM_Base_MspInit+0x7c>)
 8003d4c:	f043 0320 	orr.w	r3, r3, #32
 8003d50:	61d3      	str	r3, [r2, #28]
 8003d52:	4b0a      	ldr	r3, [pc, #40]	@ (8003d7c <HAL_TIM_Base_MspInit+0x7c>)
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	f003 0320 	and.w	r3, r3, #32
 8003d5a:	60bb      	str	r3, [r7, #8]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2100      	movs	r1, #0
 8003d62:	2037      	movs	r0, #55	@ 0x37
 8003d64:	f000 fa11 	bl	800418a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8003d68:	2037      	movs	r0, #55	@ 0x37
 8003d6a:	f000 fa2a 	bl	80041c2 <HAL_NVIC_EnableIRQ>
}
 8003d6e:	bf00      	nop
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40001000 	.word	0x40001000
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40001400 	.word	0x40001400

08003d84 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003d88:	4b14      	ldr	r3, [pc, #80]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003d8a:	4a15      	ldr	r2, [pc, #84]	@ (8003de0 <MX_USART2_UART_Init+0x5c>)
 8003d8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8003d8e:	4b13      	ldr	r3, [pc, #76]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003d90:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8003d94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003d96:	4b11      	ldr	r3, [pc, #68]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003da2:	4b0e      	ldr	r3, [pc, #56]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003da8:	4b0c      	ldr	r3, [pc, #48]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003daa:	220c      	movs	r2, #12
 8003dac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dae:	4b0b      	ldr	r3, [pc, #44]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003db4:	4b09      	ldr	r3, [pc, #36]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003dba:	4b08      	ldr	r3, [pc, #32]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003dc0:	4b06      	ldr	r3, [pc, #24]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003dc6:	4805      	ldr	r0, [pc, #20]	@ (8003ddc <MX_USART2_UART_Init+0x58>)
 8003dc8:	f003 fa20 	bl	800720c <HAL_UART_Init>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003dd2:	f7ff fca9 	bl	8003728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003dd6:	bf00      	nop
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20000450 	.word	0x20000450
 8003de0:	40004400 	.word	0x40004400

08003de4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08a      	sub	sp, #40	@ 0x28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dec:	f107 0314 	add.w	r3, r7, #20
 8003df0:	2200      	movs	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]
 8003df4:	605a      	str	r2, [r3, #4]
 8003df6:	609a      	str	r2, [r3, #8]
 8003df8:	60da      	str	r2, [r3, #12]
 8003dfa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a18      	ldr	r2, [pc, #96]	@ (8003e64 <HAL_UART_MspInit+0x80>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d129      	bne.n	8003e5a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e06:	4b18      	ldr	r3, [pc, #96]	@ (8003e68 <HAL_UART_MspInit+0x84>)
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	4a17      	ldr	r2, [pc, #92]	@ (8003e68 <HAL_UART_MspInit+0x84>)
 8003e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e10:	61d3      	str	r3, [r2, #28]
 8003e12:	4b15      	ldr	r3, [pc, #84]	@ (8003e68 <HAL_UART_MspInit+0x84>)
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e1e:	4b12      	ldr	r3, [pc, #72]	@ (8003e68 <HAL_UART_MspInit+0x84>)
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	4a11      	ldr	r2, [pc, #68]	@ (8003e68 <HAL_UART_MspInit+0x84>)
 8003e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e28:	6153      	str	r3, [r2, #20]
 8003e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8003e68 <HAL_UART_MspInit+0x84>)
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	60fb      	str	r3, [r7, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8003e36:	f248 0304 	movw	r3, #32772	@ 0x8004
 8003e3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e40:	2300      	movs	r3, #0
 8003e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e44:	2303      	movs	r3, #3
 8003e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003e48:	2307      	movs	r3, #7
 8003e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e4c:	f107 0314 	add.w	r3, r7, #20
 8003e50:	4619      	mov	r1, r3
 8003e52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e56:	f000 fb65 	bl	8004524 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003e5a:	bf00      	nop
 8003e5c:	3728      	adds	r7, #40	@ 0x28
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	40004400 	.word	0x40004400
 8003e68:	40021000 	.word	0x40021000

08003e6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003e6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003ea4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e70:	f7ff fec6 	bl	8003c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e74:	480c      	ldr	r0, [pc, #48]	@ (8003ea8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e76:	490d      	ldr	r1, [pc, #52]	@ (8003eac <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e78:	4a0d      	ldr	r2, [pc, #52]	@ (8003eb0 <LoopForever+0xe>)
  movs r3, #0
 8003e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e7c:	e002      	b.n	8003e84 <LoopCopyDataInit>

08003e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e82:	3304      	adds	r3, #4

08003e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e88:	d3f9      	bcc.n	8003e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e8c:	4c0a      	ldr	r4, [pc, #40]	@ (8003eb8 <LoopForever+0x16>)
  movs r3, #0
 8003e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e90:	e001      	b.n	8003e96 <LoopFillZerobss>

08003e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e94:	3204      	adds	r2, #4

08003e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e98:	d3fb      	bcc.n	8003e92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e9a:	f004 fb61 	bl	8008560 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003e9e:	f7fe ff27 	bl	8002cf0 <main>

08003ea2 <LoopForever>:

LoopForever:
    b LoopForever
 8003ea2:	e7fe      	b.n	8003ea2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003ea4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8003ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003eac:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003eb0:	0800bc9c 	.word	0x0800bc9c
  ldr r2, =_sbss
 8003eb4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003eb8:	20000628 	.word	0x20000628

08003ebc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003ebc:	e7fe      	b.n	8003ebc <ADC1_2_IRQHandler>
	...

08003ec0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ec4:	4b08      	ldr	r3, [pc, #32]	@ (8003ee8 <HAL_Init+0x28>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a07      	ldr	r2, [pc, #28]	@ (8003ee8 <HAL_Init+0x28>)
 8003eca:	f043 0310 	orr.w	r3, r3, #16
 8003ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ed0:	2003      	movs	r0, #3
 8003ed2:	f000 f94f 	bl	8004174 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	f000 f808 	bl	8003eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003edc:	f7ff fcd4 	bl	8003888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40022000 	.word	0x40022000

08003eec <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ef4:	4b12      	ldr	r3, [pc, #72]	@ (8003f40 <HAL_InitTick+0x54>)
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_InitTick+0x58>)
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	4619      	mov	r1, r3
 8003efe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 f967 	bl	80041de <HAL_SYSTICK_Config>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e00e      	b.n	8003f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b0f      	cmp	r3, #15
 8003f1e:	d80a      	bhi.n	8003f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f20:	2200      	movs	r2, #0
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	f04f 30ff 	mov.w	r0, #4294967295
 8003f28:	f000 f92f 	bl	800418a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f2c:	4a06      	ldr	r2, [pc, #24]	@ (8003f48 <HAL_InitTick+0x5c>)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	e000      	b.n	8003f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	20000008 	.word	0x20000008
 8003f44:	20000010 	.word	0x20000010
 8003f48:	2000000c 	.word	0x2000000c

08003f4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f50:	4b06      	ldr	r3, [pc, #24]	@ (8003f6c <HAL_IncTick+0x20>)
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	4b06      	ldr	r3, [pc, #24]	@ (8003f70 <HAL_IncTick+0x24>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	4a04      	ldr	r2, [pc, #16]	@ (8003f70 <HAL_IncTick+0x24>)
 8003f5e:	6013      	str	r3, [r2, #0]
}
 8003f60:	bf00      	nop
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	20000010 	.word	0x20000010
 8003f70:	200004d8 	.word	0x200004d8

08003f74 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  return uwTick;  
 8003f78:	4b03      	ldr	r3, [pc, #12]	@ (8003f88 <HAL_GetTick+0x14>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	200004d8 	.word	0x200004d8

08003f8c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f94:	f7ff ffee 	bl	8003f74 <HAL_GetTick>
 8003f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa4:	d005      	beq.n	8003fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd0 <HAL_Delay+0x44>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4413      	add	r3, r2
 8003fb0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003fb2:	bf00      	nop
 8003fb4:	f7ff ffde 	bl	8003f74 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d8f7      	bhi.n	8003fb4 <HAL_Delay+0x28>
  {
  }
}
 8003fc4:	bf00      	nop
 8003fc6:	bf00      	nop
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	20000010 	.word	0x20000010

08003fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f003 0307 	and.w	r3, r3, #7
 8003fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8004018 <__NVIC_SetPriorityGrouping+0x44>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fea:	68ba      	ldr	r2, [r7, #8]
 8003fec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ffc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004006:	4a04      	ldr	r2, [pc, #16]	@ (8004018 <__NVIC_SetPriorityGrouping+0x44>)
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	60d3      	str	r3, [r2, #12]
}
 800400c:	bf00      	nop
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	e000ed00 	.word	0xe000ed00

0800401c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800401c:	b480      	push	{r7}
 800401e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004020:	4b04      	ldr	r3, [pc, #16]	@ (8004034 <__NVIC_GetPriorityGrouping+0x18>)
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	0a1b      	lsrs	r3, r3, #8
 8004026:	f003 0307 	and.w	r3, r3, #7
}
 800402a:	4618      	mov	r0, r3
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	e000ed00 	.word	0xe000ed00

08004038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	4603      	mov	r3, r0
 8004040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004046:	2b00      	cmp	r3, #0
 8004048:	db0b      	blt.n	8004062 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800404a:	79fb      	ldrb	r3, [r7, #7]
 800404c:	f003 021f 	and.w	r2, r3, #31
 8004050:	4907      	ldr	r1, [pc, #28]	@ (8004070 <__NVIC_EnableIRQ+0x38>)
 8004052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004056:	095b      	lsrs	r3, r3, #5
 8004058:	2001      	movs	r0, #1
 800405a:	fa00 f202 	lsl.w	r2, r0, r2
 800405e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004062:	bf00      	nop
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	e000e100 	.word	0xe000e100

08004074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	4603      	mov	r3, r0
 800407c:	6039      	str	r1, [r7, #0]
 800407e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004084:	2b00      	cmp	r3, #0
 8004086:	db0a      	blt.n	800409e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	b2da      	uxtb	r2, r3
 800408c:	490c      	ldr	r1, [pc, #48]	@ (80040c0 <__NVIC_SetPriority+0x4c>)
 800408e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004092:	0112      	lsls	r2, r2, #4
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	440b      	add	r3, r1
 8004098:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800409c:	e00a      	b.n	80040b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	4908      	ldr	r1, [pc, #32]	@ (80040c4 <__NVIC_SetPriority+0x50>)
 80040a4:	79fb      	ldrb	r3, [r7, #7]
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	3b04      	subs	r3, #4
 80040ac:	0112      	lsls	r2, r2, #4
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	440b      	add	r3, r1
 80040b2:	761a      	strb	r2, [r3, #24]
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	e000e100 	.word	0xe000e100
 80040c4:	e000ed00 	.word	0xe000ed00

080040c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b089      	sub	sp, #36	@ 0x24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	f1c3 0307 	rsb	r3, r3, #7
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	bf28      	it	cs
 80040e6:	2304      	movcs	r3, #4
 80040e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	3304      	adds	r3, #4
 80040ee:	2b06      	cmp	r3, #6
 80040f0:	d902      	bls.n	80040f8 <NVIC_EncodePriority+0x30>
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	3b03      	subs	r3, #3
 80040f6:	e000      	b.n	80040fa <NVIC_EncodePriority+0x32>
 80040f8:	2300      	movs	r3, #0
 80040fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	fa02 f303 	lsl.w	r3, r2, r3
 8004106:	43da      	mvns	r2, r3
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	401a      	ands	r2, r3
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004110:	f04f 31ff 	mov.w	r1, #4294967295
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	fa01 f303 	lsl.w	r3, r1, r3
 800411a:	43d9      	mvns	r1, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004120:	4313      	orrs	r3, r2
         );
}
 8004122:	4618      	mov	r0, r3
 8004124:	3724      	adds	r7, #36	@ 0x24
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
	...

08004130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3b01      	subs	r3, #1
 800413c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004140:	d301      	bcc.n	8004146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004142:	2301      	movs	r3, #1
 8004144:	e00f      	b.n	8004166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004146:	4a0a      	ldr	r2, [pc, #40]	@ (8004170 <SysTick_Config+0x40>)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3b01      	subs	r3, #1
 800414c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800414e:	210f      	movs	r1, #15
 8004150:	f04f 30ff 	mov.w	r0, #4294967295
 8004154:	f7ff ff8e 	bl	8004074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004158:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <SysTick_Config+0x40>)
 800415a:	2200      	movs	r2, #0
 800415c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800415e:	4b04      	ldr	r3, [pc, #16]	@ (8004170 <SysTick_Config+0x40>)
 8004160:	2207      	movs	r2, #7
 8004162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	e000e010 	.word	0xe000e010

08004174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff ff29 	bl	8003fd4 <__NVIC_SetPriorityGrouping>
}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b086      	sub	sp, #24
 800418e:	af00      	add	r7, sp, #0
 8004190:	4603      	mov	r3, r0
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	607a      	str	r2, [r7, #4]
 8004196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004198:	2300      	movs	r3, #0
 800419a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800419c:	f7ff ff3e 	bl	800401c <__NVIC_GetPriorityGrouping>
 80041a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	68b9      	ldr	r1, [r7, #8]
 80041a6:	6978      	ldr	r0, [r7, #20]
 80041a8:	f7ff ff8e 	bl	80040c8 <NVIC_EncodePriority>
 80041ac:	4602      	mov	r2, r0
 80041ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041b2:	4611      	mov	r1, r2
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7ff ff5d 	bl	8004074 <__NVIC_SetPriority>
}
 80041ba:	bf00      	nop
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b082      	sub	sp, #8
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	4603      	mov	r3, r0
 80041ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff ff31 	bl	8004038 <__NVIC_EnableIRQ>
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b082      	sub	sp, #8
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7ff ffa2 	bl	8004130 <SysTick_Config>
 80041ec:	4603      	mov	r3, r0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b084      	sub	sp, #16
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e037      	b.n	800427c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004222:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004226:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004230:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800423c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004248:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	4313      	orrs	r3, r2
 8004254:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f940 	bl	80044e4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004292:	2300      	movs	r3, #0
 8004294:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f893 3020 	ldrb.w	r3, [r3, #32]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d101      	bne.n	80042a4 <HAL_DMA_Start_IT+0x20>
 80042a0:	2302      	movs	r3, #2
 80042a2:	e04a      	b.n	800433a <HAL_DMA_Start_IT+0xb6>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d13a      	bne.n	800432c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2202      	movs	r2, #2
 80042ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 0201 	bic.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	68b9      	ldr	r1, [r7, #8]
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 f8d4 	bl	8004488 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d008      	beq.n	80042fa <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 020e 	orr.w	r2, r2, #14
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	e00f      	b.n	800431a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f042 020a 	orr.w	r2, r2, #10
 8004308:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0204 	bic.w	r2, r2, #4
 8004318:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 0201 	orr.w	r2, r2, #1
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	e005      	b.n	8004338 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004334:	2302      	movs	r3, #2
 8004336:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004338:	7dfb      	ldrb	r3, [r7, #23]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3718      	adds	r7, #24
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b084      	sub	sp, #16
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435e:	2204      	movs	r2, #4
 8004360:	409a      	lsls	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4013      	ands	r3, r2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d024      	beq.n	80043b4 <HAL_DMA_IRQHandler+0x72>
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d01f      	beq.n	80043b4 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0320 	and.w	r3, r3, #32
 800437e:	2b00      	cmp	r3, #0
 8004380:	d107      	bne.n	8004392 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0204 	bic.w	r2, r2, #4
 8004390:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800439a:	2104      	movs	r1, #4
 800439c:	fa01 f202 	lsl.w	r2, r1, r2
 80043a0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d06a      	beq.n	8004480 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80043b2:	e065      	b.n	8004480 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b8:	2202      	movs	r2, #2
 80043ba:	409a      	lsls	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4013      	ands	r3, r2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d02c      	beq.n	800441e <HAL_DMA_IRQHandler+0xdc>
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d027      	beq.n	800441e <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0320 	and.w	r3, r3, #32
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10b      	bne.n	80043f4 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 020a 	bic.w	r2, r2, #10
 80043ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043fc:	2102      	movs	r1, #2
 80043fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004402:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	2b00      	cmp	r3, #0
 8004412:	d035      	beq.n	8004480 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800441c:	e030      	b.n	8004480 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004422:	2208      	movs	r2, #8
 8004424:	409a      	lsls	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4013      	ands	r3, r2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d028      	beq.n	8004480 <HAL_DMA_IRQHandler+0x13e>
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	f003 0308 	and.w	r3, r3, #8
 8004434:	2b00      	cmp	r3, #0
 8004436:	d023      	beq.n	8004480 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 020e 	bic.w	r2, r2, #14
 8004446:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004450:	2101      	movs	r1, #1
 8004452:	fa01 f202 	lsl.w	r2, r1, r2
 8004456:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	2b00      	cmp	r3, #0
 8004474:	d004      	beq.n	8004480 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	4798      	blx	r3
    }
  }
}
 800447e:	e7ff      	b.n	8004480 <HAL_DMA_IRQHandler+0x13e>
 8004480:	bf00      	nop
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]
 8004494:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449e:	2101      	movs	r1, #1
 80044a0:	fa01 f202 	lsl.w	r2, r1, r2
 80044a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	683a      	ldr	r2, [r7, #0]
 80044ac:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	2b10      	cmp	r3, #16
 80044b4:	d108      	bne.n	80044c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044c6:	e007      	b.n	80044d8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68ba      	ldr	r2, [r7, #8]
 80044ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	60da      	str	r2, [r3, #12]
}
 80044d8:	bf00      	nop
 80044da:	3714      	adds	r7, #20
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	461a      	mov	r2, r3
 80044f2:	4b09      	ldr	r3, [pc, #36]	@ (8004518 <DMA_CalcBaseAndBitshift+0x34>)
 80044f4:	4413      	add	r3, r2
 80044f6:	4a09      	ldr	r2, [pc, #36]	@ (800451c <DMA_CalcBaseAndBitshift+0x38>)
 80044f8:	fba2 2303 	umull	r2, r3, r2, r3
 80044fc:	091b      	lsrs	r3, r3, #4
 80044fe:	009a      	lsls	r2, r3, #2
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a06      	ldr	r2, [pc, #24]	@ (8004520 <DMA_CalcBaseAndBitshift+0x3c>)
 8004508:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	bffdfff8 	.word	0xbffdfff8
 800451c:	cccccccd 	.word	0xcccccccd
 8004520:	40020000 	.word	0x40020000

08004524 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004524:	b480      	push	{r7}
 8004526:	b087      	sub	sp, #28
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004532:	e14e      	b.n	80047d2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	2101      	movs	r1, #1
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	fa01 f303 	lsl.w	r3, r1, r3
 8004540:	4013      	ands	r3, r2
 8004542:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 8140 	beq.w	80047cc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	2b01      	cmp	r3, #1
 8004556:	d005      	beq.n	8004564 <HAL_GPIO_Init+0x40>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f003 0303 	and.w	r3, r3, #3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d130      	bne.n	80045c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	005b      	lsls	r3, r3, #1
 800456e:	2203      	movs	r2, #3
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	43db      	mvns	r3, r3
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	4013      	ands	r3, r2
 800457a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	68da      	ldr	r2, [r3, #12]
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	005b      	lsls	r3, r3, #1
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800459a:	2201      	movs	r2, #1
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	43db      	mvns	r3, r3
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	4013      	ands	r3, r2
 80045a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	091b      	lsrs	r3, r3, #4
 80045b0:	f003 0201 	and.w	r2, r3, #1
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d017      	beq.n	8004602 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	2203      	movs	r2, #3
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	43db      	mvns	r3, r3
 80045e4:	693a      	ldr	r2, [r7, #16]
 80045e6:	4013      	ands	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	693a      	ldr	r2, [r7, #16]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f003 0303 	and.w	r3, r3, #3
 800460a:	2b02      	cmp	r3, #2
 800460c:	d123      	bne.n	8004656 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	08da      	lsrs	r2, r3, #3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	3208      	adds	r2, #8
 8004616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800461a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f003 0307 	and.w	r3, r3, #7
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	220f      	movs	r2, #15
 8004626:	fa02 f303 	lsl.w	r3, r2, r3
 800462a:	43db      	mvns	r3, r3
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4013      	ands	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	691a      	ldr	r2, [r3, #16]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	f003 0307 	and.w	r3, r3, #7
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	fa02 f303 	lsl.w	r3, r2, r3
 8004642:	693a      	ldr	r2, [r7, #16]
 8004644:	4313      	orrs	r3, r2
 8004646:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	08da      	lsrs	r2, r3, #3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3208      	adds	r2, #8
 8004650:	6939      	ldr	r1, [r7, #16]
 8004652:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	2203      	movs	r2, #3
 8004662:	fa02 f303 	lsl.w	r3, r2, r3
 8004666:	43db      	mvns	r3, r3
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	4013      	ands	r3, r2
 800466c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f003 0203 	and.w	r2, r3, #3
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	693a      	ldr	r2, [r7, #16]
 8004680:	4313      	orrs	r3, r2
 8004682:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 809a 	beq.w	80047cc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004698:	4b55      	ldr	r3, [pc, #340]	@ (80047f0 <HAL_GPIO_Init+0x2cc>)
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	4a54      	ldr	r2, [pc, #336]	@ (80047f0 <HAL_GPIO_Init+0x2cc>)
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	6193      	str	r3, [r2, #24]
 80046a4:	4b52      	ldr	r3, [pc, #328]	@ (80047f0 <HAL_GPIO_Init+0x2cc>)
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046b0:	4a50      	ldr	r2, [pc, #320]	@ (80047f4 <HAL_GPIO_Init+0x2d0>)
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	089b      	lsrs	r3, r3, #2
 80046b6:	3302      	adds	r3, #2
 80046b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f003 0303 	and.w	r3, r3, #3
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	220f      	movs	r2, #15
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4013      	ands	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80046da:	d013      	beq.n	8004704 <HAL_GPIO_Init+0x1e0>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a46      	ldr	r2, [pc, #280]	@ (80047f8 <HAL_GPIO_Init+0x2d4>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00d      	beq.n	8004700 <HAL_GPIO_Init+0x1dc>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a45      	ldr	r2, [pc, #276]	@ (80047fc <HAL_GPIO_Init+0x2d8>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d007      	beq.n	80046fc <HAL_GPIO_Init+0x1d8>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a44      	ldr	r2, [pc, #272]	@ (8004800 <HAL_GPIO_Init+0x2dc>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d101      	bne.n	80046f8 <HAL_GPIO_Init+0x1d4>
 80046f4:	2303      	movs	r3, #3
 80046f6:	e006      	b.n	8004706 <HAL_GPIO_Init+0x1e2>
 80046f8:	2305      	movs	r3, #5
 80046fa:	e004      	b.n	8004706 <HAL_GPIO_Init+0x1e2>
 80046fc:	2302      	movs	r3, #2
 80046fe:	e002      	b.n	8004706 <HAL_GPIO_Init+0x1e2>
 8004700:	2301      	movs	r3, #1
 8004702:	e000      	b.n	8004706 <HAL_GPIO_Init+0x1e2>
 8004704:	2300      	movs	r3, #0
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	f002 0203 	and.w	r2, r2, #3
 800470c:	0092      	lsls	r2, r2, #2
 800470e:	4093      	lsls	r3, r2
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	4313      	orrs	r3, r2
 8004714:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004716:	4937      	ldr	r1, [pc, #220]	@ (80047f4 <HAL_GPIO_Init+0x2d0>)
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	089b      	lsrs	r3, r3, #2
 800471c:	3302      	adds	r3, #2
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004724:	4b37      	ldr	r3, [pc, #220]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	43db      	mvns	r3, r3
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	4013      	ands	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	4313      	orrs	r3, r2
 8004746:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004748:	4a2e      	ldr	r2, [pc, #184]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800474e:	4b2d      	ldr	r3, [pc, #180]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	43db      	mvns	r3, r3
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	4013      	ands	r3, r2
 800475c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4313      	orrs	r3, r2
 8004770:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004772:	4a24      	ldr	r2, [pc, #144]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004778:	4b22      	ldr	r3, [pc, #136]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	43db      	mvns	r3, r3
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	4013      	ands	r3, r2
 8004786:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d003      	beq.n	800479c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	4313      	orrs	r3, r2
 800479a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800479c:	4a19      	ldr	r2, [pc, #100]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047a2:	4b18      	ldr	r3, [pc, #96]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	43db      	mvns	r3, r3
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	4013      	ands	r3, r2
 80047b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80047c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004804 <HAL_GPIO_Init+0x2e0>)
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	3301      	adds	r3, #1
 80047d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	fa22 f303 	lsr.w	r3, r2, r3
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f47f aea9 	bne.w	8004534 <HAL_GPIO_Init+0x10>
  }
}
 80047e2:	bf00      	nop
 80047e4:	bf00      	nop
 80047e6:	371c      	adds	r7, #28
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	40021000 	.word	0x40021000
 80047f4:	40010000 	.word	0x40010000
 80047f8:	48000400 	.word	0x48000400
 80047fc:	48000800 	.word	0x48000800
 8004800:	48000c00 	.word	0x48000c00
 8004804:	40010400 	.word	0x40010400

08004808 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	887b      	ldrh	r3, [r7, #2]
 800481a:	4013      	ands	r3, r2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d002      	beq.n	8004826 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004820:	2301      	movs	r3, #1
 8004822:	73fb      	strb	r3, [r7, #15]
 8004824:	e001      	b.n	800482a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004826:	2300      	movs	r3, #0
 8004828:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800482a:	7bfb      	ldrb	r3, [r7, #15]
}
 800482c:	4618      	mov	r0, r3
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	460b      	mov	r3, r1
 8004842:	807b      	strh	r3, [r7, #2]
 8004844:	4613      	mov	r3, r2
 8004846:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004848:	787b      	ldrb	r3, [r7, #1]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d003      	beq.n	8004856 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800484e:	887a      	ldrh	r2, [r7, #2]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004854:	e002      	b.n	800485c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004856:	887a      	ldrh	r2, [r7, #2]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	460b      	mov	r3, r1
 8004872:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	695b      	ldr	r3, [r3, #20]
 8004878:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800487a:	887a      	ldrh	r2, [r7, #2]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4013      	ands	r3, r2
 8004880:	041a      	lsls	r2, r3, #16
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	43d9      	mvns	r1, r3
 8004886:	887b      	ldrh	r3, [r7, #2]
 8004888:	400b      	ands	r3, r1
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	619a      	str	r2, [r3, #24]
}
 8004890:	bf00      	nop
 8004892:	3714      	adds	r7, #20
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	4603      	mov	r3, r0
 80048a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048a6:	4b08      	ldr	r3, [pc, #32]	@ (80048c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048a8:	695a      	ldr	r2, [r3, #20]
 80048aa:	88fb      	ldrh	r3, [r7, #6]
 80048ac:	4013      	ands	r3, r2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d006      	beq.n	80048c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048b2:	4a05      	ldr	r2, [pc, #20]	@ (80048c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048b4:	88fb      	ldrh	r3, [r7, #6]
 80048b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048b8:	88fb      	ldrh	r3, [r7, #6]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7fe ff14 	bl	80036e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80048c0:	bf00      	nop
 80048c2:	3708      	adds	r7, #8
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40010400 	.word	0x40010400

080048cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e08d      	b.n	80049fa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d106      	bne.n	80048f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7fe f956 	bl	8002ba4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2224      	movs	r2, #36	@ 0x24
 80048fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0201 	bic.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800491c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800492c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d107      	bne.n	8004946 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	689a      	ldr	r2, [r3, #8]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004942:	609a      	str	r2, [r3, #8]
 8004944:	e006      	b.n	8004954 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004952:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	2b02      	cmp	r3, #2
 800495a:	d108      	bne.n	800496e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800496a:	605a      	str	r2, [r3, #4]
 800496c:	e007      	b.n	800497e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685a      	ldr	r2, [r3, #4]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800497c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6812      	ldr	r2, [r2, #0]
 8004988:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800498c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004990:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691a      	ldr	r2, [r3, #16]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	69d9      	ldr	r1, [r3, #28]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1a      	ldr	r2, [r3, #32]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0201 	orr.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2220      	movs	r2, #32
 80049e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b083      	sub	sp, #12
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
 8004a0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	2b20      	cmp	r3, #32
 8004a16:	d138      	bne.n	8004a8a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e032      	b.n	8004a8c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2224      	movs	r2, #36	@ 0x24
 8004a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 0201 	bic.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a54:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6819      	ldr	r1, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f042 0201 	orr.w	r2, r2, #1
 8004a74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a86:	2300      	movs	r3, #0
 8004a88:	e000      	b.n	8004a8c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a8a:	2302      	movs	r3, #2
  }
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b20      	cmp	r3, #32
 8004aac:	d139      	bne.n	8004b22 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d101      	bne.n	8004abc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ab8:	2302      	movs	r3, #2
 8004aba:	e033      	b.n	8004b24 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2224      	movs	r2, #36	@ 0x24
 8004ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 0201 	bic.w	r2, r2, #1
 8004ada:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004aea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	021b      	lsls	r3, r3, #8
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f042 0201 	orr.w	r2, r2, #1
 8004b0c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2220      	movs	r2, #32
 8004b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	e000      	b.n	8004b24 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b22:	2302      	movs	r3, #2
  }
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004b40:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d102      	bne.n	8004b56 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	f000 bff4 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f000 816d 	beq.w	8004e46 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004b6c:	4bb4      	ldr	r3, [pc, #720]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f003 030c 	and.w	r3, r3, #12
 8004b74:	2b04      	cmp	r3, #4
 8004b76:	d00c      	beq.n	8004b92 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b78:	4bb1      	ldr	r3, [pc, #708]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f003 030c 	and.w	r3, r3, #12
 8004b80:	2b08      	cmp	r3, #8
 8004b82:	d157      	bne.n	8004c34 <HAL_RCC_OscConfig+0x104>
 8004b84:	4bae      	ldr	r3, [pc, #696]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b90:	d150      	bne.n	8004c34 <HAL_RCC_OscConfig+0x104>
 8004b92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b96:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8004b9e:	fa93 f3a3 	rbit	r3, r3
 8004ba2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004ba6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004baa:	fab3 f383 	clz	r3, r3
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b3f      	cmp	r3, #63	@ 0x3f
 8004bb2:	d802      	bhi.n	8004bba <HAL_RCC_OscConfig+0x8a>
 8004bb4:	4ba2      	ldr	r3, [pc, #648]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	e015      	b.n	8004be6 <HAL_RCC_OscConfig+0xb6>
 8004bba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004bbe:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8004bc6:	fa93 f3a3 	rbit	r3, r3
 8004bca:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8004bce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004bd2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8004bd6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8004bda:	fa93 f3a3 	rbit	r3, r3
 8004bde:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8004be2:	4b97      	ldr	r3, [pc, #604]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004bea:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8004bee:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8004bf2:	fa92 f2a2 	rbit	r2, r2
 8004bf6:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8004bfa:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8004bfe:	fab2 f282 	clz	r2, r2
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	f042 0220 	orr.w	r2, r2, #32
 8004c08:	b2d2      	uxtb	r2, r2
 8004c0a:	f002 021f 	and.w	r2, r2, #31
 8004c0e:	2101      	movs	r1, #1
 8004c10:	fa01 f202 	lsl.w	r2, r1, r2
 8004c14:	4013      	ands	r3, r2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 8114 	beq.w	8004e44 <HAL_RCC_OscConfig+0x314>
 8004c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f040 810b 	bne.w	8004e44 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	f000 bf85 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c44:	d106      	bne.n	8004c54 <HAL_RCC_OscConfig+0x124>
 8004c46:	4b7e      	ldr	r3, [pc, #504]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a7d      	ldr	r2, [pc, #500]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	e036      	b.n	8004cc2 <HAL_RCC_OscConfig+0x192>
 8004c54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c58:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d10c      	bne.n	8004c7e <HAL_RCC_OscConfig+0x14e>
 8004c64:	4b76      	ldr	r3, [pc, #472]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a75      	ldr	r2, [pc, #468]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c6e:	6013      	str	r3, [r2, #0]
 8004c70:	4b73      	ldr	r3, [pc, #460]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a72      	ldr	r2, [pc, #456]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c7a:	6013      	str	r3, [r2, #0]
 8004c7c:	e021      	b.n	8004cc2 <HAL_RCC_OscConfig+0x192>
 8004c7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c8e:	d10c      	bne.n	8004caa <HAL_RCC_OscConfig+0x17a>
 8004c90:	4b6b      	ldr	r3, [pc, #428]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a6a      	ldr	r2, [pc, #424]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c9a:	6013      	str	r3, [r2, #0]
 8004c9c:	4b68      	ldr	r3, [pc, #416]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a67      	ldr	r2, [pc, #412]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ca6:	6013      	str	r3, [r2, #0]
 8004ca8:	e00b      	b.n	8004cc2 <HAL_RCC_OscConfig+0x192>
 8004caa:	4b65      	ldr	r3, [pc, #404]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a64      	ldr	r2, [pc, #400]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004cb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cb4:	6013      	str	r3, [r2, #0]
 8004cb6:	4b62      	ldr	r3, [pc, #392]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a61      	ldr	r2, [pc, #388]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004cbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cc0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004cc2:	4b5f      	ldr	r3, [pc, #380]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc6:	f023 020f 	bic.w	r2, r3, #15
 8004cca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004cce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	495a      	ldr	r1, [pc, #360]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ce0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d054      	beq.n	8004d96 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cec:	f7ff f942 	bl	8003f74 <HAL_GetTick>
 8004cf0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cf4:	e00a      	b.n	8004d0c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cf6:	f7ff f93d 	bl	8003f74 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b64      	cmp	r3, #100	@ 0x64
 8004d04:	d902      	bls.n	8004d0c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	f000 bf19 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
 8004d0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004d10:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d14:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8004d18:	fa93 f3a3 	rbit	r3, r3
 8004d1c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8004d20:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d24:	fab3 f383 	clz	r3, r3
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b3f      	cmp	r3, #63	@ 0x3f
 8004d2c:	d802      	bhi.n	8004d34 <HAL_RCC_OscConfig+0x204>
 8004d2e:	4b44      	ldr	r3, [pc, #272]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	e015      	b.n	8004d60 <HAL_RCC_OscConfig+0x230>
 8004d34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004d38:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8004d40:	fa93 f3a3 	rbit	r3, r3
 8004d44:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8004d48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004d4c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8004d50:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8004d54:	fa93 f3a3 	rbit	r3, r3
 8004d58:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8004d5c:	4b38      	ldr	r3, [pc, #224]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d60:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d64:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8004d68:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004d6c:	fa92 f2a2 	rbit	r2, r2
 8004d70:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8004d74:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8004d78:	fab2 f282 	clz	r2, r2
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	f042 0220 	orr.w	r2, r2, #32
 8004d82:	b2d2      	uxtb	r2, r2
 8004d84:	f002 021f 	and.w	r2, r2, #31
 8004d88:	2101      	movs	r1, #1
 8004d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8004d8e:	4013      	ands	r3, r2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0b0      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x1c6>
 8004d94:	e057      	b.n	8004e46 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d96:	f7ff f8ed 	bl	8003f74 <HAL_GetTick>
 8004d9a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d9e:	e00a      	b.n	8004db6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004da0:	f7ff f8e8 	bl	8003f74 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b64      	cmp	r3, #100	@ 0x64
 8004dae:	d902      	bls.n	8004db6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	f000 bec4 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
 8004db6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004dba:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dbe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004dc2:	fa93 f3a3 	rbit	r3, r3
 8004dc6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8004dca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dce:	fab3 f383 	clz	r3, r3
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8004dd6:	d802      	bhi.n	8004dde <HAL_RCC_OscConfig+0x2ae>
 8004dd8:	4b19      	ldr	r3, [pc, #100]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	e015      	b.n	8004e0a <HAL_RCC_OscConfig+0x2da>
 8004dde:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004de2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8004dea:	fa93 f3a3 	rbit	r3, r3
 8004dee:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8004df2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004df6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004dfa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004dfe:	fa93 f3a3 	rbit	r3, r3
 8004e02:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8004e06:	4b0e      	ldr	r3, [pc, #56]	@ (8004e40 <HAL_RCC_OscConfig+0x310>)
 8004e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004e0e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8004e12:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8004e16:	fa92 f2a2 	rbit	r2, r2
 8004e1a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8004e1e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8004e22:	fab2 f282 	clz	r2, r2
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	f042 0220 	orr.w	r2, r2, #32
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	f002 021f 	and.w	r2, r2, #31
 8004e32:	2101      	movs	r1, #1
 8004e34:	fa01 f202 	lsl.w	r2, r1, r2
 8004e38:	4013      	ands	r3, r2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1b0      	bne.n	8004da0 <HAL_RCC_OscConfig+0x270>
 8004e3e:	e002      	b.n	8004e46 <HAL_RCC_OscConfig+0x316>
 8004e40:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e4a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0302 	and.w	r3, r3, #2
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f000 816c 	beq.w	8005134 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004e5c:	4bcc      	ldr	r3, [pc, #816]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f003 030c 	and.w	r3, r3, #12
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00b      	beq.n	8004e80 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004e68:	4bc9      	ldr	r3, [pc, #804]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f003 030c 	and.w	r3, r3, #12
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d16d      	bne.n	8004f50 <HAL_RCC_OscConfig+0x420>
 8004e74:	4bc6      	ldr	r3, [pc, #792]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d167      	bne.n	8004f50 <HAL_RCC_OscConfig+0x420>
 8004e80:	2302      	movs	r3, #2
 8004e82:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e86:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8004e8a:	fa93 f3a3 	rbit	r3, r3
 8004e8e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8004e92:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e96:	fab3 f383 	clz	r3, r3
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8004e9e:	d802      	bhi.n	8004ea6 <HAL_RCC_OscConfig+0x376>
 8004ea0:	4bbb      	ldr	r3, [pc, #748]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	e013      	b.n	8004ece <HAL_RCC_OscConfig+0x39e>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eac:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004eb0:	fa93 f3a3 	rbit	r3, r3
 8004eb4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8004eb8:	2302      	movs	r3, #2
 8004eba:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004ebe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004ec2:	fa93 f3a3 	rbit	r3, r3
 8004ec6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8004eca:	4bb1      	ldr	r3, [pc, #708]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8004ed4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8004ed8:	fa92 f2a2 	rbit	r2, r2
 8004edc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8004ee0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004ee4:	fab2 f282 	clz	r2, r2
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	f042 0220 	orr.w	r2, r2, #32
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	f002 021f 	and.w	r2, r2, #31
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8004efa:	4013      	ands	r3, r2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00a      	beq.n	8004f16 <HAL_RCC_OscConfig+0x3e6>
 8004f00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d002      	beq.n	8004f16 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	f000 be14 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f16:	4b9e      	ldr	r3, [pc, #632]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	21f8      	movs	r1, #248	@ 0xf8
 8004f2c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f30:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004f34:	fa91 f1a1 	rbit	r1, r1
 8004f38:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8004f3c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8004f40:	fab1 f181 	clz	r1, r1
 8004f44:	b2c9      	uxtb	r1, r1
 8004f46:	408b      	lsls	r3, r1
 8004f48:	4991      	ldr	r1, [pc, #580]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f4e:	e0f1      	b.n	8005134 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 8083 	beq.w	8005068 <HAL_RCC_OscConfig+0x538>
 8004f62:	2301      	movs	r3, #1
 8004f64:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f68:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004f6c:	fa93 f3a3 	rbit	r3, r3
 8004f70:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8004f74:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f78:	fab3 f383 	clz	r3, r3
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004f82:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	461a      	mov	r2, r3
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f8e:	f7fe fff1 	bl	8003f74 <HAL_GetTick>
 8004f92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f96:	e00a      	b.n	8004fae <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f98:	f7fe ffec 	bl	8003f74 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d902      	bls.n	8004fae <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	f000 bdc8 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
 8004fae:	2302      	movs	r3, #2
 8004fb0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004fb8:	fa93 f3a3 	rbit	r3, r3
 8004fbc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8004fc0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fc4:	fab3 f383 	clz	r3, r3
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b3f      	cmp	r3, #63	@ 0x3f
 8004fcc:	d802      	bhi.n	8004fd4 <HAL_RCC_OscConfig+0x4a4>
 8004fce:	4b70      	ldr	r3, [pc, #448]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	e013      	b.n	8004ffc <HAL_RCC_OscConfig+0x4cc>
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fda:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004fde:	fa93 f3a3 	rbit	r3, r3
 8004fe2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004fec:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004ff0:	fa93 f3a3 	rbit	r3, r3
 8004ff4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8004ff8:	4b65      	ldr	r3, [pc, #404]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8005002:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8005006:	fa92 f2a2 	rbit	r2, r2
 800500a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800500e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8005012:	fab2 f282 	clz	r2, r2
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	f042 0220 	orr.w	r2, r2, #32
 800501c:	b2d2      	uxtb	r2, r2
 800501e:	f002 021f 	and.w	r2, r2, #31
 8005022:	2101      	movs	r1, #1
 8005024:	fa01 f202 	lsl.w	r2, r1, r2
 8005028:	4013      	ands	r3, r2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0b4      	beq.n	8004f98 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800502e:	4b58      	ldr	r3, [pc, #352]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800503a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	21f8      	movs	r1, #248	@ 0xf8
 8005044:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005048:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800504c:	fa91 f1a1 	rbit	r1, r1
 8005050:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8005054:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8005058:	fab1 f181 	clz	r1, r1
 800505c:	b2c9      	uxtb	r1, r1
 800505e:	408b      	lsls	r3, r1
 8005060:	494b      	ldr	r1, [pc, #300]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8005062:	4313      	orrs	r3, r2
 8005064:	600b      	str	r3, [r1, #0]
 8005066:	e065      	b.n	8005134 <HAL_RCC_OscConfig+0x604>
 8005068:	2301      	movs	r3, #1
 800506a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800506e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005072:	fa93 f3a3 	rbit	r3, r3
 8005076:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800507a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800507e:	fab3 f383 	clz	r3, r3
 8005082:	b2db      	uxtb	r3, r3
 8005084:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005088:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	461a      	mov	r2, r3
 8005090:	2300      	movs	r3, #0
 8005092:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005094:	f7fe ff6e 	bl	8003f74 <HAL_GetTick>
 8005098:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800509c:	e00a      	b.n	80050b4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800509e:	f7fe ff69 	bl	8003f74 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d902      	bls.n	80050b4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	f000 bd45 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
 80050b4:	2302      	movs	r3, #2
 80050b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80050be:	fa93 f3a3 	rbit	r3, r3
 80050c2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80050c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ca:	fab3 f383 	clz	r3, r3
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80050d2:	d802      	bhi.n	80050da <HAL_RCC_OscConfig+0x5aa>
 80050d4:	4b2e      	ldr	r3, [pc, #184]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	e013      	b.n	8005102 <HAL_RCC_OscConfig+0x5d2>
 80050da:	2302      	movs	r3, #2
 80050dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80050e4:	fa93 f3a3 	rbit	r3, r3
 80050e8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80050ec:	2302      	movs	r3, #2
 80050ee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80050f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80050f6:	fa93 f3a3 	rbit	r3, r3
 80050fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80050fe:	4b24      	ldr	r3, [pc, #144]	@ (8005190 <HAL_RCC_OscConfig+0x660>)
 8005100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005102:	2202      	movs	r2, #2
 8005104:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8005108:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800510c:	fa92 f2a2 	rbit	r2, r2
 8005110:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8005114:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8005118:	fab2 f282 	clz	r2, r2
 800511c:	b2d2      	uxtb	r2, r2
 800511e:	f042 0220 	orr.w	r2, r2, #32
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	f002 021f 	and.w	r2, r2, #31
 8005128:	2101      	movs	r1, #1
 800512a:	fa01 f202 	lsl.w	r2, r1, r2
 800512e:	4013      	ands	r3, r2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1b4      	bne.n	800509e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005138:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0308 	and.w	r3, r3, #8
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 8115 	beq.w	8005374 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800514a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800514e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d07e      	beq.n	8005258 <HAL_RCC_OscConfig+0x728>
 800515a:	2301      	movs	r3, #1
 800515c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005160:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005164:	fa93 f3a3 	rbit	r3, r3
 8005168:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800516c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005170:	fab3 f383 	clz	r3, r3
 8005174:	b2db      	uxtb	r3, r3
 8005176:	461a      	mov	r2, r3
 8005178:	4b06      	ldr	r3, [pc, #24]	@ (8005194 <HAL_RCC_OscConfig+0x664>)
 800517a:	4413      	add	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	461a      	mov	r2, r3
 8005180:	2301      	movs	r3, #1
 8005182:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005184:	f7fe fef6 	bl	8003f74 <HAL_GetTick>
 8005188:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800518c:	e00f      	b.n	80051ae <HAL_RCC_OscConfig+0x67e>
 800518e:	bf00      	nop
 8005190:	40021000 	.word	0x40021000
 8005194:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005198:	f7fe feec 	bl	8003f74 <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d902      	bls.n	80051ae <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	f000 bcc8 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
 80051ae:	2302      	movs	r3, #2
 80051b0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80051b8:	fa93 f3a3 	rbit	r3, r3
 80051bc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80051c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80051c8:	2202      	movs	r2, #2
 80051ca:	601a      	str	r2, [r3, #0]
 80051cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	fa93 f2a3 	rbit	r2, r3
 80051da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051ec:	2202      	movs	r2, #2
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	fa93 f2a3 	rbit	r2, r3
 80051fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005202:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005206:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005208:	4bb0      	ldr	r3, [pc, #704]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 800520a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800520c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005210:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005214:	2102      	movs	r1, #2
 8005216:	6019      	str	r1, [r3, #0]
 8005218:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800521c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	fa93 f1a3 	rbit	r1, r3
 8005226:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800522a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800522e:	6019      	str	r1, [r3, #0]
  return result;
 8005230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005234:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	fab3 f383 	clz	r3, r3
 800523e:	b2db      	uxtb	r3, r3
 8005240:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005244:	b2db      	uxtb	r3, r3
 8005246:	f003 031f 	and.w	r3, r3, #31
 800524a:	2101      	movs	r1, #1
 800524c:	fa01 f303 	lsl.w	r3, r1, r3
 8005250:	4013      	ands	r3, r2
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0a0      	beq.n	8005198 <HAL_RCC_OscConfig+0x668>
 8005256:	e08d      	b.n	8005374 <HAL_RCC_OscConfig+0x844>
 8005258:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800525c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005260:	2201      	movs	r2, #1
 8005262:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005268:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	fa93 f2a3 	rbit	r2, r3
 8005272:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005276:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800527a:	601a      	str	r2, [r3, #0]
  return result;
 800527c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005280:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005284:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005286:	fab3 f383 	clz	r3, r3
 800528a:	b2db      	uxtb	r3, r3
 800528c:	461a      	mov	r2, r3
 800528e:	4b90      	ldr	r3, [pc, #576]	@ (80054d0 <HAL_RCC_OscConfig+0x9a0>)
 8005290:	4413      	add	r3, r2
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	461a      	mov	r2, r3
 8005296:	2300      	movs	r3, #0
 8005298:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800529a:	f7fe fe6b 	bl	8003f74 <HAL_GetTick>
 800529e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a2:	e00a      	b.n	80052ba <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052a4:	f7fe fe66 	bl	8003f74 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d902      	bls.n	80052ba <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	f000 bc42 	b.w	8005b3e <HAL_RCC_OscConfig+0x100e>
 80052ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052be:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80052c2:	2202      	movs	r2, #2
 80052c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052ca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	fa93 f2a3 	rbit	r2, r3
 80052d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052d8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80052dc:	601a      	str	r2, [r3, #0]
 80052de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80052e6:	2202      	movs	r2, #2
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	fa93 f2a3 	rbit	r2, r3
 80052f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052fc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005300:	601a      	str	r2, [r3, #0]
 8005302:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005306:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800530a:	2202      	movs	r2, #2
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005312:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	fa93 f2a3 	rbit	r2, r3
 800531c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005320:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8005324:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005326:	4b69      	ldr	r3, [pc, #420]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005328:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800532a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800532e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8005332:	2102      	movs	r1, #2
 8005334:	6019      	str	r1, [r3, #0]
 8005336:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800533a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	fa93 f1a3 	rbit	r1, r3
 8005344:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005348:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800534c:	6019      	str	r1, [r3, #0]
  return result;
 800534e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005352:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	fab3 f383 	clz	r3, r3
 800535c:	b2db      	uxtb	r3, r3
 800535e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005362:	b2db      	uxtb	r3, r3
 8005364:	f003 031f 	and.w	r3, r3, #31
 8005368:	2101      	movs	r1, #1
 800536a:	fa01 f303 	lsl.w	r3, r1, r3
 800536e:	4013      	ands	r3, r2
 8005370:	2b00      	cmp	r3, #0
 8005372:	d197      	bne.n	80052a4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005378:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0304 	and.w	r3, r3, #4
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 819e 	beq.w	80056c6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800538a:	2300      	movs	r3, #0
 800538c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005390:	4b4e      	ldr	r3, [pc, #312]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005392:	69db      	ldr	r3, [r3, #28]
 8005394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d116      	bne.n	80053ca <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800539c:	4b4b      	ldr	r3, [pc, #300]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	4a4a      	ldr	r2, [pc, #296]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 80053a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053a6:	61d3      	str	r3, [r2, #28]
 80053a8:	4b48      	ldr	r3, [pc, #288]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80053b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053b4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053be:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80053c2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80053c4:	2301      	movs	r3, #1
 80053c6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ca:	4b42      	ldr	r3, [pc, #264]	@ (80054d4 <HAL_RCC_OscConfig+0x9a4>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d11a      	bne.n	800540c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053d6:	4b3f      	ldr	r3, [pc, #252]	@ (80054d4 <HAL_RCC_OscConfig+0x9a4>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a3e      	ldr	r2, [pc, #248]	@ (80054d4 <HAL_RCC_OscConfig+0x9a4>)
 80053dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e2:	f7fe fdc7 	bl	8003f74 <HAL_GetTick>
 80053e6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ea:	e009      	b.n	8005400 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ec:	f7fe fdc2 	bl	8003f74 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b64      	cmp	r3, #100	@ 0x64
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e39e      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005400:	4b34      	ldr	r3, [pc, #208]	@ (80054d4 <HAL_RCC_OscConfig+0x9a4>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005408:	2b00      	cmp	r3, #0
 800540a:	d0ef      	beq.n	80053ec <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800540c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005410:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d106      	bne.n	800542a <HAL_RCC_OscConfig+0x8fa>
 800541c:	4b2b      	ldr	r3, [pc, #172]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	4a2a      	ldr	r2, [pc, #168]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005422:	f043 0301 	orr.w	r3, r3, #1
 8005426:	6213      	str	r3, [r2, #32]
 8005428:	e035      	b.n	8005496 <HAL_RCC_OscConfig+0x966>
 800542a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800542e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10c      	bne.n	8005454 <HAL_RCC_OscConfig+0x924>
 800543a:	4b24      	ldr	r3, [pc, #144]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	4a23      	ldr	r2, [pc, #140]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005440:	f023 0301 	bic.w	r3, r3, #1
 8005444:	6213      	str	r3, [r2, #32]
 8005446:	4b21      	ldr	r3, [pc, #132]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	4a20      	ldr	r2, [pc, #128]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 800544c:	f023 0304 	bic.w	r3, r3, #4
 8005450:	6213      	str	r3, [r2, #32]
 8005452:	e020      	b.n	8005496 <HAL_RCC_OscConfig+0x966>
 8005454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005458:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	2b05      	cmp	r3, #5
 8005462:	d10c      	bne.n	800547e <HAL_RCC_OscConfig+0x94e>
 8005464:	4b19      	ldr	r3, [pc, #100]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	4a18      	ldr	r2, [pc, #96]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 800546a:	f043 0304 	orr.w	r3, r3, #4
 800546e:	6213      	str	r3, [r2, #32]
 8005470:	4b16      	ldr	r3, [pc, #88]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	4a15      	ldr	r2, [pc, #84]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005476:	f043 0301 	orr.w	r3, r3, #1
 800547a:	6213      	str	r3, [r2, #32]
 800547c:	e00b      	b.n	8005496 <HAL_RCC_OscConfig+0x966>
 800547e:	4b13      	ldr	r3, [pc, #76]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	4a12      	ldr	r2, [pc, #72]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005484:	f023 0301 	bic.w	r3, r3, #1
 8005488:	6213      	str	r3, [r2, #32]
 800548a:	4b10      	ldr	r3, [pc, #64]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	4a0f      	ldr	r2, [pc, #60]	@ (80054cc <HAL_RCC_OscConfig+0x99c>)
 8005490:	f023 0304 	bic.w	r3, r3, #4
 8005494:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005496:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800549a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 8087 	beq.w	80055b6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a8:	f7fe fd64 	bl	8003f74 <HAL_GetTick>
 80054ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054b0:	e012      	b.n	80054d8 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054b2:	f7fe fd5f 	bl	8003f74 <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d908      	bls.n	80054d8 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e339      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
 80054ca:	bf00      	nop
 80054cc:	40021000 	.word	0x40021000
 80054d0:	10908120 	.word	0x10908120
 80054d4:	40007000 	.word	0x40007000
 80054d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054dc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80054e0:	2202      	movs	r2, #2
 80054e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	fa93 f2a3 	rbit	r2, r3
 80054f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054f6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005500:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005504:	2202      	movs	r2, #2
 8005506:	601a      	str	r2, [r3, #0]
 8005508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800550c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	fa93 f2a3 	rbit	r2, r3
 8005516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800551a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800551e:	601a      	str	r2, [r3, #0]
  return result;
 8005520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005524:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8005528:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800552a:	fab3 f383 	clz	r3, r3
 800552e:	b2db      	uxtb	r3, r3
 8005530:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d102      	bne.n	8005540 <HAL_RCC_OscConfig+0xa10>
 800553a:	4b98      	ldr	r3, [pc, #608]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	e013      	b.n	8005568 <HAL_RCC_OscConfig+0xa38>
 8005540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005544:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005548:	2202      	movs	r2, #2
 800554a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005550:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	fa93 f2a3 	rbit	r2, r3
 800555a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800555e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8005562:	601a      	str	r2, [r3, #0]
 8005564:	4b8d      	ldr	r3, [pc, #564]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800556c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8005570:	2102      	movs	r1, #2
 8005572:	6011      	str	r1, [r2, #0]
 8005574:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005578:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800557c:	6812      	ldr	r2, [r2, #0]
 800557e:	fa92 f1a2 	rbit	r1, r2
 8005582:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005586:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800558a:	6011      	str	r1, [r2, #0]
  return result;
 800558c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005590:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005594:	6812      	ldr	r2, [r2, #0]
 8005596:	fab2 f282 	clz	r2, r2
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055a0:	b2d2      	uxtb	r2, r2
 80055a2:	f002 021f 	and.w	r2, r2, #31
 80055a6:	2101      	movs	r1, #1
 80055a8:	fa01 f202 	lsl.w	r2, r1, r2
 80055ac:	4013      	ands	r3, r2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f43f af7f 	beq.w	80054b2 <HAL_RCC_OscConfig+0x982>
 80055b4:	e07d      	b.n	80056b2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055b6:	f7fe fcdd 	bl	8003f74 <HAL_GetTick>
 80055ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055be:	e00b      	b.n	80055d8 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055c0:	f7fe fcd8 	bl	8003f74 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d901      	bls.n	80055d8 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e2b2      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
 80055d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055dc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80055e0:	2202      	movs	r2, #2
 80055e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055e8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	fa93 f2a3 	rbit	r2, r3
 80055f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055f6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005600:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8005604:	2202      	movs	r2, #2
 8005606:	601a      	str	r2, [r3, #0]
 8005608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800560c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	fa93 f2a3 	rbit	r2, r3
 8005616:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800561a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800561e:	601a      	str	r2, [r3, #0]
  return result;
 8005620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005624:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8005628:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800562a:	fab3 f383 	clz	r3, r3
 800562e:	b2db      	uxtb	r3, r3
 8005630:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d102      	bne.n	8005640 <HAL_RCC_OscConfig+0xb10>
 800563a:	4b58      	ldr	r3, [pc, #352]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	e013      	b.n	8005668 <HAL_RCC_OscConfig+0xb38>
 8005640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005644:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005648:	2202      	movs	r2, #2
 800564a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005650:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	fa93 f2a3 	rbit	r2, r3
 800565a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800565e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	4b4d      	ldr	r3, [pc, #308]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 8005666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005668:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800566c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8005670:	2102      	movs	r1, #2
 8005672:	6011      	str	r1, [r2, #0]
 8005674:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005678:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800567c:	6812      	ldr	r2, [r2, #0]
 800567e:	fa92 f1a2 	rbit	r1, r2
 8005682:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005686:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800568a:	6011      	str	r1, [r2, #0]
  return result;
 800568c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005690:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005694:	6812      	ldr	r2, [r2, #0]
 8005696:	fab2 f282 	clz	r2, r2
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	f002 021f 	and.w	r2, r2, #31
 80056a6:	2101      	movs	r1, #1
 80056a8:	fa01 f202 	lsl.w	r2, r1, r2
 80056ac:	4013      	ands	r3, r2
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d186      	bne.n	80055c0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80056b2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d105      	bne.n	80056c6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056ba:	4b38      	ldr	r3, [pc, #224]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	4a37      	ldr	r2, [pc, #220]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 80056c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056c4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 8232 	beq.w	8005b3c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056d8:	4b30      	ldr	r3, [pc, #192]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f003 030c 	and.w	r3, r3, #12
 80056e0:	2b08      	cmp	r3, #8
 80056e2:	f000 8201 	beq.w	8005ae8 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	f040 8157 	bne.w	80059a6 <HAL_RCC_OscConfig+0xe76>
 80056f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056fc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8005700:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005704:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800570a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	fa93 f2a3 	rbit	r2, r3
 8005714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005718:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800571c:	601a      	str	r2, [r3, #0]
  return result;
 800571e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005722:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8005726:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005728:	fab3 f383 	clz	r3, r3
 800572c:	b2db      	uxtb	r3, r3
 800572e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005732:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	461a      	mov	r2, r3
 800573a:	2300      	movs	r3, #0
 800573c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800573e:	f7fe fc19 	bl	8003f74 <HAL_GetTick>
 8005742:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005746:	e009      	b.n	800575c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005748:	f7fe fc14 	bl	8003f74 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d901      	bls.n	800575c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e1f0      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
 800575c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005760:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005764:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005768:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800576e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	fa93 f2a3 	rbit	r2, r3
 8005778:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800577c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005780:	601a      	str	r2, [r3, #0]
  return result;
 8005782:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005786:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800578a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800578c:	fab3 f383 	clz	r3, r3
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b3f      	cmp	r3, #63	@ 0x3f
 8005794:	d804      	bhi.n	80057a0 <HAL_RCC_OscConfig+0xc70>
 8005796:	4b01      	ldr	r3, [pc, #4]	@ (800579c <HAL_RCC_OscConfig+0xc6c>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	e029      	b.n	80057f0 <HAL_RCC_OscConfig+0xcc0>
 800579c:	40021000 	.word	0x40021000
 80057a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057a4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80057a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80057ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057b2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	fa93 f2a3 	rbit	r2, r3
 80057bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057c0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80057c4:	601a      	str	r2, [r3, #0]
 80057c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057ca:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80057ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057d8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	fa93 f2a3 	rbit	r2, r3
 80057e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80057e6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	4bc3      	ldr	r3, [pc, #780]	@ (8005afc <HAL_RCC_OscConfig+0xfcc>)
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80057f4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80057f8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80057fc:	6011      	str	r1, [r2, #0]
 80057fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005802:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8005806:	6812      	ldr	r2, [r2, #0]
 8005808:	fa92 f1a2 	rbit	r1, r2
 800580c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005810:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8005814:	6011      	str	r1, [r2, #0]
  return result;
 8005816:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800581a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800581e:	6812      	ldr	r2, [r2, #0]
 8005820:	fab2 f282 	clz	r2, r2
 8005824:	b2d2      	uxtb	r2, r2
 8005826:	f042 0220 	orr.w	r2, r2, #32
 800582a:	b2d2      	uxtb	r2, r2
 800582c:	f002 021f 	and.w	r2, r2, #31
 8005830:	2101      	movs	r1, #1
 8005832:	fa01 f202 	lsl.w	r2, r1, r2
 8005836:	4013      	ands	r3, r2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d185      	bne.n	8005748 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800583c:	4baf      	ldr	r3, [pc, #700]	@ (8005afc <HAL_RCC_OscConfig+0xfcc>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005848:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005850:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005854:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	430b      	orrs	r3, r1
 800585e:	49a7      	ldr	r1, [pc, #668]	@ (8005afc <HAL_RCC_OscConfig+0xfcc>)
 8005860:	4313      	orrs	r3, r2
 8005862:	604b      	str	r3, [r1, #4]
 8005864:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005868:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800586c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005870:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005872:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005876:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	fa93 f2a3 	rbit	r2, r3
 8005880:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005884:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005888:	601a      	str	r2, [r3, #0]
  return result;
 800588a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800588e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005892:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005894:	fab3 f383 	clz	r3, r3
 8005898:	b2db      	uxtb	r3, r3
 800589a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800589e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	461a      	mov	r2, r3
 80058a6:	2301      	movs	r3, #1
 80058a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058aa:	f7fe fb63 	bl	8003f74 <HAL_GetTick>
 80058ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80058b2:	e009      	b.n	80058c8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058b4:	f7fe fb5e 	bl	8003f74 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	2b02      	cmp	r3, #2
 80058c2:	d901      	bls.n	80058c8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e13a      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
 80058c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058cc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80058d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80058d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058da:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	fa93 f2a3 	rbit	r2, r3
 80058e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058e8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058ec:	601a      	str	r2, [r3, #0]
  return result;
 80058ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058f2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80058f8:	fab3 f383 	clz	r3, r3
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8005900:	d802      	bhi.n	8005908 <HAL_RCC_OscConfig+0xdd8>
 8005902:	4b7e      	ldr	r3, [pc, #504]	@ (8005afc <HAL_RCC_OscConfig+0xfcc>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	e027      	b.n	8005958 <HAL_RCC_OscConfig+0xe28>
 8005908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800590c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8005910:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005914:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005916:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800591a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	fa93 f2a3 	rbit	r2, r3
 8005924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005928:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800592c:	601a      	str	r2, [r3, #0]
 800592e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005932:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005936:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005940:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	fa93 f2a3 	rbit	r2, r3
 800594a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800594e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005952:	601a      	str	r2, [r3, #0]
 8005954:	4b69      	ldr	r3, [pc, #420]	@ (8005afc <HAL_RCC_OscConfig+0xfcc>)
 8005956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005958:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800595c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8005960:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005964:	6011      	str	r1, [r2, #0]
 8005966:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800596a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800596e:	6812      	ldr	r2, [r2, #0]
 8005970:	fa92 f1a2 	rbit	r1, r2
 8005974:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005978:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800597c:	6011      	str	r1, [r2, #0]
  return result;
 800597e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005982:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8005986:	6812      	ldr	r2, [r2, #0]
 8005988:	fab2 f282 	clz	r2, r2
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	f042 0220 	orr.w	r2, r2, #32
 8005992:	b2d2      	uxtb	r2, r2
 8005994:	f002 021f 	and.w	r2, r2, #31
 8005998:	2101      	movs	r1, #1
 800599a:	fa01 f202 	lsl.w	r2, r1, r2
 800599e:	4013      	ands	r3, r2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d087      	beq.n	80058b4 <HAL_RCC_OscConfig+0xd84>
 80059a4:	e0ca      	b.n	8005b3c <HAL_RCC_OscConfig+0x100c>
 80059a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059aa:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80059ae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80059b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059b8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	fa93 f2a3 	rbit	r2, r3
 80059c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059c6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80059ca:	601a      	str	r2, [r3, #0]
  return result;
 80059cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80059d0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80059d4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059d6:	fab3 f383 	clz	r3, r3
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80059e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	461a      	mov	r2, r3
 80059e8:	2300      	movs	r3, #0
 80059ea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ec:	f7fe fac2 	bl	8003f74 <HAL_GetTick>
 80059f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059f4:	e009      	b.n	8005a0a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059f6:	f7fe fabd 	bl	8003f74 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e099      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
 8005a0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a0e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8005a12:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005a16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a1c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	fa93 f2a3 	rbit	r2, r3
 8005a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a2a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005a2e:	601a      	str	r2, [r3, #0]
  return result;
 8005a30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a34:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005a38:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a3a:	fab3 f383 	clz	r3, r3
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a42:	d802      	bhi.n	8005a4a <HAL_RCC_OscConfig+0xf1a>
 8005a44:	4b2d      	ldr	r3, [pc, #180]	@ (8005afc <HAL_RCC_OscConfig+0xfcc>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	e027      	b.n	8005a9a <HAL_RCC_OscConfig+0xf6a>
 8005a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a4e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005a52:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005a56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a5c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	fa93 f2a3 	rbit	r2, r3
 8005a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a6a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005a6e:	601a      	str	r2, [r3, #0]
 8005a70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a74:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005a78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a82:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	fa93 f2a3 	rbit	r2, r3
 8005a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a90:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005a94:	601a      	str	r2, [r3, #0]
 8005a96:	4b19      	ldr	r3, [pc, #100]	@ (8005afc <HAL_RCC_OscConfig+0xfcc>)
 8005a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005a9e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8005aa2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005aa6:	6011      	str	r1, [r2, #0]
 8005aa8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005aac:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8005ab0:	6812      	ldr	r2, [r2, #0]
 8005ab2:	fa92 f1a2 	rbit	r1, r2
 8005ab6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005aba:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005abe:	6011      	str	r1, [r2, #0]
  return result;
 8005ac0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005ac4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	fab2 f282 	clz	r2, r2
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	f042 0220 	orr.w	r2, r2, #32
 8005ad4:	b2d2      	uxtb	r2, r2
 8005ad6:	f002 021f 	and.w	r2, r2, #31
 8005ada:	2101      	movs	r1, #1
 8005adc:	fa01 f202 	lsl.w	r2, r1, r2
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d187      	bne.n	80059f6 <HAL_RCC_OscConfig+0xec6>
 8005ae6:	e029      	b.n	8005b3c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ae8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005aec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	69db      	ldr	r3, [r3, #28]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d103      	bne.n	8005b00 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e020      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
 8005afc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b00:	4b11      	ldr	r3, [pc, #68]	@ (8005b48 <HAL_RCC_OscConfig+0x1018>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005b08:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8005b0c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005b10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d10b      	bne.n	8005b38 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005b20:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8005b24:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005b28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d001      	beq.n	8005b3c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e000      	b.n	8005b3e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	40021000 	.word	0x40021000

08005b4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b09e      	sub	sp, #120	@ 0x78
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d101      	bne.n	8005b64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e154      	b.n	8005e0e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b64:	4b89      	ldr	r3, [pc, #548]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d910      	bls.n	8005b94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b72:	4b86      	ldr	r3, [pc, #536]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f023 0207 	bic.w	r2, r3, #7
 8005b7a:	4984      	ldr	r1, [pc, #528]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b82:	4b82      	ldr	r3, [pc, #520]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0307 	and.w	r3, r3, #7
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d001      	beq.n	8005b94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e13c      	b.n	8005e0e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d008      	beq.n	8005bb2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ba0:	4b7b      	ldr	r3, [pc, #492]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	4978      	ldr	r1, [pc, #480]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 80cd 	beq.w	8005d5a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d137      	bne.n	8005c38 <HAL_RCC_ClockConfig+0xec>
 8005bc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005bcc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bd0:	fa93 f3a3 	rbit	r3, r3
 8005bd4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005bd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bd8:	fab3 f383 	clz	r3, r3
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b3f      	cmp	r3, #63	@ 0x3f
 8005be0:	d802      	bhi.n	8005be8 <HAL_RCC_ClockConfig+0x9c>
 8005be2:	4b6b      	ldr	r3, [pc, #428]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	e00f      	b.n	8005c08 <HAL_RCC_ClockConfig+0xbc>
 8005be8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005bec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bf0:	fa93 f3a3 	rbit	r3, r3
 8005bf4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bf6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005bfa:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005bfe:	fa93 f3a3 	rbit	r3, r3
 8005c02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c04:	4b62      	ldr	r3, [pc, #392]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005c0c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005c0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c10:	fa92 f2a2 	rbit	r2, r2
 8005c14:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8005c16:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005c18:	fab2 f282 	clz	r2, r2
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	f042 0220 	orr.w	r2, r2, #32
 8005c22:	b2d2      	uxtb	r2, r2
 8005c24:	f002 021f 	and.w	r2, r2, #31
 8005c28:	2101      	movs	r1, #1
 8005c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8005c2e:	4013      	ands	r3, r2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d171      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e0ea      	b.n	8005e0e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d137      	bne.n	8005cb0 <HAL_RCC_ClockConfig+0x164>
 8005c40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c44:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c48:	fa93 f3a3 	rbit	r3, r3
 8005c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005c4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c50:	fab3 f383 	clz	r3, r3
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b3f      	cmp	r3, #63	@ 0x3f
 8005c58:	d802      	bhi.n	8005c60 <HAL_RCC_ClockConfig+0x114>
 8005c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	e00f      	b.n	8005c80 <HAL_RCC_ClockConfig+0x134>
 8005c60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c68:	fa93 f3a3 	rbit	r3, r3
 8005c6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c72:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c76:	fa93 f3a3 	rbit	r3, r3
 8005c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c7c:	4b44      	ldr	r3, [pc, #272]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005c84:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005c86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c88:	fa92 f2a2 	rbit	r2, r2
 8005c8c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8005c8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c90:	fab2 f282 	clz	r2, r2
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	f042 0220 	orr.w	r2, r2, #32
 8005c9a:	b2d2      	uxtb	r2, r2
 8005c9c:	f002 021f 	and.w	r2, r2, #31
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d135      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e0ae      	b.n	8005e0e <HAL_RCC_ClockConfig+0x2c2>
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb6:	fa93 f3a3 	rbit	r3, r3
 8005cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cbe:	fab3 f383 	clz	r3, r3
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8005cc6:	d802      	bhi.n	8005cce <HAL_RCC_ClockConfig+0x182>
 8005cc8:	4b31      	ldr	r3, [pc, #196]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	e00d      	b.n	8005cea <HAL_RCC_ClockConfig+0x19e>
 8005cce:	2302      	movs	r3, #2
 8005cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd4:	fa93 f3a3 	rbit	r3, r3
 8005cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cda:	2302      	movs	r3, #2
 8005cdc:	623b      	str	r3, [r7, #32]
 8005cde:	6a3b      	ldr	r3, [r7, #32]
 8005ce0:	fa93 f3a3 	rbit	r3, r3
 8005ce4:	61fb      	str	r3, [r7, #28]
 8005ce6:	4b2a      	ldr	r3, [pc, #168]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	2202      	movs	r2, #2
 8005cec:	61ba      	str	r2, [r7, #24]
 8005cee:	69ba      	ldr	r2, [r7, #24]
 8005cf0:	fa92 f2a2 	rbit	r2, r2
 8005cf4:	617a      	str	r2, [r7, #20]
  return result;
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	fab2 f282 	clz	r2, r2
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	f042 0220 	orr.w	r2, r2, #32
 8005d02:	b2d2      	uxtb	r2, r2
 8005d04:	f002 021f 	and.w	r2, r2, #31
 8005d08:	2101      	movs	r1, #1
 8005d0a:	fa01 f202 	lsl.w	r2, r1, r2
 8005d0e:	4013      	ands	r3, r2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d101      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e07a      	b.n	8005e0e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d18:	4b1d      	ldr	r3, [pc, #116]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f023 0203 	bic.w	r2, r3, #3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	491a      	ldr	r1, [pc, #104]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d2a:	f7fe f923 	bl	8003f74 <HAL_GetTick>
 8005d2e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d30:	e00a      	b.n	8005d48 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d32:	f7fe f91f 	bl	8003f74 <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d901      	bls.n	8005d48 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e062      	b.n	8005e0e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d48:	4b11      	ldr	r3, [pc, #68]	@ (8005d90 <HAL_RCC_ClockConfig+0x244>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f003 020c 	and.w	r2, r3, #12
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d1eb      	bne.n	8005d32 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0307 	and.w	r3, r3, #7
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d215      	bcs.n	8005d94 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d68:	4b08      	ldr	r3, [pc, #32]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f023 0207 	bic.w	r2, r3, #7
 8005d70:	4906      	ldr	r1, [pc, #24]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d78:	4b04      	ldr	r3, [pc, #16]	@ (8005d8c <HAL_RCC_ClockConfig+0x240>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0307 	and.w	r3, r3, #7
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d006      	beq.n	8005d94 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e041      	b.n	8005e0e <HAL_RCC_ClockConfig+0x2c2>
 8005d8a:	bf00      	nop
 8005d8c:	40022000 	.word	0x40022000
 8005d90:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0304 	and.w	r3, r3, #4
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d008      	beq.n	8005db2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005da0:	4b1d      	ldr	r3, [pc, #116]	@ (8005e18 <HAL_RCC_ClockConfig+0x2cc>)
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	491a      	ldr	r1, [pc, #104]	@ (8005e18 <HAL_RCC_ClockConfig+0x2cc>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0308 	and.w	r3, r3, #8
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d009      	beq.n	8005dd2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005dbe:	4b16      	ldr	r3, [pc, #88]	@ (8005e18 <HAL_RCC_ClockConfig+0x2cc>)
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	4912      	ldr	r1, [pc, #72]	@ (8005e18 <HAL_RCC_ClockConfig+0x2cc>)
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005dd2:	f000 f829 	bl	8005e28 <HAL_RCC_GetSysClockFreq>
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8005e18 <HAL_RCC_ClockConfig+0x2cc>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005de0:	22f0      	movs	r2, #240	@ 0xf0
 8005de2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de4:	693a      	ldr	r2, [r7, #16]
 8005de6:	fa92 f2a2 	rbit	r2, r2
 8005dea:	60fa      	str	r2, [r7, #12]
  return result;
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	fab2 f282 	clz	r2, r2
 8005df2:	b2d2      	uxtb	r2, r2
 8005df4:	40d3      	lsrs	r3, r2
 8005df6:	4a09      	ldr	r2, [pc, #36]	@ (8005e1c <HAL_RCC_ClockConfig+0x2d0>)
 8005df8:	5cd3      	ldrb	r3, [r2, r3]
 8005dfa:	fa21 f303 	lsr.w	r3, r1, r3
 8005dfe:	4a08      	ldr	r2, [pc, #32]	@ (8005e20 <HAL_RCC_ClockConfig+0x2d4>)
 8005e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005e02:	4b08      	ldr	r3, [pc, #32]	@ (8005e24 <HAL_RCC_ClockConfig+0x2d8>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7fe f870 	bl	8003eec <HAL_InitTick>
  
  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3778      	adds	r7, #120	@ 0x78
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	0800b8e0 	.word	0x0800b8e0
 8005e20:	20000008 	.word	0x20000008
 8005e24:	2000000c 	.word	0x2000000c

08005e28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	60fb      	str	r3, [r7, #12]
 8005e32:	2300      	movs	r3, #0
 8005e34:	60bb      	str	r3, [r7, #8]
 8005e36:	2300      	movs	r3, #0
 8005e38:	617b      	str	r3, [r7, #20]
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005e42:	4b1e      	ldr	r3, [pc, #120]	@ (8005ebc <HAL_RCC_GetSysClockFreq+0x94>)
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f003 030c 	and.w	r3, r3, #12
 8005e4e:	2b04      	cmp	r3, #4
 8005e50:	d002      	beq.n	8005e58 <HAL_RCC_GetSysClockFreq+0x30>
 8005e52:	2b08      	cmp	r3, #8
 8005e54:	d003      	beq.n	8005e5e <HAL_RCC_GetSysClockFreq+0x36>
 8005e56:	e026      	b.n	8005ea6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e58:	4b19      	ldr	r3, [pc, #100]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e5a:	613b      	str	r3, [r7, #16]
      break;
 8005e5c:	e026      	b.n	8005eac <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	0c9b      	lsrs	r3, r3, #18
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	4a17      	ldr	r2, [pc, #92]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005e68:	5cd3      	ldrb	r3, [r2, r3]
 8005e6a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005e6c:	4b13      	ldr	r3, [pc, #76]	@ (8005ebc <HAL_RCC_GetSysClockFreq+0x94>)
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	f003 030f 	and.w	r3, r3, #15
 8005e74:	4a14      	ldr	r2, [pc, #80]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e76:	5cd3      	ldrb	r3, [r2, r3]
 8005e78:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d008      	beq.n	8005e96 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e84:	4a0e      	ldr	r2, [pc, #56]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	fb02 f303 	mul.w	r3, r2, r3
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	e004      	b.n	8005ea0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a0c      	ldr	r2, [pc, #48]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0xa4>)
 8005e9a:	fb02 f303 	mul.w	r3, r2, r3
 8005e9e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	613b      	str	r3, [r7, #16]
      break;
 8005ea4:	e002      	b.n	8005eac <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005ea6:	4b06      	ldr	r3, [pc, #24]	@ (8005ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005ea8:	613b      	str	r3, [r7, #16]
      break;
 8005eaa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eac:	693b      	ldr	r3, [r7, #16]
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	371c      	adds	r7, #28
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	007a1200 	.word	0x007a1200
 8005ec4:	0800b8f8 	.word	0x0800b8f8
 8005ec8:	0800b908 	.word	0x0800b908
 8005ecc:	003d0900 	.word	0x003d0900

08005ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ed4:	4b03      	ldr	r3, [pc, #12]	@ (8005ee4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	20000008 	.word	0x20000008

08005ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005eee:	f7ff ffef 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f24 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005efc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005f00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	fa92 f2a2 	rbit	r2, r2
 8005f08:	603a      	str	r2, [r7, #0]
  return result;
 8005f0a:	683a      	ldr	r2, [r7, #0]
 8005f0c:	fab2 f282 	clz	r2, r2
 8005f10:	b2d2      	uxtb	r2, r2
 8005f12:	40d3      	lsrs	r3, r2
 8005f14:	4a04      	ldr	r2, [pc, #16]	@ (8005f28 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005f16:	5cd3      	ldrb	r3, [r2, r3]
 8005f18:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3708      	adds	r7, #8
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	40021000 	.word	0x40021000
 8005f28:	0800b8f0 	.word	0x0800b8f0

08005f2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005f32:	f7ff ffcd 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005f36:	4601      	mov	r1, r0
 8005f38:	4b0b      	ldr	r3, [pc, #44]	@ (8005f68 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005f40:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005f44:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	fa92 f2a2 	rbit	r2, r2
 8005f4c:	603a      	str	r2, [r7, #0]
  return result;
 8005f4e:	683a      	ldr	r2, [r7, #0]
 8005f50:	fab2 f282 	clz	r2, r2
 8005f54:	b2d2      	uxtb	r2, r2
 8005f56:	40d3      	lsrs	r3, r2
 8005f58:	4a04      	ldr	r2, [pc, #16]	@ (8005f6c <HAL_RCC_GetPCLK2Freq+0x40>)
 8005f5a:	5cd3      	ldrb	r3, [r2, r3]
 8005f5c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005f60:	4618      	mov	r0, r3
 8005f62:	3708      	adds	r7, #8
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40021000 	.word	0x40021000
 8005f6c:	0800b8f0 	.word	0x0800b8f0

08005f70 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b092      	sub	sp, #72	@ 0x48
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005f80:	2300      	movs	r3, #0
 8005f82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	f000 80cb 	beq.w	800612a <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f94:	4b85      	ldr	r3, [pc, #532]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d10e      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fa0:	4b82      	ldr	r3, [pc, #520]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005fa2:	69db      	ldr	r3, [r3, #28]
 8005fa4:	4a81      	ldr	r2, [pc, #516]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005fa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005faa:	61d3      	str	r3, [r2, #28]
 8005fac:	4b7f      	ldr	r3, [pc, #508]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005fae:	69db      	ldr	r3, [r3, #28]
 8005fb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fb4:	60bb      	str	r3, [r7, #8]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fbe:	4b7c      	ldr	r3, [pc, #496]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d118      	bne.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fca:	4b79      	ldr	r3, [pc, #484]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a78      	ldr	r2, [pc, #480]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fd4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fd6:	f7fd ffcd 	bl	8003f74 <HAL_GetTick>
 8005fda:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fdc:	e008      	b.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fde:	f7fd ffc9 	bl	8003f74 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	2b64      	cmp	r3, #100	@ 0x64
 8005fea:	d901      	bls.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e0d9      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff0:	4b6f      	ldr	r3, [pc, #444]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0f0      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ffc:	4b6b      	ldr	r3, [pc, #428]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005ffe:	6a1b      	ldr	r3, [r3, #32]
 8006000:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006004:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006008:	2b00      	cmp	r3, #0
 800600a:	d07b      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x194>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006014:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006016:	429a      	cmp	r2, r3
 8006018:	d074      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800601a:	4b64      	ldr	r3, [pc, #400]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006022:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006028:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800602a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602c:	fa93 f3a3 	rbit	r3, r3
 8006030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006034:	fab3 f383 	clz	r3, r3
 8006038:	b2db      	uxtb	r3, r3
 800603a:	461a      	mov	r2, r3
 800603c:	4b5d      	ldr	r3, [pc, #372]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800603e:	4413      	add	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	461a      	mov	r2, r3
 8006044:	2301      	movs	r3, #1
 8006046:	6013      	str	r3, [r2, #0]
 8006048:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800604c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800604e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006050:	fa93 f3a3 	rbit	r3, r3
 8006054:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006058:	fab3 f383 	clz	r3, r3
 800605c:	b2db      	uxtb	r3, r3
 800605e:	461a      	mov	r2, r3
 8006060:	4b54      	ldr	r3, [pc, #336]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006062:	4413      	add	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	461a      	mov	r2, r3
 8006068:	2300      	movs	r3, #0
 800606a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800606c:	4a4f      	ldr	r2, [pc, #316]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800606e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006070:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b00      	cmp	r3, #0
 800607a:	d043      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800607c:	f7fd ff7a 	bl	8003f74 <HAL_GetTick>
 8006080:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006082:	e00a      	b.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006084:	f7fd ff76 	bl	8003f74 <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006092:	4293      	cmp	r3, r2
 8006094:	d901      	bls.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e084      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800609a:	2302      	movs	r3, #2
 800609c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800609e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a0:	fa93 f3a3 	rbit	r3, r3
 80060a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80060a6:	2302      	movs	r3, #2
 80060a8:	623b      	str	r3, [r7, #32]
 80060aa:	6a3b      	ldr	r3, [r7, #32]
 80060ac:	fa93 f3a3 	rbit	r3, r3
 80060b0:	61fb      	str	r3, [r7, #28]
  return result;
 80060b2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b4:	fab3 f383 	clz	r3, r3
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d102      	bne.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80060c4:	4b39      	ldr	r3, [pc, #228]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80060c6:	6a1b      	ldr	r3, [r3, #32]
 80060c8:	e007      	b.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80060ca:	2302      	movs	r3, #2
 80060cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	fa93 f3a3 	rbit	r3, r3
 80060d4:	617b      	str	r3, [r7, #20]
 80060d6:	4b35      	ldr	r3, [pc, #212]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80060d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060da:	2202      	movs	r2, #2
 80060dc:	613a      	str	r2, [r7, #16]
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	fa92 f2a2 	rbit	r2, r2
 80060e4:	60fa      	str	r2, [r7, #12]
  return result;
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	fab2 f282 	clz	r2, r2
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060f2:	b2d2      	uxtb	r2, r2
 80060f4:	f002 021f 	and.w	r2, r2, #31
 80060f8:	2101      	movs	r1, #1
 80060fa:	fa01 f202 	lsl.w	r2, r1, r2
 80060fe:	4013      	ands	r3, r2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d0bf      	beq.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006104:	4b29      	ldr	r3, [pc, #164]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	4926      	ldr	r1, [pc, #152]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006112:	4313      	orrs	r3, r2
 8006114:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006116:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800611a:	2b01      	cmp	r3, #1
 800611c:	d105      	bne.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800611e:	4b23      	ldr	r3, [pc, #140]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	4a22      	ldr	r2, [pc, #136]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006128:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d008      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006136:	4b1d      	ldr	r3, [pc, #116]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613a:	f023 0203 	bic.w	r2, r3, #3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	491a      	ldr	r1, [pc, #104]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006144:	4313      	orrs	r3, r2
 8006146:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0320 	and.w	r3, r3, #32
 8006150:	2b00      	cmp	r3, #0
 8006152:	d008      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006154:	4b15      	ldr	r3, [pc, #84]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006158:	f023 0210 	bic.w	r2, r3, #16
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	4912      	ldr	r1, [pc, #72]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006162:	4313      	orrs	r3, r2
 8006164:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800616e:	2b00      	cmp	r3, #0
 8006170:	d008      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006172:	4b0e      	ldr	r3, [pc, #56]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006176:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	490b      	ldr	r1, [pc, #44]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006180:	4313      	orrs	r3, r2
 8006182:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800618c:	2b00      	cmp	r3, #0
 800618e:	d008      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006190:	4b06      	ldr	r3, [pc, #24]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006194:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	4903      	ldr	r1, [pc, #12]	@ (80061ac <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3748      	adds	r7, #72	@ 0x48
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	40021000 	.word	0x40021000
 80061b0:	40007000 	.word	0x40007000
 80061b4:	10908100 	.word	0x10908100

080061b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e095      	b.n	80062f6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d108      	bne.n	80061e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061da:	d009      	beq.n	80061f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	61da      	str	r2, [r3, #28]
 80061e2:	e005      	b.n	80061f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d106      	bne.n	8006210 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7fd fad0 	bl	80037b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006226:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006230:	d902      	bls.n	8006238 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
 8006236:	e002      	b.n	800623e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006238:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800623c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006246:	d007      	beq.n	8006258 <HAL_SPI_Init+0xa0>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006250:	d002      	beq.n	8006258 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006268:	431a      	orrs	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	431a      	orrs	r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	f003 0301 	and.w	r3, r3, #1
 800627c:	431a      	orrs	r2, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	699b      	ldr	r3, [r3, #24]
 8006282:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006286:	431a      	orrs	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006290:	431a      	orrs	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800629a:	ea42 0103 	orr.w	r1, r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	699b      	ldr	r3, [r3, #24]
 80062b2:	0c1b      	lsrs	r3, r3, #16
 80062b4:	f003 0204 	and.w	r2, r3, #4
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062bc:	f003 0310 	and.w	r3, r3, #16
 80062c0:	431a      	orrs	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c6:	f003 0308 	and.w	r3, r3, #8
 80062ca:	431a      	orrs	r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80062d4:	ea42 0103 	orr.w	r1, r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}

080062fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062fe:	b580      	push	{r7, lr}
 8006300:	b088      	sub	sp, #32
 8006302:	af00      	add	r7, sp, #0
 8006304:	60f8      	str	r0, [r7, #12]
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	603b      	str	r3, [r7, #0]
 800630a:	4613      	mov	r3, r2
 800630c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800630e:	2300      	movs	r3, #0
 8006310:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006318:	2b01      	cmp	r3, #1
 800631a:	d101      	bne.n	8006320 <HAL_SPI_Transmit+0x22>
 800631c:	2302      	movs	r3, #2
 800631e:	e15f      	b.n	80065e0 <HAL_SPI_Transmit+0x2e2>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006328:	f7fd fe24 	bl	8003f74 <HAL_GetTick>
 800632c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800632e:	88fb      	ldrh	r3, [r7, #6]
 8006330:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b01      	cmp	r3, #1
 800633c:	d002      	beq.n	8006344 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800633e:	2302      	movs	r3, #2
 8006340:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006342:	e148      	b.n	80065d6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d002      	beq.n	8006350 <HAL_SPI_Transmit+0x52>
 800634a:	88fb      	ldrh	r3, [r7, #6]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d102      	bne.n	8006356 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006354:	e13f      	b.n	80065d6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2203      	movs	r2, #3
 800635a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	88fa      	ldrh	r2, [r7, #6]
 800636e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	88fa      	ldrh	r2, [r7, #6]
 8006374:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063a0:	d10f      	bne.n	80063c2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	d007      	beq.n	80063e0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063e8:	d94f      	bls.n	800648a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d002      	beq.n	80063f8 <HAL_SPI_Transmit+0xfa>
 80063f2:	8afb      	ldrh	r3, [r7, #22]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d142      	bne.n	800647e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063fc:	881a      	ldrh	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006408:	1c9a      	adds	r2, r3, #2
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006412:	b29b      	uxth	r3, r3
 8006414:	3b01      	subs	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800641c:	e02f      	b.n	800647e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b02      	cmp	r3, #2
 800642a:	d112      	bne.n	8006452 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006430:	881a      	ldrh	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800643c:	1c9a      	adds	r2, r3, #2
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006446:	b29b      	uxth	r3, r3
 8006448:	3b01      	subs	r3, #1
 800644a:	b29a      	uxth	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006450:	e015      	b.n	800647e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006452:	f7fd fd8f 	bl	8003f74 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	429a      	cmp	r2, r3
 8006460:	d803      	bhi.n	800646a <HAL_SPI_Transmit+0x16c>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006468:	d102      	bne.n	8006470 <HAL_SPI_Transmit+0x172>
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d106      	bne.n	800647e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800647c:	e0ab      	b.n	80065d6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006482:	b29b      	uxth	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1ca      	bne.n	800641e <HAL_SPI_Transmit+0x120>
 8006488:	e080      	b.n	800658c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d002      	beq.n	8006498 <HAL_SPI_Transmit+0x19a>
 8006492:	8afb      	ldrh	r3, [r7, #22]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d174      	bne.n	8006582 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800649c:	b29b      	uxth	r3, r3
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d912      	bls.n	80064c8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a6:	881a      	ldrh	r2, [r3, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b2:	1c9a      	adds	r2, r3, #2
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064bc:	b29b      	uxth	r3, r3
 80064be:	3b02      	subs	r3, #2
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064c6:	e05c      	b.n	8006582 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	330c      	adds	r3, #12
 80064d2:	7812      	ldrb	r2, [r2, #0]
 80064d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064da:	1c5a      	adds	r2, r3, #1
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80064ee:	e048      	b.n	8006582 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d12b      	bne.n	8006556 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006502:	b29b      	uxth	r3, r3
 8006504:	2b01      	cmp	r3, #1
 8006506:	d912      	bls.n	800652e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650c:	881a      	ldrh	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006518:	1c9a      	adds	r2, r3, #2
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006522:	b29b      	uxth	r3, r3
 8006524:	3b02      	subs	r3, #2
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800652c:	e029      	b.n	8006582 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	330c      	adds	r3, #12
 8006538:	7812      	ldrb	r2, [r2, #0]
 800653a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006540:	1c5a      	adds	r2, r3, #1
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800654a:	b29b      	uxth	r3, r3
 800654c:	3b01      	subs	r3, #1
 800654e:	b29a      	uxth	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006554:	e015      	b.n	8006582 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006556:	f7fd fd0d 	bl	8003f74 <HAL_GetTick>
 800655a:	4602      	mov	r2, r0
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	683a      	ldr	r2, [r7, #0]
 8006562:	429a      	cmp	r2, r3
 8006564:	d803      	bhi.n	800656e <HAL_SPI_Transmit+0x270>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656c:	d102      	bne.n	8006574 <HAL_SPI_Transmit+0x276>
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d106      	bne.n	8006582 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006580:	e029      	b.n	80065d6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006586:	b29b      	uxth	r3, r3
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1b1      	bne.n	80064f0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800658c:	69ba      	ldr	r2, [r7, #24]
 800658e:	6839      	ldr	r1, [r7, #0]
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f000 facd 	bl	8006b30 <SPI_EndRxTxTransaction>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d002      	beq.n	80065a2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2220      	movs	r2, #32
 80065a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d10a      	bne.n	80065c0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065aa:	2300      	movs	r3, #0
 80065ac:	613b      	str	r3, [r7, #16]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	613b      	str	r3, [r7, #16]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	613b      	str	r3, [r7, #16]
 80065be:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d002      	beq.n	80065ce <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	77fb      	strb	r3, [r7, #31]
 80065cc:	e003      	b.n	80065d6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80065de:	7ffb      	ldrb	r3, [r7, #31]
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3720      	adds	r7, #32
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	4613      	mov	r3, r2
 80065f4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065f6:	2300      	movs	r3, #0
 80065f8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006600:	2b01      	cmp	r3, #1
 8006602:	d101      	bne.n	8006608 <HAL_SPI_Transmit_DMA+0x20>
 8006604:	2302      	movs	r3, #2
 8006606:	e0d4      	b.n	80067b2 <HAL_SPI_Transmit_DMA+0x1ca>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b01      	cmp	r3, #1
 800661a:	d002      	beq.n	8006622 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800661c:	2302      	movs	r3, #2
 800661e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006620:	e0c2      	b.n	80067a8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d002      	beq.n	800662e <HAL_SPI_Transmit_DMA+0x46>
 8006628:	88fb      	ldrh	r3, [r7, #6]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d102      	bne.n	8006634 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006632:	e0b9      	b.n	80067a8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2203      	movs	r2, #3
 8006638:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	68ba      	ldr	r2, [r7, #8]
 8006646:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	88fa      	ldrh	r2, [r7, #6]
 800664c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	88fa      	ldrh	r2, [r7, #6]
 8006652:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2200      	movs	r2, #0
 8006658:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800667e:	d10f      	bne.n	80066a0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800668e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800669e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066a4:	4a45      	ldr	r2, [pc, #276]	@ (80067bc <HAL_SPI_Transmit_DMA+0x1d4>)
 80066a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ac:	4a44      	ldr	r2, [pc, #272]	@ (80067c0 <HAL_SPI_Transmit_DMA+0x1d8>)
 80066ae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b4:	4a43      	ldr	r2, [pc, #268]	@ (80067c4 <HAL_SPI_Transmit_DMA+0x1dc>)
 80066b6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066bc:	2200      	movs	r2, #0
 80066be:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80066ce:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066d8:	d82d      	bhi.n	8006736 <HAL_SPI_Transmit_DMA+0x14e>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066de:	695b      	ldr	r3, [r3, #20]
 80066e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066e4:	d127      	bne.n	8006736 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10f      	bne.n	8006714 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006702:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006708:	b29b      	uxth	r3, r3
 800670a:	085b      	lsrs	r3, r3, #1
 800670c:	b29a      	uxth	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006712:	e010      	b.n	8006736 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006722:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006728:	b29b      	uxth	r3, r3
 800672a:	085b      	lsrs	r3, r3, #1
 800672c:	b29b      	uxth	r3, r3
 800672e:	3301      	adds	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673e:	4619      	mov	r1, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	330c      	adds	r3, #12
 8006746:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800674c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800674e:	f7fd fd99 	bl	8004284 <HAL_DMA_Start_IT>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d008      	beq.n	800676a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800675c:	f043 0210 	orr.w	r2, r3, #16
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	75fb      	strb	r3, [r7, #23]

    goto error;
 8006768:	e01e      	b.n	80067a8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006774:	2b40      	cmp	r3, #64	@ 0x40
 8006776:	d007      	beq.n	8006788 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006786:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685a      	ldr	r2, [r3, #4]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0220 	orr.w	r2, r2, #32
 8006796:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0202 	orr.w	r2, r2, #2
 80067a6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80067b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3718      	adds	r7, #24
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	08006897 	.word	0x08006897
 80067c0:	080067f1 	.word	0x080067f1
 80067c4:	080068b3 	.word	0x080068b3

080067c8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067fc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067fe:	f7fd fbb9 	bl	8003f74 <HAL_GetTick>
 8006802:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0320 	and.w	r3, r3, #32
 800680e:	2b20      	cmp	r3, #32
 8006810:	d03b      	beq.n	800688a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685a      	ldr	r2, [r3, #4]
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f022 0220 	bic.w	r2, r2, #32
 8006820:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	685a      	ldr	r2, [r3, #4]
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f022 0202 	bic.w	r2, r2, #2
 8006830:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	2164      	movs	r1, #100	@ 0x64
 8006836:	6978      	ldr	r0, [r7, #20]
 8006838:	f000 f97a 	bl	8006b30 <SPI_EndRxTxTransaction>
 800683c:	4603      	mov	r3, r0
 800683e:	2b00      	cmp	r3, #0
 8006840:	d005      	beq.n	800684e <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006846:	f043 0220 	orr.w	r2, r3, #32
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d10a      	bne.n	800686c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006856:	2300      	movs	r3, #0
 8006858:	60fb      	str	r3, [r7, #12]
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	60fb      	str	r3, [r7, #12]
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	60fb      	str	r3, [r7, #12]
 800686a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	2200      	movs	r2, #0
 8006870:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	2201      	movs	r2, #1
 8006876:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006882:	6978      	ldr	r0, [r7, #20]
 8006884:	f7ff ffaa 	bl	80067dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006888:	e002      	b.n	8006890 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800688a:	6978      	ldr	r0, [r7, #20]
 800688c:	f7fb fc1e 	bl	80020cc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006890:	3718      	adds	r7, #24
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006896:	b580      	push	{r7, lr}
 8006898:	b084      	sub	sp, #16
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f7ff ff8f 	bl	80067c8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80068aa:	bf00      	nop
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b084      	sub	sp, #16
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068be:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f022 0203 	bic.w	r2, r2, #3
 80068ce:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068d4:	f043 0210 	orr.w	r2, r3, #16
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f7ff ff79 	bl	80067dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80068ea:	bf00      	nop
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
	...

080068f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b088      	sub	sp, #32
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	603b      	str	r3, [r7, #0]
 8006900:	4613      	mov	r3, r2
 8006902:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006904:	f7fd fb36 	bl	8003f74 <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800690c:	1a9b      	subs	r3, r3, r2
 800690e:	683a      	ldr	r2, [r7, #0]
 8006910:	4413      	add	r3, r2
 8006912:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006914:	f7fd fb2e 	bl	8003f74 <HAL_GetTick>
 8006918:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800691a:	4b39      	ldr	r3, [pc, #228]	@ (8006a00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	015b      	lsls	r3, r3, #5
 8006920:	0d1b      	lsrs	r3, r3, #20
 8006922:	69fa      	ldr	r2, [r7, #28]
 8006924:	fb02 f303 	mul.w	r3, r2, r3
 8006928:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800692a:	e054      	b.n	80069d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006932:	d050      	beq.n	80069d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006934:	f7fd fb1e 	bl	8003f74 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	69fa      	ldr	r2, [r7, #28]
 8006940:	429a      	cmp	r2, r3
 8006942:	d902      	bls.n	800694a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d13d      	bne.n	80069c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006958:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006962:	d111      	bne.n	8006988 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800696c:	d004      	beq.n	8006978 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006976:	d107      	bne.n	8006988 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006986:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800698c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006990:	d10f      	bne.n	80069b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069a0:	601a      	str	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e017      	b.n	80069f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d101      	bne.n	80069d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80069cc:	2300      	movs	r3, #0
 80069ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	3b01      	subs	r3, #1
 80069d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	689a      	ldr	r2, [r3, #8]
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	4013      	ands	r3, r2
 80069e0:	68ba      	ldr	r2, [r7, #8]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	bf0c      	ite	eq
 80069e6:	2301      	moveq	r3, #1
 80069e8:	2300      	movne	r3, #0
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	461a      	mov	r2, r3
 80069ee:	79fb      	ldrb	r3, [r7, #7]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d19b      	bne.n	800692c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3720      	adds	r7, #32
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	20000008 	.word	0x20000008

08006a04 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b08a      	sub	sp, #40	@ 0x28
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
 8006a10:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006a12:	2300      	movs	r3, #0
 8006a14:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006a16:	f7fd faad 	bl	8003f74 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1e:	1a9b      	subs	r3, r3, r2
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	4413      	add	r3, r2
 8006a24:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006a26:	f7fd faa5 	bl	8003f74 <HAL_GetTick>
 8006a2a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	330c      	adds	r3, #12
 8006a32:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006a34:	4b3d      	ldr	r3, [pc, #244]	@ (8006b2c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	00da      	lsls	r2, r3, #3
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	0d1b      	lsrs	r3, r3, #20
 8006a44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a46:	fb02 f303 	mul.w	r3, r2, r3
 8006a4a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006a4c:	e060      	b.n	8006b10 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006a54:	d107      	bne.n	8006a66 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d104      	bne.n	8006a66 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006a64:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6c:	d050      	beq.n	8006b10 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a6e:	f7fd fa81 	bl	8003f74 <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d902      	bls.n	8006a84 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d13d      	bne.n	8006b00 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a92:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a9c:	d111      	bne.n	8006ac2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006aa6:	d004      	beq.n	8006ab2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ab0:	d107      	bne.n	8006ac2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ac0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aca:	d10f      	bne.n	8006aec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ada:	601a      	str	r2, [r3, #0]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006aea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e010      	b.n	8006b22 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	689a      	ldr	r2, [r3, #8]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	4013      	ands	r3, r2
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d196      	bne.n	8006a4e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3728      	adds	r7, #40	@ 0x28
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	bf00      	nop
 8006b2c:	20000008 	.word	0x20000008

08006b30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af02      	add	r7, sp, #8
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	9300      	str	r3, [sp, #0]
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f7ff ff5b 	bl	8006a04 <SPI_WaitFifoStateUntilTimeout>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d007      	beq.n	8006b64 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b58:	f043 0220 	orr.w	r2, r3, #32
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	e027      	b.n	8006bb4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	2180      	movs	r1, #128	@ 0x80
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f7ff fec0 	bl	80068f4 <SPI_WaitFlagStateUntilTimeout>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d007      	beq.n	8006b8a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b7e:	f043 0220 	orr.w	r2, r3, #32
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e014      	b.n	8006bb4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f7ff ff34 	bl	8006a04 <SPI_WaitFifoStateUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d007      	beq.n	8006bb2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ba6:	f043 0220 	orr.w	r2, r3, #32
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e000      	b.n	8006bb4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006bb2:	2300      	movs	r3, #0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e049      	b.n	8006c62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d106      	bne.n	8006be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f7fd f88c 	bl	8003d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	3304      	adds	r3, #4
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	4610      	mov	r0, r2
 8006bfc:	f000 f9f6 	bl	8006fec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
	...

08006c6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b085      	sub	sp, #20
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d001      	beq.n	8006c84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e040      	b.n	8006d06 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2202      	movs	r2, #2
 8006c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68da      	ldr	r2, [r3, #12]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f042 0201 	orr.w	r2, r2, #1
 8006c9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8006d14 <HAL_TIM_Base_Start_IT+0xa8>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d00e      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x58>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cae:	d009      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x58>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a18      	ldr	r2, [pc, #96]	@ (8006d18 <HAL_TIM_Base_Start_IT+0xac>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d004      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x58>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a17      	ldr	r2, [pc, #92]	@ (8006d1c <HAL_TIM_Base_Start_IT+0xb0>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d115      	bne.n	8006cf0 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689a      	ldr	r2, [r3, #8]
 8006cca:	4b15      	ldr	r3, [pc, #84]	@ (8006d20 <HAL_TIM_Base_Start_IT+0xb4>)
 8006ccc:	4013      	ands	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2b06      	cmp	r3, #6
 8006cd4:	d015      	beq.n	8006d02 <HAL_TIM_Base_Start_IT+0x96>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cdc:	d011      	beq.n	8006d02 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f042 0201 	orr.w	r2, r2, #1
 8006cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cee:	e008      	b.n	8006d02 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f042 0201 	orr.w	r2, r2, #1
 8006cfe:	601a      	str	r2, [r3, #0]
 8006d00:	e000      	b.n	8006d04 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d04:	2300      	movs	r3, #0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3714      	adds	r7, #20
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	40012c00 	.word	0x40012c00
 8006d18:	40000400 	.word	0x40000400
 8006d1c:	40014000 	.word	0x40014000
 8006d20:	00010007 	.word	0x00010007

08006d24 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68da      	ldr	r2, [r3, #12]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f022 0201 	bic.w	r2, r2, #1
 8006d3a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	6a1a      	ldr	r2, [r3, #32]
 8006d42:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006d46:	4013      	ands	r3, r2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d10f      	bne.n	8006d6c <HAL_TIM_Base_Stop_IT+0x48>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6a1a      	ldr	r2, [r3, #32]
 8006d52:	f240 4344 	movw	r3, #1092	@ 0x444
 8006d56:	4013      	ands	r3, r2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d107      	bne.n	8006d6c <HAL_TIM_Base_Stop_IT+0x48>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f022 0201 	bic.w	r2, r2, #1
 8006d6a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	370c      	adds	r7, #12
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr

08006d82 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b084      	sub	sp, #16
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	f003 0302 	and.w	r3, r3, #2
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d020      	beq.n	8006de6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d01b      	beq.n	8006de6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f06f 0202 	mvn.w	r2, #2
 8006db6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	f003 0303 	and.w	r3, r3, #3
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d003      	beq.n	8006dd4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 f8ee 	bl	8006fae <HAL_TIM_IC_CaptureCallback>
 8006dd2:	e005      	b.n	8006de0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 f8e0 	bl	8006f9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f000 f8f1 	bl	8006fc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	f003 0304 	and.w	r3, r3, #4
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d020      	beq.n	8006e32 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f003 0304 	and.w	r3, r3, #4
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d01b      	beq.n	8006e32 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f06f 0204 	mvn.w	r2, #4
 8006e02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d003      	beq.n	8006e20 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f8c8 	bl	8006fae <HAL_TIM_IC_CaptureCallback>
 8006e1e:	e005      	b.n	8006e2c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f8ba 	bl	8006f9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f8cb 	bl	8006fc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	f003 0308 	and.w	r3, r3, #8
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d020      	beq.n	8006e7e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f003 0308 	and.w	r3, r3, #8
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d01b      	beq.n	8006e7e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f06f 0208 	mvn.w	r2, #8
 8006e4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2204      	movs	r2, #4
 8006e54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	69db      	ldr	r3, [r3, #28]
 8006e5c:	f003 0303 	and.w	r3, r3, #3
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d003      	beq.n	8006e6c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 f8a2 	bl	8006fae <HAL_TIM_IC_CaptureCallback>
 8006e6a:	e005      	b.n	8006e78 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f894 	bl	8006f9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f8a5 	bl	8006fc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	f003 0310 	and.w	r3, r3, #16
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d020      	beq.n	8006eca <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f003 0310 	and.w	r3, r3, #16
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d01b      	beq.n	8006eca <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f06f 0210 	mvn.w	r2, #16
 8006e9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2208      	movs	r2, #8
 8006ea0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	69db      	ldr	r3, [r3, #28]
 8006ea8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d003      	beq.n	8006eb8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 f87c 	bl	8006fae <HAL_TIM_IC_CaptureCallback>
 8006eb6:	e005      	b.n	8006ec4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f86e 	bl	8006f9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f87f 	bl	8006fc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d00c      	beq.n	8006eee <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f003 0301 	and.w	r3, r3, #1
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d007      	beq.n	8006eee <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f06f 0201 	mvn.w	r2, #1
 8006ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 f84c 	bl	8006f86 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00c      	beq.n	8006f12 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d007      	beq.n	8006f12 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 f969 	bl	80071e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00c      	beq.n	8006f36 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d007      	beq.n	8006f36 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006f2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 f961 	bl	80071f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00c      	beq.n	8006f5a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d007      	beq.n	8006f5a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 f83e 	bl	8006fd6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	f003 0320 	and.w	r3, r3, #32
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00c      	beq.n	8006f7e <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d007      	beq.n	8006f7e <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f06f 0220 	mvn.w	r2, #32
 8006f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f929 	bl	80071d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f7e:	bf00      	nop
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f86:	b480      	push	{r7}
 8006f88:	b083      	sub	sp, #12
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006f8e:	bf00      	nop
 8006f90:	370c      	adds	r7, #12
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	b083      	sub	sp, #12
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fa2:	bf00      	nop
 8006fa4:	370c      	adds	r7, #12
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr

08006fae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b083      	sub	sp, #12
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fb6:	bf00      	nop
 8006fb8:	370c      	adds	r7, #12
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr

08006fc2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fc2:	b480      	push	{r7}
 8006fc4:	b083      	sub	sp, #12
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fca:	bf00      	nop
 8006fcc:	370c      	adds	r7, #12
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b083      	sub	sp, #12
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fde:	bf00      	nop
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr
	...

08006fec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a38      	ldr	r2, [pc, #224]	@ (80070e0 <TIM_Base_SetConfig+0xf4>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d007      	beq.n	8007014 <TIM_Base_SetConfig+0x28>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800700a:	d003      	beq.n	8007014 <TIM_Base_SetConfig+0x28>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a35      	ldr	r2, [pc, #212]	@ (80070e4 <TIM_Base_SetConfig+0xf8>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d108      	bne.n	8007026 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800701a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	4313      	orrs	r3, r2
 8007024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a2d      	ldr	r2, [pc, #180]	@ (80070e0 <TIM_Base_SetConfig+0xf4>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d013      	beq.n	8007056 <TIM_Base_SetConfig+0x6a>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007034:	d00f      	beq.n	8007056 <TIM_Base_SetConfig+0x6a>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a2a      	ldr	r2, [pc, #168]	@ (80070e4 <TIM_Base_SetConfig+0xf8>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d00b      	beq.n	8007056 <TIM_Base_SetConfig+0x6a>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a29      	ldr	r2, [pc, #164]	@ (80070e8 <TIM_Base_SetConfig+0xfc>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d007      	beq.n	8007056 <TIM_Base_SetConfig+0x6a>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a28      	ldr	r2, [pc, #160]	@ (80070ec <TIM_Base_SetConfig+0x100>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d003      	beq.n	8007056 <TIM_Base_SetConfig+0x6a>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a27      	ldr	r2, [pc, #156]	@ (80070f0 <TIM_Base_SetConfig+0x104>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d108      	bne.n	8007068 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800705c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	4313      	orrs	r3, r2
 8007066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	695b      	ldr	r3, [r3, #20]
 8007072:	4313      	orrs	r3, r2
 8007074:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	689a      	ldr	r2, [r3, #8]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4a14      	ldr	r2, [pc, #80]	@ (80070e0 <TIM_Base_SetConfig+0xf4>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d00b      	beq.n	80070ac <TIM_Base_SetConfig+0xc0>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4a14      	ldr	r2, [pc, #80]	@ (80070e8 <TIM_Base_SetConfig+0xfc>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d007      	beq.n	80070ac <TIM_Base_SetConfig+0xc0>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a13      	ldr	r2, [pc, #76]	@ (80070ec <TIM_Base_SetConfig+0x100>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d003      	beq.n	80070ac <TIM_Base_SetConfig+0xc0>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a12      	ldr	r2, [pc, #72]	@ (80070f0 <TIM_Base_SetConfig+0x104>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d103      	bne.n	80070b4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	691a      	ldr	r2, [r3, #16]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d105      	bne.n	80070d2 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	f023 0201 	bic.w	r2, r3, #1
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	611a      	str	r2, [r3, #16]
  }
}
 80070d2:	bf00      	nop
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	40012c00 	.word	0x40012c00
 80070e4:	40000400 	.word	0x40000400
 80070e8:	40014000 	.word	0x40014000
 80070ec:	40014400 	.word	0x40014400
 80070f0:	40014800 	.word	0x40014800

080070f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007104:	2b01      	cmp	r3, #1
 8007106:	d101      	bne.n	800710c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007108:	2302      	movs	r3, #2
 800710a:	e054      	b.n	80071b6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2202      	movs	r2, #2
 8007118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a24      	ldr	r2, [pc, #144]	@ (80071c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d108      	bne.n	8007148 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800713c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	4313      	orrs	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800714e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	4313      	orrs	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a17      	ldr	r2, [pc, #92]	@ (80071c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d00e      	beq.n	800718a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007174:	d009      	beq.n	800718a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a13      	ldr	r2, [pc, #76]	@ (80071c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d004      	beq.n	800718a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a11      	ldr	r2, [pc, #68]	@ (80071cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d10c      	bne.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007190:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	4313      	orrs	r3, r2
 800719a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68ba      	ldr	r2, [r7, #8]
 80071a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3714      	adds	r7, #20
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	40012c00 	.word	0x40012c00
 80071c8:	40000400 	.word	0x40000400
 80071cc:	40014000 	.word	0x40014000

080071d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071ec:	bf00      	nop
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d101      	bne.n	800721e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e040      	b.n	80072a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007222:	2b00      	cmp	r3, #0
 8007224:	d106      	bne.n	8007234 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f7fc fdd8 	bl	8003de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2224      	movs	r2, #36	@ 0x24
 8007238:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0201 	bic.w	r2, r2, #1
 8007248:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724e:	2b00      	cmp	r3, #0
 8007250:	d002      	beq.n	8007258 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 f95e 	bl	8007514 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f825 	bl	80072a8 <UART_SetConfig>
 800725e:	4603      	mov	r3, r0
 8007260:	2b01      	cmp	r3, #1
 8007262:	d101      	bne.n	8007268 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e01b      	b.n	80072a0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	685a      	ldr	r2, [r3, #4]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007276:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689a      	ldr	r2, [r3, #8]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007286:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f042 0201 	orr.w	r2, r2, #1
 8007296:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 f9dd 	bl	8007658 <UART_CheckIdleState>
 800729e:	4603      	mov	r3, r0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072b0:	2300      	movs	r3, #0
 80072b2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	689a      	ldr	r2, [r3, #8]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	695b      	ldr	r3, [r3, #20]
 80072c2:	431a      	orrs	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	69db      	ldr	r3, [r3, #28]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	4b8a      	ldr	r3, [pc, #552]	@ (80074fc <UART_SetConfig+0x254>)
 80072d4:	4013      	ands	r3, r2
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	6812      	ldr	r2, [r2, #0]
 80072da:	6979      	ldr	r1, [r7, #20]
 80072dc:	430b      	orrs	r3, r1
 80072de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	430a      	orrs	r2, r1
 80072f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6a1b      	ldr	r3, [r3, #32]
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	4313      	orrs	r3, r2
 8007304:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	430a      	orrs	r2, r1
 8007318:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a78      	ldr	r2, [pc, #480]	@ (8007500 <UART_SetConfig+0x258>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d120      	bne.n	8007366 <UART_SetConfig+0xbe>
 8007324:	4b77      	ldr	r3, [pc, #476]	@ (8007504 <UART_SetConfig+0x25c>)
 8007326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007328:	f003 0303 	and.w	r3, r3, #3
 800732c:	2b03      	cmp	r3, #3
 800732e:	d817      	bhi.n	8007360 <UART_SetConfig+0xb8>
 8007330:	a201      	add	r2, pc, #4	@ (adr r2, 8007338 <UART_SetConfig+0x90>)
 8007332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007336:	bf00      	nop
 8007338:	08007349 	.word	0x08007349
 800733c:	08007355 	.word	0x08007355
 8007340:	0800735b 	.word	0x0800735b
 8007344:	0800734f 	.word	0x0800734f
 8007348:	2300      	movs	r3, #0
 800734a:	77fb      	strb	r3, [r7, #31]
 800734c:	e01d      	b.n	800738a <UART_SetConfig+0xe2>
 800734e:	2302      	movs	r3, #2
 8007350:	77fb      	strb	r3, [r7, #31]
 8007352:	e01a      	b.n	800738a <UART_SetConfig+0xe2>
 8007354:	2304      	movs	r3, #4
 8007356:	77fb      	strb	r3, [r7, #31]
 8007358:	e017      	b.n	800738a <UART_SetConfig+0xe2>
 800735a:	2308      	movs	r3, #8
 800735c:	77fb      	strb	r3, [r7, #31]
 800735e:	e014      	b.n	800738a <UART_SetConfig+0xe2>
 8007360:	2310      	movs	r3, #16
 8007362:	77fb      	strb	r3, [r7, #31]
 8007364:	e011      	b.n	800738a <UART_SetConfig+0xe2>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a67      	ldr	r2, [pc, #412]	@ (8007508 <UART_SetConfig+0x260>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d102      	bne.n	8007376 <UART_SetConfig+0xce>
 8007370:	2300      	movs	r3, #0
 8007372:	77fb      	strb	r3, [r7, #31]
 8007374:	e009      	b.n	800738a <UART_SetConfig+0xe2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a64      	ldr	r2, [pc, #400]	@ (800750c <UART_SetConfig+0x264>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d102      	bne.n	8007386 <UART_SetConfig+0xde>
 8007380:	2300      	movs	r3, #0
 8007382:	77fb      	strb	r3, [r7, #31]
 8007384:	e001      	b.n	800738a <UART_SetConfig+0xe2>
 8007386:	2310      	movs	r3, #16
 8007388:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	69db      	ldr	r3, [r3, #28]
 800738e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007392:	d15a      	bne.n	800744a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007394:	7ffb      	ldrb	r3, [r7, #31]
 8007396:	2b08      	cmp	r3, #8
 8007398:	d827      	bhi.n	80073ea <UART_SetConfig+0x142>
 800739a:	a201      	add	r2, pc, #4	@ (adr r2, 80073a0 <UART_SetConfig+0xf8>)
 800739c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073a0:	080073c5 	.word	0x080073c5
 80073a4:	080073cd 	.word	0x080073cd
 80073a8:	080073d5 	.word	0x080073d5
 80073ac:	080073eb 	.word	0x080073eb
 80073b0:	080073db 	.word	0x080073db
 80073b4:	080073eb 	.word	0x080073eb
 80073b8:	080073eb 	.word	0x080073eb
 80073bc:	080073eb 	.word	0x080073eb
 80073c0:	080073e3 	.word	0x080073e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073c4:	f7fe fd90 	bl	8005ee8 <HAL_RCC_GetPCLK1Freq>
 80073c8:	61b8      	str	r0, [r7, #24]
        break;
 80073ca:	e013      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073cc:	f7fe fdae 	bl	8005f2c <HAL_RCC_GetPCLK2Freq>
 80073d0:	61b8      	str	r0, [r7, #24]
        break;
 80073d2:	e00f      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073d4:	4b4e      	ldr	r3, [pc, #312]	@ (8007510 <UART_SetConfig+0x268>)
 80073d6:	61bb      	str	r3, [r7, #24]
        break;
 80073d8:	e00c      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073da:	f7fe fd25 	bl	8005e28 <HAL_RCC_GetSysClockFreq>
 80073de:	61b8      	str	r0, [r7, #24]
        break;
 80073e0:	e008      	b.n	80073f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073e6:	61bb      	str	r3, [r7, #24]
        break;
 80073e8:	e004      	b.n	80073f4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	77bb      	strb	r3, [r7, #30]
        break;
 80073f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d074      	beq.n	80074e4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	005a      	lsls	r2, r3, #1
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	085b      	lsrs	r3, r3, #1
 8007404:	441a      	add	r2, r3
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	fbb2 f3f3 	udiv	r3, r2, r3
 800740e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	2b0f      	cmp	r3, #15
 8007414:	d916      	bls.n	8007444 <UART_SetConfig+0x19c>
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800741c:	d212      	bcs.n	8007444 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	b29b      	uxth	r3, r3
 8007422:	f023 030f 	bic.w	r3, r3, #15
 8007426:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	085b      	lsrs	r3, r3, #1
 800742c:	b29b      	uxth	r3, r3
 800742e:	f003 0307 	and.w	r3, r3, #7
 8007432:	b29a      	uxth	r2, r3
 8007434:	89fb      	ldrh	r3, [r7, #14]
 8007436:	4313      	orrs	r3, r2
 8007438:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	89fa      	ldrh	r2, [r7, #14]
 8007440:	60da      	str	r2, [r3, #12]
 8007442:	e04f      	b.n	80074e4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	77bb      	strb	r3, [r7, #30]
 8007448:	e04c      	b.n	80074e4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800744a:	7ffb      	ldrb	r3, [r7, #31]
 800744c:	2b08      	cmp	r3, #8
 800744e:	d828      	bhi.n	80074a2 <UART_SetConfig+0x1fa>
 8007450:	a201      	add	r2, pc, #4	@ (adr r2, 8007458 <UART_SetConfig+0x1b0>)
 8007452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007456:	bf00      	nop
 8007458:	0800747d 	.word	0x0800747d
 800745c:	08007485 	.word	0x08007485
 8007460:	0800748d 	.word	0x0800748d
 8007464:	080074a3 	.word	0x080074a3
 8007468:	08007493 	.word	0x08007493
 800746c:	080074a3 	.word	0x080074a3
 8007470:	080074a3 	.word	0x080074a3
 8007474:	080074a3 	.word	0x080074a3
 8007478:	0800749b 	.word	0x0800749b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800747c:	f7fe fd34 	bl	8005ee8 <HAL_RCC_GetPCLK1Freq>
 8007480:	61b8      	str	r0, [r7, #24]
        break;
 8007482:	e013      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007484:	f7fe fd52 	bl	8005f2c <HAL_RCC_GetPCLK2Freq>
 8007488:	61b8      	str	r0, [r7, #24]
        break;
 800748a:	e00f      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800748c:	4b20      	ldr	r3, [pc, #128]	@ (8007510 <UART_SetConfig+0x268>)
 800748e:	61bb      	str	r3, [r7, #24]
        break;
 8007490:	e00c      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007492:	f7fe fcc9 	bl	8005e28 <HAL_RCC_GetSysClockFreq>
 8007496:	61b8      	str	r0, [r7, #24]
        break;
 8007498:	e008      	b.n	80074ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800749a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800749e:	61bb      	str	r3, [r7, #24]
        break;
 80074a0:	e004      	b.n	80074ac <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	77bb      	strb	r3, [r7, #30]
        break;
 80074aa:	bf00      	nop
    }

    if (pclk != 0U)
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d018      	beq.n	80074e4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	085a      	lsrs	r2, r3, #1
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	441a      	add	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	2b0f      	cmp	r3, #15
 80074ca:	d909      	bls.n	80074e0 <UART_SetConfig+0x238>
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074d2:	d205      	bcs.n	80074e0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	b29a      	uxth	r2, r3
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	60da      	str	r2, [r3, #12]
 80074de:	e001      	b.n	80074e4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80074f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3720      	adds	r7, #32
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	efff69f3 	.word	0xefff69f3
 8007500:	40013800 	.word	0x40013800
 8007504:	40021000 	.word	0x40021000
 8007508:	40004400 	.word	0x40004400
 800750c:	40004800 	.word	0x40004800
 8007510:	007a1200 	.word	0x007a1200

08007514 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007520:	f003 0308 	and.w	r3, r3, #8
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00a      	beq.n	800753e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	430a      	orrs	r2, r1
 800753c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007542:	f003 0301 	and.w	r3, r3, #1
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00a      	beq.n	8007560 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	430a      	orrs	r2, r1
 800755e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007564:	f003 0302 	and.w	r3, r3, #2
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00a      	beq.n	8007582 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	430a      	orrs	r2, r1
 8007580:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007586:	f003 0304 	and.w	r3, r3, #4
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00a      	beq.n	80075a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	430a      	orrs	r2, r1
 80075a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075a8:	f003 0310 	and.w	r3, r3, #16
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00a      	beq.n	80075c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	430a      	orrs	r2, r1
 80075c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00a      	beq.n	80075e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	430a      	orrs	r2, r1
 80075e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d01a      	beq.n	800762a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	430a      	orrs	r2, r1
 8007608:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007612:	d10a      	bne.n	800762a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	430a      	orrs	r2, r1
 8007628:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800762e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00a      	beq.n	800764c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	430a      	orrs	r2, r1
 800764a:	605a      	str	r2, [r3, #4]
  }
}
 800764c:	bf00      	nop
 800764e:	370c      	adds	r7, #12
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b098      	sub	sp, #96	@ 0x60
 800765c:	af02      	add	r7, sp, #8
 800765e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007668:	f7fc fc84 	bl	8003f74 <HAL_GetTick>
 800766c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0308 	and.w	r3, r3, #8
 8007678:	2b08      	cmp	r3, #8
 800767a:	d12e      	bne.n	80076da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800767c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007684:	2200      	movs	r2, #0
 8007686:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 f88c 	bl	80077a8 <UART_WaitOnFlagUntilTimeout>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d021      	beq.n	80076da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769e:	e853 3f00 	ldrex	r3, [r3]
 80076a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	461a      	mov	r2, r3
 80076b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80076b6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076bc:	e841 2300 	strex	r3, r2, [r1]
 80076c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1e6      	bne.n	8007696 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2220      	movs	r2, #32
 80076cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076d6:	2303      	movs	r3, #3
 80076d8:	e062      	b.n	80077a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0304 	and.w	r3, r3, #4
 80076e4:	2b04      	cmp	r3, #4
 80076e6:	d149      	bne.n	800777c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076f0:	2200      	movs	r2, #0
 80076f2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f856 	bl	80077a8 <UART_WaitOnFlagUntilTimeout>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d03c      	beq.n	800777c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770a:	e853 3f00 	ldrex	r3, [r3]
 800770e:	623b      	str	r3, [r7, #32]
   return(result);
 8007710:	6a3b      	ldr	r3, [r7, #32]
 8007712:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007716:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	461a      	mov	r2, r3
 800771e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007720:	633b      	str	r3, [r7, #48]	@ 0x30
 8007722:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007724:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007728:	e841 2300 	strex	r3, r2, [r1]
 800772c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800772e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1e6      	bne.n	8007702 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	3308      	adds	r3, #8
 800773a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	e853 3f00 	ldrex	r3, [r3]
 8007742:	60fb      	str	r3, [r7, #12]
   return(result);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f023 0301 	bic.w	r3, r3, #1
 800774a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	3308      	adds	r3, #8
 8007752:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007754:	61fa      	str	r2, [r7, #28]
 8007756:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007758:	69b9      	ldr	r1, [r7, #24]
 800775a:	69fa      	ldr	r2, [r7, #28]
 800775c:	e841 2300 	strex	r3, r2, [r1]
 8007760:	617b      	str	r3, [r7, #20]
   return(result);
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1e5      	bne.n	8007734 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2220      	movs	r2, #32
 800776c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e011      	b.n	80077a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2220      	movs	r2, #32
 8007780:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2220      	movs	r2, #32
 8007786:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3758      	adds	r7, #88	@ 0x58
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	60f8      	str	r0, [r7, #12]
 80077b0:	60b9      	str	r1, [r7, #8]
 80077b2:	603b      	str	r3, [r7, #0]
 80077b4:	4613      	mov	r3, r2
 80077b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077b8:	e04f      	b.n	800785a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c0:	d04b      	beq.n	800785a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077c2:	f7fc fbd7 	bl	8003f74 <HAL_GetTick>
 80077c6:	4602      	mov	r2, r0
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	1ad3      	subs	r3, r2, r3
 80077cc:	69ba      	ldr	r2, [r7, #24]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d302      	bcc.n	80077d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d101      	bne.n	80077dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e04e      	b.n	800787a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0304 	and.w	r3, r3, #4
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d037      	beq.n	800785a <UART_WaitOnFlagUntilTimeout+0xb2>
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	2b80      	cmp	r3, #128	@ 0x80
 80077ee:	d034      	beq.n	800785a <UART_WaitOnFlagUntilTimeout+0xb2>
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	2b40      	cmp	r3, #64	@ 0x40
 80077f4:	d031      	beq.n	800785a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	69db      	ldr	r3, [r3, #28]
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b08      	cmp	r3, #8
 8007802:	d110      	bne.n	8007826 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2208      	movs	r2, #8
 800780a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f000 f838 	bl	8007882 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2208      	movs	r2, #8
 8007816:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e029      	b.n	800787a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	69db      	ldr	r3, [r3, #28]
 800782c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007834:	d111      	bne.n	800785a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800783e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f000 f81e 	bl	8007882 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2220      	movs	r2, #32
 800784a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e00f      	b.n	800787a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	69da      	ldr	r2, [r3, #28]
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	4013      	ands	r3, r2
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	429a      	cmp	r2, r3
 8007868:	bf0c      	ite	eq
 800786a:	2301      	moveq	r3, #1
 800786c:	2300      	movne	r3, #0
 800786e:	b2db      	uxtb	r3, r3
 8007870:	461a      	mov	r2, r3
 8007872:	79fb      	ldrb	r3, [r7, #7]
 8007874:	429a      	cmp	r2, r3
 8007876:	d0a0      	beq.n	80077ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3710      	adds	r7, #16
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007882:	b480      	push	{r7}
 8007884:	b095      	sub	sp, #84	@ 0x54
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007892:	e853 3f00 	ldrex	r3, [r3]
 8007896:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800789e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	461a      	mov	r2, r3
 80078a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80078aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078b0:	e841 2300 	strex	r3, r2, [r1]
 80078b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e6      	bne.n	800788a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	3308      	adds	r3, #8
 80078c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c4:	6a3b      	ldr	r3, [r7, #32]
 80078c6:	e853 3f00 	ldrex	r3, [r3]
 80078ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	f023 0301 	bic.w	r3, r3, #1
 80078d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	3308      	adds	r3, #8
 80078da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078e4:	e841 2300 	strex	r3, r2, [r1]
 80078e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1e5      	bne.n	80078bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d118      	bne.n	800792a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	60bb      	str	r3, [r7, #8]
   return(result);
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	f023 0310 	bic.w	r3, r3, #16
 800790c:	647b      	str	r3, [r7, #68]	@ 0x44
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	461a      	mov	r2, r3
 8007914:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007916:	61bb      	str	r3, [r7, #24]
 8007918:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791a:	6979      	ldr	r1, [r7, #20]
 800791c:	69ba      	ldr	r2, [r7, #24]
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	613b      	str	r3, [r7, #16]
   return(result);
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e6      	bne.n	80078f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2220      	movs	r2, #32
 800792e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2200      	movs	r2, #0
 800793c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800793e:	bf00      	nop
 8007940:	3754      	adds	r7, #84	@ 0x54
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr

0800794a <__cvt>:
 800794a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800794e:	ec57 6b10 	vmov	r6, r7, d0
 8007952:	2f00      	cmp	r7, #0
 8007954:	460c      	mov	r4, r1
 8007956:	4619      	mov	r1, r3
 8007958:	463b      	mov	r3, r7
 800795a:	bfbb      	ittet	lt
 800795c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007960:	461f      	movlt	r7, r3
 8007962:	2300      	movge	r3, #0
 8007964:	232d      	movlt	r3, #45	@ 0x2d
 8007966:	700b      	strb	r3, [r1, #0]
 8007968:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800796a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800796e:	4691      	mov	r9, r2
 8007970:	f023 0820 	bic.w	r8, r3, #32
 8007974:	bfbc      	itt	lt
 8007976:	4632      	movlt	r2, r6
 8007978:	4616      	movlt	r6, r2
 800797a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800797e:	d005      	beq.n	800798c <__cvt+0x42>
 8007980:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007984:	d100      	bne.n	8007988 <__cvt+0x3e>
 8007986:	3401      	adds	r4, #1
 8007988:	2102      	movs	r1, #2
 800798a:	e000      	b.n	800798e <__cvt+0x44>
 800798c:	2103      	movs	r1, #3
 800798e:	ab03      	add	r3, sp, #12
 8007990:	9301      	str	r3, [sp, #4]
 8007992:	ab02      	add	r3, sp, #8
 8007994:	9300      	str	r3, [sp, #0]
 8007996:	ec47 6b10 	vmov	d0, r6, r7
 800799a:	4653      	mov	r3, sl
 800799c:	4622      	mov	r2, r4
 800799e:	f000 fe8f 	bl	80086c0 <_dtoa_r>
 80079a2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80079a6:	4605      	mov	r5, r0
 80079a8:	d119      	bne.n	80079de <__cvt+0x94>
 80079aa:	f019 0f01 	tst.w	r9, #1
 80079ae:	d00e      	beq.n	80079ce <__cvt+0x84>
 80079b0:	eb00 0904 	add.w	r9, r0, r4
 80079b4:	2200      	movs	r2, #0
 80079b6:	2300      	movs	r3, #0
 80079b8:	4630      	mov	r0, r6
 80079ba:	4639      	mov	r1, r7
 80079bc:	f7f9 f884 	bl	8000ac8 <__aeabi_dcmpeq>
 80079c0:	b108      	cbz	r0, 80079c6 <__cvt+0x7c>
 80079c2:	f8cd 900c 	str.w	r9, [sp, #12]
 80079c6:	2230      	movs	r2, #48	@ 0x30
 80079c8:	9b03      	ldr	r3, [sp, #12]
 80079ca:	454b      	cmp	r3, r9
 80079cc:	d31e      	bcc.n	8007a0c <__cvt+0xc2>
 80079ce:	9b03      	ldr	r3, [sp, #12]
 80079d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079d2:	1b5b      	subs	r3, r3, r5
 80079d4:	4628      	mov	r0, r5
 80079d6:	6013      	str	r3, [r2, #0]
 80079d8:	b004      	add	sp, #16
 80079da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079de:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079e2:	eb00 0904 	add.w	r9, r0, r4
 80079e6:	d1e5      	bne.n	80079b4 <__cvt+0x6a>
 80079e8:	7803      	ldrb	r3, [r0, #0]
 80079ea:	2b30      	cmp	r3, #48	@ 0x30
 80079ec:	d10a      	bne.n	8007a04 <__cvt+0xba>
 80079ee:	2200      	movs	r2, #0
 80079f0:	2300      	movs	r3, #0
 80079f2:	4630      	mov	r0, r6
 80079f4:	4639      	mov	r1, r7
 80079f6:	f7f9 f867 	bl	8000ac8 <__aeabi_dcmpeq>
 80079fa:	b918      	cbnz	r0, 8007a04 <__cvt+0xba>
 80079fc:	f1c4 0401 	rsb	r4, r4, #1
 8007a00:	f8ca 4000 	str.w	r4, [sl]
 8007a04:	f8da 3000 	ldr.w	r3, [sl]
 8007a08:	4499      	add	r9, r3
 8007a0a:	e7d3      	b.n	80079b4 <__cvt+0x6a>
 8007a0c:	1c59      	adds	r1, r3, #1
 8007a0e:	9103      	str	r1, [sp, #12]
 8007a10:	701a      	strb	r2, [r3, #0]
 8007a12:	e7d9      	b.n	80079c8 <__cvt+0x7e>

08007a14 <__exponent>:
 8007a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a16:	2900      	cmp	r1, #0
 8007a18:	bfba      	itte	lt
 8007a1a:	4249      	neglt	r1, r1
 8007a1c:	232d      	movlt	r3, #45	@ 0x2d
 8007a1e:	232b      	movge	r3, #43	@ 0x2b
 8007a20:	2909      	cmp	r1, #9
 8007a22:	7002      	strb	r2, [r0, #0]
 8007a24:	7043      	strb	r3, [r0, #1]
 8007a26:	dd29      	ble.n	8007a7c <__exponent+0x68>
 8007a28:	f10d 0307 	add.w	r3, sp, #7
 8007a2c:	461d      	mov	r5, r3
 8007a2e:	270a      	movs	r7, #10
 8007a30:	461a      	mov	r2, r3
 8007a32:	fbb1 f6f7 	udiv	r6, r1, r7
 8007a36:	fb07 1416 	mls	r4, r7, r6, r1
 8007a3a:	3430      	adds	r4, #48	@ 0x30
 8007a3c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007a40:	460c      	mov	r4, r1
 8007a42:	2c63      	cmp	r4, #99	@ 0x63
 8007a44:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a48:	4631      	mov	r1, r6
 8007a4a:	dcf1      	bgt.n	8007a30 <__exponent+0x1c>
 8007a4c:	3130      	adds	r1, #48	@ 0x30
 8007a4e:	1e94      	subs	r4, r2, #2
 8007a50:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007a54:	1c41      	adds	r1, r0, #1
 8007a56:	4623      	mov	r3, r4
 8007a58:	42ab      	cmp	r3, r5
 8007a5a:	d30a      	bcc.n	8007a72 <__exponent+0x5e>
 8007a5c:	f10d 0309 	add.w	r3, sp, #9
 8007a60:	1a9b      	subs	r3, r3, r2
 8007a62:	42ac      	cmp	r4, r5
 8007a64:	bf88      	it	hi
 8007a66:	2300      	movhi	r3, #0
 8007a68:	3302      	adds	r3, #2
 8007a6a:	4403      	add	r3, r0
 8007a6c:	1a18      	subs	r0, r3, r0
 8007a6e:	b003      	add	sp, #12
 8007a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a72:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007a76:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007a7a:	e7ed      	b.n	8007a58 <__exponent+0x44>
 8007a7c:	2330      	movs	r3, #48	@ 0x30
 8007a7e:	3130      	adds	r1, #48	@ 0x30
 8007a80:	7083      	strb	r3, [r0, #2]
 8007a82:	70c1      	strb	r1, [r0, #3]
 8007a84:	1d03      	adds	r3, r0, #4
 8007a86:	e7f1      	b.n	8007a6c <__exponent+0x58>

08007a88 <_printf_float>:
 8007a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a8c:	b08d      	sub	sp, #52	@ 0x34
 8007a8e:	460c      	mov	r4, r1
 8007a90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007a94:	4616      	mov	r6, r2
 8007a96:	461f      	mov	r7, r3
 8007a98:	4605      	mov	r5, r0
 8007a9a:	f000 fd11 	bl	80084c0 <_localeconv_r>
 8007a9e:	6803      	ldr	r3, [r0, #0]
 8007aa0:	9304      	str	r3, [sp, #16]
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7f8 fbe4 	bl	8000270 <strlen>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	930a      	str	r3, [sp, #40]	@ 0x28
 8007aac:	f8d8 3000 	ldr.w	r3, [r8]
 8007ab0:	9005      	str	r0, [sp, #20]
 8007ab2:	3307      	adds	r3, #7
 8007ab4:	f023 0307 	bic.w	r3, r3, #7
 8007ab8:	f103 0208 	add.w	r2, r3, #8
 8007abc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ac0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ac4:	f8c8 2000 	str.w	r2, [r8]
 8007ac8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007acc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007ad0:	9307      	str	r3, [sp, #28]
 8007ad2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ad6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007ada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ade:	4b9c      	ldr	r3, [pc, #624]	@ (8007d50 <_printf_float+0x2c8>)
 8007ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae4:	f7f9 f822 	bl	8000b2c <__aeabi_dcmpun>
 8007ae8:	bb70      	cbnz	r0, 8007b48 <_printf_float+0xc0>
 8007aea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007aee:	4b98      	ldr	r3, [pc, #608]	@ (8007d50 <_printf_float+0x2c8>)
 8007af0:	f04f 32ff 	mov.w	r2, #4294967295
 8007af4:	f7f8 fffc 	bl	8000af0 <__aeabi_dcmple>
 8007af8:	bb30      	cbnz	r0, 8007b48 <_printf_float+0xc0>
 8007afa:	2200      	movs	r2, #0
 8007afc:	2300      	movs	r3, #0
 8007afe:	4640      	mov	r0, r8
 8007b00:	4649      	mov	r1, r9
 8007b02:	f7f8 ffeb 	bl	8000adc <__aeabi_dcmplt>
 8007b06:	b110      	cbz	r0, 8007b0e <_printf_float+0x86>
 8007b08:	232d      	movs	r3, #45	@ 0x2d
 8007b0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b0e:	4a91      	ldr	r2, [pc, #580]	@ (8007d54 <_printf_float+0x2cc>)
 8007b10:	4b91      	ldr	r3, [pc, #580]	@ (8007d58 <_printf_float+0x2d0>)
 8007b12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007b16:	bf8c      	ite	hi
 8007b18:	4690      	movhi	r8, r2
 8007b1a:	4698      	movls	r8, r3
 8007b1c:	2303      	movs	r3, #3
 8007b1e:	6123      	str	r3, [r4, #16]
 8007b20:	f02b 0304 	bic.w	r3, fp, #4
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	f04f 0900 	mov.w	r9, #0
 8007b2a:	9700      	str	r7, [sp, #0]
 8007b2c:	4633      	mov	r3, r6
 8007b2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007b30:	4621      	mov	r1, r4
 8007b32:	4628      	mov	r0, r5
 8007b34:	f000 f9d2 	bl	8007edc <_printf_common>
 8007b38:	3001      	adds	r0, #1
 8007b3a:	f040 808d 	bne.w	8007c58 <_printf_float+0x1d0>
 8007b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b42:	b00d      	add	sp, #52	@ 0x34
 8007b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b48:	4642      	mov	r2, r8
 8007b4a:	464b      	mov	r3, r9
 8007b4c:	4640      	mov	r0, r8
 8007b4e:	4649      	mov	r1, r9
 8007b50:	f7f8 ffec 	bl	8000b2c <__aeabi_dcmpun>
 8007b54:	b140      	cbz	r0, 8007b68 <_printf_float+0xe0>
 8007b56:	464b      	mov	r3, r9
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	bfbc      	itt	lt
 8007b5c:	232d      	movlt	r3, #45	@ 0x2d
 8007b5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007b62:	4a7e      	ldr	r2, [pc, #504]	@ (8007d5c <_printf_float+0x2d4>)
 8007b64:	4b7e      	ldr	r3, [pc, #504]	@ (8007d60 <_printf_float+0x2d8>)
 8007b66:	e7d4      	b.n	8007b12 <_printf_float+0x8a>
 8007b68:	6863      	ldr	r3, [r4, #4]
 8007b6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007b6e:	9206      	str	r2, [sp, #24]
 8007b70:	1c5a      	adds	r2, r3, #1
 8007b72:	d13b      	bne.n	8007bec <_printf_float+0x164>
 8007b74:	2306      	movs	r3, #6
 8007b76:	6063      	str	r3, [r4, #4]
 8007b78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	6022      	str	r2, [r4, #0]
 8007b80:	9303      	str	r3, [sp, #12]
 8007b82:	ab0a      	add	r3, sp, #40	@ 0x28
 8007b84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007b88:	ab09      	add	r3, sp, #36	@ 0x24
 8007b8a:	9300      	str	r3, [sp, #0]
 8007b8c:	6861      	ldr	r1, [r4, #4]
 8007b8e:	ec49 8b10 	vmov	d0, r8, r9
 8007b92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007b96:	4628      	mov	r0, r5
 8007b98:	f7ff fed7 	bl	800794a <__cvt>
 8007b9c:	9b06      	ldr	r3, [sp, #24]
 8007b9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ba0:	2b47      	cmp	r3, #71	@ 0x47
 8007ba2:	4680      	mov	r8, r0
 8007ba4:	d129      	bne.n	8007bfa <_printf_float+0x172>
 8007ba6:	1cc8      	adds	r0, r1, #3
 8007ba8:	db02      	blt.n	8007bb0 <_printf_float+0x128>
 8007baa:	6863      	ldr	r3, [r4, #4]
 8007bac:	4299      	cmp	r1, r3
 8007bae:	dd41      	ble.n	8007c34 <_printf_float+0x1ac>
 8007bb0:	f1aa 0a02 	sub.w	sl, sl, #2
 8007bb4:	fa5f fa8a 	uxtb.w	sl, sl
 8007bb8:	3901      	subs	r1, #1
 8007bba:	4652      	mov	r2, sl
 8007bbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007bc0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007bc2:	f7ff ff27 	bl	8007a14 <__exponent>
 8007bc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bc8:	1813      	adds	r3, r2, r0
 8007bca:	2a01      	cmp	r2, #1
 8007bcc:	4681      	mov	r9, r0
 8007bce:	6123      	str	r3, [r4, #16]
 8007bd0:	dc02      	bgt.n	8007bd8 <_printf_float+0x150>
 8007bd2:	6822      	ldr	r2, [r4, #0]
 8007bd4:	07d2      	lsls	r2, r2, #31
 8007bd6:	d501      	bpl.n	8007bdc <_printf_float+0x154>
 8007bd8:	3301      	adds	r3, #1
 8007bda:	6123      	str	r3, [r4, #16]
 8007bdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d0a2      	beq.n	8007b2a <_printf_float+0xa2>
 8007be4:	232d      	movs	r3, #45	@ 0x2d
 8007be6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bea:	e79e      	b.n	8007b2a <_printf_float+0xa2>
 8007bec:	9a06      	ldr	r2, [sp, #24]
 8007bee:	2a47      	cmp	r2, #71	@ 0x47
 8007bf0:	d1c2      	bne.n	8007b78 <_printf_float+0xf0>
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1c0      	bne.n	8007b78 <_printf_float+0xf0>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e7bd      	b.n	8007b76 <_printf_float+0xee>
 8007bfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007bfe:	d9db      	bls.n	8007bb8 <_printf_float+0x130>
 8007c00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007c04:	d118      	bne.n	8007c38 <_printf_float+0x1b0>
 8007c06:	2900      	cmp	r1, #0
 8007c08:	6863      	ldr	r3, [r4, #4]
 8007c0a:	dd0b      	ble.n	8007c24 <_printf_float+0x19c>
 8007c0c:	6121      	str	r1, [r4, #16]
 8007c0e:	b913      	cbnz	r3, 8007c16 <_printf_float+0x18e>
 8007c10:	6822      	ldr	r2, [r4, #0]
 8007c12:	07d0      	lsls	r0, r2, #31
 8007c14:	d502      	bpl.n	8007c1c <_printf_float+0x194>
 8007c16:	3301      	adds	r3, #1
 8007c18:	440b      	add	r3, r1
 8007c1a:	6123      	str	r3, [r4, #16]
 8007c1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007c1e:	f04f 0900 	mov.w	r9, #0
 8007c22:	e7db      	b.n	8007bdc <_printf_float+0x154>
 8007c24:	b913      	cbnz	r3, 8007c2c <_printf_float+0x1a4>
 8007c26:	6822      	ldr	r2, [r4, #0]
 8007c28:	07d2      	lsls	r2, r2, #31
 8007c2a:	d501      	bpl.n	8007c30 <_printf_float+0x1a8>
 8007c2c:	3302      	adds	r3, #2
 8007c2e:	e7f4      	b.n	8007c1a <_printf_float+0x192>
 8007c30:	2301      	movs	r3, #1
 8007c32:	e7f2      	b.n	8007c1a <_printf_float+0x192>
 8007c34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c3a:	4299      	cmp	r1, r3
 8007c3c:	db05      	blt.n	8007c4a <_printf_float+0x1c2>
 8007c3e:	6823      	ldr	r3, [r4, #0]
 8007c40:	6121      	str	r1, [r4, #16]
 8007c42:	07d8      	lsls	r0, r3, #31
 8007c44:	d5ea      	bpl.n	8007c1c <_printf_float+0x194>
 8007c46:	1c4b      	adds	r3, r1, #1
 8007c48:	e7e7      	b.n	8007c1a <_printf_float+0x192>
 8007c4a:	2900      	cmp	r1, #0
 8007c4c:	bfd4      	ite	le
 8007c4e:	f1c1 0202 	rsble	r2, r1, #2
 8007c52:	2201      	movgt	r2, #1
 8007c54:	4413      	add	r3, r2
 8007c56:	e7e0      	b.n	8007c1a <_printf_float+0x192>
 8007c58:	6823      	ldr	r3, [r4, #0]
 8007c5a:	055a      	lsls	r2, r3, #21
 8007c5c:	d407      	bmi.n	8007c6e <_printf_float+0x1e6>
 8007c5e:	6923      	ldr	r3, [r4, #16]
 8007c60:	4642      	mov	r2, r8
 8007c62:	4631      	mov	r1, r6
 8007c64:	4628      	mov	r0, r5
 8007c66:	47b8      	blx	r7
 8007c68:	3001      	adds	r0, #1
 8007c6a:	d12b      	bne.n	8007cc4 <_printf_float+0x23c>
 8007c6c:	e767      	b.n	8007b3e <_printf_float+0xb6>
 8007c6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007c72:	f240 80dd 	bls.w	8007e30 <_printf_float+0x3a8>
 8007c76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	f7f8 ff23 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c82:	2800      	cmp	r0, #0
 8007c84:	d033      	beq.n	8007cee <_printf_float+0x266>
 8007c86:	4a37      	ldr	r2, [pc, #220]	@ (8007d64 <_printf_float+0x2dc>)
 8007c88:	2301      	movs	r3, #1
 8007c8a:	4631      	mov	r1, r6
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	47b8      	blx	r7
 8007c90:	3001      	adds	r0, #1
 8007c92:	f43f af54 	beq.w	8007b3e <_printf_float+0xb6>
 8007c96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007c9a:	4543      	cmp	r3, r8
 8007c9c:	db02      	blt.n	8007ca4 <_printf_float+0x21c>
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	07d8      	lsls	r0, r3, #31
 8007ca2:	d50f      	bpl.n	8007cc4 <_printf_float+0x23c>
 8007ca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ca8:	4631      	mov	r1, r6
 8007caa:	4628      	mov	r0, r5
 8007cac:	47b8      	blx	r7
 8007cae:	3001      	adds	r0, #1
 8007cb0:	f43f af45 	beq.w	8007b3e <_printf_float+0xb6>
 8007cb4:	f04f 0900 	mov.w	r9, #0
 8007cb8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007cbc:	f104 0a1a 	add.w	sl, r4, #26
 8007cc0:	45c8      	cmp	r8, r9
 8007cc2:	dc09      	bgt.n	8007cd8 <_printf_float+0x250>
 8007cc4:	6823      	ldr	r3, [r4, #0]
 8007cc6:	079b      	lsls	r3, r3, #30
 8007cc8:	f100 8103 	bmi.w	8007ed2 <_printf_float+0x44a>
 8007ccc:	68e0      	ldr	r0, [r4, #12]
 8007cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cd0:	4298      	cmp	r0, r3
 8007cd2:	bfb8      	it	lt
 8007cd4:	4618      	movlt	r0, r3
 8007cd6:	e734      	b.n	8007b42 <_printf_float+0xba>
 8007cd8:	2301      	movs	r3, #1
 8007cda:	4652      	mov	r2, sl
 8007cdc:	4631      	mov	r1, r6
 8007cde:	4628      	mov	r0, r5
 8007ce0:	47b8      	blx	r7
 8007ce2:	3001      	adds	r0, #1
 8007ce4:	f43f af2b 	beq.w	8007b3e <_printf_float+0xb6>
 8007ce8:	f109 0901 	add.w	r9, r9, #1
 8007cec:	e7e8      	b.n	8007cc0 <_printf_float+0x238>
 8007cee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	dc39      	bgt.n	8007d68 <_printf_float+0x2e0>
 8007cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8007d64 <_printf_float+0x2dc>)
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	4631      	mov	r1, r6
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	47b8      	blx	r7
 8007cfe:	3001      	adds	r0, #1
 8007d00:	f43f af1d 	beq.w	8007b3e <_printf_float+0xb6>
 8007d04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007d08:	ea59 0303 	orrs.w	r3, r9, r3
 8007d0c:	d102      	bne.n	8007d14 <_printf_float+0x28c>
 8007d0e:	6823      	ldr	r3, [r4, #0]
 8007d10:	07d9      	lsls	r1, r3, #31
 8007d12:	d5d7      	bpl.n	8007cc4 <_printf_float+0x23c>
 8007d14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d18:	4631      	mov	r1, r6
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	47b8      	blx	r7
 8007d1e:	3001      	adds	r0, #1
 8007d20:	f43f af0d 	beq.w	8007b3e <_printf_float+0xb6>
 8007d24:	f04f 0a00 	mov.w	sl, #0
 8007d28:	f104 0b1a 	add.w	fp, r4, #26
 8007d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d2e:	425b      	negs	r3, r3
 8007d30:	4553      	cmp	r3, sl
 8007d32:	dc01      	bgt.n	8007d38 <_printf_float+0x2b0>
 8007d34:	464b      	mov	r3, r9
 8007d36:	e793      	b.n	8007c60 <_printf_float+0x1d8>
 8007d38:	2301      	movs	r3, #1
 8007d3a:	465a      	mov	r2, fp
 8007d3c:	4631      	mov	r1, r6
 8007d3e:	4628      	mov	r0, r5
 8007d40:	47b8      	blx	r7
 8007d42:	3001      	adds	r0, #1
 8007d44:	f43f aefb 	beq.w	8007b3e <_printf_float+0xb6>
 8007d48:	f10a 0a01 	add.w	sl, sl, #1
 8007d4c:	e7ee      	b.n	8007d2c <_printf_float+0x2a4>
 8007d4e:	bf00      	nop
 8007d50:	7fefffff 	.word	0x7fefffff
 8007d54:	0800b91c 	.word	0x0800b91c
 8007d58:	0800b918 	.word	0x0800b918
 8007d5c:	0800b924 	.word	0x0800b924
 8007d60:	0800b920 	.word	0x0800b920
 8007d64:	0800b928 	.word	0x0800b928
 8007d68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007d6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007d6e:	4553      	cmp	r3, sl
 8007d70:	bfa8      	it	ge
 8007d72:	4653      	movge	r3, sl
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	4699      	mov	r9, r3
 8007d78:	dc36      	bgt.n	8007de8 <_printf_float+0x360>
 8007d7a:	f04f 0b00 	mov.w	fp, #0
 8007d7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d82:	f104 021a 	add.w	r2, r4, #26
 8007d86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007d88:	9306      	str	r3, [sp, #24]
 8007d8a:	eba3 0309 	sub.w	r3, r3, r9
 8007d8e:	455b      	cmp	r3, fp
 8007d90:	dc31      	bgt.n	8007df6 <_printf_float+0x36e>
 8007d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d94:	459a      	cmp	sl, r3
 8007d96:	dc3a      	bgt.n	8007e0e <_printf_float+0x386>
 8007d98:	6823      	ldr	r3, [r4, #0]
 8007d9a:	07da      	lsls	r2, r3, #31
 8007d9c:	d437      	bmi.n	8007e0e <_printf_float+0x386>
 8007d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da0:	ebaa 0903 	sub.w	r9, sl, r3
 8007da4:	9b06      	ldr	r3, [sp, #24]
 8007da6:	ebaa 0303 	sub.w	r3, sl, r3
 8007daa:	4599      	cmp	r9, r3
 8007dac:	bfa8      	it	ge
 8007dae:	4699      	movge	r9, r3
 8007db0:	f1b9 0f00 	cmp.w	r9, #0
 8007db4:	dc33      	bgt.n	8007e1e <_printf_float+0x396>
 8007db6:	f04f 0800 	mov.w	r8, #0
 8007dba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dbe:	f104 0b1a 	add.w	fp, r4, #26
 8007dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dc4:	ebaa 0303 	sub.w	r3, sl, r3
 8007dc8:	eba3 0309 	sub.w	r3, r3, r9
 8007dcc:	4543      	cmp	r3, r8
 8007dce:	f77f af79 	ble.w	8007cc4 <_printf_float+0x23c>
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	465a      	mov	r2, fp
 8007dd6:	4631      	mov	r1, r6
 8007dd8:	4628      	mov	r0, r5
 8007dda:	47b8      	blx	r7
 8007ddc:	3001      	adds	r0, #1
 8007dde:	f43f aeae 	beq.w	8007b3e <_printf_float+0xb6>
 8007de2:	f108 0801 	add.w	r8, r8, #1
 8007de6:	e7ec      	b.n	8007dc2 <_printf_float+0x33a>
 8007de8:	4642      	mov	r2, r8
 8007dea:	4631      	mov	r1, r6
 8007dec:	4628      	mov	r0, r5
 8007dee:	47b8      	blx	r7
 8007df0:	3001      	adds	r0, #1
 8007df2:	d1c2      	bne.n	8007d7a <_printf_float+0x2f2>
 8007df4:	e6a3      	b.n	8007b3e <_printf_float+0xb6>
 8007df6:	2301      	movs	r3, #1
 8007df8:	4631      	mov	r1, r6
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	9206      	str	r2, [sp, #24]
 8007dfe:	47b8      	blx	r7
 8007e00:	3001      	adds	r0, #1
 8007e02:	f43f ae9c 	beq.w	8007b3e <_printf_float+0xb6>
 8007e06:	9a06      	ldr	r2, [sp, #24]
 8007e08:	f10b 0b01 	add.w	fp, fp, #1
 8007e0c:	e7bb      	b.n	8007d86 <_printf_float+0x2fe>
 8007e0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e12:	4631      	mov	r1, r6
 8007e14:	4628      	mov	r0, r5
 8007e16:	47b8      	blx	r7
 8007e18:	3001      	adds	r0, #1
 8007e1a:	d1c0      	bne.n	8007d9e <_printf_float+0x316>
 8007e1c:	e68f      	b.n	8007b3e <_printf_float+0xb6>
 8007e1e:	9a06      	ldr	r2, [sp, #24]
 8007e20:	464b      	mov	r3, r9
 8007e22:	4442      	add	r2, r8
 8007e24:	4631      	mov	r1, r6
 8007e26:	4628      	mov	r0, r5
 8007e28:	47b8      	blx	r7
 8007e2a:	3001      	adds	r0, #1
 8007e2c:	d1c3      	bne.n	8007db6 <_printf_float+0x32e>
 8007e2e:	e686      	b.n	8007b3e <_printf_float+0xb6>
 8007e30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e34:	f1ba 0f01 	cmp.w	sl, #1
 8007e38:	dc01      	bgt.n	8007e3e <_printf_float+0x3b6>
 8007e3a:	07db      	lsls	r3, r3, #31
 8007e3c:	d536      	bpl.n	8007eac <_printf_float+0x424>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	4642      	mov	r2, r8
 8007e42:	4631      	mov	r1, r6
 8007e44:	4628      	mov	r0, r5
 8007e46:	47b8      	blx	r7
 8007e48:	3001      	adds	r0, #1
 8007e4a:	f43f ae78 	beq.w	8007b3e <_printf_float+0xb6>
 8007e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e52:	4631      	mov	r1, r6
 8007e54:	4628      	mov	r0, r5
 8007e56:	47b8      	blx	r7
 8007e58:	3001      	adds	r0, #1
 8007e5a:	f43f ae70 	beq.w	8007b3e <_printf_float+0xb6>
 8007e5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007e62:	2200      	movs	r2, #0
 8007e64:	2300      	movs	r3, #0
 8007e66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e6a:	f7f8 fe2d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e6e:	b9c0      	cbnz	r0, 8007ea2 <_printf_float+0x41a>
 8007e70:	4653      	mov	r3, sl
 8007e72:	f108 0201 	add.w	r2, r8, #1
 8007e76:	4631      	mov	r1, r6
 8007e78:	4628      	mov	r0, r5
 8007e7a:	47b8      	blx	r7
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d10c      	bne.n	8007e9a <_printf_float+0x412>
 8007e80:	e65d      	b.n	8007b3e <_printf_float+0xb6>
 8007e82:	2301      	movs	r3, #1
 8007e84:	465a      	mov	r2, fp
 8007e86:	4631      	mov	r1, r6
 8007e88:	4628      	mov	r0, r5
 8007e8a:	47b8      	blx	r7
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	f43f ae56 	beq.w	8007b3e <_printf_float+0xb6>
 8007e92:	f108 0801 	add.w	r8, r8, #1
 8007e96:	45d0      	cmp	r8, sl
 8007e98:	dbf3      	blt.n	8007e82 <_printf_float+0x3fa>
 8007e9a:	464b      	mov	r3, r9
 8007e9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007ea0:	e6df      	b.n	8007c62 <_printf_float+0x1da>
 8007ea2:	f04f 0800 	mov.w	r8, #0
 8007ea6:	f104 0b1a 	add.w	fp, r4, #26
 8007eaa:	e7f4      	b.n	8007e96 <_printf_float+0x40e>
 8007eac:	2301      	movs	r3, #1
 8007eae:	4642      	mov	r2, r8
 8007eb0:	e7e1      	b.n	8007e76 <_printf_float+0x3ee>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	464a      	mov	r2, r9
 8007eb6:	4631      	mov	r1, r6
 8007eb8:	4628      	mov	r0, r5
 8007eba:	47b8      	blx	r7
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	f43f ae3e 	beq.w	8007b3e <_printf_float+0xb6>
 8007ec2:	f108 0801 	add.w	r8, r8, #1
 8007ec6:	68e3      	ldr	r3, [r4, #12]
 8007ec8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007eca:	1a5b      	subs	r3, r3, r1
 8007ecc:	4543      	cmp	r3, r8
 8007ece:	dcf0      	bgt.n	8007eb2 <_printf_float+0x42a>
 8007ed0:	e6fc      	b.n	8007ccc <_printf_float+0x244>
 8007ed2:	f04f 0800 	mov.w	r8, #0
 8007ed6:	f104 0919 	add.w	r9, r4, #25
 8007eda:	e7f4      	b.n	8007ec6 <_printf_float+0x43e>

08007edc <_printf_common>:
 8007edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ee0:	4616      	mov	r6, r2
 8007ee2:	4698      	mov	r8, r3
 8007ee4:	688a      	ldr	r2, [r1, #8]
 8007ee6:	690b      	ldr	r3, [r1, #16]
 8007ee8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007eec:	4293      	cmp	r3, r2
 8007eee:	bfb8      	it	lt
 8007ef0:	4613      	movlt	r3, r2
 8007ef2:	6033      	str	r3, [r6, #0]
 8007ef4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ef8:	4607      	mov	r7, r0
 8007efa:	460c      	mov	r4, r1
 8007efc:	b10a      	cbz	r2, 8007f02 <_printf_common+0x26>
 8007efe:	3301      	adds	r3, #1
 8007f00:	6033      	str	r3, [r6, #0]
 8007f02:	6823      	ldr	r3, [r4, #0]
 8007f04:	0699      	lsls	r1, r3, #26
 8007f06:	bf42      	ittt	mi
 8007f08:	6833      	ldrmi	r3, [r6, #0]
 8007f0a:	3302      	addmi	r3, #2
 8007f0c:	6033      	strmi	r3, [r6, #0]
 8007f0e:	6825      	ldr	r5, [r4, #0]
 8007f10:	f015 0506 	ands.w	r5, r5, #6
 8007f14:	d106      	bne.n	8007f24 <_printf_common+0x48>
 8007f16:	f104 0a19 	add.w	sl, r4, #25
 8007f1a:	68e3      	ldr	r3, [r4, #12]
 8007f1c:	6832      	ldr	r2, [r6, #0]
 8007f1e:	1a9b      	subs	r3, r3, r2
 8007f20:	42ab      	cmp	r3, r5
 8007f22:	dc26      	bgt.n	8007f72 <_printf_common+0x96>
 8007f24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f28:	6822      	ldr	r2, [r4, #0]
 8007f2a:	3b00      	subs	r3, #0
 8007f2c:	bf18      	it	ne
 8007f2e:	2301      	movne	r3, #1
 8007f30:	0692      	lsls	r2, r2, #26
 8007f32:	d42b      	bmi.n	8007f8c <_printf_common+0xb0>
 8007f34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f38:	4641      	mov	r1, r8
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	47c8      	blx	r9
 8007f3e:	3001      	adds	r0, #1
 8007f40:	d01e      	beq.n	8007f80 <_printf_common+0xa4>
 8007f42:	6823      	ldr	r3, [r4, #0]
 8007f44:	6922      	ldr	r2, [r4, #16]
 8007f46:	f003 0306 	and.w	r3, r3, #6
 8007f4a:	2b04      	cmp	r3, #4
 8007f4c:	bf02      	ittt	eq
 8007f4e:	68e5      	ldreq	r5, [r4, #12]
 8007f50:	6833      	ldreq	r3, [r6, #0]
 8007f52:	1aed      	subeq	r5, r5, r3
 8007f54:	68a3      	ldr	r3, [r4, #8]
 8007f56:	bf0c      	ite	eq
 8007f58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f5c:	2500      	movne	r5, #0
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	bfc4      	itt	gt
 8007f62:	1a9b      	subgt	r3, r3, r2
 8007f64:	18ed      	addgt	r5, r5, r3
 8007f66:	2600      	movs	r6, #0
 8007f68:	341a      	adds	r4, #26
 8007f6a:	42b5      	cmp	r5, r6
 8007f6c:	d11a      	bne.n	8007fa4 <_printf_common+0xc8>
 8007f6e:	2000      	movs	r0, #0
 8007f70:	e008      	b.n	8007f84 <_printf_common+0xa8>
 8007f72:	2301      	movs	r3, #1
 8007f74:	4652      	mov	r2, sl
 8007f76:	4641      	mov	r1, r8
 8007f78:	4638      	mov	r0, r7
 8007f7a:	47c8      	blx	r9
 8007f7c:	3001      	adds	r0, #1
 8007f7e:	d103      	bne.n	8007f88 <_printf_common+0xac>
 8007f80:	f04f 30ff 	mov.w	r0, #4294967295
 8007f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f88:	3501      	adds	r5, #1
 8007f8a:	e7c6      	b.n	8007f1a <_printf_common+0x3e>
 8007f8c:	18e1      	adds	r1, r4, r3
 8007f8e:	1c5a      	adds	r2, r3, #1
 8007f90:	2030      	movs	r0, #48	@ 0x30
 8007f92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f96:	4422      	add	r2, r4
 8007f98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007fa0:	3302      	adds	r3, #2
 8007fa2:	e7c7      	b.n	8007f34 <_printf_common+0x58>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	4622      	mov	r2, r4
 8007fa8:	4641      	mov	r1, r8
 8007faa:	4638      	mov	r0, r7
 8007fac:	47c8      	blx	r9
 8007fae:	3001      	adds	r0, #1
 8007fb0:	d0e6      	beq.n	8007f80 <_printf_common+0xa4>
 8007fb2:	3601      	adds	r6, #1
 8007fb4:	e7d9      	b.n	8007f6a <_printf_common+0x8e>
	...

08007fb8 <_printf_i>:
 8007fb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fbc:	7e0f      	ldrb	r7, [r1, #24]
 8007fbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007fc0:	2f78      	cmp	r7, #120	@ 0x78
 8007fc2:	4691      	mov	r9, r2
 8007fc4:	4680      	mov	r8, r0
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	469a      	mov	sl, r3
 8007fca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007fce:	d807      	bhi.n	8007fe0 <_printf_i+0x28>
 8007fd0:	2f62      	cmp	r7, #98	@ 0x62
 8007fd2:	d80a      	bhi.n	8007fea <_printf_i+0x32>
 8007fd4:	2f00      	cmp	r7, #0
 8007fd6:	f000 80d1 	beq.w	800817c <_printf_i+0x1c4>
 8007fda:	2f58      	cmp	r7, #88	@ 0x58
 8007fdc:	f000 80b8 	beq.w	8008150 <_printf_i+0x198>
 8007fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fe4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007fe8:	e03a      	b.n	8008060 <_printf_i+0xa8>
 8007fea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007fee:	2b15      	cmp	r3, #21
 8007ff0:	d8f6      	bhi.n	8007fe0 <_printf_i+0x28>
 8007ff2:	a101      	add	r1, pc, #4	@ (adr r1, 8007ff8 <_printf_i+0x40>)
 8007ff4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ff8:	08008051 	.word	0x08008051
 8007ffc:	08008065 	.word	0x08008065
 8008000:	08007fe1 	.word	0x08007fe1
 8008004:	08007fe1 	.word	0x08007fe1
 8008008:	08007fe1 	.word	0x08007fe1
 800800c:	08007fe1 	.word	0x08007fe1
 8008010:	08008065 	.word	0x08008065
 8008014:	08007fe1 	.word	0x08007fe1
 8008018:	08007fe1 	.word	0x08007fe1
 800801c:	08007fe1 	.word	0x08007fe1
 8008020:	08007fe1 	.word	0x08007fe1
 8008024:	08008163 	.word	0x08008163
 8008028:	0800808f 	.word	0x0800808f
 800802c:	0800811d 	.word	0x0800811d
 8008030:	08007fe1 	.word	0x08007fe1
 8008034:	08007fe1 	.word	0x08007fe1
 8008038:	08008185 	.word	0x08008185
 800803c:	08007fe1 	.word	0x08007fe1
 8008040:	0800808f 	.word	0x0800808f
 8008044:	08007fe1 	.word	0x08007fe1
 8008048:	08007fe1 	.word	0x08007fe1
 800804c:	08008125 	.word	0x08008125
 8008050:	6833      	ldr	r3, [r6, #0]
 8008052:	1d1a      	adds	r2, r3, #4
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6032      	str	r2, [r6, #0]
 8008058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800805c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008060:	2301      	movs	r3, #1
 8008062:	e09c      	b.n	800819e <_printf_i+0x1e6>
 8008064:	6833      	ldr	r3, [r6, #0]
 8008066:	6820      	ldr	r0, [r4, #0]
 8008068:	1d19      	adds	r1, r3, #4
 800806a:	6031      	str	r1, [r6, #0]
 800806c:	0606      	lsls	r6, r0, #24
 800806e:	d501      	bpl.n	8008074 <_printf_i+0xbc>
 8008070:	681d      	ldr	r5, [r3, #0]
 8008072:	e003      	b.n	800807c <_printf_i+0xc4>
 8008074:	0645      	lsls	r5, r0, #25
 8008076:	d5fb      	bpl.n	8008070 <_printf_i+0xb8>
 8008078:	f9b3 5000 	ldrsh.w	r5, [r3]
 800807c:	2d00      	cmp	r5, #0
 800807e:	da03      	bge.n	8008088 <_printf_i+0xd0>
 8008080:	232d      	movs	r3, #45	@ 0x2d
 8008082:	426d      	negs	r5, r5
 8008084:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008088:	4858      	ldr	r0, [pc, #352]	@ (80081ec <_printf_i+0x234>)
 800808a:	230a      	movs	r3, #10
 800808c:	e011      	b.n	80080b2 <_printf_i+0xfa>
 800808e:	6821      	ldr	r1, [r4, #0]
 8008090:	6833      	ldr	r3, [r6, #0]
 8008092:	0608      	lsls	r0, r1, #24
 8008094:	f853 5b04 	ldr.w	r5, [r3], #4
 8008098:	d402      	bmi.n	80080a0 <_printf_i+0xe8>
 800809a:	0649      	lsls	r1, r1, #25
 800809c:	bf48      	it	mi
 800809e:	b2ad      	uxthmi	r5, r5
 80080a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80080a2:	4852      	ldr	r0, [pc, #328]	@ (80081ec <_printf_i+0x234>)
 80080a4:	6033      	str	r3, [r6, #0]
 80080a6:	bf14      	ite	ne
 80080a8:	230a      	movne	r3, #10
 80080aa:	2308      	moveq	r3, #8
 80080ac:	2100      	movs	r1, #0
 80080ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80080b2:	6866      	ldr	r6, [r4, #4]
 80080b4:	60a6      	str	r6, [r4, #8]
 80080b6:	2e00      	cmp	r6, #0
 80080b8:	db05      	blt.n	80080c6 <_printf_i+0x10e>
 80080ba:	6821      	ldr	r1, [r4, #0]
 80080bc:	432e      	orrs	r6, r5
 80080be:	f021 0104 	bic.w	r1, r1, #4
 80080c2:	6021      	str	r1, [r4, #0]
 80080c4:	d04b      	beq.n	800815e <_printf_i+0x1a6>
 80080c6:	4616      	mov	r6, r2
 80080c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80080cc:	fb03 5711 	mls	r7, r3, r1, r5
 80080d0:	5dc7      	ldrb	r7, [r0, r7]
 80080d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80080d6:	462f      	mov	r7, r5
 80080d8:	42bb      	cmp	r3, r7
 80080da:	460d      	mov	r5, r1
 80080dc:	d9f4      	bls.n	80080c8 <_printf_i+0x110>
 80080de:	2b08      	cmp	r3, #8
 80080e0:	d10b      	bne.n	80080fa <_printf_i+0x142>
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	07df      	lsls	r7, r3, #31
 80080e6:	d508      	bpl.n	80080fa <_printf_i+0x142>
 80080e8:	6923      	ldr	r3, [r4, #16]
 80080ea:	6861      	ldr	r1, [r4, #4]
 80080ec:	4299      	cmp	r1, r3
 80080ee:	bfde      	ittt	le
 80080f0:	2330      	movle	r3, #48	@ 0x30
 80080f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80080f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80080fa:	1b92      	subs	r2, r2, r6
 80080fc:	6122      	str	r2, [r4, #16]
 80080fe:	f8cd a000 	str.w	sl, [sp]
 8008102:	464b      	mov	r3, r9
 8008104:	aa03      	add	r2, sp, #12
 8008106:	4621      	mov	r1, r4
 8008108:	4640      	mov	r0, r8
 800810a:	f7ff fee7 	bl	8007edc <_printf_common>
 800810e:	3001      	adds	r0, #1
 8008110:	d14a      	bne.n	80081a8 <_printf_i+0x1f0>
 8008112:	f04f 30ff 	mov.w	r0, #4294967295
 8008116:	b004      	add	sp, #16
 8008118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800811c:	6823      	ldr	r3, [r4, #0]
 800811e:	f043 0320 	orr.w	r3, r3, #32
 8008122:	6023      	str	r3, [r4, #0]
 8008124:	4832      	ldr	r0, [pc, #200]	@ (80081f0 <_printf_i+0x238>)
 8008126:	2778      	movs	r7, #120	@ 0x78
 8008128:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800812c:	6823      	ldr	r3, [r4, #0]
 800812e:	6831      	ldr	r1, [r6, #0]
 8008130:	061f      	lsls	r7, r3, #24
 8008132:	f851 5b04 	ldr.w	r5, [r1], #4
 8008136:	d402      	bmi.n	800813e <_printf_i+0x186>
 8008138:	065f      	lsls	r7, r3, #25
 800813a:	bf48      	it	mi
 800813c:	b2ad      	uxthmi	r5, r5
 800813e:	6031      	str	r1, [r6, #0]
 8008140:	07d9      	lsls	r1, r3, #31
 8008142:	bf44      	itt	mi
 8008144:	f043 0320 	orrmi.w	r3, r3, #32
 8008148:	6023      	strmi	r3, [r4, #0]
 800814a:	b11d      	cbz	r5, 8008154 <_printf_i+0x19c>
 800814c:	2310      	movs	r3, #16
 800814e:	e7ad      	b.n	80080ac <_printf_i+0xf4>
 8008150:	4826      	ldr	r0, [pc, #152]	@ (80081ec <_printf_i+0x234>)
 8008152:	e7e9      	b.n	8008128 <_printf_i+0x170>
 8008154:	6823      	ldr	r3, [r4, #0]
 8008156:	f023 0320 	bic.w	r3, r3, #32
 800815a:	6023      	str	r3, [r4, #0]
 800815c:	e7f6      	b.n	800814c <_printf_i+0x194>
 800815e:	4616      	mov	r6, r2
 8008160:	e7bd      	b.n	80080de <_printf_i+0x126>
 8008162:	6833      	ldr	r3, [r6, #0]
 8008164:	6825      	ldr	r5, [r4, #0]
 8008166:	6961      	ldr	r1, [r4, #20]
 8008168:	1d18      	adds	r0, r3, #4
 800816a:	6030      	str	r0, [r6, #0]
 800816c:	062e      	lsls	r6, r5, #24
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	d501      	bpl.n	8008176 <_printf_i+0x1be>
 8008172:	6019      	str	r1, [r3, #0]
 8008174:	e002      	b.n	800817c <_printf_i+0x1c4>
 8008176:	0668      	lsls	r0, r5, #25
 8008178:	d5fb      	bpl.n	8008172 <_printf_i+0x1ba>
 800817a:	8019      	strh	r1, [r3, #0]
 800817c:	2300      	movs	r3, #0
 800817e:	6123      	str	r3, [r4, #16]
 8008180:	4616      	mov	r6, r2
 8008182:	e7bc      	b.n	80080fe <_printf_i+0x146>
 8008184:	6833      	ldr	r3, [r6, #0]
 8008186:	1d1a      	adds	r2, r3, #4
 8008188:	6032      	str	r2, [r6, #0]
 800818a:	681e      	ldr	r6, [r3, #0]
 800818c:	6862      	ldr	r2, [r4, #4]
 800818e:	2100      	movs	r1, #0
 8008190:	4630      	mov	r0, r6
 8008192:	f7f8 f81d 	bl	80001d0 <memchr>
 8008196:	b108      	cbz	r0, 800819c <_printf_i+0x1e4>
 8008198:	1b80      	subs	r0, r0, r6
 800819a:	6060      	str	r0, [r4, #4]
 800819c:	6863      	ldr	r3, [r4, #4]
 800819e:	6123      	str	r3, [r4, #16]
 80081a0:	2300      	movs	r3, #0
 80081a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081a6:	e7aa      	b.n	80080fe <_printf_i+0x146>
 80081a8:	6923      	ldr	r3, [r4, #16]
 80081aa:	4632      	mov	r2, r6
 80081ac:	4649      	mov	r1, r9
 80081ae:	4640      	mov	r0, r8
 80081b0:	47d0      	blx	sl
 80081b2:	3001      	adds	r0, #1
 80081b4:	d0ad      	beq.n	8008112 <_printf_i+0x15a>
 80081b6:	6823      	ldr	r3, [r4, #0]
 80081b8:	079b      	lsls	r3, r3, #30
 80081ba:	d413      	bmi.n	80081e4 <_printf_i+0x22c>
 80081bc:	68e0      	ldr	r0, [r4, #12]
 80081be:	9b03      	ldr	r3, [sp, #12]
 80081c0:	4298      	cmp	r0, r3
 80081c2:	bfb8      	it	lt
 80081c4:	4618      	movlt	r0, r3
 80081c6:	e7a6      	b.n	8008116 <_printf_i+0x15e>
 80081c8:	2301      	movs	r3, #1
 80081ca:	4632      	mov	r2, r6
 80081cc:	4649      	mov	r1, r9
 80081ce:	4640      	mov	r0, r8
 80081d0:	47d0      	blx	sl
 80081d2:	3001      	adds	r0, #1
 80081d4:	d09d      	beq.n	8008112 <_printf_i+0x15a>
 80081d6:	3501      	adds	r5, #1
 80081d8:	68e3      	ldr	r3, [r4, #12]
 80081da:	9903      	ldr	r1, [sp, #12]
 80081dc:	1a5b      	subs	r3, r3, r1
 80081de:	42ab      	cmp	r3, r5
 80081e0:	dcf2      	bgt.n	80081c8 <_printf_i+0x210>
 80081e2:	e7eb      	b.n	80081bc <_printf_i+0x204>
 80081e4:	2500      	movs	r5, #0
 80081e6:	f104 0619 	add.w	r6, r4, #25
 80081ea:	e7f5      	b.n	80081d8 <_printf_i+0x220>
 80081ec:	0800b92a 	.word	0x0800b92a
 80081f0:	0800b93b 	.word	0x0800b93b

080081f4 <std>:
 80081f4:	2300      	movs	r3, #0
 80081f6:	b510      	push	{r4, lr}
 80081f8:	4604      	mov	r4, r0
 80081fa:	e9c0 3300 	strd	r3, r3, [r0]
 80081fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008202:	6083      	str	r3, [r0, #8]
 8008204:	8181      	strh	r1, [r0, #12]
 8008206:	6643      	str	r3, [r0, #100]	@ 0x64
 8008208:	81c2      	strh	r2, [r0, #14]
 800820a:	6183      	str	r3, [r0, #24]
 800820c:	4619      	mov	r1, r3
 800820e:	2208      	movs	r2, #8
 8008210:	305c      	adds	r0, #92	@ 0x5c
 8008212:	f000 f94c 	bl	80084ae <memset>
 8008216:	4b0d      	ldr	r3, [pc, #52]	@ (800824c <std+0x58>)
 8008218:	6263      	str	r3, [r4, #36]	@ 0x24
 800821a:	4b0d      	ldr	r3, [pc, #52]	@ (8008250 <std+0x5c>)
 800821c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800821e:	4b0d      	ldr	r3, [pc, #52]	@ (8008254 <std+0x60>)
 8008220:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008222:	4b0d      	ldr	r3, [pc, #52]	@ (8008258 <std+0x64>)
 8008224:	6323      	str	r3, [r4, #48]	@ 0x30
 8008226:	4b0d      	ldr	r3, [pc, #52]	@ (800825c <std+0x68>)
 8008228:	6224      	str	r4, [r4, #32]
 800822a:	429c      	cmp	r4, r3
 800822c:	d006      	beq.n	800823c <std+0x48>
 800822e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008232:	4294      	cmp	r4, r2
 8008234:	d002      	beq.n	800823c <std+0x48>
 8008236:	33d0      	adds	r3, #208	@ 0xd0
 8008238:	429c      	cmp	r4, r3
 800823a:	d105      	bne.n	8008248 <std+0x54>
 800823c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008244:	f000 b9b0 	b.w	80085a8 <__retarget_lock_init_recursive>
 8008248:	bd10      	pop	{r4, pc}
 800824a:	bf00      	nop
 800824c:	08008429 	.word	0x08008429
 8008250:	0800844b 	.word	0x0800844b
 8008254:	08008483 	.word	0x08008483
 8008258:	080084a7 	.word	0x080084a7
 800825c:	200004dc 	.word	0x200004dc

08008260 <stdio_exit_handler>:
 8008260:	4a02      	ldr	r2, [pc, #8]	@ (800826c <stdio_exit_handler+0xc>)
 8008262:	4903      	ldr	r1, [pc, #12]	@ (8008270 <stdio_exit_handler+0x10>)
 8008264:	4803      	ldr	r0, [pc, #12]	@ (8008274 <stdio_exit_handler+0x14>)
 8008266:	f000 b869 	b.w	800833c <_fwalk_sglue>
 800826a:	bf00      	nop
 800826c:	20000014 	.word	0x20000014
 8008270:	08009f0d 	.word	0x08009f0d
 8008274:	20000024 	.word	0x20000024

08008278 <cleanup_stdio>:
 8008278:	6841      	ldr	r1, [r0, #4]
 800827a:	4b0c      	ldr	r3, [pc, #48]	@ (80082ac <cleanup_stdio+0x34>)
 800827c:	4299      	cmp	r1, r3
 800827e:	b510      	push	{r4, lr}
 8008280:	4604      	mov	r4, r0
 8008282:	d001      	beq.n	8008288 <cleanup_stdio+0x10>
 8008284:	f001 fe42 	bl	8009f0c <_fflush_r>
 8008288:	68a1      	ldr	r1, [r4, #8]
 800828a:	4b09      	ldr	r3, [pc, #36]	@ (80082b0 <cleanup_stdio+0x38>)
 800828c:	4299      	cmp	r1, r3
 800828e:	d002      	beq.n	8008296 <cleanup_stdio+0x1e>
 8008290:	4620      	mov	r0, r4
 8008292:	f001 fe3b 	bl	8009f0c <_fflush_r>
 8008296:	68e1      	ldr	r1, [r4, #12]
 8008298:	4b06      	ldr	r3, [pc, #24]	@ (80082b4 <cleanup_stdio+0x3c>)
 800829a:	4299      	cmp	r1, r3
 800829c:	d004      	beq.n	80082a8 <cleanup_stdio+0x30>
 800829e:	4620      	mov	r0, r4
 80082a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082a4:	f001 be32 	b.w	8009f0c <_fflush_r>
 80082a8:	bd10      	pop	{r4, pc}
 80082aa:	bf00      	nop
 80082ac:	200004dc 	.word	0x200004dc
 80082b0:	20000544 	.word	0x20000544
 80082b4:	200005ac 	.word	0x200005ac

080082b8 <global_stdio_init.part.0>:
 80082b8:	b510      	push	{r4, lr}
 80082ba:	4b0b      	ldr	r3, [pc, #44]	@ (80082e8 <global_stdio_init.part.0+0x30>)
 80082bc:	4c0b      	ldr	r4, [pc, #44]	@ (80082ec <global_stdio_init.part.0+0x34>)
 80082be:	4a0c      	ldr	r2, [pc, #48]	@ (80082f0 <global_stdio_init.part.0+0x38>)
 80082c0:	601a      	str	r2, [r3, #0]
 80082c2:	4620      	mov	r0, r4
 80082c4:	2200      	movs	r2, #0
 80082c6:	2104      	movs	r1, #4
 80082c8:	f7ff ff94 	bl	80081f4 <std>
 80082cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80082d0:	2201      	movs	r2, #1
 80082d2:	2109      	movs	r1, #9
 80082d4:	f7ff ff8e 	bl	80081f4 <std>
 80082d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80082dc:	2202      	movs	r2, #2
 80082de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082e2:	2112      	movs	r1, #18
 80082e4:	f7ff bf86 	b.w	80081f4 <std>
 80082e8:	20000614 	.word	0x20000614
 80082ec:	200004dc 	.word	0x200004dc
 80082f0:	08008261 	.word	0x08008261

080082f4 <__sfp_lock_acquire>:
 80082f4:	4801      	ldr	r0, [pc, #4]	@ (80082fc <__sfp_lock_acquire+0x8>)
 80082f6:	f000 b958 	b.w	80085aa <__retarget_lock_acquire_recursive>
 80082fa:	bf00      	nop
 80082fc:	2000061d 	.word	0x2000061d

08008300 <__sfp_lock_release>:
 8008300:	4801      	ldr	r0, [pc, #4]	@ (8008308 <__sfp_lock_release+0x8>)
 8008302:	f000 b953 	b.w	80085ac <__retarget_lock_release_recursive>
 8008306:	bf00      	nop
 8008308:	2000061d 	.word	0x2000061d

0800830c <__sinit>:
 800830c:	b510      	push	{r4, lr}
 800830e:	4604      	mov	r4, r0
 8008310:	f7ff fff0 	bl	80082f4 <__sfp_lock_acquire>
 8008314:	6a23      	ldr	r3, [r4, #32]
 8008316:	b11b      	cbz	r3, 8008320 <__sinit+0x14>
 8008318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800831c:	f7ff bff0 	b.w	8008300 <__sfp_lock_release>
 8008320:	4b04      	ldr	r3, [pc, #16]	@ (8008334 <__sinit+0x28>)
 8008322:	6223      	str	r3, [r4, #32]
 8008324:	4b04      	ldr	r3, [pc, #16]	@ (8008338 <__sinit+0x2c>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d1f5      	bne.n	8008318 <__sinit+0xc>
 800832c:	f7ff ffc4 	bl	80082b8 <global_stdio_init.part.0>
 8008330:	e7f2      	b.n	8008318 <__sinit+0xc>
 8008332:	bf00      	nop
 8008334:	08008279 	.word	0x08008279
 8008338:	20000614 	.word	0x20000614

0800833c <_fwalk_sglue>:
 800833c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008340:	4607      	mov	r7, r0
 8008342:	4688      	mov	r8, r1
 8008344:	4614      	mov	r4, r2
 8008346:	2600      	movs	r6, #0
 8008348:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800834c:	f1b9 0901 	subs.w	r9, r9, #1
 8008350:	d505      	bpl.n	800835e <_fwalk_sglue+0x22>
 8008352:	6824      	ldr	r4, [r4, #0]
 8008354:	2c00      	cmp	r4, #0
 8008356:	d1f7      	bne.n	8008348 <_fwalk_sglue+0xc>
 8008358:	4630      	mov	r0, r6
 800835a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800835e:	89ab      	ldrh	r3, [r5, #12]
 8008360:	2b01      	cmp	r3, #1
 8008362:	d907      	bls.n	8008374 <_fwalk_sglue+0x38>
 8008364:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008368:	3301      	adds	r3, #1
 800836a:	d003      	beq.n	8008374 <_fwalk_sglue+0x38>
 800836c:	4629      	mov	r1, r5
 800836e:	4638      	mov	r0, r7
 8008370:	47c0      	blx	r8
 8008372:	4306      	orrs	r6, r0
 8008374:	3568      	adds	r5, #104	@ 0x68
 8008376:	e7e9      	b.n	800834c <_fwalk_sglue+0x10>

08008378 <sniprintf>:
 8008378:	b40c      	push	{r2, r3}
 800837a:	b530      	push	{r4, r5, lr}
 800837c:	4b18      	ldr	r3, [pc, #96]	@ (80083e0 <sniprintf+0x68>)
 800837e:	1e0c      	subs	r4, r1, #0
 8008380:	681d      	ldr	r5, [r3, #0]
 8008382:	b09d      	sub	sp, #116	@ 0x74
 8008384:	da08      	bge.n	8008398 <sniprintf+0x20>
 8008386:	238b      	movs	r3, #139	@ 0x8b
 8008388:	602b      	str	r3, [r5, #0]
 800838a:	f04f 30ff 	mov.w	r0, #4294967295
 800838e:	b01d      	add	sp, #116	@ 0x74
 8008390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008394:	b002      	add	sp, #8
 8008396:	4770      	bx	lr
 8008398:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800839c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80083a0:	f04f 0300 	mov.w	r3, #0
 80083a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80083a6:	bf14      	ite	ne
 80083a8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80083ac:	4623      	moveq	r3, r4
 80083ae:	9304      	str	r3, [sp, #16]
 80083b0:	9307      	str	r3, [sp, #28]
 80083b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80083b6:	9002      	str	r0, [sp, #8]
 80083b8:	9006      	str	r0, [sp, #24]
 80083ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80083be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80083c0:	ab21      	add	r3, sp, #132	@ 0x84
 80083c2:	a902      	add	r1, sp, #8
 80083c4:	4628      	mov	r0, r5
 80083c6:	9301      	str	r3, [sp, #4]
 80083c8:	f001 fc20 	bl	8009c0c <_svfiprintf_r>
 80083cc:	1c43      	adds	r3, r0, #1
 80083ce:	bfbc      	itt	lt
 80083d0:	238b      	movlt	r3, #139	@ 0x8b
 80083d2:	602b      	strlt	r3, [r5, #0]
 80083d4:	2c00      	cmp	r4, #0
 80083d6:	d0da      	beq.n	800838e <sniprintf+0x16>
 80083d8:	9b02      	ldr	r3, [sp, #8]
 80083da:	2200      	movs	r2, #0
 80083dc:	701a      	strb	r2, [r3, #0]
 80083de:	e7d6      	b.n	800838e <sniprintf+0x16>
 80083e0:	20000020 	.word	0x20000020

080083e4 <siprintf>:
 80083e4:	b40e      	push	{r1, r2, r3}
 80083e6:	b510      	push	{r4, lr}
 80083e8:	b09d      	sub	sp, #116	@ 0x74
 80083ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 80083ec:	9002      	str	r0, [sp, #8]
 80083ee:	9006      	str	r0, [sp, #24]
 80083f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80083f4:	480a      	ldr	r0, [pc, #40]	@ (8008420 <siprintf+0x3c>)
 80083f6:	9107      	str	r1, [sp, #28]
 80083f8:	9104      	str	r1, [sp, #16]
 80083fa:	490a      	ldr	r1, [pc, #40]	@ (8008424 <siprintf+0x40>)
 80083fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008400:	9105      	str	r1, [sp, #20]
 8008402:	2400      	movs	r4, #0
 8008404:	a902      	add	r1, sp, #8
 8008406:	6800      	ldr	r0, [r0, #0]
 8008408:	9301      	str	r3, [sp, #4]
 800840a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800840c:	f001 fbfe 	bl	8009c0c <_svfiprintf_r>
 8008410:	9b02      	ldr	r3, [sp, #8]
 8008412:	701c      	strb	r4, [r3, #0]
 8008414:	b01d      	add	sp, #116	@ 0x74
 8008416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800841a:	b003      	add	sp, #12
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop
 8008420:	20000020 	.word	0x20000020
 8008424:	ffff0208 	.word	0xffff0208

08008428 <__sread>:
 8008428:	b510      	push	{r4, lr}
 800842a:	460c      	mov	r4, r1
 800842c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008430:	f000 f86c 	bl	800850c <_read_r>
 8008434:	2800      	cmp	r0, #0
 8008436:	bfab      	itete	ge
 8008438:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800843a:	89a3      	ldrhlt	r3, [r4, #12]
 800843c:	181b      	addge	r3, r3, r0
 800843e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008442:	bfac      	ite	ge
 8008444:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008446:	81a3      	strhlt	r3, [r4, #12]
 8008448:	bd10      	pop	{r4, pc}

0800844a <__swrite>:
 800844a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800844e:	461f      	mov	r7, r3
 8008450:	898b      	ldrh	r3, [r1, #12]
 8008452:	05db      	lsls	r3, r3, #23
 8008454:	4605      	mov	r5, r0
 8008456:	460c      	mov	r4, r1
 8008458:	4616      	mov	r6, r2
 800845a:	d505      	bpl.n	8008468 <__swrite+0x1e>
 800845c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008460:	2302      	movs	r3, #2
 8008462:	2200      	movs	r2, #0
 8008464:	f000 f840 	bl	80084e8 <_lseek_r>
 8008468:	89a3      	ldrh	r3, [r4, #12]
 800846a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800846e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008472:	81a3      	strh	r3, [r4, #12]
 8008474:	4632      	mov	r2, r6
 8008476:	463b      	mov	r3, r7
 8008478:	4628      	mov	r0, r5
 800847a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800847e:	f000 b857 	b.w	8008530 <_write_r>

08008482 <__sseek>:
 8008482:	b510      	push	{r4, lr}
 8008484:	460c      	mov	r4, r1
 8008486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800848a:	f000 f82d 	bl	80084e8 <_lseek_r>
 800848e:	1c43      	adds	r3, r0, #1
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	bf15      	itete	ne
 8008494:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800849a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800849e:	81a3      	strheq	r3, [r4, #12]
 80084a0:	bf18      	it	ne
 80084a2:	81a3      	strhne	r3, [r4, #12]
 80084a4:	bd10      	pop	{r4, pc}

080084a6 <__sclose>:
 80084a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084aa:	f000 b80d 	b.w	80084c8 <_close_r>

080084ae <memset>:
 80084ae:	4402      	add	r2, r0
 80084b0:	4603      	mov	r3, r0
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d100      	bne.n	80084b8 <memset+0xa>
 80084b6:	4770      	bx	lr
 80084b8:	f803 1b01 	strb.w	r1, [r3], #1
 80084bc:	e7f9      	b.n	80084b2 <memset+0x4>
	...

080084c0 <_localeconv_r>:
 80084c0:	4800      	ldr	r0, [pc, #0]	@ (80084c4 <_localeconv_r+0x4>)
 80084c2:	4770      	bx	lr
 80084c4:	20000160 	.word	0x20000160

080084c8 <_close_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4d06      	ldr	r5, [pc, #24]	@ (80084e4 <_close_r+0x1c>)
 80084cc:	2300      	movs	r3, #0
 80084ce:	4604      	mov	r4, r0
 80084d0:	4608      	mov	r0, r1
 80084d2:	602b      	str	r3, [r5, #0]
 80084d4:	f7fb fb2a 	bl	8003b2c <_close>
 80084d8:	1c43      	adds	r3, r0, #1
 80084da:	d102      	bne.n	80084e2 <_close_r+0x1a>
 80084dc:	682b      	ldr	r3, [r5, #0]
 80084de:	b103      	cbz	r3, 80084e2 <_close_r+0x1a>
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	bd38      	pop	{r3, r4, r5, pc}
 80084e4:	20000618 	.word	0x20000618

080084e8 <_lseek_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	4d07      	ldr	r5, [pc, #28]	@ (8008508 <_lseek_r+0x20>)
 80084ec:	4604      	mov	r4, r0
 80084ee:	4608      	mov	r0, r1
 80084f0:	4611      	mov	r1, r2
 80084f2:	2200      	movs	r2, #0
 80084f4:	602a      	str	r2, [r5, #0]
 80084f6:	461a      	mov	r2, r3
 80084f8:	f7fb fb3f 	bl	8003b7a <_lseek>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_lseek_r+0x1e>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_lseek_r+0x1e>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	20000618 	.word	0x20000618

0800850c <_read_r>:
 800850c:	b538      	push	{r3, r4, r5, lr}
 800850e:	4d07      	ldr	r5, [pc, #28]	@ (800852c <_read_r+0x20>)
 8008510:	4604      	mov	r4, r0
 8008512:	4608      	mov	r0, r1
 8008514:	4611      	mov	r1, r2
 8008516:	2200      	movs	r2, #0
 8008518:	602a      	str	r2, [r5, #0]
 800851a:	461a      	mov	r2, r3
 800851c:	f7fb facd 	bl	8003aba <_read>
 8008520:	1c43      	adds	r3, r0, #1
 8008522:	d102      	bne.n	800852a <_read_r+0x1e>
 8008524:	682b      	ldr	r3, [r5, #0]
 8008526:	b103      	cbz	r3, 800852a <_read_r+0x1e>
 8008528:	6023      	str	r3, [r4, #0]
 800852a:	bd38      	pop	{r3, r4, r5, pc}
 800852c:	20000618 	.word	0x20000618

08008530 <_write_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4d07      	ldr	r5, [pc, #28]	@ (8008550 <_write_r+0x20>)
 8008534:	4604      	mov	r4, r0
 8008536:	4608      	mov	r0, r1
 8008538:	4611      	mov	r1, r2
 800853a:	2200      	movs	r2, #0
 800853c:	602a      	str	r2, [r5, #0]
 800853e:	461a      	mov	r2, r3
 8008540:	f7fb fad8 	bl	8003af4 <_write>
 8008544:	1c43      	adds	r3, r0, #1
 8008546:	d102      	bne.n	800854e <_write_r+0x1e>
 8008548:	682b      	ldr	r3, [r5, #0]
 800854a:	b103      	cbz	r3, 800854e <_write_r+0x1e>
 800854c:	6023      	str	r3, [r4, #0]
 800854e:	bd38      	pop	{r3, r4, r5, pc}
 8008550:	20000618 	.word	0x20000618

08008554 <__errno>:
 8008554:	4b01      	ldr	r3, [pc, #4]	@ (800855c <__errno+0x8>)
 8008556:	6818      	ldr	r0, [r3, #0]
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	20000020 	.word	0x20000020

08008560 <__libc_init_array>:
 8008560:	b570      	push	{r4, r5, r6, lr}
 8008562:	4d0d      	ldr	r5, [pc, #52]	@ (8008598 <__libc_init_array+0x38>)
 8008564:	4c0d      	ldr	r4, [pc, #52]	@ (800859c <__libc_init_array+0x3c>)
 8008566:	1b64      	subs	r4, r4, r5
 8008568:	10a4      	asrs	r4, r4, #2
 800856a:	2600      	movs	r6, #0
 800856c:	42a6      	cmp	r6, r4
 800856e:	d109      	bne.n	8008584 <__libc_init_array+0x24>
 8008570:	4d0b      	ldr	r5, [pc, #44]	@ (80085a0 <__libc_init_array+0x40>)
 8008572:	4c0c      	ldr	r4, [pc, #48]	@ (80085a4 <__libc_init_array+0x44>)
 8008574:	f002 f868 	bl	800a648 <_init>
 8008578:	1b64      	subs	r4, r4, r5
 800857a:	10a4      	asrs	r4, r4, #2
 800857c:	2600      	movs	r6, #0
 800857e:	42a6      	cmp	r6, r4
 8008580:	d105      	bne.n	800858e <__libc_init_array+0x2e>
 8008582:	bd70      	pop	{r4, r5, r6, pc}
 8008584:	f855 3b04 	ldr.w	r3, [r5], #4
 8008588:	4798      	blx	r3
 800858a:	3601      	adds	r6, #1
 800858c:	e7ee      	b.n	800856c <__libc_init_array+0xc>
 800858e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008592:	4798      	blx	r3
 8008594:	3601      	adds	r6, #1
 8008596:	e7f2      	b.n	800857e <__libc_init_array+0x1e>
 8008598:	0800bc94 	.word	0x0800bc94
 800859c:	0800bc94 	.word	0x0800bc94
 80085a0:	0800bc94 	.word	0x0800bc94
 80085a4:	0800bc98 	.word	0x0800bc98

080085a8 <__retarget_lock_init_recursive>:
 80085a8:	4770      	bx	lr

080085aa <__retarget_lock_acquire_recursive>:
 80085aa:	4770      	bx	lr

080085ac <__retarget_lock_release_recursive>:
 80085ac:	4770      	bx	lr

080085ae <quorem>:
 80085ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b2:	6903      	ldr	r3, [r0, #16]
 80085b4:	690c      	ldr	r4, [r1, #16]
 80085b6:	42a3      	cmp	r3, r4
 80085b8:	4607      	mov	r7, r0
 80085ba:	db7e      	blt.n	80086ba <quorem+0x10c>
 80085bc:	3c01      	subs	r4, #1
 80085be:	f101 0814 	add.w	r8, r1, #20
 80085c2:	00a3      	lsls	r3, r4, #2
 80085c4:	f100 0514 	add.w	r5, r0, #20
 80085c8:	9300      	str	r3, [sp, #0]
 80085ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085ce:	9301      	str	r3, [sp, #4]
 80085d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085d8:	3301      	adds	r3, #1
 80085da:	429a      	cmp	r2, r3
 80085dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80085e4:	d32e      	bcc.n	8008644 <quorem+0x96>
 80085e6:	f04f 0a00 	mov.w	sl, #0
 80085ea:	46c4      	mov	ip, r8
 80085ec:	46ae      	mov	lr, r5
 80085ee:	46d3      	mov	fp, sl
 80085f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80085f4:	b298      	uxth	r0, r3
 80085f6:	fb06 a000 	mla	r0, r6, r0, sl
 80085fa:	0c02      	lsrs	r2, r0, #16
 80085fc:	0c1b      	lsrs	r3, r3, #16
 80085fe:	fb06 2303 	mla	r3, r6, r3, r2
 8008602:	f8de 2000 	ldr.w	r2, [lr]
 8008606:	b280      	uxth	r0, r0
 8008608:	b292      	uxth	r2, r2
 800860a:	1a12      	subs	r2, r2, r0
 800860c:	445a      	add	r2, fp
 800860e:	f8de 0000 	ldr.w	r0, [lr]
 8008612:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008616:	b29b      	uxth	r3, r3
 8008618:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800861c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008620:	b292      	uxth	r2, r2
 8008622:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008626:	45e1      	cmp	r9, ip
 8008628:	f84e 2b04 	str.w	r2, [lr], #4
 800862c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008630:	d2de      	bcs.n	80085f0 <quorem+0x42>
 8008632:	9b00      	ldr	r3, [sp, #0]
 8008634:	58eb      	ldr	r3, [r5, r3]
 8008636:	b92b      	cbnz	r3, 8008644 <quorem+0x96>
 8008638:	9b01      	ldr	r3, [sp, #4]
 800863a:	3b04      	subs	r3, #4
 800863c:	429d      	cmp	r5, r3
 800863e:	461a      	mov	r2, r3
 8008640:	d32f      	bcc.n	80086a2 <quorem+0xf4>
 8008642:	613c      	str	r4, [r7, #16]
 8008644:	4638      	mov	r0, r7
 8008646:	f001 f97d 	bl	8009944 <__mcmp>
 800864a:	2800      	cmp	r0, #0
 800864c:	db25      	blt.n	800869a <quorem+0xec>
 800864e:	4629      	mov	r1, r5
 8008650:	2000      	movs	r0, #0
 8008652:	f858 2b04 	ldr.w	r2, [r8], #4
 8008656:	f8d1 c000 	ldr.w	ip, [r1]
 800865a:	fa1f fe82 	uxth.w	lr, r2
 800865e:	fa1f f38c 	uxth.w	r3, ip
 8008662:	eba3 030e 	sub.w	r3, r3, lr
 8008666:	4403      	add	r3, r0
 8008668:	0c12      	lsrs	r2, r2, #16
 800866a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800866e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008672:	b29b      	uxth	r3, r3
 8008674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008678:	45c1      	cmp	r9, r8
 800867a:	f841 3b04 	str.w	r3, [r1], #4
 800867e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008682:	d2e6      	bcs.n	8008652 <quorem+0xa4>
 8008684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008688:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800868c:	b922      	cbnz	r2, 8008698 <quorem+0xea>
 800868e:	3b04      	subs	r3, #4
 8008690:	429d      	cmp	r5, r3
 8008692:	461a      	mov	r2, r3
 8008694:	d30b      	bcc.n	80086ae <quorem+0x100>
 8008696:	613c      	str	r4, [r7, #16]
 8008698:	3601      	adds	r6, #1
 800869a:	4630      	mov	r0, r6
 800869c:	b003      	add	sp, #12
 800869e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a2:	6812      	ldr	r2, [r2, #0]
 80086a4:	3b04      	subs	r3, #4
 80086a6:	2a00      	cmp	r2, #0
 80086a8:	d1cb      	bne.n	8008642 <quorem+0x94>
 80086aa:	3c01      	subs	r4, #1
 80086ac:	e7c6      	b.n	800863c <quorem+0x8e>
 80086ae:	6812      	ldr	r2, [r2, #0]
 80086b0:	3b04      	subs	r3, #4
 80086b2:	2a00      	cmp	r2, #0
 80086b4:	d1ef      	bne.n	8008696 <quorem+0xe8>
 80086b6:	3c01      	subs	r4, #1
 80086b8:	e7ea      	b.n	8008690 <quorem+0xe2>
 80086ba:	2000      	movs	r0, #0
 80086bc:	e7ee      	b.n	800869c <quorem+0xee>
	...

080086c0 <_dtoa_r>:
 80086c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c4:	69c7      	ldr	r7, [r0, #28]
 80086c6:	b097      	sub	sp, #92	@ 0x5c
 80086c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80086cc:	ec55 4b10 	vmov	r4, r5, d0
 80086d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80086d2:	9107      	str	r1, [sp, #28]
 80086d4:	4681      	mov	r9, r0
 80086d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80086d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80086da:	b97f      	cbnz	r7, 80086fc <_dtoa_r+0x3c>
 80086dc:	2010      	movs	r0, #16
 80086de:	f000 fe09 	bl	80092f4 <malloc>
 80086e2:	4602      	mov	r2, r0
 80086e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80086e8:	b920      	cbnz	r0, 80086f4 <_dtoa_r+0x34>
 80086ea:	4ba9      	ldr	r3, [pc, #676]	@ (8008990 <_dtoa_r+0x2d0>)
 80086ec:	21ef      	movs	r1, #239	@ 0xef
 80086ee:	48a9      	ldr	r0, [pc, #676]	@ (8008994 <_dtoa_r+0x2d4>)
 80086f0:	f001 fc6c 	bl	8009fcc <__assert_func>
 80086f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80086f8:	6007      	str	r7, [r0, #0]
 80086fa:	60c7      	str	r7, [r0, #12]
 80086fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008700:	6819      	ldr	r1, [r3, #0]
 8008702:	b159      	cbz	r1, 800871c <_dtoa_r+0x5c>
 8008704:	685a      	ldr	r2, [r3, #4]
 8008706:	604a      	str	r2, [r1, #4]
 8008708:	2301      	movs	r3, #1
 800870a:	4093      	lsls	r3, r2
 800870c:	608b      	str	r3, [r1, #8]
 800870e:	4648      	mov	r0, r9
 8008710:	f000 fee6 	bl	80094e0 <_Bfree>
 8008714:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008718:	2200      	movs	r2, #0
 800871a:	601a      	str	r2, [r3, #0]
 800871c:	1e2b      	subs	r3, r5, #0
 800871e:	bfb9      	ittee	lt
 8008720:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008724:	9305      	strlt	r3, [sp, #20]
 8008726:	2300      	movge	r3, #0
 8008728:	6033      	strge	r3, [r6, #0]
 800872a:	9f05      	ldr	r7, [sp, #20]
 800872c:	4b9a      	ldr	r3, [pc, #616]	@ (8008998 <_dtoa_r+0x2d8>)
 800872e:	bfbc      	itt	lt
 8008730:	2201      	movlt	r2, #1
 8008732:	6032      	strlt	r2, [r6, #0]
 8008734:	43bb      	bics	r3, r7
 8008736:	d112      	bne.n	800875e <_dtoa_r+0x9e>
 8008738:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800873a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800873e:	6013      	str	r3, [r2, #0]
 8008740:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008744:	4323      	orrs	r3, r4
 8008746:	f000 855a 	beq.w	80091fe <_dtoa_r+0xb3e>
 800874a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800874c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80089ac <_dtoa_r+0x2ec>
 8008750:	2b00      	cmp	r3, #0
 8008752:	f000 855c 	beq.w	800920e <_dtoa_r+0xb4e>
 8008756:	f10a 0303 	add.w	r3, sl, #3
 800875a:	f000 bd56 	b.w	800920a <_dtoa_r+0xb4a>
 800875e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008762:	2200      	movs	r2, #0
 8008764:	ec51 0b17 	vmov	r0, r1, d7
 8008768:	2300      	movs	r3, #0
 800876a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800876e:	f7f8 f9ab 	bl	8000ac8 <__aeabi_dcmpeq>
 8008772:	4680      	mov	r8, r0
 8008774:	b158      	cbz	r0, 800878e <_dtoa_r+0xce>
 8008776:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008778:	2301      	movs	r3, #1
 800877a:	6013      	str	r3, [r2, #0]
 800877c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800877e:	b113      	cbz	r3, 8008786 <_dtoa_r+0xc6>
 8008780:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008782:	4b86      	ldr	r3, [pc, #536]	@ (800899c <_dtoa_r+0x2dc>)
 8008784:	6013      	str	r3, [r2, #0]
 8008786:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80089b0 <_dtoa_r+0x2f0>
 800878a:	f000 bd40 	b.w	800920e <_dtoa_r+0xb4e>
 800878e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008792:	aa14      	add	r2, sp, #80	@ 0x50
 8008794:	a915      	add	r1, sp, #84	@ 0x54
 8008796:	4648      	mov	r0, r9
 8008798:	f001 f984 	bl	8009aa4 <__d2b>
 800879c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80087a0:	9002      	str	r0, [sp, #8]
 80087a2:	2e00      	cmp	r6, #0
 80087a4:	d078      	beq.n	8008898 <_dtoa_r+0x1d8>
 80087a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80087ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80087b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80087b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80087bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80087c0:	4619      	mov	r1, r3
 80087c2:	2200      	movs	r2, #0
 80087c4:	4b76      	ldr	r3, [pc, #472]	@ (80089a0 <_dtoa_r+0x2e0>)
 80087c6:	f7f7 fd5f 	bl	8000288 <__aeabi_dsub>
 80087ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8008978 <_dtoa_r+0x2b8>)
 80087cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d0:	f7f7 ff12 	bl	80005f8 <__aeabi_dmul>
 80087d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008980 <_dtoa_r+0x2c0>)
 80087d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087da:	f7f7 fd57 	bl	800028c <__adddf3>
 80087de:	4604      	mov	r4, r0
 80087e0:	4630      	mov	r0, r6
 80087e2:	460d      	mov	r5, r1
 80087e4:	f7f7 fe9e 	bl	8000524 <__aeabi_i2d>
 80087e8:	a367      	add	r3, pc, #412	@ (adr r3, 8008988 <_dtoa_r+0x2c8>)
 80087ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ee:	f7f7 ff03 	bl	80005f8 <__aeabi_dmul>
 80087f2:	4602      	mov	r2, r0
 80087f4:	460b      	mov	r3, r1
 80087f6:	4620      	mov	r0, r4
 80087f8:	4629      	mov	r1, r5
 80087fa:	f7f7 fd47 	bl	800028c <__adddf3>
 80087fe:	4604      	mov	r4, r0
 8008800:	460d      	mov	r5, r1
 8008802:	f7f8 f9a9 	bl	8000b58 <__aeabi_d2iz>
 8008806:	2200      	movs	r2, #0
 8008808:	4607      	mov	r7, r0
 800880a:	2300      	movs	r3, #0
 800880c:	4620      	mov	r0, r4
 800880e:	4629      	mov	r1, r5
 8008810:	f7f8 f964 	bl	8000adc <__aeabi_dcmplt>
 8008814:	b140      	cbz	r0, 8008828 <_dtoa_r+0x168>
 8008816:	4638      	mov	r0, r7
 8008818:	f7f7 fe84 	bl	8000524 <__aeabi_i2d>
 800881c:	4622      	mov	r2, r4
 800881e:	462b      	mov	r3, r5
 8008820:	f7f8 f952 	bl	8000ac8 <__aeabi_dcmpeq>
 8008824:	b900      	cbnz	r0, 8008828 <_dtoa_r+0x168>
 8008826:	3f01      	subs	r7, #1
 8008828:	2f16      	cmp	r7, #22
 800882a:	d852      	bhi.n	80088d2 <_dtoa_r+0x212>
 800882c:	4b5d      	ldr	r3, [pc, #372]	@ (80089a4 <_dtoa_r+0x2e4>)
 800882e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008836:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800883a:	f7f8 f94f 	bl	8000adc <__aeabi_dcmplt>
 800883e:	2800      	cmp	r0, #0
 8008840:	d049      	beq.n	80088d6 <_dtoa_r+0x216>
 8008842:	3f01      	subs	r7, #1
 8008844:	2300      	movs	r3, #0
 8008846:	9310      	str	r3, [sp, #64]	@ 0x40
 8008848:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800884a:	1b9b      	subs	r3, r3, r6
 800884c:	1e5a      	subs	r2, r3, #1
 800884e:	bf45      	ittet	mi
 8008850:	f1c3 0301 	rsbmi	r3, r3, #1
 8008854:	9300      	strmi	r3, [sp, #0]
 8008856:	2300      	movpl	r3, #0
 8008858:	2300      	movmi	r3, #0
 800885a:	9206      	str	r2, [sp, #24]
 800885c:	bf54      	ite	pl
 800885e:	9300      	strpl	r3, [sp, #0]
 8008860:	9306      	strmi	r3, [sp, #24]
 8008862:	2f00      	cmp	r7, #0
 8008864:	db39      	blt.n	80088da <_dtoa_r+0x21a>
 8008866:	9b06      	ldr	r3, [sp, #24]
 8008868:	970d      	str	r7, [sp, #52]	@ 0x34
 800886a:	443b      	add	r3, r7
 800886c:	9306      	str	r3, [sp, #24]
 800886e:	2300      	movs	r3, #0
 8008870:	9308      	str	r3, [sp, #32]
 8008872:	9b07      	ldr	r3, [sp, #28]
 8008874:	2b09      	cmp	r3, #9
 8008876:	d863      	bhi.n	8008940 <_dtoa_r+0x280>
 8008878:	2b05      	cmp	r3, #5
 800887a:	bfc4      	itt	gt
 800887c:	3b04      	subgt	r3, #4
 800887e:	9307      	strgt	r3, [sp, #28]
 8008880:	9b07      	ldr	r3, [sp, #28]
 8008882:	f1a3 0302 	sub.w	r3, r3, #2
 8008886:	bfcc      	ite	gt
 8008888:	2400      	movgt	r4, #0
 800888a:	2401      	movle	r4, #1
 800888c:	2b03      	cmp	r3, #3
 800888e:	d863      	bhi.n	8008958 <_dtoa_r+0x298>
 8008890:	e8df f003 	tbb	[pc, r3]
 8008894:	2b375452 	.word	0x2b375452
 8008898:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800889c:	441e      	add	r6, r3
 800889e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80088a2:	2b20      	cmp	r3, #32
 80088a4:	bfc1      	itttt	gt
 80088a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80088aa:	409f      	lslgt	r7, r3
 80088ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80088b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80088b4:	bfd6      	itet	le
 80088b6:	f1c3 0320 	rsble	r3, r3, #32
 80088ba:	ea47 0003 	orrgt.w	r0, r7, r3
 80088be:	fa04 f003 	lslle.w	r0, r4, r3
 80088c2:	f7f7 fe1f 	bl	8000504 <__aeabi_ui2d>
 80088c6:	2201      	movs	r2, #1
 80088c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80088cc:	3e01      	subs	r6, #1
 80088ce:	9212      	str	r2, [sp, #72]	@ 0x48
 80088d0:	e776      	b.n	80087c0 <_dtoa_r+0x100>
 80088d2:	2301      	movs	r3, #1
 80088d4:	e7b7      	b.n	8008846 <_dtoa_r+0x186>
 80088d6:	9010      	str	r0, [sp, #64]	@ 0x40
 80088d8:	e7b6      	b.n	8008848 <_dtoa_r+0x188>
 80088da:	9b00      	ldr	r3, [sp, #0]
 80088dc:	1bdb      	subs	r3, r3, r7
 80088de:	9300      	str	r3, [sp, #0]
 80088e0:	427b      	negs	r3, r7
 80088e2:	9308      	str	r3, [sp, #32]
 80088e4:	2300      	movs	r3, #0
 80088e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80088e8:	e7c3      	b.n	8008872 <_dtoa_r+0x1b2>
 80088ea:	2301      	movs	r3, #1
 80088ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80088ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088f0:	eb07 0b03 	add.w	fp, r7, r3
 80088f4:	f10b 0301 	add.w	r3, fp, #1
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	9303      	str	r3, [sp, #12]
 80088fc:	bfb8      	it	lt
 80088fe:	2301      	movlt	r3, #1
 8008900:	e006      	b.n	8008910 <_dtoa_r+0x250>
 8008902:	2301      	movs	r3, #1
 8008904:	9309      	str	r3, [sp, #36]	@ 0x24
 8008906:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008908:	2b00      	cmp	r3, #0
 800890a:	dd28      	ble.n	800895e <_dtoa_r+0x29e>
 800890c:	469b      	mov	fp, r3
 800890e:	9303      	str	r3, [sp, #12]
 8008910:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008914:	2100      	movs	r1, #0
 8008916:	2204      	movs	r2, #4
 8008918:	f102 0514 	add.w	r5, r2, #20
 800891c:	429d      	cmp	r5, r3
 800891e:	d926      	bls.n	800896e <_dtoa_r+0x2ae>
 8008920:	6041      	str	r1, [r0, #4]
 8008922:	4648      	mov	r0, r9
 8008924:	f000 fd9c 	bl	8009460 <_Balloc>
 8008928:	4682      	mov	sl, r0
 800892a:	2800      	cmp	r0, #0
 800892c:	d142      	bne.n	80089b4 <_dtoa_r+0x2f4>
 800892e:	4b1e      	ldr	r3, [pc, #120]	@ (80089a8 <_dtoa_r+0x2e8>)
 8008930:	4602      	mov	r2, r0
 8008932:	f240 11af 	movw	r1, #431	@ 0x1af
 8008936:	e6da      	b.n	80086ee <_dtoa_r+0x2e>
 8008938:	2300      	movs	r3, #0
 800893a:	e7e3      	b.n	8008904 <_dtoa_r+0x244>
 800893c:	2300      	movs	r3, #0
 800893e:	e7d5      	b.n	80088ec <_dtoa_r+0x22c>
 8008940:	2401      	movs	r4, #1
 8008942:	2300      	movs	r3, #0
 8008944:	9307      	str	r3, [sp, #28]
 8008946:	9409      	str	r4, [sp, #36]	@ 0x24
 8008948:	f04f 3bff 	mov.w	fp, #4294967295
 800894c:	2200      	movs	r2, #0
 800894e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008952:	2312      	movs	r3, #18
 8008954:	920c      	str	r2, [sp, #48]	@ 0x30
 8008956:	e7db      	b.n	8008910 <_dtoa_r+0x250>
 8008958:	2301      	movs	r3, #1
 800895a:	9309      	str	r3, [sp, #36]	@ 0x24
 800895c:	e7f4      	b.n	8008948 <_dtoa_r+0x288>
 800895e:	f04f 0b01 	mov.w	fp, #1
 8008962:	f8cd b00c 	str.w	fp, [sp, #12]
 8008966:	465b      	mov	r3, fp
 8008968:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800896c:	e7d0      	b.n	8008910 <_dtoa_r+0x250>
 800896e:	3101      	adds	r1, #1
 8008970:	0052      	lsls	r2, r2, #1
 8008972:	e7d1      	b.n	8008918 <_dtoa_r+0x258>
 8008974:	f3af 8000 	nop.w
 8008978:	636f4361 	.word	0x636f4361
 800897c:	3fd287a7 	.word	0x3fd287a7
 8008980:	8b60c8b3 	.word	0x8b60c8b3
 8008984:	3fc68a28 	.word	0x3fc68a28
 8008988:	509f79fb 	.word	0x509f79fb
 800898c:	3fd34413 	.word	0x3fd34413
 8008990:	0800b959 	.word	0x0800b959
 8008994:	0800b970 	.word	0x0800b970
 8008998:	7ff00000 	.word	0x7ff00000
 800899c:	0800b929 	.word	0x0800b929
 80089a0:	3ff80000 	.word	0x3ff80000
 80089a4:	0800bac0 	.word	0x0800bac0
 80089a8:	0800b9c8 	.word	0x0800b9c8
 80089ac:	0800b955 	.word	0x0800b955
 80089b0:	0800b928 	.word	0x0800b928
 80089b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089b8:	6018      	str	r0, [r3, #0]
 80089ba:	9b03      	ldr	r3, [sp, #12]
 80089bc:	2b0e      	cmp	r3, #14
 80089be:	f200 80a1 	bhi.w	8008b04 <_dtoa_r+0x444>
 80089c2:	2c00      	cmp	r4, #0
 80089c4:	f000 809e 	beq.w	8008b04 <_dtoa_r+0x444>
 80089c8:	2f00      	cmp	r7, #0
 80089ca:	dd33      	ble.n	8008a34 <_dtoa_r+0x374>
 80089cc:	4b9c      	ldr	r3, [pc, #624]	@ (8008c40 <_dtoa_r+0x580>)
 80089ce:	f007 020f 	and.w	r2, r7, #15
 80089d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089d6:	ed93 7b00 	vldr	d7, [r3]
 80089da:	05f8      	lsls	r0, r7, #23
 80089dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80089e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80089e4:	d516      	bpl.n	8008a14 <_dtoa_r+0x354>
 80089e6:	4b97      	ldr	r3, [pc, #604]	@ (8008c44 <_dtoa_r+0x584>)
 80089e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80089ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80089f0:	f7f7 ff2c 	bl	800084c <__aeabi_ddiv>
 80089f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089f8:	f004 040f 	and.w	r4, r4, #15
 80089fc:	2603      	movs	r6, #3
 80089fe:	4d91      	ldr	r5, [pc, #580]	@ (8008c44 <_dtoa_r+0x584>)
 8008a00:	b954      	cbnz	r4, 8008a18 <_dtoa_r+0x358>
 8008a02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a0a:	f7f7 ff1f 	bl	800084c <__aeabi_ddiv>
 8008a0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a12:	e028      	b.n	8008a66 <_dtoa_r+0x3a6>
 8008a14:	2602      	movs	r6, #2
 8008a16:	e7f2      	b.n	80089fe <_dtoa_r+0x33e>
 8008a18:	07e1      	lsls	r1, r4, #31
 8008a1a:	d508      	bpl.n	8008a2e <_dtoa_r+0x36e>
 8008a1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a24:	f7f7 fde8 	bl	80005f8 <__aeabi_dmul>
 8008a28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a2c:	3601      	adds	r6, #1
 8008a2e:	1064      	asrs	r4, r4, #1
 8008a30:	3508      	adds	r5, #8
 8008a32:	e7e5      	b.n	8008a00 <_dtoa_r+0x340>
 8008a34:	f000 80af 	beq.w	8008b96 <_dtoa_r+0x4d6>
 8008a38:	427c      	negs	r4, r7
 8008a3a:	4b81      	ldr	r3, [pc, #516]	@ (8008c40 <_dtoa_r+0x580>)
 8008a3c:	4d81      	ldr	r5, [pc, #516]	@ (8008c44 <_dtoa_r+0x584>)
 8008a3e:	f004 020f 	and.w	r2, r4, #15
 8008a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a4e:	f7f7 fdd3 	bl	80005f8 <__aeabi_dmul>
 8008a52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a56:	1124      	asrs	r4, r4, #4
 8008a58:	2300      	movs	r3, #0
 8008a5a:	2602      	movs	r6, #2
 8008a5c:	2c00      	cmp	r4, #0
 8008a5e:	f040 808f 	bne.w	8008b80 <_dtoa_r+0x4c0>
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1d3      	bne.n	8008a0e <_dtoa_r+0x34e>
 8008a66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	f000 8094 	beq.w	8008b9a <_dtoa_r+0x4da>
 8008a72:	4b75      	ldr	r3, [pc, #468]	@ (8008c48 <_dtoa_r+0x588>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	4620      	mov	r0, r4
 8008a78:	4629      	mov	r1, r5
 8008a7a:	f7f8 f82f 	bl	8000adc <__aeabi_dcmplt>
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	f000 808b 	beq.w	8008b9a <_dtoa_r+0x4da>
 8008a84:	9b03      	ldr	r3, [sp, #12]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f000 8087 	beq.w	8008b9a <_dtoa_r+0x4da>
 8008a8c:	f1bb 0f00 	cmp.w	fp, #0
 8008a90:	dd34      	ble.n	8008afc <_dtoa_r+0x43c>
 8008a92:	4620      	mov	r0, r4
 8008a94:	4b6d      	ldr	r3, [pc, #436]	@ (8008c4c <_dtoa_r+0x58c>)
 8008a96:	2200      	movs	r2, #0
 8008a98:	4629      	mov	r1, r5
 8008a9a:	f7f7 fdad 	bl	80005f8 <__aeabi_dmul>
 8008a9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008aa2:	f107 38ff 	add.w	r8, r7, #4294967295
 8008aa6:	3601      	adds	r6, #1
 8008aa8:	465c      	mov	r4, fp
 8008aaa:	4630      	mov	r0, r6
 8008aac:	f7f7 fd3a 	bl	8000524 <__aeabi_i2d>
 8008ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ab4:	f7f7 fda0 	bl	80005f8 <__aeabi_dmul>
 8008ab8:	4b65      	ldr	r3, [pc, #404]	@ (8008c50 <_dtoa_r+0x590>)
 8008aba:	2200      	movs	r2, #0
 8008abc:	f7f7 fbe6 	bl	800028c <__adddf3>
 8008ac0:	4605      	mov	r5, r0
 8008ac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008ac6:	2c00      	cmp	r4, #0
 8008ac8:	d16a      	bne.n	8008ba0 <_dtoa_r+0x4e0>
 8008aca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ace:	4b61      	ldr	r3, [pc, #388]	@ (8008c54 <_dtoa_r+0x594>)
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f7f7 fbd9 	bl	8000288 <__aeabi_dsub>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ade:	462a      	mov	r2, r5
 8008ae0:	4633      	mov	r3, r6
 8008ae2:	f7f8 f819 	bl	8000b18 <__aeabi_dcmpgt>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	f040 8298 	bne.w	800901c <_dtoa_r+0x95c>
 8008aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008af0:	462a      	mov	r2, r5
 8008af2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008af6:	f7f7 fff1 	bl	8000adc <__aeabi_dcmplt>
 8008afa:	bb38      	cbnz	r0, 8008b4c <_dtoa_r+0x48c>
 8008afc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008b00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008b04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f2c0 8157 	blt.w	8008dba <_dtoa_r+0x6fa>
 8008b0c:	2f0e      	cmp	r7, #14
 8008b0e:	f300 8154 	bgt.w	8008dba <_dtoa_r+0x6fa>
 8008b12:	4b4b      	ldr	r3, [pc, #300]	@ (8008c40 <_dtoa_r+0x580>)
 8008b14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b18:	ed93 7b00 	vldr	d7, [r3]
 8008b1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	ed8d 7b00 	vstr	d7, [sp]
 8008b24:	f280 80e5 	bge.w	8008cf2 <_dtoa_r+0x632>
 8008b28:	9b03      	ldr	r3, [sp, #12]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	f300 80e1 	bgt.w	8008cf2 <_dtoa_r+0x632>
 8008b30:	d10c      	bne.n	8008b4c <_dtoa_r+0x48c>
 8008b32:	4b48      	ldr	r3, [pc, #288]	@ (8008c54 <_dtoa_r+0x594>)
 8008b34:	2200      	movs	r2, #0
 8008b36:	ec51 0b17 	vmov	r0, r1, d7
 8008b3a:	f7f7 fd5d 	bl	80005f8 <__aeabi_dmul>
 8008b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b42:	f7f7 ffdf 	bl	8000b04 <__aeabi_dcmpge>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	f000 8266 	beq.w	8009018 <_dtoa_r+0x958>
 8008b4c:	2400      	movs	r4, #0
 8008b4e:	4625      	mov	r5, r4
 8008b50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b52:	4656      	mov	r6, sl
 8008b54:	ea6f 0803 	mvn.w	r8, r3
 8008b58:	2700      	movs	r7, #0
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	4648      	mov	r0, r9
 8008b5e:	f000 fcbf 	bl	80094e0 <_Bfree>
 8008b62:	2d00      	cmp	r5, #0
 8008b64:	f000 80bd 	beq.w	8008ce2 <_dtoa_r+0x622>
 8008b68:	b12f      	cbz	r7, 8008b76 <_dtoa_r+0x4b6>
 8008b6a:	42af      	cmp	r7, r5
 8008b6c:	d003      	beq.n	8008b76 <_dtoa_r+0x4b6>
 8008b6e:	4639      	mov	r1, r7
 8008b70:	4648      	mov	r0, r9
 8008b72:	f000 fcb5 	bl	80094e0 <_Bfree>
 8008b76:	4629      	mov	r1, r5
 8008b78:	4648      	mov	r0, r9
 8008b7a:	f000 fcb1 	bl	80094e0 <_Bfree>
 8008b7e:	e0b0      	b.n	8008ce2 <_dtoa_r+0x622>
 8008b80:	07e2      	lsls	r2, r4, #31
 8008b82:	d505      	bpl.n	8008b90 <_dtoa_r+0x4d0>
 8008b84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008b88:	f7f7 fd36 	bl	80005f8 <__aeabi_dmul>
 8008b8c:	3601      	adds	r6, #1
 8008b8e:	2301      	movs	r3, #1
 8008b90:	1064      	asrs	r4, r4, #1
 8008b92:	3508      	adds	r5, #8
 8008b94:	e762      	b.n	8008a5c <_dtoa_r+0x39c>
 8008b96:	2602      	movs	r6, #2
 8008b98:	e765      	b.n	8008a66 <_dtoa_r+0x3a6>
 8008b9a:	9c03      	ldr	r4, [sp, #12]
 8008b9c:	46b8      	mov	r8, r7
 8008b9e:	e784      	b.n	8008aaa <_dtoa_r+0x3ea>
 8008ba0:	4b27      	ldr	r3, [pc, #156]	@ (8008c40 <_dtoa_r+0x580>)
 8008ba2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ba4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ba8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bac:	4454      	add	r4, sl
 8008bae:	2900      	cmp	r1, #0
 8008bb0:	d054      	beq.n	8008c5c <_dtoa_r+0x59c>
 8008bb2:	4929      	ldr	r1, [pc, #164]	@ (8008c58 <_dtoa_r+0x598>)
 8008bb4:	2000      	movs	r0, #0
 8008bb6:	f7f7 fe49 	bl	800084c <__aeabi_ddiv>
 8008bba:	4633      	mov	r3, r6
 8008bbc:	462a      	mov	r2, r5
 8008bbe:	f7f7 fb63 	bl	8000288 <__aeabi_dsub>
 8008bc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008bc6:	4656      	mov	r6, sl
 8008bc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bcc:	f7f7 ffc4 	bl	8000b58 <__aeabi_d2iz>
 8008bd0:	4605      	mov	r5, r0
 8008bd2:	f7f7 fca7 	bl	8000524 <__aeabi_i2d>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bde:	f7f7 fb53 	bl	8000288 <__aeabi_dsub>
 8008be2:	3530      	adds	r5, #48	@ 0x30
 8008be4:	4602      	mov	r2, r0
 8008be6:	460b      	mov	r3, r1
 8008be8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008bec:	f806 5b01 	strb.w	r5, [r6], #1
 8008bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008bf4:	f7f7 ff72 	bl	8000adc <__aeabi_dcmplt>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	d172      	bne.n	8008ce2 <_dtoa_r+0x622>
 8008bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c00:	4911      	ldr	r1, [pc, #68]	@ (8008c48 <_dtoa_r+0x588>)
 8008c02:	2000      	movs	r0, #0
 8008c04:	f7f7 fb40 	bl	8000288 <__aeabi_dsub>
 8008c08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c0c:	f7f7 ff66 	bl	8000adc <__aeabi_dcmplt>
 8008c10:	2800      	cmp	r0, #0
 8008c12:	f040 80b4 	bne.w	8008d7e <_dtoa_r+0x6be>
 8008c16:	42a6      	cmp	r6, r4
 8008c18:	f43f af70 	beq.w	8008afc <_dtoa_r+0x43c>
 8008c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c20:	4b0a      	ldr	r3, [pc, #40]	@ (8008c4c <_dtoa_r+0x58c>)
 8008c22:	2200      	movs	r2, #0
 8008c24:	f7f7 fce8 	bl	80005f8 <__aeabi_dmul>
 8008c28:	4b08      	ldr	r3, [pc, #32]	@ (8008c4c <_dtoa_r+0x58c>)
 8008c2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c2e:	2200      	movs	r2, #0
 8008c30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c34:	f7f7 fce0 	bl	80005f8 <__aeabi_dmul>
 8008c38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c3c:	e7c4      	b.n	8008bc8 <_dtoa_r+0x508>
 8008c3e:	bf00      	nop
 8008c40:	0800bac0 	.word	0x0800bac0
 8008c44:	0800ba98 	.word	0x0800ba98
 8008c48:	3ff00000 	.word	0x3ff00000
 8008c4c:	40240000 	.word	0x40240000
 8008c50:	401c0000 	.word	0x401c0000
 8008c54:	40140000 	.word	0x40140000
 8008c58:	3fe00000 	.word	0x3fe00000
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	4628      	mov	r0, r5
 8008c60:	f7f7 fcca 	bl	80005f8 <__aeabi_dmul>
 8008c64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c68:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008c6a:	4656      	mov	r6, sl
 8008c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c70:	f7f7 ff72 	bl	8000b58 <__aeabi_d2iz>
 8008c74:	4605      	mov	r5, r0
 8008c76:	f7f7 fc55 	bl	8000524 <__aeabi_i2d>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c82:	f7f7 fb01 	bl	8000288 <__aeabi_dsub>
 8008c86:	3530      	adds	r5, #48	@ 0x30
 8008c88:	f806 5b01 	strb.w	r5, [r6], #1
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	42a6      	cmp	r6, r4
 8008c92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c96:	f04f 0200 	mov.w	r2, #0
 8008c9a:	d124      	bne.n	8008ce6 <_dtoa_r+0x626>
 8008c9c:	4baf      	ldr	r3, [pc, #700]	@ (8008f5c <_dtoa_r+0x89c>)
 8008c9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ca2:	f7f7 faf3 	bl	800028c <__adddf3>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	460b      	mov	r3, r1
 8008caa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cae:	f7f7 ff33 	bl	8000b18 <__aeabi_dcmpgt>
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	d163      	bne.n	8008d7e <_dtoa_r+0x6be>
 8008cb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008cba:	49a8      	ldr	r1, [pc, #672]	@ (8008f5c <_dtoa_r+0x89c>)
 8008cbc:	2000      	movs	r0, #0
 8008cbe:	f7f7 fae3 	bl	8000288 <__aeabi_dsub>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cca:	f7f7 ff07 	bl	8000adc <__aeabi_dcmplt>
 8008cce:	2800      	cmp	r0, #0
 8008cd0:	f43f af14 	beq.w	8008afc <_dtoa_r+0x43c>
 8008cd4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008cd6:	1e73      	subs	r3, r6, #1
 8008cd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008cda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008cde:	2b30      	cmp	r3, #48	@ 0x30
 8008ce0:	d0f8      	beq.n	8008cd4 <_dtoa_r+0x614>
 8008ce2:	4647      	mov	r7, r8
 8008ce4:	e03b      	b.n	8008d5e <_dtoa_r+0x69e>
 8008ce6:	4b9e      	ldr	r3, [pc, #632]	@ (8008f60 <_dtoa_r+0x8a0>)
 8008ce8:	f7f7 fc86 	bl	80005f8 <__aeabi_dmul>
 8008cec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cf0:	e7bc      	b.n	8008c6c <_dtoa_r+0x5ac>
 8008cf2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008cf6:	4656      	mov	r6, sl
 8008cf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	4629      	mov	r1, r5
 8008d00:	f7f7 fda4 	bl	800084c <__aeabi_ddiv>
 8008d04:	f7f7 ff28 	bl	8000b58 <__aeabi_d2iz>
 8008d08:	4680      	mov	r8, r0
 8008d0a:	f7f7 fc0b 	bl	8000524 <__aeabi_i2d>
 8008d0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d12:	f7f7 fc71 	bl	80005f8 <__aeabi_dmul>
 8008d16:	4602      	mov	r2, r0
 8008d18:	460b      	mov	r3, r1
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d22:	f7f7 fab1 	bl	8000288 <__aeabi_dsub>
 8008d26:	f806 4b01 	strb.w	r4, [r6], #1
 8008d2a:	9d03      	ldr	r5, [sp, #12]
 8008d2c:	eba6 040a 	sub.w	r4, r6, sl
 8008d30:	42a5      	cmp	r5, r4
 8008d32:	4602      	mov	r2, r0
 8008d34:	460b      	mov	r3, r1
 8008d36:	d133      	bne.n	8008da0 <_dtoa_r+0x6e0>
 8008d38:	f7f7 faa8 	bl	800028c <__adddf3>
 8008d3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d40:	4604      	mov	r4, r0
 8008d42:	460d      	mov	r5, r1
 8008d44:	f7f7 fee8 	bl	8000b18 <__aeabi_dcmpgt>
 8008d48:	b9c0      	cbnz	r0, 8008d7c <_dtoa_r+0x6bc>
 8008d4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d4e:	4620      	mov	r0, r4
 8008d50:	4629      	mov	r1, r5
 8008d52:	f7f7 feb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d56:	b110      	cbz	r0, 8008d5e <_dtoa_r+0x69e>
 8008d58:	f018 0f01 	tst.w	r8, #1
 8008d5c:	d10e      	bne.n	8008d7c <_dtoa_r+0x6bc>
 8008d5e:	9902      	ldr	r1, [sp, #8]
 8008d60:	4648      	mov	r0, r9
 8008d62:	f000 fbbd 	bl	80094e0 <_Bfree>
 8008d66:	2300      	movs	r3, #0
 8008d68:	7033      	strb	r3, [r6, #0]
 8008d6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d6c:	3701      	adds	r7, #1
 8008d6e:	601f      	str	r7, [r3, #0]
 8008d70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	f000 824b 	beq.w	800920e <_dtoa_r+0xb4e>
 8008d78:	601e      	str	r6, [r3, #0]
 8008d7a:	e248      	b.n	800920e <_dtoa_r+0xb4e>
 8008d7c:	46b8      	mov	r8, r7
 8008d7e:	4633      	mov	r3, r6
 8008d80:	461e      	mov	r6, r3
 8008d82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d86:	2a39      	cmp	r2, #57	@ 0x39
 8008d88:	d106      	bne.n	8008d98 <_dtoa_r+0x6d8>
 8008d8a:	459a      	cmp	sl, r3
 8008d8c:	d1f8      	bne.n	8008d80 <_dtoa_r+0x6c0>
 8008d8e:	2230      	movs	r2, #48	@ 0x30
 8008d90:	f108 0801 	add.w	r8, r8, #1
 8008d94:	f88a 2000 	strb.w	r2, [sl]
 8008d98:	781a      	ldrb	r2, [r3, #0]
 8008d9a:	3201      	adds	r2, #1
 8008d9c:	701a      	strb	r2, [r3, #0]
 8008d9e:	e7a0      	b.n	8008ce2 <_dtoa_r+0x622>
 8008da0:	4b6f      	ldr	r3, [pc, #444]	@ (8008f60 <_dtoa_r+0x8a0>)
 8008da2:	2200      	movs	r2, #0
 8008da4:	f7f7 fc28 	bl	80005f8 <__aeabi_dmul>
 8008da8:	2200      	movs	r2, #0
 8008daa:	2300      	movs	r3, #0
 8008dac:	4604      	mov	r4, r0
 8008dae:	460d      	mov	r5, r1
 8008db0:	f7f7 fe8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d09f      	beq.n	8008cf8 <_dtoa_r+0x638>
 8008db8:	e7d1      	b.n	8008d5e <_dtoa_r+0x69e>
 8008dba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dbc:	2a00      	cmp	r2, #0
 8008dbe:	f000 80ea 	beq.w	8008f96 <_dtoa_r+0x8d6>
 8008dc2:	9a07      	ldr	r2, [sp, #28]
 8008dc4:	2a01      	cmp	r2, #1
 8008dc6:	f300 80cd 	bgt.w	8008f64 <_dtoa_r+0x8a4>
 8008dca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	f000 80c1 	beq.w	8008f54 <_dtoa_r+0x894>
 8008dd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008dd6:	9c08      	ldr	r4, [sp, #32]
 8008dd8:	9e00      	ldr	r6, [sp, #0]
 8008dda:	9a00      	ldr	r2, [sp, #0]
 8008ddc:	441a      	add	r2, r3
 8008dde:	9200      	str	r2, [sp, #0]
 8008de0:	9a06      	ldr	r2, [sp, #24]
 8008de2:	2101      	movs	r1, #1
 8008de4:	441a      	add	r2, r3
 8008de6:	4648      	mov	r0, r9
 8008de8:	9206      	str	r2, [sp, #24]
 8008dea:	f000 fc2d 	bl	8009648 <__i2b>
 8008dee:	4605      	mov	r5, r0
 8008df0:	b166      	cbz	r6, 8008e0c <_dtoa_r+0x74c>
 8008df2:	9b06      	ldr	r3, [sp, #24]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	dd09      	ble.n	8008e0c <_dtoa_r+0x74c>
 8008df8:	42b3      	cmp	r3, r6
 8008dfa:	9a00      	ldr	r2, [sp, #0]
 8008dfc:	bfa8      	it	ge
 8008dfe:	4633      	movge	r3, r6
 8008e00:	1ad2      	subs	r2, r2, r3
 8008e02:	9200      	str	r2, [sp, #0]
 8008e04:	9a06      	ldr	r2, [sp, #24]
 8008e06:	1af6      	subs	r6, r6, r3
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	9306      	str	r3, [sp, #24]
 8008e0c:	9b08      	ldr	r3, [sp, #32]
 8008e0e:	b30b      	cbz	r3, 8008e54 <_dtoa_r+0x794>
 8008e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	f000 80c6 	beq.w	8008fa4 <_dtoa_r+0x8e4>
 8008e18:	2c00      	cmp	r4, #0
 8008e1a:	f000 80c0 	beq.w	8008f9e <_dtoa_r+0x8de>
 8008e1e:	4629      	mov	r1, r5
 8008e20:	4622      	mov	r2, r4
 8008e22:	4648      	mov	r0, r9
 8008e24:	f000 fcc8 	bl	80097b8 <__pow5mult>
 8008e28:	9a02      	ldr	r2, [sp, #8]
 8008e2a:	4601      	mov	r1, r0
 8008e2c:	4605      	mov	r5, r0
 8008e2e:	4648      	mov	r0, r9
 8008e30:	f000 fc20 	bl	8009674 <__multiply>
 8008e34:	9902      	ldr	r1, [sp, #8]
 8008e36:	4680      	mov	r8, r0
 8008e38:	4648      	mov	r0, r9
 8008e3a:	f000 fb51 	bl	80094e0 <_Bfree>
 8008e3e:	9b08      	ldr	r3, [sp, #32]
 8008e40:	1b1b      	subs	r3, r3, r4
 8008e42:	9308      	str	r3, [sp, #32]
 8008e44:	f000 80b1 	beq.w	8008faa <_dtoa_r+0x8ea>
 8008e48:	9a08      	ldr	r2, [sp, #32]
 8008e4a:	4641      	mov	r1, r8
 8008e4c:	4648      	mov	r0, r9
 8008e4e:	f000 fcb3 	bl	80097b8 <__pow5mult>
 8008e52:	9002      	str	r0, [sp, #8]
 8008e54:	2101      	movs	r1, #1
 8008e56:	4648      	mov	r0, r9
 8008e58:	f000 fbf6 	bl	8009648 <__i2b>
 8008e5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e5e:	4604      	mov	r4, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f000 81d8 	beq.w	8009216 <_dtoa_r+0xb56>
 8008e66:	461a      	mov	r2, r3
 8008e68:	4601      	mov	r1, r0
 8008e6a:	4648      	mov	r0, r9
 8008e6c:	f000 fca4 	bl	80097b8 <__pow5mult>
 8008e70:	9b07      	ldr	r3, [sp, #28]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	4604      	mov	r4, r0
 8008e76:	f300 809f 	bgt.w	8008fb8 <_dtoa_r+0x8f8>
 8008e7a:	9b04      	ldr	r3, [sp, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	f040 8097 	bne.w	8008fb0 <_dtoa_r+0x8f0>
 8008e82:	9b05      	ldr	r3, [sp, #20]
 8008e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f040 8093 	bne.w	8008fb4 <_dtoa_r+0x8f4>
 8008e8e:	9b05      	ldr	r3, [sp, #20]
 8008e90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e94:	0d1b      	lsrs	r3, r3, #20
 8008e96:	051b      	lsls	r3, r3, #20
 8008e98:	b133      	cbz	r3, 8008ea8 <_dtoa_r+0x7e8>
 8008e9a:	9b00      	ldr	r3, [sp, #0]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	9300      	str	r3, [sp, #0]
 8008ea0:	9b06      	ldr	r3, [sp, #24]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	9306      	str	r3, [sp, #24]
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	9308      	str	r3, [sp, #32]
 8008eaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f000 81b8 	beq.w	8009222 <_dtoa_r+0xb62>
 8008eb2:	6923      	ldr	r3, [r4, #16]
 8008eb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008eb8:	6918      	ldr	r0, [r3, #16]
 8008eba:	f000 fb79 	bl	80095b0 <__hi0bits>
 8008ebe:	f1c0 0020 	rsb	r0, r0, #32
 8008ec2:	9b06      	ldr	r3, [sp, #24]
 8008ec4:	4418      	add	r0, r3
 8008ec6:	f010 001f 	ands.w	r0, r0, #31
 8008eca:	f000 8082 	beq.w	8008fd2 <_dtoa_r+0x912>
 8008ece:	f1c0 0320 	rsb	r3, r0, #32
 8008ed2:	2b04      	cmp	r3, #4
 8008ed4:	dd73      	ble.n	8008fbe <_dtoa_r+0x8fe>
 8008ed6:	9b00      	ldr	r3, [sp, #0]
 8008ed8:	f1c0 001c 	rsb	r0, r0, #28
 8008edc:	4403      	add	r3, r0
 8008ede:	9300      	str	r3, [sp, #0]
 8008ee0:	9b06      	ldr	r3, [sp, #24]
 8008ee2:	4403      	add	r3, r0
 8008ee4:	4406      	add	r6, r0
 8008ee6:	9306      	str	r3, [sp, #24]
 8008ee8:	9b00      	ldr	r3, [sp, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	dd05      	ble.n	8008efa <_dtoa_r+0x83a>
 8008eee:	9902      	ldr	r1, [sp, #8]
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	4648      	mov	r0, r9
 8008ef4:	f000 fcba 	bl	800986c <__lshift>
 8008ef8:	9002      	str	r0, [sp, #8]
 8008efa:	9b06      	ldr	r3, [sp, #24]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	dd05      	ble.n	8008f0c <_dtoa_r+0x84c>
 8008f00:	4621      	mov	r1, r4
 8008f02:	461a      	mov	r2, r3
 8008f04:	4648      	mov	r0, r9
 8008f06:	f000 fcb1 	bl	800986c <__lshift>
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d061      	beq.n	8008fd6 <_dtoa_r+0x916>
 8008f12:	9802      	ldr	r0, [sp, #8]
 8008f14:	4621      	mov	r1, r4
 8008f16:	f000 fd15 	bl	8009944 <__mcmp>
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	da5b      	bge.n	8008fd6 <_dtoa_r+0x916>
 8008f1e:	2300      	movs	r3, #0
 8008f20:	9902      	ldr	r1, [sp, #8]
 8008f22:	220a      	movs	r2, #10
 8008f24:	4648      	mov	r0, r9
 8008f26:	f000 fafd 	bl	8009524 <__multadd>
 8008f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f2c:	9002      	str	r0, [sp, #8]
 8008f2e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	f000 8177 	beq.w	8009226 <_dtoa_r+0xb66>
 8008f38:	4629      	mov	r1, r5
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	220a      	movs	r2, #10
 8008f3e:	4648      	mov	r0, r9
 8008f40:	f000 faf0 	bl	8009524 <__multadd>
 8008f44:	f1bb 0f00 	cmp.w	fp, #0
 8008f48:	4605      	mov	r5, r0
 8008f4a:	dc6f      	bgt.n	800902c <_dtoa_r+0x96c>
 8008f4c:	9b07      	ldr	r3, [sp, #28]
 8008f4e:	2b02      	cmp	r3, #2
 8008f50:	dc49      	bgt.n	8008fe6 <_dtoa_r+0x926>
 8008f52:	e06b      	b.n	800902c <_dtoa_r+0x96c>
 8008f54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008f5a:	e73c      	b.n	8008dd6 <_dtoa_r+0x716>
 8008f5c:	3fe00000 	.word	0x3fe00000
 8008f60:	40240000 	.word	0x40240000
 8008f64:	9b03      	ldr	r3, [sp, #12]
 8008f66:	1e5c      	subs	r4, r3, #1
 8008f68:	9b08      	ldr	r3, [sp, #32]
 8008f6a:	42a3      	cmp	r3, r4
 8008f6c:	db09      	blt.n	8008f82 <_dtoa_r+0x8c2>
 8008f6e:	1b1c      	subs	r4, r3, r4
 8008f70:	9b03      	ldr	r3, [sp, #12]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f6bf af30 	bge.w	8008dd8 <_dtoa_r+0x718>
 8008f78:	9b00      	ldr	r3, [sp, #0]
 8008f7a:	9a03      	ldr	r2, [sp, #12]
 8008f7c:	1a9e      	subs	r6, r3, r2
 8008f7e:	2300      	movs	r3, #0
 8008f80:	e72b      	b.n	8008dda <_dtoa_r+0x71a>
 8008f82:	9b08      	ldr	r3, [sp, #32]
 8008f84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f86:	9408      	str	r4, [sp, #32]
 8008f88:	1ae3      	subs	r3, r4, r3
 8008f8a:	441a      	add	r2, r3
 8008f8c:	9e00      	ldr	r6, [sp, #0]
 8008f8e:	9b03      	ldr	r3, [sp, #12]
 8008f90:	920d      	str	r2, [sp, #52]	@ 0x34
 8008f92:	2400      	movs	r4, #0
 8008f94:	e721      	b.n	8008dda <_dtoa_r+0x71a>
 8008f96:	9c08      	ldr	r4, [sp, #32]
 8008f98:	9e00      	ldr	r6, [sp, #0]
 8008f9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008f9c:	e728      	b.n	8008df0 <_dtoa_r+0x730>
 8008f9e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008fa2:	e751      	b.n	8008e48 <_dtoa_r+0x788>
 8008fa4:	9a08      	ldr	r2, [sp, #32]
 8008fa6:	9902      	ldr	r1, [sp, #8]
 8008fa8:	e750      	b.n	8008e4c <_dtoa_r+0x78c>
 8008faa:	f8cd 8008 	str.w	r8, [sp, #8]
 8008fae:	e751      	b.n	8008e54 <_dtoa_r+0x794>
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	e779      	b.n	8008ea8 <_dtoa_r+0x7e8>
 8008fb4:	9b04      	ldr	r3, [sp, #16]
 8008fb6:	e777      	b.n	8008ea8 <_dtoa_r+0x7e8>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	9308      	str	r3, [sp, #32]
 8008fbc:	e779      	b.n	8008eb2 <_dtoa_r+0x7f2>
 8008fbe:	d093      	beq.n	8008ee8 <_dtoa_r+0x828>
 8008fc0:	9a00      	ldr	r2, [sp, #0]
 8008fc2:	331c      	adds	r3, #28
 8008fc4:	441a      	add	r2, r3
 8008fc6:	9200      	str	r2, [sp, #0]
 8008fc8:	9a06      	ldr	r2, [sp, #24]
 8008fca:	441a      	add	r2, r3
 8008fcc:	441e      	add	r6, r3
 8008fce:	9206      	str	r2, [sp, #24]
 8008fd0:	e78a      	b.n	8008ee8 <_dtoa_r+0x828>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	e7f4      	b.n	8008fc0 <_dtoa_r+0x900>
 8008fd6:	9b03      	ldr	r3, [sp, #12]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	46b8      	mov	r8, r7
 8008fdc:	dc20      	bgt.n	8009020 <_dtoa_r+0x960>
 8008fde:	469b      	mov	fp, r3
 8008fe0:	9b07      	ldr	r3, [sp, #28]
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	dd1e      	ble.n	8009024 <_dtoa_r+0x964>
 8008fe6:	f1bb 0f00 	cmp.w	fp, #0
 8008fea:	f47f adb1 	bne.w	8008b50 <_dtoa_r+0x490>
 8008fee:	4621      	mov	r1, r4
 8008ff0:	465b      	mov	r3, fp
 8008ff2:	2205      	movs	r2, #5
 8008ff4:	4648      	mov	r0, r9
 8008ff6:	f000 fa95 	bl	8009524 <__multadd>
 8008ffa:	4601      	mov	r1, r0
 8008ffc:	4604      	mov	r4, r0
 8008ffe:	9802      	ldr	r0, [sp, #8]
 8009000:	f000 fca0 	bl	8009944 <__mcmp>
 8009004:	2800      	cmp	r0, #0
 8009006:	f77f ada3 	ble.w	8008b50 <_dtoa_r+0x490>
 800900a:	4656      	mov	r6, sl
 800900c:	2331      	movs	r3, #49	@ 0x31
 800900e:	f806 3b01 	strb.w	r3, [r6], #1
 8009012:	f108 0801 	add.w	r8, r8, #1
 8009016:	e59f      	b.n	8008b58 <_dtoa_r+0x498>
 8009018:	9c03      	ldr	r4, [sp, #12]
 800901a:	46b8      	mov	r8, r7
 800901c:	4625      	mov	r5, r4
 800901e:	e7f4      	b.n	800900a <_dtoa_r+0x94a>
 8009020:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009026:	2b00      	cmp	r3, #0
 8009028:	f000 8101 	beq.w	800922e <_dtoa_r+0xb6e>
 800902c:	2e00      	cmp	r6, #0
 800902e:	dd05      	ble.n	800903c <_dtoa_r+0x97c>
 8009030:	4629      	mov	r1, r5
 8009032:	4632      	mov	r2, r6
 8009034:	4648      	mov	r0, r9
 8009036:	f000 fc19 	bl	800986c <__lshift>
 800903a:	4605      	mov	r5, r0
 800903c:	9b08      	ldr	r3, [sp, #32]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d05c      	beq.n	80090fc <_dtoa_r+0xa3c>
 8009042:	6869      	ldr	r1, [r5, #4]
 8009044:	4648      	mov	r0, r9
 8009046:	f000 fa0b 	bl	8009460 <_Balloc>
 800904a:	4606      	mov	r6, r0
 800904c:	b928      	cbnz	r0, 800905a <_dtoa_r+0x99a>
 800904e:	4b82      	ldr	r3, [pc, #520]	@ (8009258 <_dtoa_r+0xb98>)
 8009050:	4602      	mov	r2, r0
 8009052:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009056:	f7ff bb4a 	b.w	80086ee <_dtoa_r+0x2e>
 800905a:	692a      	ldr	r2, [r5, #16]
 800905c:	3202      	adds	r2, #2
 800905e:	0092      	lsls	r2, r2, #2
 8009060:	f105 010c 	add.w	r1, r5, #12
 8009064:	300c      	adds	r0, #12
 8009066:	f000 ffa3 	bl	8009fb0 <memcpy>
 800906a:	2201      	movs	r2, #1
 800906c:	4631      	mov	r1, r6
 800906e:	4648      	mov	r0, r9
 8009070:	f000 fbfc 	bl	800986c <__lshift>
 8009074:	f10a 0301 	add.w	r3, sl, #1
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	eb0a 030b 	add.w	r3, sl, fp
 800907e:	9308      	str	r3, [sp, #32]
 8009080:	9b04      	ldr	r3, [sp, #16]
 8009082:	f003 0301 	and.w	r3, r3, #1
 8009086:	462f      	mov	r7, r5
 8009088:	9306      	str	r3, [sp, #24]
 800908a:	4605      	mov	r5, r0
 800908c:	9b00      	ldr	r3, [sp, #0]
 800908e:	9802      	ldr	r0, [sp, #8]
 8009090:	4621      	mov	r1, r4
 8009092:	f103 3bff 	add.w	fp, r3, #4294967295
 8009096:	f7ff fa8a 	bl	80085ae <quorem>
 800909a:	4603      	mov	r3, r0
 800909c:	3330      	adds	r3, #48	@ 0x30
 800909e:	9003      	str	r0, [sp, #12]
 80090a0:	4639      	mov	r1, r7
 80090a2:	9802      	ldr	r0, [sp, #8]
 80090a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090a6:	f000 fc4d 	bl	8009944 <__mcmp>
 80090aa:	462a      	mov	r2, r5
 80090ac:	9004      	str	r0, [sp, #16]
 80090ae:	4621      	mov	r1, r4
 80090b0:	4648      	mov	r0, r9
 80090b2:	f000 fc63 	bl	800997c <__mdiff>
 80090b6:	68c2      	ldr	r2, [r0, #12]
 80090b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ba:	4606      	mov	r6, r0
 80090bc:	bb02      	cbnz	r2, 8009100 <_dtoa_r+0xa40>
 80090be:	4601      	mov	r1, r0
 80090c0:	9802      	ldr	r0, [sp, #8]
 80090c2:	f000 fc3f 	bl	8009944 <__mcmp>
 80090c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c8:	4602      	mov	r2, r0
 80090ca:	4631      	mov	r1, r6
 80090cc:	4648      	mov	r0, r9
 80090ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80090d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80090d2:	f000 fa05 	bl	80094e0 <_Bfree>
 80090d6:	9b07      	ldr	r3, [sp, #28]
 80090d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80090da:	9e00      	ldr	r6, [sp, #0]
 80090dc:	ea42 0103 	orr.w	r1, r2, r3
 80090e0:	9b06      	ldr	r3, [sp, #24]
 80090e2:	4319      	orrs	r1, r3
 80090e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e6:	d10d      	bne.n	8009104 <_dtoa_r+0xa44>
 80090e8:	2b39      	cmp	r3, #57	@ 0x39
 80090ea:	d027      	beq.n	800913c <_dtoa_r+0xa7c>
 80090ec:	9a04      	ldr	r2, [sp, #16]
 80090ee:	2a00      	cmp	r2, #0
 80090f0:	dd01      	ble.n	80090f6 <_dtoa_r+0xa36>
 80090f2:	9b03      	ldr	r3, [sp, #12]
 80090f4:	3331      	adds	r3, #49	@ 0x31
 80090f6:	f88b 3000 	strb.w	r3, [fp]
 80090fa:	e52e      	b.n	8008b5a <_dtoa_r+0x49a>
 80090fc:	4628      	mov	r0, r5
 80090fe:	e7b9      	b.n	8009074 <_dtoa_r+0x9b4>
 8009100:	2201      	movs	r2, #1
 8009102:	e7e2      	b.n	80090ca <_dtoa_r+0xa0a>
 8009104:	9904      	ldr	r1, [sp, #16]
 8009106:	2900      	cmp	r1, #0
 8009108:	db04      	blt.n	8009114 <_dtoa_r+0xa54>
 800910a:	9807      	ldr	r0, [sp, #28]
 800910c:	4301      	orrs	r1, r0
 800910e:	9806      	ldr	r0, [sp, #24]
 8009110:	4301      	orrs	r1, r0
 8009112:	d120      	bne.n	8009156 <_dtoa_r+0xa96>
 8009114:	2a00      	cmp	r2, #0
 8009116:	ddee      	ble.n	80090f6 <_dtoa_r+0xa36>
 8009118:	9902      	ldr	r1, [sp, #8]
 800911a:	9300      	str	r3, [sp, #0]
 800911c:	2201      	movs	r2, #1
 800911e:	4648      	mov	r0, r9
 8009120:	f000 fba4 	bl	800986c <__lshift>
 8009124:	4621      	mov	r1, r4
 8009126:	9002      	str	r0, [sp, #8]
 8009128:	f000 fc0c 	bl	8009944 <__mcmp>
 800912c:	2800      	cmp	r0, #0
 800912e:	9b00      	ldr	r3, [sp, #0]
 8009130:	dc02      	bgt.n	8009138 <_dtoa_r+0xa78>
 8009132:	d1e0      	bne.n	80090f6 <_dtoa_r+0xa36>
 8009134:	07da      	lsls	r2, r3, #31
 8009136:	d5de      	bpl.n	80090f6 <_dtoa_r+0xa36>
 8009138:	2b39      	cmp	r3, #57	@ 0x39
 800913a:	d1da      	bne.n	80090f2 <_dtoa_r+0xa32>
 800913c:	2339      	movs	r3, #57	@ 0x39
 800913e:	f88b 3000 	strb.w	r3, [fp]
 8009142:	4633      	mov	r3, r6
 8009144:	461e      	mov	r6, r3
 8009146:	3b01      	subs	r3, #1
 8009148:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800914c:	2a39      	cmp	r2, #57	@ 0x39
 800914e:	d04e      	beq.n	80091ee <_dtoa_r+0xb2e>
 8009150:	3201      	adds	r2, #1
 8009152:	701a      	strb	r2, [r3, #0]
 8009154:	e501      	b.n	8008b5a <_dtoa_r+0x49a>
 8009156:	2a00      	cmp	r2, #0
 8009158:	dd03      	ble.n	8009162 <_dtoa_r+0xaa2>
 800915a:	2b39      	cmp	r3, #57	@ 0x39
 800915c:	d0ee      	beq.n	800913c <_dtoa_r+0xa7c>
 800915e:	3301      	adds	r3, #1
 8009160:	e7c9      	b.n	80090f6 <_dtoa_r+0xa36>
 8009162:	9a00      	ldr	r2, [sp, #0]
 8009164:	9908      	ldr	r1, [sp, #32]
 8009166:	f802 3c01 	strb.w	r3, [r2, #-1]
 800916a:	428a      	cmp	r2, r1
 800916c:	d028      	beq.n	80091c0 <_dtoa_r+0xb00>
 800916e:	9902      	ldr	r1, [sp, #8]
 8009170:	2300      	movs	r3, #0
 8009172:	220a      	movs	r2, #10
 8009174:	4648      	mov	r0, r9
 8009176:	f000 f9d5 	bl	8009524 <__multadd>
 800917a:	42af      	cmp	r7, r5
 800917c:	9002      	str	r0, [sp, #8]
 800917e:	f04f 0300 	mov.w	r3, #0
 8009182:	f04f 020a 	mov.w	r2, #10
 8009186:	4639      	mov	r1, r7
 8009188:	4648      	mov	r0, r9
 800918a:	d107      	bne.n	800919c <_dtoa_r+0xadc>
 800918c:	f000 f9ca 	bl	8009524 <__multadd>
 8009190:	4607      	mov	r7, r0
 8009192:	4605      	mov	r5, r0
 8009194:	9b00      	ldr	r3, [sp, #0]
 8009196:	3301      	adds	r3, #1
 8009198:	9300      	str	r3, [sp, #0]
 800919a:	e777      	b.n	800908c <_dtoa_r+0x9cc>
 800919c:	f000 f9c2 	bl	8009524 <__multadd>
 80091a0:	4629      	mov	r1, r5
 80091a2:	4607      	mov	r7, r0
 80091a4:	2300      	movs	r3, #0
 80091a6:	220a      	movs	r2, #10
 80091a8:	4648      	mov	r0, r9
 80091aa:	f000 f9bb 	bl	8009524 <__multadd>
 80091ae:	4605      	mov	r5, r0
 80091b0:	e7f0      	b.n	8009194 <_dtoa_r+0xad4>
 80091b2:	f1bb 0f00 	cmp.w	fp, #0
 80091b6:	bfcc      	ite	gt
 80091b8:	465e      	movgt	r6, fp
 80091ba:	2601      	movle	r6, #1
 80091bc:	4456      	add	r6, sl
 80091be:	2700      	movs	r7, #0
 80091c0:	9902      	ldr	r1, [sp, #8]
 80091c2:	9300      	str	r3, [sp, #0]
 80091c4:	2201      	movs	r2, #1
 80091c6:	4648      	mov	r0, r9
 80091c8:	f000 fb50 	bl	800986c <__lshift>
 80091cc:	4621      	mov	r1, r4
 80091ce:	9002      	str	r0, [sp, #8]
 80091d0:	f000 fbb8 	bl	8009944 <__mcmp>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	dcb4      	bgt.n	8009142 <_dtoa_r+0xa82>
 80091d8:	d102      	bne.n	80091e0 <_dtoa_r+0xb20>
 80091da:	9b00      	ldr	r3, [sp, #0]
 80091dc:	07db      	lsls	r3, r3, #31
 80091de:	d4b0      	bmi.n	8009142 <_dtoa_r+0xa82>
 80091e0:	4633      	mov	r3, r6
 80091e2:	461e      	mov	r6, r3
 80091e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091e8:	2a30      	cmp	r2, #48	@ 0x30
 80091ea:	d0fa      	beq.n	80091e2 <_dtoa_r+0xb22>
 80091ec:	e4b5      	b.n	8008b5a <_dtoa_r+0x49a>
 80091ee:	459a      	cmp	sl, r3
 80091f0:	d1a8      	bne.n	8009144 <_dtoa_r+0xa84>
 80091f2:	2331      	movs	r3, #49	@ 0x31
 80091f4:	f108 0801 	add.w	r8, r8, #1
 80091f8:	f88a 3000 	strb.w	r3, [sl]
 80091fc:	e4ad      	b.n	8008b5a <_dtoa_r+0x49a>
 80091fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009200:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800925c <_dtoa_r+0xb9c>
 8009204:	b11b      	cbz	r3, 800920e <_dtoa_r+0xb4e>
 8009206:	f10a 0308 	add.w	r3, sl, #8
 800920a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800920c:	6013      	str	r3, [r2, #0]
 800920e:	4650      	mov	r0, sl
 8009210:	b017      	add	sp, #92	@ 0x5c
 8009212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009216:	9b07      	ldr	r3, [sp, #28]
 8009218:	2b01      	cmp	r3, #1
 800921a:	f77f ae2e 	ble.w	8008e7a <_dtoa_r+0x7ba>
 800921e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009220:	9308      	str	r3, [sp, #32]
 8009222:	2001      	movs	r0, #1
 8009224:	e64d      	b.n	8008ec2 <_dtoa_r+0x802>
 8009226:	f1bb 0f00 	cmp.w	fp, #0
 800922a:	f77f aed9 	ble.w	8008fe0 <_dtoa_r+0x920>
 800922e:	4656      	mov	r6, sl
 8009230:	9802      	ldr	r0, [sp, #8]
 8009232:	4621      	mov	r1, r4
 8009234:	f7ff f9bb 	bl	80085ae <quorem>
 8009238:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800923c:	f806 3b01 	strb.w	r3, [r6], #1
 8009240:	eba6 020a 	sub.w	r2, r6, sl
 8009244:	4593      	cmp	fp, r2
 8009246:	ddb4      	ble.n	80091b2 <_dtoa_r+0xaf2>
 8009248:	9902      	ldr	r1, [sp, #8]
 800924a:	2300      	movs	r3, #0
 800924c:	220a      	movs	r2, #10
 800924e:	4648      	mov	r0, r9
 8009250:	f000 f968 	bl	8009524 <__multadd>
 8009254:	9002      	str	r0, [sp, #8]
 8009256:	e7eb      	b.n	8009230 <_dtoa_r+0xb70>
 8009258:	0800b9c8 	.word	0x0800b9c8
 800925c:	0800b94c 	.word	0x0800b94c

08009260 <_free_r>:
 8009260:	b538      	push	{r3, r4, r5, lr}
 8009262:	4605      	mov	r5, r0
 8009264:	2900      	cmp	r1, #0
 8009266:	d041      	beq.n	80092ec <_free_r+0x8c>
 8009268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800926c:	1f0c      	subs	r4, r1, #4
 800926e:	2b00      	cmp	r3, #0
 8009270:	bfb8      	it	lt
 8009272:	18e4      	addlt	r4, r4, r3
 8009274:	f000 f8e8 	bl	8009448 <__malloc_lock>
 8009278:	4a1d      	ldr	r2, [pc, #116]	@ (80092f0 <_free_r+0x90>)
 800927a:	6813      	ldr	r3, [r2, #0]
 800927c:	b933      	cbnz	r3, 800928c <_free_r+0x2c>
 800927e:	6063      	str	r3, [r4, #4]
 8009280:	6014      	str	r4, [r2, #0]
 8009282:	4628      	mov	r0, r5
 8009284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009288:	f000 b8e4 	b.w	8009454 <__malloc_unlock>
 800928c:	42a3      	cmp	r3, r4
 800928e:	d908      	bls.n	80092a2 <_free_r+0x42>
 8009290:	6820      	ldr	r0, [r4, #0]
 8009292:	1821      	adds	r1, r4, r0
 8009294:	428b      	cmp	r3, r1
 8009296:	bf01      	itttt	eq
 8009298:	6819      	ldreq	r1, [r3, #0]
 800929a:	685b      	ldreq	r3, [r3, #4]
 800929c:	1809      	addeq	r1, r1, r0
 800929e:	6021      	streq	r1, [r4, #0]
 80092a0:	e7ed      	b.n	800927e <_free_r+0x1e>
 80092a2:	461a      	mov	r2, r3
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	b10b      	cbz	r3, 80092ac <_free_r+0x4c>
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	d9fa      	bls.n	80092a2 <_free_r+0x42>
 80092ac:	6811      	ldr	r1, [r2, #0]
 80092ae:	1850      	adds	r0, r2, r1
 80092b0:	42a0      	cmp	r0, r4
 80092b2:	d10b      	bne.n	80092cc <_free_r+0x6c>
 80092b4:	6820      	ldr	r0, [r4, #0]
 80092b6:	4401      	add	r1, r0
 80092b8:	1850      	adds	r0, r2, r1
 80092ba:	4283      	cmp	r3, r0
 80092bc:	6011      	str	r1, [r2, #0]
 80092be:	d1e0      	bne.n	8009282 <_free_r+0x22>
 80092c0:	6818      	ldr	r0, [r3, #0]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	6053      	str	r3, [r2, #4]
 80092c6:	4408      	add	r0, r1
 80092c8:	6010      	str	r0, [r2, #0]
 80092ca:	e7da      	b.n	8009282 <_free_r+0x22>
 80092cc:	d902      	bls.n	80092d4 <_free_r+0x74>
 80092ce:	230c      	movs	r3, #12
 80092d0:	602b      	str	r3, [r5, #0]
 80092d2:	e7d6      	b.n	8009282 <_free_r+0x22>
 80092d4:	6820      	ldr	r0, [r4, #0]
 80092d6:	1821      	adds	r1, r4, r0
 80092d8:	428b      	cmp	r3, r1
 80092da:	bf04      	itt	eq
 80092dc:	6819      	ldreq	r1, [r3, #0]
 80092de:	685b      	ldreq	r3, [r3, #4]
 80092e0:	6063      	str	r3, [r4, #4]
 80092e2:	bf04      	itt	eq
 80092e4:	1809      	addeq	r1, r1, r0
 80092e6:	6021      	streq	r1, [r4, #0]
 80092e8:	6054      	str	r4, [r2, #4]
 80092ea:	e7ca      	b.n	8009282 <_free_r+0x22>
 80092ec:	bd38      	pop	{r3, r4, r5, pc}
 80092ee:	bf00      	nop
 80092f0:	20000624 	.word	0x20000624

080092f4 <malloc>:
 80092f4:	4b02      	ldr	r3, [pc, #8]	@ (8009300 <malloc+0xc>)
 80092f6:	4601      	mov	r1, r0
 80092f8:	6818      	ldr	r0, [r3, #0]
 80092fa:	f000 b825 	b.w	8009348 <_malloc_r>
 80092fe:	bf00      	nop
 8009300:	20000020 	.word	0x20000020

08009304 <sbrk_aligned>:
 8009304:	b570      	push	{r4, r5, r6, lr}
 8009306:	4e0f      	ldr	r6, [pc, #60]	@ (8009344 <sbrk_aligned+0x40>)
 8009308:	460c      	mov	r4, r1
 800930a:	6831      	ldr	r1, [r6, #0]
 800930c:	4605      	mov	r5, r0
 800930e:	b911      	cbnz	r1, 8009316 <sbrk_aligned+0x12>
 8009310:	f000 fe3e 	bl	8009f90 <_sbrk_r>
 8009314:	6030      	str	r0, [r6, #0]
 8009316:	4621      	mov	r1, r4
 8009318:	4628      	mov	r0, r5
 800931a:	f000 fe39 	bl	8009f90 <_sbrk_r>
 800931e:	1c43      	adds	r3, r0, #1
 8009320:	d103      	bne.n	800932a <sbrk_aligned+0x26>
 8009322:	f04f 34ff 	mov.w	r4, #4294967295
 8009326:	4620      	mov	r0, r4
 8009328:	bd70      	pop	{r4, r5, r6, pc}
 800932a:	1cc4      	adds	r4, r0, #3
 800932c:	f024 0403 	bic.w	r4, r4, #3
 8009330:	42a0      	cmp	r0, r4
 8009332:	d0f8      	beq.n	8009326 <sbrk_aligned+0x22>
 8009334:	1a21      	subs	r1, r4, r0
 8009336:	4628      	mov	r0, r5
 8009338:	f000 fe2a 	bl	8009f90 <_sbrk_r>
 800933c:	3001      	adds	r0, #1
 800933e:	d1f2      	bne.n	8009326 <sbrk_aligned+0x22>
 8009340:	e7ef      	b.n	8009322 <sbrk_aligned+0x1e>
 8009342:	bf00      	nop
 8009344:	20000620 	.word	0x20000620

08009348 <_malloc_r>:
 8009348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800934c:	1ccd      	adds	r5, r1, #3
 800934e:	f025 0503 	bic.w	r5, r5, #3
 8009352:	3508      	adds	r5, #8
 8009354:	2d0c      	cmp	r5, #12
 8009356:	bf38      	it	cc
 8009358:	250c      	movcc	r5, #12
 800935a:	2d00      	cmp	r5, #0
 800935c:	4606      	mov	r6, r0
 800935e:	db01      	blt.n	8009364 <_malloc_r+0x1c>
 8009360:	42a9      	cmp	r1, r5
 8009362:	d904      	bls.n	800936e <_malloc_r+0x26>
 8009364:	230c      	movs	r3, #12
 8009366:	6033      	str	r3, [r6, #0]
 8009368:	2000      	movs	r0, #0
 800936a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800936e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009444 <_malloc_r+0xfc>
 8009372:	f000 f869 	bl	8009448 <__malloc_lock>
 8009376:	f8d8 3000 	ldr.w	r3, [r8]
 800937a:	461c      	mov	r4, r3
 800937c:	bb44      	cbnz	r4, 80093d0 <_malloc_r+0x88>
 800937e:	4629      	mov	r1, r5
 8009380:	4630      	mov	r0, r6
 8009382:	f7ff ffbf 	bl	8009304 <sbrk_aligned>
 8009386:	1c43      	adds	r3, r0, #1
 8009388:	4604      	mov	r4, r0
 800938a:	d158      	bne.n	800943e <_malloc_r+0xf6>
 800938c:	f8d8 4000 	ldr.w	r4, [r8]
 8009390:	4627      	mov	r7, r4
 8009392:	2f00      	cmp	r7, #0
 8009394:	d143      	bne.n	800941e <_malloc_r+0xd6>
 8009396:	2c00      	cmp	r4, #0
 8009398:	d04b      	beq.n	8009432 <_malloc_r+0xea>
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	4639      	mov	r1, r7
 800939e:	4630      	mov	r0, r6
 80093a0:	eb04 0903 	add.w	r9, r4, r3
 80093a4:	f000 fdf4 	bl	8009f90 <_sbrk_r>
 80093a8:	4581      	cmp	r9, r0
 80093aa:	d142      	bne.n	8009432 <_malloc_r+0xea>
 80093ac:	6821      	ldr	r1, [r4, #0]
 80093ae:	1a6d      	subs	r5, r5, r1
 80093b0:	4629      	mov	r1, r5
 80093b2:	4630      	mov	r0, r6
 80093b4:	f7ff ffa6 	bl	8009304 <sbrk_aligned>
 80093b8:	3001      	adds	r0, #1
 80093ba:	d03a      	beq.n	8009432 <_malloc_r+0xea>
 80093bc:	6823      	ldr	r3, [r4, #0]
 80093be:	442b      	add	r3, r5
 80093c0:	6023      	str	r3, [r4, #0]
 80093c2:	f8d8 3000 	ldr.w	r3, [r8]
 80093c6:	685a      	ldr	r2, [r3, #4]
 80093c8:	bb62      	cbnz	r2, 8009424 <_malloc_r+0xdc>
 80093ca:	f8c8 7000 	str.w	r7, [r8]
 80093ce:	e00f      	b.n	80093f0 <_malloc_r+0xa8>
 80093d0:	6822      	ldr	r2, [r4, #0]
 80093d2:	1b52      	subs	r2, r2, r5
 80093d4:	d420      	bmi.n	8009418 <_malloc_r+0xd0>
 80093d6:	2a0b      	cmp	r2, #11
 80093d8:	d917      	bls.n	800940a <_malloc_r+0xc2>
 80093da:	1961      	adds	r1, r4, r5
 80093dc:	42a3      	cmp	r3, r4
 80093de:	6025      	str	r5, [r4, #0]
 80093e0:	bf18      	it	ne
 80093e2:	6059      	strne	r1, [r3, #4]
 80093e4:	6863      	ldr	r3, [r4, #4]
 80093e6:	bf08      	it	eq
 80093e8:	f8c8 1000 	streq.w	r1, [r8]
 80093ec:	5162      	str	r2, [r4, r5]
 80093ee:	604b      	str	r3, [r1, #4]
 80093f0:	4630      	mov	r0, r6
 80093f2:	f000 f82f 	bl	8009454 <__malloc_unlock>
 80093f6:	f104 000b 	add.w	r0, r4, #11
 80093fa:	1d23      	adds	r3, r4, #4
 80093fc:	f020 0007 	bic.w	r0, r0, #7
 8009400:	1ac2      	subs	r2, r0, r3
 8009402:	bf1c      	itt	ne
 8009404:	1a1b      	subne	r3, r3, r0
 8009406:	50a3      	strne	r3, [r4, r2]
 8009408:	e7af      	b.n	800936a <_malloc_r+0x22>
 800940a:	6862      	ldr	r2, [r4, #4]
 800940c:	42a3      	cmp	r3, r4
 800940e:	bf0c      	ite	eq
 8009410:	f8c8 2000 	streq.w	r2, [r8]
 8009414:	605a      	strne	r2, [r3, #4]
 8009416:	e7eb      	b.n	80093f0 <_malloc_r+0xa8>
 8009418:	4623      	mov	r3, r4
 800941a:	6864      	ldr	r4, [r4, #4]
 800941c:	e7ae      	b.n	800937c <_malloc_r+0x34>
 800941e:	463c      	mov	r4, r7
 8009420:	687f      	ldr	r7, [r7, #4]
 8009422:	e7b6      	b.n	8009392 <_malloc_r+0x4a>
 8009424:	461a      	mov	r2, r3
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	42a3      	cmp	r3, r4
 800942a:	d1fb      	bne.n	8009424 <_malloc_r+0xdc>
 800942c:	2300      	movs	r3, #0
 800942e:	6053      	str	r3, [r2, #4]
 8009430:	e7de      	b.n	80093f0 <_malloc_r+0xa8>
 8009432:	230c      	movs	r3, #12
 8009434:	6033      	str	r3, [r6, #0]
 8009436:	4630      	mov	r0, r6
 8009438:	f000 f80c 	bl	8009454 <__malloc_unlock>
 800943c:	e794      	b.n	8009368 <_malloc_r+0x20>
 800943e:	6005      	str	r5, [r0, #0]
 8009440:	e7d6      	b.n	80093f0 <_malloc_r+0xa8>
 8009442:	bf00      	nop
 8009444:	20000624 	.word	0x20000624

08009448 <__malloc_lock>:
 8009448:	4801      	ldr	r0, [pc, #4]	@ (8009450 <__malloc_lock+0x8>)
 800944a:	f7ff b8ae 	b.w	80085aa <__retarget_lock_acquire_recursive>
 800944e:	bf00      	nop
 8009450:	2000061c 	.word	0x2000061c

08009454 <__malloc_unlock>:
 8009454:	4801      	ldr	r0, [pc, #4]	@ (800945c <__malloc_unlock+0x8>)
 8009456:	f7ff b8a9 	b.w	80085ac <__retarget_lock_release_recursive>
 800945a:	bf00      	nop
 800945c:	2000061c 	.word	0x2000061c

08009460 <_Balloc>:
 8009460:	b570      	push	{r4, r5, r6, lr}
 8009462:	69c6      	ldr	r6, [r0, #28]
 8009464:	4604      	mov	r4, r0
 8009466:	460d      	mov	r5, r1
 8009468:	b976      	cbnz	r6, 8009488 <_Balloc+0x28>
 800946a:	2010      	movs	r0, #16
 800946c:	f7ff ff42 	bl	80092f4 <malloc>
 8009470:	4602      	mov	r2, r0
 8009472:	61e0      	str	r0, [r4, #28]
 8009474:	b920      	cbnz	r0, 8009480 <_Balloc+0x20>
 8009476:	4b18      	ldr	r3, [pc, #96]	@ (80094d8 <_Balloc+0x78>)
 8009478:	4818      	ldr	r0, [pc, #96]	@ (80094dc <_Balloc+0x7c>)
 800947a:	216b      	movs	r1, #107	@ 0x6b
 800947c:	f000 fda6 	bl	8009fcc <__assert_func>
 8009480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009484:	6006      	str	r6, [r0, #0]
 8009486:	60c6      	str	r6, [r0, #12]
 8009488:	69e6      	ldr	r6, [r4, #28]
 800948a:	68f3      	ldr	r3, [r6, #12]
 800948c:	b183      	cbz	r3, 80094b0 <_Balloc+0x50>
 800948e:	69e3      	ldr	r3, [r4, #28]
 8009490:	68db      	ldr	r3, [r3, #12]
 8009492:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009496:	b9b8      	cbnz	r0, 80094c8 <_Balloc+0x68>
 8009498:	2101      	movs	r1, #1
 800949a:	fa01 f605 	lsl.w	r6, r1, r5
 800949e:	1d72      	adds	r2, r6, #5
 80094a0:	0092      	lsls	r2, r2, #2
 80094a2:	4620      	mov	r0, r4
 80094a4:	f000 fdb0 	bl	800a008 <_calloc_r>
 80094a8:	b160      	cbz	r0, 80094c4 <_Balloc+0x64>
 80094aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094ae:	e00e      	b.n	80094ce <_Balloc+0x6e>
 80094b0:	2221      	movs	r2, #33	@ 0x21
 80094b2:	2104      	movs	r1, #4
 80094b4:	4620      	mov	r0, r4
 80094b6:	f000 fda7 	bl	800a008 <_calloc_r>
 80094ba:	69e3      	ldr	r3, [r4, #28]
 80094bc:	60f0      	str	r0, [r6, #12]
 80094be:	68db      	ldr	r3, [r3, #12]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1e4      	bne.n	800948e <_Balloc+0x2e>
 80094c4:	2000      	movs	r0, #0
 80094c6:	bd70      	pop	{r4, r5, r6, pc}
 80094c8:	6802      	ldr	r2, [r0, #0]
 80094ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094ce:	2300      	movs	r3, #0
 80094d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094d4:	e7f7      	b.n	80094c6 <_Balloc+0x66>
 80094d6:	bf00      	nop
 80094d8:	0800b959 	.word	0x0800b959
 80094dc:	0800b9d9 	.word	0x0800b9d9

080094e0 <_Bfree>:
 80094e0:	b570      	push	{r4, r5, r6, lr}
 80094e2:	69c6      	ldr	r6, [r0, #28]
 80094e4:	4605      	mov	r5, r0
 80094e6:	460c      	mov	r4, r1
 80094e8:	b976      	cbnz	r6, 8009508 <_Bfree+0x28>
 80094ea:	2010      	movs	r0, #16
 80094ec:	f7ff ff02 	bl	80092f4 <malloc>
 80094f0:	4602      	mov	r2, r0
 80094f2:	61e8      	str	r0, [r5, #28]
 80094f4:	b920      	cbnz	r0, 8009500 <_Bfree+0x20>
 80094f6:	4b09      	ldr	r3, [pc, #36]	@ (800951c <_Bfree+0x3c>)
 80094f8:	4809      	ldr	r0, [pc, #36]	@ (8009520 <_Bfree+0x40>)
 80094fa:	218f      	movs	r1, #143	@ 0x8f
 80094fc:	f000 fd66 	bl	8009fcc <__assert_func>
 8009500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009504:	6006      	str	r6, [r0, #0]
 8009506:	60c6      	str	r6, [r0, #12]
 8009508:	b13c      	cbz	r4, 800951a <_Bfree+0x3a>
 800950a:	69eb      	ldr	r3, [r5, #28]
 800950c:	6862      	ldr	r2, [r4, #4]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009514:	6021      	str	r1, [r4, #0]
 8009516:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800951a:	bd70      	pop	{r4, r5, r6, pc}
 800951c:	0800b959 	.word	0x0800b959
 8009520:	0800b9d9 	.word	0x0800b9d9

08009524 <__multadd>:
 8009524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009528:	690d      	ldr	r5, [r1, #16]
 800952a:	4607      	mov	r7, r0
 800952c:	460c      	mov	r4, r1
 800952e:	461e      	mov	r6, r3
 8009530:	f101 0c14 	add.w	ip, r1, #20
 8009534:	2000      	movs	r0, #0
 8009536:	f8dc 3000 	ldr.w	r3, [ip]
 800953a:	b299      	uxth	r1, r3
 800953c:	fb02 6101 	mla	r1, r2, r1, r6
 8009540:	0c1e      	lsrs	r6, r3, #16
 8009542:	0c0b      	lsrs	r3, r1, #16
 8009544:	fb02 3306 	mla	r3, r2, r6, r3
 8009548:	b289      	uxth	r1, r1
 800954a:	3001      	adds	r0, #1
 800954c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009550:	4285      	cmp	r5, r0
 8009552:	f84c 1b04 	str.w	r1, [ip], #4
 8009556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800955a:	dcec      	bgt.n	8009536 <__multadd+0x12>
 800955c:	b30e      	cbz	r6, 80095a2 <__multadd+0x7e>
 800955e:	68a3      	ldr	r3, [r4, #8]
 8009560:	42ab      	cmp	r3, r5
 8009562:	dc19      	bgt.n	8009598 <__multadd+0x74>
 8009564:	6861      	ldr	r1, [r4, #4]
 8009566:	4638      	mov	r0, r7
 8009568:	3101      	adds	r1, #1
 800956a:	f7ff ff79 	bl	8009460 <_Balloc>
 800956e:	4680      	mov	r8, r0
 8009570:	b928      	cbnz	r0, 800957e <__multadd+0x5a>
 8009572:	4602      	mov	r2, r0
 8009574:	4b0c      	ldr	r3, [pc, #48]	@ (80095a8 <__multadd+0x84>)
 8009576:	480d      	ldr	r0, [pc, #52]	@ (80095ac <__multadd+0x88>)
 8009578:	21ba      	movs	r1, #186	@ 0xba
 800957a:	f000 fd27 	bl	8009fcc <__assert_func>
 800957e:	6922      	ldr	r2, [r4, #16]
 8009580:	3202      	adds	r2, #2
 8009582:	f104 010c 	add.w	r1, r4, #12
 8009586:	0092      	lsls	r2, r2, #2
 8009588:	300c      	adds	r0, #12
 800958a:	f000 fd11 	bl	8009fb0 <memcpy>
 800958e:	4621      	mov	r1, r4
 8009590:	4638      	mov	r0, r7
 8009592:	f7ff ffa5 	bl	80094e0 <_Bfree>
 8009596:	4644      	mov	r4, r8
 8009598:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800959c:	3501      	adds	r5, #1
 800959e:	615e      	str	r6, [r3, #20]
 80095a0:	6125      	str	r5, [r4, #16]
 80095a2:	4620      	mov	r0, r4
 80095a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095a8:	0800b9c8 	.word	0x0800b9c8
 80095ac:	0800b9d9 	.word	0x0800b9d9

080095b0 <__hi0bits>:
 80095b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80095b4:	4603      	mov	r3, r0
 80095b6:	bf36      	itet	cc
 80095b8:	0403      	lslcc	r3, r0, #16
 80095ba:	2000      	movcs	r0, #0
 80095bc:	2010      	movcc	r0, #16
 80095be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095c2:	bf3c      	itt	cc
 80095c4:	021b      	lslcc	r3, r3, #8
 80095c6:	3008      	addcc	r0, #8
 80095c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095cc:	bf3c      	itt	cc
 80095ce:	011b      	lslcc	r3, r3, #4
 80095d0:	3004      	addcc	r0, #4
 80095d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095d6:	bf3c      	itt	cc
 80095d8:	009b      	lslcc	r3, r3, #2
 80095da:	3002      	addcc	r0, #2
 80095dc:	2b00      	cmp	r3, #0
 80095de:	db05      	blt.n	80095ec <__hi0bits+0x3c>
 80095e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80095e4:	f100 0001 	add.w	r0, r0, #1
 80095e8:	bf08      	it	eq
 80095ea:	2020      	moveq	r0, #32
 80095ec:	4770      	bx	lr

080095ee <__lo0bits>:
 80095ee:	6803      	ldr	r3, [r0, #0]
 80095f0:	4602      	mov	r2, r0
 80095f2:	f013 0007 	ands.w	r0, r3, #7
 80095f6:	d00b      	beq.n	8009610 <__lo0bits+0x22>
 80095f8:	07d9      	lsls	r1, r3, #31
 80095fa:	d421      	bmi.n	8009640 <__lo0bits+0x52>
 80095fc:	0798      	lsls	r0, r3, #30
 80095fe:	bf49      	itett	mi
 8009600:	085b      	lsrmi	r3, r3, #1
 8009602:	089b      	lsrpl	r3, r3, #2
 8009604:	2001      	movmi	r0, #1
 8009606:	6013      	strmi	r3, [r2, #0]
 8009608:	bf5c      	itt	pl
 800960a:	6013      	strpl	r3, [r2, #0]
 800960c:	2002      	movpl	r0, #2
 800960e:	4770      	bx	lr
 8009610:	b299      	uxth	r1, r3
 8009612:	b909      	cbnz	r1, 8009618 <__lo0bits+0x2a>
 8009614:	0c1b      	lsrs	r3, r3, #16
 8009616:	2010      	movs	r0, #16
 8009618:	b2d9      	uxtb	r1, r3
 800961a:	b909      	cbnz	r1, 8009620 <__lo0bits+0x32>
 800961c:	3008      	adds	r0, #8
 800961e:	0a1b      	lsrs	r3, r3, #8
 8009620:	0719      	lsls	r1, r3, #28
 8009622:	bf04      	itt	eq
 8009624:	091b      	lsreq	r3, r3, #4
 8009626:	3004      	addeq	r0, #4
 8009628:	0799      	lsls	r1, r3, #30
 800962a:	bf04      	itt	eq
 800962c:	089b      	lsreq	r3, r3, #2
 800962e:	3002      	addeq	r0, #2
 8009630:	07d9      	lsls	r1, r3, #31
 8009632:	d403      	bmi.n	800963c <__lo0bits+0x4e>
 8009634:	085b      	lsrs	r3, r3, #1
 8009636:	f100 0001 	add.w	r0, r0, #1
 800963a:	d003      	beq.n	8009644 <__lo0bits+0x56>
 800963c:	6013      	str	r3, [r2, #0]
 800963e:	4770      	bx	lr
 8009640:	2000      	movs	r0, #0
 8009642:	4770      	bx	lr
 8009644:	2020      	movs	r0, #32
 8009646:	4770      	bx	lr

08009648 <__i2b>:
 8009648:	b510      	push	{r4, lr}
 800964a:	460c      	mov	r4, r1
 800964c:	2101      	movs	r1, #1
 800964e:	f7ff ff07 	bl	8009460 <_Balloc>
 8009652:	4602      	mov	r2, r0
 8009654:	b928      	cbnz	r0, 8009662 <__i2b+0x1a>
 8009656:	4b05      	ldr	r3, [pc, #20]	@ (800966c <__i2b+0x24>)
 8009658:	4805      	ldr	r0, [pc, #20]	@ (8009670 <__i2b+0x28>)
 800965a:	f240 1145 	movw	r1, #325	@ 0x145
 800965e:	f000 fcb5 	bl	8009fcc <__assert_func>
 8009662:	2301      	movs	r3, #1
 8009664:	6144      	str	r4, [r0, #20]
 8009666:	6103      	str	r3, [r0, #16]
 8009668:	bd10      	pop	{r4, pc}
 800966a:	bf00      	nop
 800966c:	0800b9c8 	.word	0x0800b9c8
 8009670:	0800b9d9 	.word	0x0800b9d9

08009674 <__multiply>:
 8009674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009678:	4617      	mov	r7, r2
 800967a:	690a      	ldr	r2, [r1, #16]
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	429a      	cmp	r2, r3
 8009680:	bfa8      	it	ge
 8009682:	463b      	movge	r3, r7
 8009684:	4689      	mov	r9, r1
 8009686:	bfa4      	itt	ge
 8009688:	460f      	movge	r7, r1
 800968a:	4699      	movge	r9, r3
 800968c:	693d      	ldr	r5, [r7, #16]
 800968e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	6879      	ldr	r1, [r7, #4]
 8009696:	eb05 060a 	add.w	r6, r5, sl
 800969a:	42b3      	cmp	r3, r6
 800969c:	b085      	sub	sp, #20
 800969e:	bfb8      	it	lt
 80096a0:	3101      	addlt	r1, #1
 80096a2:	f7ff fedd 	bl	8009460 <_Balloc>
 80096a6:	b930      	cbnz	r0, 80096b6 <__multiply+0x42>
 80096a8:	4602      	mov	r2, r0
 80096aa:	4b41      	ldr	r3, [pc, #260]	@ (80097b0 <__multiply+0x13c>)
 80096ac:	4841      	ldr	r0, [pc, #260]	@ (80097b4 <__multiply+0x140>)
 80096ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80096b2:	f000 fc8b 	bl	8009fcc <__assert_func>
 80096b6:	f100 0414 	add.w	r4, r0, #20
 80096ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80096be:	4623      	mov	r3, r4
 80096c0:	2200      	movs	r2, #0
 80096c2:	4573      	cmp	r3, lr
 80096c4:	d320      	bcc.n	8009708 <__multiply+0x94>
 80096c6:	f107 0814 	add.w	r8, r7, #20
 80096ca:	f109 0114 	add.w	r1, r9, #20
 80096ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80096d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80096d6:	9302      	str	r3, [sp, #8]
 80096d8:	1beb      	subs	r3, r5, r7
 80096da:	3b15      	subs	r3, #21
 80096dc:	f023 0303 	bic.w	r3, r3, #3
 80096e0:	3304      	adds	r3, #4
 80096e2:	3715      	adds	r7, #21
 80096e4:	42bd      	cmp	r5, r7
 80096e6:	bf38      	it	cc
 80096e8:	2304      	movcc	r3, #4
 80096ea:	9301      	str	r3, [sp, #4]
 80096ec:	9b02      	ldr	r3, [sp, #8]
 80096ee:	9103      	str	r1, [sp, #12]
 80096f0:	428b      	cmp	r3, r1
 80096f2:	d80c      	bhi.n	800970e <__multiply+0x9a>
 80096f4:	2e00      	cmp	r6, #0
 80096f6:	dd03      	ble.n	8009700 <__multiply+0x8c>
 80096f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d055      	beq.n	80097ac <__multiply+0x138>
 8009700:	6106      	str	r6, [r0, #16]
 8009702:	b005      	add	sp, #20
 8009704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009708:	f843 2b04 	str.w	r2, [r3], #4
 800970c:	e7d9      	b.n	80096c2 <__multiply+0x4e>
 800970e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009712:	f1ba 0f00 	cmp.w	sl, #0
 8009716:	d01f      	beq.n	8009758 <__multiply+0xe4>
 8009718:	46c4      	mov	ip, r8
 800971a:	46a1      	mov	r9, r4
 800971c:	2700      	movs	r7, #0
 800971e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009722:	f8d9 3000 	ldr.w	r3, [r9]
 8009726:	fa1f fb82 	uxth.w	fp, r2
 800972a:	b29b      	uxth	r3, r3
 800972c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009730:	443b      	add	r3, r7
 8009732:	f8d9 7000 	ldr.w	r7, [r9]
 8009736:	0c12      	lsrs	r2, r2, #16
 8009738:	0c3f      	lsrs	r7, r7, #16
 800973a:	fb0a 7202 	mla	r2, sl, r2, r7
 800973e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009742:	b29b      	uxth	r3, r3
 8009744:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009748:	4565      	cmp	r5, ip
 800974a:	f849 3b04 	str.w	r3, [r9], #4
 800974e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009752:	d8e4      	bhi.n	800971e <__multiply+0xaa>
 8009754:	9b01      	ldr	r3, [sp, #4]
 8009756:	50e7      	str	r7, [r4, r3]
 8009758:	9b03      	ldr	r3, [sp, #12]
 800975a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800975e:	3104      	adds	r1, #4
 8009760:	f1b9 0f00 	cmp.w	r9, #0
 8009764:	d020      	beq.n	80097a8 <__multiply+0x134>
 8009766:	6823      	ldr	r3, [r4, #0]
 8009768:	4647      	mov	r7, r8
 800976a:	46a4      	mov	ip, r4
 800976c:	f04f 0a00 	mov.w	sl, #0
 8009770:	f8b7 b000 	ldrh.w	fp, [r7]
 8009774:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009778:	fb09 220b 	mla	r2, r9, fp, r2
 800977c:	4452      	add	r2, sl
 800977e:	b29b      	uxth	r3, r3
 8009780:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009784:	f84c 3b04 	str.w	r3, [ip], #4
 8009788:	f857 3b04 	ldr.w	r3, [r7], #4
 800978c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009790:	f8bc 3000 	ldrh.w	r3, [ip]
 8009794:	fb09 330a 	mla	r3, r9, sl, r3
 8009798:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800979c:	42bd      	cmp	r5, r7
 800979e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097a2:	d8e5      	bhi.n	8009770 <__multiply+0xfc>
 80097a4:	9a01      	ldr	r2, [sp, #4]
 80097a6:	50a3      	str	r3, [r4, r2]
 80097a8:	3404      	adds	r4, #4
 80097aa:	e79f      	b.n	80096ec <__multiply+0x78>
 80097ac:	3e01      	subs	r6, #1
 80097ae:	e7a1      	b.n	80096f4 <__multiply+0x80>
 80097b0:	0800b9c8 	.word	0x0800b9c8
 80097b4:	0800b9d9 	.word	0x0800b9d9

080097b8 <__pow5mult>:
 80097b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097bc:	4615      	mov	r5, r2
 80097be:	f012 0203 	ands.w	r2, r2, #3
 80097c2:	4607      	mov	r7, r0
 80097c4:	460e      	mov	r6, r1
 80097c6:	d007      	beq.n	80097d8 <__pow5mult+0x20>
 80097c8:	4c25      	ldr	r4, [pc, #148]	@ (8009860 <__pow5mult+0xa8>)
 80097ca:	3a01      	subs	r2, #1
 80097cc:	2300      	movs	r3, #0
 80097ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097d2:	f7ff fea7 	bl	8009524 <__multadd>
 80097d6:	4606      	mov	r6, r0
 80097d8:	10ad      	asrs	r5, r5, #2
 80097da:	d03d      	beq.n	8009858 <__pow5mult+0xa0>
 80097dc:	69fc      	ldr	r4, [r7, #28]
 80097de:	b97c      	cbnz	r4, 8009800 <__pow5mult+0x48>
 80097e0:	2010      	movs	r0, #16
 80097e2:	f7ff fd87 	bl	80092f4 <malloc>
 80097e6:	4602      	mov	r2, r0
 80097e8:	61f8      	str	r0, [r7, #28]
 80097ea:	b928      	cbnz	r0, 80097f8 <__pow5mult+0x40>
 80097ec:	4b1d      	ldr	r3, [pc, #116]	@ (8009864 <__pow5mult+0xac>)
 80097ee:	481e      	ldr	r0, [pc, #120]	@ (8009868 <__pow5mult+0xb0>)
 80097f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80097f4:	f000 fbea 	bl	8009fcc <__assert_func>
 80097f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097fc:	6004      	str	r4, [r0, #0]
 80097fe:	60c4      	str	r4, [r0, #12]
 8009800:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009808:	b94c      	cbnz	r4, 800981e <__pow5mult+0x66>
 800980a:	f240 2171 	movw	r1, #625	@ 0x271
 800980e:	4638      	mov	r0, r7
 8009810:	f7ff ff1a 	bl	8009648 <__i2b>
 8009814:	2300      	movs	r3, #0
 8009816:	f8c8 0008 	str.w	r0, [r8, #8]
 800981a:	4604      	mov	r4, r0
 800981c:	6003      	str	r3, [r0, #0]
 800981e:	f04f 0900 	mov.w	r9, #0
 8009822:	07eb      	lsls	r3, r5, #31
 8009824:	d50a      	bpl.n	800983c <__pow5mult+0x84>
 8009826:	4631      	mov	r1, r6
 8009828:	4622      	mov	r2, r4
 800982a:	4638      	mov	r0, r7
 800982c:	f7ff ff22 	bl	8009674 <__multiply>
 8009830:	4631      	mov	r1, r6
 8009832:	4680      	mov	r8, r0
 8009834:	4638      	mov	r0, r7
 8009836:	f7ff fe53 	bl	80094e0 <_Bfree>
 800983a:	4646      	mov	r6, r8
 800983c:	106d      	asrs	r5, r5, #1
 800983e:	d00b      	beq.n	8009858 <__pow5mult+0xa0>
 8009840:	6820      	ldr	r0, [r4, #0]
 8009842:	b938      	cbnz	r0, 8009854 <__pow5mult+0x9c>
 8009844:	4622      	mov	r2, r4
 8009846:	4621      	mov	r1, r4
 8009848:	4638      	mov	r0, r7
 800984a:	f7ff ff13 	bl	8009674 <__multiply>
 800984e:	6020      	str	r0, [r4, #0]
 8009850:	f8c0 9000 	str.w	r9, [r0]
 8009854:	4604      	mov	r4, r0
 8009856:	e7e4      	b.n	8009822 <__pow5mult+0x6a>
 8009858:	4630      	mov	r0, r6
 800985a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800985e:	bf00      	nop
 8009860:	0800ba8c 	.word	0x0800ba8c
 8009864:	0800b959 	.word	0x0800b959
 8009868:	0800b9d9 	.word	0x0800b9d9

0800986c <__lshift>:
 800986c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009870:	460c      	mov	r4, r1
 8009872:	6849      	ldr	r1, [r1, #4]
 8009874:	6923      	ldr	r3, [r4, #16]
 8009876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800987a:	68a3      	ldr	r3, [r4, #8]
 800987c:	4607      	mov	r7, r0
 800987e:	4691      	mov	r9, r2
 8009880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009884:	f108 0601 	add.w	r6, r8, #1
 8009888:	42b3      	cmp	r3, r6
 800988a:	db0b      	blt.n	80098a4 <__lshift+0x38>
 800988c:	4638      	mov	r0, r7
 800988e:	f7ff fde7 	bl	8009460 <_Balloc>
 8009892:	4605      	mov	r5, r0
 8009894:	b948      	cbnz	r0, 80098aa <__lshift+0x3e>
 8009896:	4602      	mov	r2, r0
 8009898:	4b28      	ldr	r3, [pc, #160]	@ (800993c <__lshift+0xd0>)
 800989a:	4829      	ldr	r0, [pc, #164]	@ (8009940 <__lshift+0xd4>)
 800989c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80098a0:	f000 fb94 	bl	8009fcc <__assert_func>
 80098a4:	3101      	adds	r1, #1
 80098a6:	005b      	lsls	r3, r3, #1
 80098a8:	e7ee      	b.n	8009888 <__lshift+0x1c>
 80098aa:	2300      	movs	r3, #0
 80098ac:	f100 0114 	add.w	r1, r0, #20
 80098b0:	f100 0210 	add.w	r2, r0, #16
 80098b4:	4618      	mov	r0, r3
 80098b6:	4553      	cmp	r3, sl
 80098b8:	db33      	blt.n	8009922 <__lshift+0xb6>
 80098ba:	6920      	ldr	r0, [r4, #16]
 80098bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098c0:	f104 0314 	add.w	r3, r4, #20
 80098c4:	f019 091f 	ands.w	r9, r9, #31
 80098c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098d0:	d02b      	beq.n	800992a <__lshift+0xbe>
 80098d2:	f1c9 0e20 	rsb	lr, r9, #32
 80098d6:	468a      	mov	sl, r1
 80098d8:	2200      	movs	r2, #0
 80098da:	6818      	ldr	r0, [r3, #0]
 80098dc:	fa00 f009 	lsl.w	r0, r0, r9
 80098e0:	4310      	orrs	r0, r2
 80098e2:	f84a 0b04 	str.w	r0, [sl], #4
 80098e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ea:	459c      	cmp	ip, r3
 80098ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80098f0:	d8f3      	bhi.n	80098da <__lshift+0x6e>
 80098f2:	ebac 0304 	sub.w	r3, ip, r4
 80098f6:	3b15      	subs	r3, #21
 80098f8:	f023 0303 	bic.w	r3, r3, #3
 80098fc:	3304      	adds	r3, #4
 80098fe:	f104 0015 	add.w	r0, r4, #21
 8009902:	4560      	cmp	r0, ip
 8009904:	bf88      	it	hi
 8009906:	2304      	movhi	r3, #4
 8009908:	50ca      	str	r2, [r1, r3]
 800990a:	b10a      	cbz	r2, 8009910 <__lshift+0xa4>
 800990c:	f108 0602 	add.w	r6, r8, #2
 8009910:	3e01      	subs	r6, #1
 8009912:	4638      	mov	r0, r7
 8009914:	612e      	str	r6, [r5, #16]
 8009916:	4621      	mov	r1, r4
 8009918:	f7ff fde2 	bl	80094e0 <_Bfree>
 800991c:	4628      	mov	r0, r5
 800991e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009922:	f842 0f04 	str.w	r0, [r2, #4]!
 8009926:	3301      	adds	r3, #1
 8009928:	e7c5      	b.n	80098b6 <__lshift+0x4a>
 800992a:	3904      	subs	r1, #4
 800992c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009930:	f841 2f04 	str.w	r2, [r1, #4]!
 8009934:	459c      	cmp	ip, r3
 8009936:	d8f9      	bhi.n	800992c <__lshift+0xc0>
 8009938:	e7ea      	b.n	8009910 <__lshift+0xa4>
 800993a:	bf00      	nop
 800993c:	0800b9c8 	.word	0x0800b9c8
 8009940:	0800b9d9 	.word	0x0800b9d9

08009944 <__mcmp>:
 8009944:	690a      	ldr	r2, [r1, #16]
 8009946:	4603      	mov	r3, r0
 8009948:	6900      	ldr	r0, [r0, #16]
 800994a:	1a80      	subs	r0, r0, r2
 800994c:	b530      	push	{r4, r5, lr}
 800994e:	d10e      	bne.n	800996e <__mcmp+0x2a>
 8009950:	3314      	adds	r3, #20
 8009952:	3114      	adds	r1, #20
 8009954:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009958:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800995c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009960:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009964:	4295      	cmp	r5, r2
 8009966:	d003      	beq.n	8009970 <__mcmp+0x2c>
 8009968:	d205      	bcs.n	8009976 <__mcmp+0x32>
 800996a:	f04f 30ff 	mov.w	r0, #4294967295
 800996e:	bd30      	pop	{r4, r5, pc}
 8009970:	42a3      	cmp	r3, r4
 8009972:	d3f3      	bcc.n	800995c <__mcmp+0x18>
 8009974:	e7fb      	b.n	800996e <__mcmp+0x2a>
 8009976:	2001      	movs	r0, #1
 8009978:	e7f9      	b.n	800996e <__mcmp+0x2a>
	...

0800997c <__mdiff>:
 800997c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009980:	4689      	mov	r9, r1
 8009982:	4606      	mov	r6, r0
 8009984:	4611      	mov	r1, r2
 8009986:	4648      	mov	r0, r9
 8009988:	4614      	mov	r4, r2
 800998a:	f7ff ffdb 	bl	8009944 <__mcmp>
 800998e:	1e05      	subs	r5, r0, #0
 8009990:	d112      	bne.n	80099b8 <__mdiff+0x3c>
 8009992:	4629      	mov	r1, r5
 8009994:	4630      	mov	r0, r6
 8009996:	f7ff fd63 	bl	8009460 <_Balloc>
 800999a:	4602      	mov	r2, r0
 800999c:	b928      	cbnz	r0, 80099aa <__mdiff+0x2e>
 800999e:	4b3f      	ldr	r3, [pc, #252]	@ (8009a9c <__mdiff+0x120>)
 80099a0:	f240 2137 	movw	r1, #567	@ 0x237
 80099a4:	483e      	ldr	r0, [pc, #248]	@ (8009aa0 <__mdiff+0x124>)
 80099a6:	f000 fb11 	bl	8009fcc <__assert_func>
 80099aa:	2301      	movs	r3, #1
 80099ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80099b0:	4610      	mov	r0, r2
 80099b2:	b003      	add	sp, #12
 80099b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099b8:	bfbc      	itt	lt
 80099ba:	464b      	movlt	r3, r9
 80099bc:	46a1      	movlt	r9, r4
 80099be:	4630      	mov	r0, r6
 80099c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80099c4:	bfba      	itte	lt
 80099c6:	461c      	movlt	r4, r3
 80099c8:	2501      	movlt	r5, #1
 80099ca:	2500      	movge	r5, #0
 80099cc:	f7ff fd48 	bl	8009460 <_Balloc>
 80099d0:	4602      	mov	r2, r0
 80099d2:	b918      	cbnz	r0, 80099dc <__mdiff+0x60>
 80099d4:	4b31      	ldr	r3, [pc, #196]	@ (8009a9c <__mdiff+0x120>)
 80099d6:	f240 2145 	movw	r1, #581	@ 0x245
 80099da:	e7e3      	b.n	80099a4 <__mdiff+0x28>
 80099dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80099e0:	6926      	ldr	r6, [r4, #16]
 80099e2:	60c5      	str	r5, [r0, #12]
 80099e4:	f109 0310 	add.w	r3, r9, #16
 80099e8:	f109 0514 	add.w	r5, r9, #20
 80099ec:	f104 0e14 	add.w	lr, r4, #20
 80099f0:	f100 0b14 	add.w	fp, r0, #20
 80099f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80099f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80099fc:	9301      	str	r3, [sp, #4]
 80099fe:	46d9      	mov	r9, fp
 8009a00:	f04f 0c00 	mov.w	ip, #0
 8009a04:	9b01      	ldr	r3, [sp, #4]
 8009a06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009a0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009a0e:	9301      	str	r3, [sp, #4]
 8009a10:	fa1f f38a 	uxth.w	r3, sl
 8009a14:	4619      	mov	r1, r3
 8009a16:	b283      	uxth	r3, r0
 8009a18:	1acb      	subs	r3, r1, r3
 8009a1a:	0c00      	lsrs	r0, r0, #16
 8009a1c:	4463      	add	r3, ip
 8009a1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a2c:	4576      	cmp	r6, lr
 8009a2e:	f849 3b04 	str.w	r3, [r9], #4
 8009a32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a36:	d8e5      	bhi.n	8009a04 <__mdiff+0x88>
 8009a38:	1b33      	subs	r3, r6, r4
 8009a3a:	3b15      	subs	r3, #21
 8009a3c:	f023 0303 	bic.w	r3, r3, #3
 8009a40:	3415      	adds	r4, #21
 8009a42:	3304      	adds	r3, #4
 8009a44:	42a6      	cmp	r6, r4
 8009a46:	bf38      	it	cc
 8009a48:	2304      	movcc	r3, #4
 8009a4a:	441d      	add	r5, r3
 8009a4c:	445b      	add	r3, fp
 8009a4e:	461e      	mov	r6, r3
 8009a50:	462c      	mov	r4, r5
 8009a52:	4544      	cmp	r4, r8
 8009a54:	d30e      	bcc.n	8009a74 <__mdiff+0xf8>
 8009a56:	f108 0103 	add.w	r1, r8, #3
 8009a5a:	1b49      	subs	r1, r1, r5
 8009a5c:	f021 0103 	bic.w	r1, r1, #3
 8009a60:	3d03      	subs	r5, #3
 8009a62:	45a8      	cmp	r8, r5
 8009a64:	bf38      	it	cc
 8009a66:	2100      	movcc	r1, #0
 8009a68:	440b      	add	r3, r1
 8009a6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a6e:	b191      	cbz	r1, 8009a96 <__mdiff+0x11a>
 8009a70:	6117      	str	r7, [r2, #16]
 8009a72:	e79d      	b.n	80099b0 <__mdiff+0x34>
 8009a74:	f854 1b04 	ldr.w	r1, [r4], #4
 8009a78:	46e6      	mov	lr, ip
 8009a7a:	0c08      	lsrs	r0, r1, #16
 8009a7c:	fa1c fc81 	uxtah	ip, ip, r1
 8009a80:	4471      	add	r1, lr
 8009a82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009a86:	b289      	uxth	r1, r1
 8009a88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a8c:	f846 1b04 	str.w	r1, [r6], #4
 8009a90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a94:	e7dd      	b.n	8009a52 <__mdiff+0xd6>
 8009a96:	3f01      	subs	r7, #1
 8009a98:	e7e7      	b.n	8009a6a <__mdiff+0xee>
 8009a9a:	bf00      	nop
 8009a9c:	0800b9c8 	.word	0x0800b9c8
 8009aa0:	0800b9d9 	.word	0x0800b9d9

08009aa4 <__d2b>:
 8009aa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009aa8:	460f      	mov	r7, r1
 8009aaa:	2101      	movs	r1, #1
 8009aac:	ec59 8b10 	vmov	r8, r9, d0
 8009ab0:	4616      	mov	r6, r2
 8009ab2:	f7ff fcd5 	bl	8009460 <_Balloc>
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	b930      	cbnz	r0, 8009ac8 <__d2b+0x24>
 8009aba:	4602      	mov	r2, r0
 8009abc:	4b23      	ldr	r3, [pc, #140]	@ (8009b4c <__d2b+0xa8>)
 8009abe:	4824      	ldr	r0, [pc, #144]	@ (8009b50 <__d2b+0xac>)
 8009ac0:	f240 310f 	movw	r1, #783	@ 0x30f
 8009ac4:	f000 fa82 	bl	8009fcc <__assert_func>
 8009ac8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009acc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ad0:	b10d      	cbz	r5, 8009ad6 <__d2b+0x32>
 8009ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ad6:	9301      	str	r3, [sp, #4]
 8009ad8:	f1b8 0300 	subs.w	r3, r8, #0
 8009adc:	d023      	beq.n	8009b26 <__d2b+0x82>
 8009ade:	4668      	mov	r0, sp
 8009ae0:	9300      	str	r3, [sp, #0]
 8009ae2:	f7ff fd84 	bl	80095ee <__lo0bits>
 8009ae6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009aea:	b1d0      	cbz	r0, 8009b22 <__d2b+0x7e>
 8009aec:	f1c0 0320 	rsb	r3, r0, #32
 8009af0:	fa02 f303 	lsl.w	r3, r2, r3
 8009af4:	430b      	orrs	r3, r1
 8009af6:	40c2      	lsrs	r2, r0
 8009af8:	6163      	str	r3, [r4, #20]
 8009afa:	9201      	str	r2, [sp, #4]
 8009afc:	9b01      	ldr	r3, [sp, #4]
 8009afe:	61a3      	str	r3, [r4, #24]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	bf0c      	ite	eq
 8009b04:	2201      	moveq	r2, #1
 8009b06:	2202      	movne	r2, #2
 8009b08:	6122      	str	r2, [r4, #16]
 8009b0a:	b1a5      	cbz	r5, 8009b36 <__d2b+0x92>
 8009b0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009b10:	4405      	add	r5, r0
 8009b12:	603d      	str	r5, [r7, #0]
 8009b14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009b18:	6030      	str	r0, [r6, #0]
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	b003      	add	sp, #12
 8009b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b22:	6161      	str	r1, [r4, #20]
 8009b24:	e7ea      	b.n	8009afc <__d2b+0x58>
 8009b26:	a801      	add	r0, sp, #4
 8009b28:	f7ff fd61 	bl	80095ee <__lo0bits>
 8009b2c:	9b01      	ldr	r3, [sp, #4]
 8009b2e:	6163      	str	r3, [r4, #20]
 8009b30:	3020      	adds	r0, #32
 8009b32:	2201      	movs	r2, #1
 8009b34:	e7e8      	b.n	8009b08 <__d2b+0x64>
 8009b36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009b3e:	6038      	str	r0, [r7, #0]
 8009b40:	6918      	ldr	r0, [r3, #16]
 8009b42:	f7ff fd35 	bl	80095b0 <__hi0bits>
 8009b46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b4a:	e7e5      	b.n	8009b18 <__d2b+0x74>
 8009b4c:	0800b9c8 	.word	0x0800b9c8
 8009b50:	0800b9d9 	.word	0x0800b9d9

08009b54 <__ssputs_r>:
 8009b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b58:	688e      	ldr	r6, [r1, #8]
 8009b5a:	461f      	mov	r7, r3
 8009b5c:	42be      	cmp	r6, r7
 8009b5e:	680b      	ldr	r3, [r1, #0]
 8009b60:	4682      	mov	sl, r0
 8009b62:	460c      	mov	r4, r1
 8009b64:	4690      	mov	r8, r2
 8009b66:	d82d      	bhi.n	8009bc4 <__ssputs_r+0x70>
 8009b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b70:	d026      	beq.n	8009bc0 <__ssputs_r+0x6c>
 8009b72:	6965      	ldr	r5, [r4, #20]
 8009b74:	6909      	ldr	r1, [r1, #16]
 8009b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b7a:	eba3 0901 	sub.w	r9, r3, r1
 8009b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b82:	1c7b      	adds	r3, r7, #1
 8009b84:	444b      	add	r3, r9
 8009b86:	106d      	asrs	r5, r5, #1
 8009b88:	429d      	cmp	r5, r3
 8009b8a:	bf38      	it	cc
 8009b8c:	461d      	movcc	r5, r3
 8009b8e:	0553      	lsls	r3, r2, #21
 8009b90:	d527      	bpl.n	8009be2 <__ssputs_r+0x8e>
 8009b92:	4629      	mov	r1, r5
 8009b94:	f7ff fbd8 	bl	8009348 <_malloc_r>
 8009b98:	4606      	mov	r6, r0
 8009b9a:	b360      	cbz	r0, 8009bf6 <__ssputs_r+0xa2>
 8009b9c:	6921      	ldr	r1, [r4, #16]
 8009b9e:	464a      	mov	r2, r9
 8009ba0:	f000 fa06 	bl	8009fb0 <memcpy>
 8009ba4:	89a3      	ldrh	r3, [r4, #12]
 8009ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bae:	81a3      	strh	r3, [r4, #12]
 8009bb0:	6126      	str	r6, [r4, #16]
 8009bb2:	6165      	str	r5, [r4, #20]
 8009bb4:	444e      	add	r6, r9
 8009bb6:	eba5 0509 	sub.w	r5, r5, r9
 8009bba:	6026      	str	r6, [r4, #0]
 8009bbc:	60a5      	str	r5, [r4, #8]
 8009bbe:	463e      	mov	r6, r7
 8009bc0:	42be      	cmp	r6, r7
 8009bc2:	d900      	bls.n	8009bc6 <__ssputs_r+0x72>
 8009bc4:	463e      	mov	r6, r7
 8009bc6:	6820      	ldr	r0, [r4, #0]
 8009bc8:	4632      	mov	r2, r6
 8009bca:	4641      	mov	r1, r8
 8009bcc:	f000 f9c6 	bl	8009f5c <memmove>
 8009bd0:	68a3      	ldr	r3, [r4, #8]
 8009bd2:	1b9b      	subs	r3, r3, r6
 8009bd4:	60a3      	str	r3, [r4, #8]
 8009bd6:	6823      	ldr	r3, [r4, #0]
 8009bd8:	4433      	add	r3, r6
 8009bda:	6023      	str	r3, [r4, #0]
 8009bdc:	2000      	movs	r0, #0
 8009bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be2:	462a      	mov	r2, r5
 8009be4:	f000 fa36 	bl	800a054 <_realloc_r>
 8009be8:	4606      	mov	r6, r0
 8009bea:	2800      	cmp	r0, #0
 8009bec:	d1e0      	bne.n	8009bb0 <__ssputs_r+0x5c>
 8009bee:	6921      	ldr	r1, [r4, #16]
 8009bf0:	4650      	mov	r0, sl
 8009bf2:	f7ff fb35 	bl	8009260 <_free_r>
 8009bf6:	230c      	movs	r3, #12
 8009bf8:	f8ca 3000 	str.w	r3, [sl]
 8009bfc:	89a3      	ldrh	r3, [r4, #12]
 8009bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c02:	81a3      	strh	r3, [r4, #12]
 8009c04:	f04f 30ff 	mov.w	r0, #4294967295
 8009c08:	e7e9      	b.n	8009bde <__ssputs_r+0x8a>
	...

08009c0c <_svfiprintf_r>:
 8009c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c10:	4698      	mov	r8, r3
 8009c12:	898b      	ldrh	r3, [r1, #12]
 8009c14:	061b      	lsls	r3, r3, #24
 8009c16:	b09d      	sub	sp, #116	@ 0x74
 8009c18:	4607      	mov	r7, r0
 8009c1a:	460d      	mov	r5, r1
 8009c1c:	4614      	mov	r4, r2
 8009c1e:	d510      	bpl.n	8009c42 <_svfiprintf_r+0x36>
 8009c20:	690b      	ldr	r3, [r1, #16]
 8009c22:	b973      	cbnz	r3, 8009c42 <_svfiprintf_r+0x36>
 8009c24:	2140      	movs	r1, #64	@ 0x40
 8009c26:	f7ff fb8f 	bl	8009348 <_malloc_r>
 8009c2a:	6028      	str	r0, [r5, #0]
 8009c2c:	6128      	str	r0, [r5, #16]
 8009c2e:	b930      	cbnz	r0, 8009c3e <_svfiprintf_r+0x32>
 8009c30:	230c      	movs	r3, #12
 8009c32:	603b      	str	r3, [r7, #0]
 8009c34:	f04f 30ff 	mov.w	r0, #4294967295
 8009c38:	b01d      	add	sp, #116	@ 0x74
 8009c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c3e:	2340      	movs	r3, #64	@ 0x40
 8009c40:	616b      	str	r3, [r5, #20]
 8009c42:	2300      	movs	r3, #0
 8009c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c46:	2320      	movs	r3, #32
 8009c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c50:	2330      	movs	r3, #48	@ 0x30
 8009c52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009df0 <_svfiprintf_r+0x1e4>
 8009c56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c5a:	f04f 0901 	mov.w	r9, #1
 8009c5e:	4623      	mov	r3, r4
 8009c60:	469a      	mov	sl, r3
 8009c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c66:	b10a      	cbz	r2, 8009c6c <_svfiprintf_r+0x60>
 8009c68:	2a25      	cmp	r2, #37	@ 0x25
 8009c6a:	d1f9      	bne.n	8009c60 <_svfiprintf_r+0x54>
 8009c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009c70:	d00b      	beq.n	8009c8a <_svfiprintf_r+0x7e>
 8009c72:	465b      	mov	r3, fp
 8009c74:	4622      	mov	r2, r4
 8009c76:	4629      	mov	r1, r5
 8009c78:	4638      	mov	r0, r7
 8009c7a:	f7ff ff6b 	bl	8009b54 <__ssputs_r>
 8009c7e:	3001      	adds	r0, #1
 8009c80:	f000 80a7 	beq.w	8009dd2 <_svfiprintf_r+0x1c6>
 8009c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c86:	445a      	add	r2, fp
 8009c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f000 809f 	beq.w	8009dd2 <_svfiprintf_r+0x1c6>
 8009c94:	2300      	movs	r3, #0
 8009c96:	f04f 32ff 	mov.w	r2, #4294967295
 8009c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c9e:	f10a 0a01 	add.w	sl, sl, #1
 8009ca2:	9304      	str	r3, [sp, #16]
 8009ca4:	9307      	str	r3, [sp, #28]
 8009ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009cac:	4654      	mov	r4, sl
 8009cae:	2205      	movs	r2, #5
 8009cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cb4:	484e      	ldr	r0, [pc, #312]	@ (8009df0 <_svfiprintf_r+0x1e4>)
 8009cb6:	f7f6 fa8b 	bl	80001d0 <memchr>
 8009cba:	9a04      	ldr	r2, [sp, #16]
 8009cbc:	b9d8      	cbnz	r0, 8009cf6 <_svfiprintf_r+0xea>
 8009cbe:	06d0      	lsls	r0, r2, #27
 8009cc0:	bf44      	itt	mi
 8009cc2:	2320      	movmi	r3, #32
 8009cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc8:	0711      	lsls	r1, r2, #28
 8009cca:	bf44      	itt	mi
 8009ccc:	232b      	movmi	r3, #43	@ 0x2b
 8009cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cd8:	d015      	beq.n	8009d06 <_svfiprintf_r+0xfa>
 8009cda:	9a07      	ldr	r2, [sp, #28]
 8009cdc:	4654      	mov	r4, sl
 8009cde:	2000      	movs	r0, #0
 8009ce0:	f04f 0c0a 	mov.w	ip, #10
 8009ce4:	4621      	mov	r1, r4
 8009ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cea:	3b30      	subs	r3, #48	@ 0x30
 8009cec:	2b09      	cmp	r3, #9
 8009cee:	d94b      	bls.n	8009d88 <_svfiprintf_r+0x17c>
 8009cf0:	b1b0      	cbz	r0, 8009d20 <_svfiprintf_r+0x114>
 8009cf2:	9207      	str	r2, [sp, #28]
 8009cf4:	e014      	b.n	8009d20 <_svfiprintf_r+0x114>
 8009cf6:	eba0 0308 	sub.w	r3, r0, r8
 8009cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	9304      	str	r3, [sp, #16]
 8009d02:	46a2      	mov	sl, r4
 8009d04:	e7d2      	b.n	8009cac <_svfiprintf_r+0xa0>
 8009d06:	9b03      	ldr	r3, [sp, #12]
 8009d08:	1d19      	adds	r1, r3, #4
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	9103      	str	r1, [sp, #12]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	bfbb      	ittet	lt
 8009d12:	425b      	neglt	r3, r3
 8009d14:	f042 0202 	orrlt.w	r2, r2, #2
 8009d18:	9307      	strge	r3, [sp, #28]
 8009d1a:	9307      	strlt	r3, [sp, #28]
 8009d1c:	bfb8      	it	lt
 8009d1e:	9204      	strlt	r2, [sp, #16]
 8009d20:	7823      	ldrb	r3, [r4, #0]
 8009d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d24:	d10a      	bne.n	8009d3c <_svfiprintf_r+0x130>
 8009d26:	7863      	ldrb	r3, [r4, #1]
 8009d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d2a:	d132      	bne.n	8009d92 <_svfiprintf_r+0x186>
 8009d2c:	9b03      	ldr	r3, [sp, #12]
 8009d2e:	1d1a      	adds	r2, r3, #4
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	9203      	str	r2, [sp, #12]
 8009d34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d38:	3402      	adds	r4, #2
 8009d3a:	9305      	str	r3, [sp, #20]
 8009d3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e00 <_svfiprintf_r+0x1f4>
 8009d40:	7821      	ldrb	r1, [r4, #0]
 8009d42:	2203      	movs	r2, #3
 8009d44:	4650      	mov	r0, sl
 8009d46:	f7f6 fa43 	bl	80001d0 <memchr>
 8009d4a:	b138      	cbz	r0, 8009d5c <_svfiprintf_r+0x150>
 8009d4c:	9b04      	ldr	r3, [sp, #16]
 8009d4e:	eba0 000a 	sub.w	r0, r0, sl
 8009d52:	2240      	movs	r2, #64	@ 0x40
 8009d54:	4082      	lsls	r2, r0
 8009d56:	4313      	orrs	r3, r2
 8009d58:	3401      	adds	r4, #1
 8009d5a:	9304      	str	r3, [sp, #16]
 8009d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d60:	4824      	ldr	r0, [pc, #144]	@ (8009df4 <_svfiprintf_r+0x1e8>)
 8009d62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d66:	2206      	movs	r2, #6
 8009d68:	f7f6 fa32 	bl	80001d0 <memchr>
 8009d6c:	2800      	cmp	r0, #0
 8009d6e:	d036      	beq.n	8009dde <_svfiprintf_r+0x1d2>
 8009d70:	4b21      	ldr	r3, [pc, #132]	@ (8009df8 <_svfiprintf_r+0x1ec>)
 8009d72:	bb1b      	cbnz	r3, 8009dbc <_svfiprintf_r+0x1b0>
 8009d74:	9b03      	ldr	r3, [sp, #12]
 8009d76:	3307      	adds	r3, #7
 8009d78:	f023 0307 	bic.w	r3, r3, #7
 8009d7c:	3308      	adds	r3, #8
 8009d7e:	9303      	str	r3, [sp, #12]
 8009d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d82:	4433      	add	r3, r6
 8009d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d86:	e76a      	b.n	8009c5e <_svfiprintf_r+0x52>
 8009d88:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d8c:	460c      	mov	r4, r1
 8009d8e:	2001      	movs	r0, #1
 8009d90:	e7a8      	b.n	8009ce4 <_svfiprintf_r+0xd8>
 8009d92:	2300      	movs	r3, #0
 8009d94:	3401      	adds	r4, #1
 8009d96:	9305      	str	r3, [sp, #20]
 8009d98:	4619      	mov	r1, r3
 8009d9a:	f04f 0c0a 	mov.w	ip, #10
 8009d9e:	4620      	mov	r0, r4
 8009da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009da4:	3a30      	subs	r2, #48	@ 0x30
 8009da6:	2a09      	cmp	r2, #9
 8009da8:	d903      	bls.n	8009db2 <_svfiprintf_r+0x1a6>
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d0c6      	beq.n	8009d3c <_svfiprintf_r+0x130>
 8009dae:	9105      	str	r1, [sp, #20]
 8009db0:	e7c4      	b.n	8009d3c <_svfiprintf_r+0x130>
 8009db2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009db6:	4604      	mov	r4, r0
 8009db8:	2301      	movs	r3, #1
 8009dba:	e7f0      	b.n	8009d9e <_svfiprintf_r+0x192>
 8009dbc:	ab03      	add	r3, sp, #12
 8009dbe:	9300      	str	r3, [sp, #0]
 8009dc0:	462a      	mov	r2, r5
 8009dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8009dfc <_svfiprintf_r+0x1f0>)
 8009dc4:	a904      	add	r1, sp, #16
 8009dc6:	4638      	mov	r0, r7
 8009dc8:	f7fd fe5e 	bl	8007a88 <_printf_float>
 8009dcc:	1c42      	adds	r2, r0, #1
 8009dce:	4606      	mov	r6, r0
 8009dd0:	d1d6      	bne.n	8009d80 <_svfiprintf_r+0x174>
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	065b      	lsls	r3, r3, #25
 8009dd6:	f53f af2d 	bmi.w	8009c34 <_svfiprintf_r+0x28>
 8009dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ddc:	e72c      	b.n	8009c38 <_svfiprintf_r+0x2c>
 8009dde:	ab03      	add	r3, sp, #12
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	462a      	mov	r2, r5
 8009de4:	4b05      	ldr	r3, [pc, #20]	@ (8009dfc <_svfiprintf_r+0x1f0>)
 8009de6:	a904      	add	r1, sp, #16
 8009de8:	4638      	mov	r0, r7
 8009dea:	f7fe f8e5 	bl	8007fb8 <_printf_i>
 8009dee:	e7ed      	b.n	8009dcc <_svfiprintf_r+0x1c0>
 8009df0:	0800ba32 	.word	0x0800ba32
 8009df4:	0800ba3c 	.word	0x0800ba3c
 8009df8:	08007a89 	.word	0x08007a89
 8009dfc:	08009b55 	.word	0x08009b55
 8009e00:	0800ba38 	.word	0x0800ba38

08009e04 <__sflush_r>:
 8009e04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e0c:	0716      	lsls	r6, r2, #28
 8009e0e:	4605      	mov	r5, r0
 8009e10:	460c      	mov	r4, r1
 8009e12:	d454      	bmi.n	8009ebe <__sflush_r+0xba>
 8009e14:	684b      	ldr	r3, [r1, #4]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	dc02      	bgt.n	8009e20 <__sflush_r+0x1c>
 8009e1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	dd48      	ble.n	8009eb2 <__sflush_r+0xae>
 8009e20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e22:	2e00      	cmp	r6, #0
 8009e24:	d045      	beq.n	8009eb2 <__sflush_r+0xae>
 8009e26:	2300      	movs	r3, #0
 8009e28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e2c:	682f      	ldr	r7, [r5, #0]
 8009e2e:	6a21      	ldr	r1, [r4, #32]
 8009e30:	602b      	str	r3, [r5, #0]
 8009e32:	d030      	beq.n	8009e96 <__sflush_r+0x92>
 8009e34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e36:	89a3      	ldrh	r3, [r4, #12]
 8009e38:	0759      	lsls	r1, r3, #29
 8009e3a:	d505      	bpl.n	8009e48 <__sflush_r+0x44>
 8009e3c:	6863      	ldr	r3, [r4, #4]
 8009e3e:	1ad2      	subs	r2, r2, r3
 8009e40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e42:	b10b      	cbz	r3, 8009e48 <__sflush_r+0x44>
 8009e44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e46:	1ad2      	subs	r2, r2, r3
 8009e48:	2300      	movs	r3, #0
 8009e4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e4c:	6a21      	ldr	r1, [r4, #32]
 8009e4e:	4628      	mov	r0, r5
 8009e50:	47b0      	blx	r6
 8009e52:	1c43      	adds	r3, r0, #1
 8009e54:	89a3      	ldrh	r3, [r4, #12]
 8009e56:	d106      	bne.n	8009e66 <__sflush_r+0x62>
 8009e58:	6829      	ldr	r1, [r5, #0]
 8009e5a:	291d      	cmp	r1, #29
 8009e5c:	d82b      	bhi.n	8009eb6 <__sflush_r+0xb2>
 8009e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8009f08 <__sflush_r+0x104>)
 8009e60:	40ca      	lsrs	r2, r1
 8009e62:	07d6      	lsls	r6, r2, #31
 8009e64:	d527      	bpl.n	8009eb6 <__sflush_r+0xb2>
 8009e66:	2200      	movs	r2, #0
 8009e68:	6062      	str	r2, [r4, #4]
 8009e6a:	04d9      	lsls	r1, r3, #19
 8009e6c:	6922      	ldr	r2, [r4, #16]
 8009e6e:	6022      	str	r2, [r4, #0]
 8009e70:	d504      	bpl.n	8009e7c <__sflush_r+0x78>
 8009e72:	1c42      	adds	r2, r0, #1
 8009e74:	d101      	bne.n	8009e7a <__sflush_r+0x76>
 8009e76:	682b      	ldr	r3, [r5, #0]
 8009e78:	b903      	cbnz	r3, 8009e7c <__sflush_r+0x78>
 8009e7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e7e:	602f      	str	r7, [r5, #0]
 8009e80:	b1b9      	cbz	r1, 8009eb2 <__sflush_r+0xae>
 8009e82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e86:	4299      	cmp	r1, r3
 8009e88:	d002      	beq.n	8009e90 <__sflush_r+0x8c>
 8009e8a:	4628      	mov	r0, r5
 8009e8c:	f7ff f9e8 	bl	8009260 <_free_r>
 8009e90:	2300      	movs	r3, #0
 8009e92:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e94:	e00d      	b.n	8009eb2 <__sflush_r+0xae>
 8009e96:	2301      	movs	r3, #1
 8009e98:	4628      	mov	r0, r5
 8009e9a:	47b0      	blx	r6
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	1c50      	adds	r0, r2, #1
 8009ea0:	d1c9      	bne.n	8009e36 <__sflush_r+0x32>
 8009ea2:	682b      	ldr	r3, [r5, #0]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d0c6      	beq.n	8009e36 <__sflush_r+0x32>
 8009ea8:	2b1d      	cmp	r3, #29
 8009eaa:	d001      	beq.n	8009eb0 <__sflush_r+0xac>
 8009eac:	2b16      	cmp	r3, #22
 8009eae:	d11e      	bne.n	8009eee <__sflush_r+0xea>
 8009eb0:	602f      	str	r7, [r5, #0]
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	e022      	b.n	8009efc <__sflush_r+0xf8>
 8009eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eba:	b21b      	sxth	r3, r3
 8009ebc:	e01b      	b.n	8009ef6 <__sflush_r+0xf2>
 8009ebe:	690f      	ldr	r7, [r1, #16]
 8009ec0:	2f00      	cmp	r7, #0
 8009ec2:	d0f6      	beq.n	8009eb2 <__sflush_r+0xae>
 8009ec4:	0793      	lsls	r3, r2, #30
 8009ec6:	680e      	ldr	r6, [r1, #0]
 8009ec8:	bf08      	it	eq
 8009eca:	694b      	ldreq	r3, [r1, #20]
 8009ecc:	600f      	str	r7, [r1, #0]
 8009ece:	bf18      	it	ne
 8009ed0:	2300      	movne	r3, #0
 8009ed2:	eba6 0807 	sub.w	r8, r6, r7
 8009ed6:	608b      	str	r3, [r1, #8]
 8009ed8:	f1b8 0f00 	cmp.w	r8, #0
 8009edc:	dde9      	ble.n	8009eb2 <__sflush_r+0xae>
 8009ede:	6a21      	ldr	r1, [r4, #32]
 8009ee0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009ee2:	4643      	mov	r3, r8
 8009ee4:	463a      	mov	r2, r7
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	47b0      	blx	r6
 8009eea:	2800      	cmp	r0, #0
 8009eec:	dc08      	bgt.n	8009f00 <__sflush_r+0xfc>
 8009eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ef6:	81a3      	strh	r3, [r4, #12]
 8009ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8009efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f00:	4407      	add	r7, r0
 8009f02:	eba8 0800 	sub.w	r8, r8, r0
 8009f06:	e7e7      	b.n	8009ed8 <__sflush_r+0xd4>
 8009f08:	20400001 	.word	0x20400001

08009f0c <_fflush_r>:
 8009f0c:	b538      	push	{r3, r4, r5, lr}
 8009f0e:	690b      	ldr	r3, [r1, #16]
 8009f10:	4605      	mov	r5, r0
 8009f12:	460c      	mov	r4, r1
 8009f14:	b913      	cbnz	r3, 8009f1c <_fflush_r+0x10>
 8009f16:	2500      	movs	r5, #0
 8009f18:	4628      	mov	r0, r5
 8009f1a:	bd38      	pop	{r3, r4, r5, pc}
 8009f1c:	b118      	cbz	r0, 8009f26 <_fflush_r+0x1a>
 8009f1e:	6a03      	ldr	r3, [r0, #32]
 8009f20:	b90b      	cbnz	r3, 8009f26 <_fflush_r+0x1a>
 8009f22:	f7fe f9f3 	bl	800830c <__sinit>
 8009f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d0f3      	beq.n	8009f16 <_fflush_r+0xa>
 8009f2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f30:	07d0      	lsls	r0, r2, #31
 8009f32:	d404      	bmi.n	8009f3e <_fflush_r+0x32>
 8009f34:	0599      	lsls	r1, r3, #22
 8009f36:	d402      	bmi.n	8009f3e <_fflush_r+0x32>
 8009f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f3a:	f7fe fb36 	bl	80085aa <__retarget_lock_acquire_recursive>
 8009f3e:	4628      	mov	r0, r5
 8009f40:	4621      	mov	r1, r4
 8009f42:	f7ff ff5f 	bl	8009e04 <__sflush_r>
 8009f46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f48:	07da      	lsls	r2, r3, #31
 8009f4a:	4605      	mov	r5, r0
 8009f4c:	d4e4      	bmi.n	8009f18 <_fflush_r+0xc>
 8009f4e:	89a3      	ldrh	r3, [r4, #12]
 8009f50:	059b      	lsls	r3, r3, #22
 8009f52:	d4e1      	bmi.n	8009f18 <_fflush_r+0xc>
 8009f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f56:	f7fe fb29 	bl	80085ac <__retarget_lock_release_recursive>
 8009f5a:	e7dd      	b.n	8009f18 <_fflush_r+0xc>

08009f5c <memmove>:
 8009f5c:	4288      	cmp	r0, r1
 8009f5e:	b510      	push	{r4, lr}
 8009f60:	eb01 0402 	add.w	r4, r1, r2
 8009f64:	d902      	bls.n	8009f6c <memmove+0x10>
 8009f66:	4284      	cmp	r4, r0
 8009f68:	4623      	mov	r3, r4
 8009f6a:	d807      	bhi.n	8009f7c <memmove+0x20>
 8009f6c:	1e43      	subs	r3, r0, #1
 8009f6e:	42a1      	cmp	r1, r4
 8009f70:	d008      	beq.n	8009f84 <memmove+0x28>
 8009f72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f7a:	e7f8      	b.n	8009f6e <memmove+0x12>
 8009f7c:	4402      	add	r2, r0
 8009f7e:	4601      	mov	r1, r0
 8009f80:	428a      	cmp	r2, r1
 8009f82:	d100      	bne.n	8009f86 <memmove+0x2a>
 8009f84:	bd10      	pop	{r4, pc}
 8009f86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f8e:	e7f7      	b.n	8009f80 <memmove+0x24>

08009f90 <_sbrk_r>:
 8009f90:	b538      	push	{r3, r4, r5, lr}
 8009f92:	4d06      	ldr	r5, [pc, #24]	@ (8009fac <_sbrk_r+0x1c>)
 8009f94:	2300      	movs	r3, #0
 8009f96:	4604      	mov	r4, r0
 8009f98:	4608      	mov	r0, r1
 8009f9a:	602b      	str	r3, [r5, #0]
 8009f9c:	f7f9 fdfa 	bl	8003b94 <_sbrk>
 8009fa0:	1c43      	adds	r3, r0, #1
 8009fa2:	d102      	bne.n	8009faa <_sbrk_r+0x1a>
 8009fa4:	682b      	ldr	r3, [r5, #0]
 8009fa6:	b103      	cbz	r3, 8009faa <_sbrk_r+0x1a>
 8009fa8:	6023      	str	r3, [r4, #0]
 8009faa:	bd38      	pop	{r3, r4, r5, pc}
 8009fac:	20000618 	.word	0x20000618

08009fb0 <memcpy>:
 8009fb0:	440a      	add	r2, r1
 8009fb2:	4291      	cmp	r1, r2
 8009fb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fb8:	d100      	bne.n	8009fbc <memcpy+0xc>
 8009fba:	4770      	bx	lr
 8009fbc:	b510      	push	{r4, lr}
 8009fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fc6:	4291      	cmp	r1, r2
 8009fc8:	d1f9      	bne.n	8009fbe <memcpy+0xe>
 8009fca:	bd10      	pop	{r4, pc}

08009fcc <__assert_func>:
 8009fcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009fce:	4614      	mov	r4, r2
 8009fd0:	461a      	mov	r2, r3
 8009fd2:	4b09      	ldr	r3, [pc, #36]	@ (8009ff8 <__assert_func+0x2c>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4605      	mov	r5, r0
 8009fd8:	68d8      	ldr	r0, [r3, #12]
 8009fda:	b14c      	cbz	r4, 8009ff0 <__assert_func+0x24>
 8009fdc:	4b07      	ldr	r3, [pc, #28]	@ (8009ffc <__assert_func+0x30>)
 8009fde:	9100      	str	r1, [sp, #0]
 8009fe0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009fe4:	4906      	ldr	r1, [pc, #24]	@ (800a000 <__assert_func+0x34>)
 8009fe6:	462b      	mov	r3, r5
 8009fe8:	f000 f870 	bl	800a0cc <fiprintf>
 8009fec:	f000 f880 	bl	800a0f0 <abort>
 8009ff0:	4b04      	ldr	r3, [pc, #16]	@ (800a004 <__assert_func+0x38>)
 8009ff2:	461c      	mov	r4, r3
 8009ff4:	e7f3      	b.n	8009fde <__assert_func+0x12>
 8009ff6:	bf00      	nop
 8009ff8:	20000020 	.word	0x20000020
 8009ffc:	0800ba4d 	.word	0x0800ba4d
 800a000:	0800ba5a 	.word	0x0800ba5a
 800a004:	0800ba88 	.word	0x0800ba88

0800a008 <_calloc_r>:
 800a008:	b570      	push	{r4, r5, r6, lr}
 800a00a:	fba1 5402 	umull	r5, r4, r1, r2
 800a00e:	b934      	cbnz	r4, 800a01e <_calloc_r+0x16>
 800a010:	4629      	mov	r1, r5
 800a012:	f7ff f999 	bl	8009348 <_malloc_r>
 800a016:	4606      	mov	r6, r0
 800a018:	b928      	cbnz	r0, 800a026 <_calloc_r+0x1e>
 800a01a:	4630      	mov	r0, r6
 800a01c:	bd70      	pop	{r4, r5, r6, pc}
 800a01e:	220c      	movs	r2, #12
 800a020:	6002      	str	r2, [r0, #0]
 800a022:	2600      	movs	r6, #0
 800a024:	e7f9      	b.n	800a01a <_calloc_r+0x12>
 800a026:	462a      	mov	r2, r5
 800a028:	4621      	mov	r1, r4
 800a02a:	f7fe fa40 	bl	80084ae <memset>
 800a02e:	e7f4      	b.n	800a01a <_calloc_r+0x12>

0800a030 <__ascii_mbtowc>:
 800a030:	b082      	sub	sp, #8
 800a032:	b901      	cbnz	r1, 800a036 <__ascii_mbtowc+0x6>
 800a034:	a901      	add	r1, sp, #4
 800a036:	b142      	cbz	r2, 800a04a <__ascii_mbtowc+0x1a>
 800a038:	b14b      	cbz	r3, 800a04e <__ascii_mbtowc+0x1e>
 800a03a:	7813      	ldrb	r3, [r2, #0]
 800a03c:	600b      	str	r3, [r1, #0]
 800a03e:	7812      	ldrb	r2, [r2, #0]
 800a040:	1e10      	subs	r0, r2, #0
 800a042:	bf18      	it	ne
 800a044:	2001      	movne	r0, #1
 800a046:	b002      	add	sp, #8
 800a048:	4770      	bx	lr
 800a04a:	4610      	mov	r0, r2
 800a04c:	e7fb      	b.n	800a046 <__ascii_mbtowc+0x16>
 800a04e:	f06f 0001 	mvn.w	r0, #1
 800a052:	e7f8      	b.n	800a046 <__ascii_mbtowc+0x16>

0800a054 <_realloc_r>:
 800a054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a058:	4607      	mov	r7, r0
 800a05a:	4614      	mov	r4, r2
 800a05c:	460d      	mov	r5, r1
 800a05e:	b921      	cbnz	r1, 800a06a <_realloc_r+0x16>
 800a060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a064:	4611      	mov	r1, r2
 800a066:	f7ff b96f 	b.w	8009348 <_malloc_r>
 800a06a:	b92a      	cbnz	r2, 800a078 <_realloc_r+0x24>
 800a06c:	f7ff f8f8 	bl	8009260 <_free_r>
 800a070:	4625      	mov	r5, r4
 800a072:	4628      	mov	r0, r5
 800a074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a078:	f000 f841 	bl	800a0fe <_malloc_usable_size_r>
 800a07c:	4284      	cmp	r4, r0
 800a07e:	4606      	mov	r6, r0
 800a080:	d802      	bhi.n	800a088 <_realloc_r+0x34>
 800a082:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a086:	d8f4      	bhi.n	800a072 <_realloc_r+0x1e>
 800a088:	4621      	mov	r1, r4
 800a08a:	4638      	mov	r0, r7
 800a08c:	f7ff f95c 	bl	8009348 <_malloc_r>
 800a090:	4680      	mov	r8, r0
 800a092:	b908      	cbnz	r0, 800a098 <_realloc_r+0x44>
 800a094:	4645      	mov	r5, r8
 800a096:	e7ec      	b.n	800a072 <_realloc_r+0x1e>
 800a098:	42b4      	cmp	r4, r6
 800a09a:	4622      	mov	r2, r4
 800a09c:	4629      	mov	r1, r5
 800a09e:	bf28      	it	cs
 800a0a0:	4632      	movcs	r2, r6
 800a0a2:	f7ff ff85 	bl	8009fb0 <memcpy>
 800a0a6:	4629      	mov	r1, r5
 800a0a8:	4638      	mov	r0, r7
 800a0aa:	f7ff f8d9 	bl	8009260 <_free_r>
 800a0ae:	e7f1      	b.n	800a094 <_realloc_r+0x40>

0800a0b0 <__ascii_wctomb>:
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	4608      	mov	r0, r1
 800a0b4:	b141      	cbz	r1, 800a0c8 <__ascii_wctomb+0x18>
 800a0b6:	2aff      	cmp	r2, #255	@ 0xff
 800a0b8:	d904      	bls.n	800a0c4 <__ascii_wctomb+0x14>
 800a0ba:	228a      	movs	r2, #138	@ 0x8a
 800a0bc:	601a      	str	r2, [r3, #0]
 800a0be:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c2:	4770      	bx	lr
 800a0c4:	700a      	strb	r2, [r1, #0]
 800a0c6:	2001      	movs	r0, #1
 800a0c8:	4770      	bx	lr
	...

0800a0cc <fiprintf>:
 800a0cc:	b40e      	push	{r1, r2, r3}
 800a0ce:	b503      	push	{r0, r1, lr}
 800a0d0:	4601      	mov	r1, r0
 800a0d2:	ab03      	add	r3, sp, #12
 800a0d4:	4805      	ldr	r0, [pc, #20]	@ (800a0ec <fiprintf+0x20>)
 800a0d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0da:	6800      	ldr	r0, [r0, #0]
 800a0dc:	9301      	str	r3, [sp, #4]
 800a0de:	f000 f83f 	bl	800a160 <_vfiprintf_r>
 800a0e2:	b002      	add	sp, #8
 800a0e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0e8:	b003      	add	sp, #12
 800a0ea:	4770      	bx	lr
 800a0ec:	20000020 	.word	0x20000020

0800a0f0 <abort>:
 800a0f0:	b508      	push	{r3, lr}
 800a0f2:	2006      	movs	r0, #6
 800a0f4:	f000 fa08 	bl	800a508 <raise>
 800a0f8:	2001      	movs	r0, #1
 800a0fa:	f7f9 fcd3 	bl	8003aa4 <_exit>

0800a0fe <_malloc_usable_size_r>:
 800a0fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a102:	1f18      	subs	r0, r3, #4
 800a104:	2b00      	cmp	r3, #0
 800a106:	bfbc      	itt	lt
 800a108:	580b      	ldrlt	r3, [r1, r0]
 800a10a:	18c0      	addlt	r0, r0, r3
 800a10c:	4770      	bx	lr

0800a10e <__sfputc_r>:
 800a10e:	6893      	ldr	r3, [r2, #8]
 800a110:	3b01      	subs	r3, #1
 800a112:	2b00      	cmp	r3, #0
 800a114:	b410      	push	{r4}
 800a116:	6093      	str	r3, [r2, #8]
 800a118:	da08      	bge.n	800a12c <__sfputc_r+0x1e>
 800a11a:	6994      	ldr	r4, [r2, #24]
 800a11c:	42a3      	cmp	r3, r4
 800a11e:	db01      	blt.n	800a124 <__sfputc_r+0x16>
 800a120:	290a      	cmp	r1, #10
 800a122:	d103      	bne.n	800a12c <__sfputc_r+0x1e>
 800a124:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a128:	f000 b932 	b.w	800a390 <__swbuf_r>
 800a12c:	6813      	ldr	r3, [r2, #0]
 800a12e:	1c58      	adds	r0, r3, #1
 800a130:	6010      	str	r0, [r2, #0]
 800a132:	7019      	strb	r1, [r3, #0]
 800a134:	4608      	mov	r0, r1
 800a136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <__sfputs_r>:
 800a13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a13e:	4606      	mov	r6, r0
 800a140:	460f      	mov	r7, r1
 800a142:	4614      	mov	r4, r2
 800a144:	18d5      	adds	r5, r2, r3
 800a146:	42ac      	cmp	r4, r5
 800a148:	d101      	bne.n	800a14e <__sfputs_r+0x12>
 800a14a:	2000      	movs	r0, #0
 800a14c:	e007      	b.n	800a15e <__sfputs_r+0x22>
 800a14e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a152:	463a      	mov	r2, r7
 800a154:	4630      	mov	r0, r6
 800a156:	f7ff ffda 	bl	800a10e <__sfputc_r>
 800a15a:	1c43      	adds	r3, r0, #1
 800a15c:	d1f3      	bne.n	800a146 <__sfputs_r+0xa>
 800a15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a160 <_vfiprintf_r>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	460d      	mov	r5, r1
 800a166:	b09d      	sub	sp, #116	@ 0x74
 800a168:	4614      	mov	r4, r2
 800a16a:	4698      	mov	r8, r3
 800a16c:	4606      	mov	r6, r0
 800a16e:	b118      	cbz	r0, 800a178 <_vfiprintf_r+0x18>
 800a170:	6a03      	ldr	r3, [r0, #32]
 800a172:	b90b      	cbnz	r3, 800a178 <_vfiprintf_r+0x18>
 800a174:	f7fe f8ca 	bl	800830c <__sinit>
 800a178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a17a:	07d9      	lsls	r1, r3, #31
 800a17c:	d405      	bmi.n	800a18a <_vfiprintf_r+0x2a>
 800a17e:	89ab      	ldrh	r3, [r5, #12]
 800a180:	059a      	lsls	r2, r3, #22
 800a182:	d402      	bmi.n	800a18a <_vfiprintf_r+0x2a>
 800a184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a186:	f7fe fa10 	bl	80085aa <__retarget_lock_acquire_recursive>
 800a18a:	89ab      	ldrh	r3, [r5, #12]
 800a18c:	071b      	lsls	r3, r3, #28
 800a18e:	d501      	bpl.n	800a194 <_vfiprintf_r+0x34>
 800a190:	692b      	ldr	r3, [r5, #16]
 800a192:	b99b      	cbnz	r3, 800a1bc <_vfiprintf_r+0x5c>
 800a194:	4629      	mov	r1, r5
 800a196:	4630      	mov	r0, r6
 800a198:	f000 f938 	bl	800a40c <__swsetup_r>
 800a19c:	b170      	cbz	r0, 800a1bc <_vfiprintf_r+0x5c>
 800a19e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1a0:	07dc      	lsls	r4, r3, #31
 800a1a2:	d504      	bpl.n	800a1ae <_vfiprintf_r+0x4e>
 800a1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a8:	b01d      	add	sp, #116	@ 0x74
 800a1aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ae:	89ab      	ldrh	r3, [r5, #12]
 800a1b0:	0598      	lsls	r0, r3, #22
 800a1b2:	d4f7      	bmi.n	800a1a4 <_vfiprintf_r+0x44>
 800a1b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1b6:	f7fe f9f9 	bl	80085ac <__retarget_lock_release_recursive>
 800a1ba:	e7f3      	b.n	800a1a4 <_vfiprintf_r+0x44>
 800a1bc:	2300      	movs	r3, #0
 800a1be:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1c0:	2320      	movs	r3, #32
 800a1c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1ca:	2330      	movs	r3, #48	@ 0x30
 800a1cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a37c <_vfiprintf_r+0x21c>
 800a1d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1d4:	f04f 0901 	mov.w	r9, #1
 800a1d8:	4623      	mov	r3, r4
 800a1da:	469a      	mov	sl, r3
 800a1dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1e0:	b10a      	cbz	r2, 800a1e6 <_vfiprintf_r+0x86>
 800a1e2:	2a25      	cmp	r2, #37	@ 0x25
 800a1e4:	d1f9      	bne.n	800a1da <_vfiprintf_r+0x7a>
 800a1e6:	ebba 0b04 	subs.w	fp, sl, r4
 800a1ea:	d00b      	beq.n	800a204 <_vfiprintf_r+0xa4>
 800a1ec:	465b      	mov	r3, fp
 800a1ee:	4622      	mov	r2, r4
 800a1f0:	4629      	mov	r1, r5
 800a1f2:	4630      	mov	r0, r6
 800a1f4:	f7ff ffa2 	bl	800a13c <__sfputs_r>
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	f000 80a7 	beq.w	800a34c <_vfiprintf_r+0x1ec>
 800a1fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a200:	445a      	add	r2, fp
 800a202:	9209      	str	r2, [sp, #36]	@ 0x24
 800a204:	f89a 3000 	ldrb.w	r3, [sl]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f000 809f 	beq.w	800a34c <_vfiprintf_r+0x1ec>
 800a20e:	2300      	movs	r3, #0
 800a210:	f04f 32ff 	mov.w	r2, #4294967295
 800a214:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a218:	f10a 0a01 	add.w	sl, sl, #1
 800a21c:	9304      	str	r3, [sp, #16]
 800a21e:	9307      	str	r3, [sp, #28]
 800a220:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a224:	931a      	str	r3, [sp, #104]	@ 0x68
 800a226:	4654      	mov	r4, sl
 800a228:	2205      	movs	r2, #5
 800a22a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a22e:	4853      	ldr	r0, [pc, #332]	@ (800a37c <_vfiprintf_r+0x21c>)
 800a230:	f7f5 ffce 	bl	80001d0 <memchr>
 800a234:	9a04      	ldr	r2, [sp, #16]
 800a236:	b9d8      	cbnz	r0, 800a270 <_vfiprintf_r+0x110>
 800a238:	06d1      	lsls	r1, r2, #27
 800a23a:	bf44      	itt	mi
 800a23c:	2320      	movmi	r3, #32
 800a23e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a242:	0713      	lsls	r3, r2, #28
 800a244:	bf44      	itt	mi
 800a246:	232b      	movmi	r3, #43	@ 0x2b
 800a248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a24c:	f89a 3000 	ldrb.w	r3, [sl]
 800a250:	2b2a      	cmp	r3, #42	@ 0x2a
 800a252:	d015      	beq.n	800a280 <_vfiprintf_r+0x120>
 800a254:	9a07      	ldr	r2, [sp, #28]
 800a256:	4654      	mov	r4, sl
 800a258:	2000      	movs	r0, #0
 800a25a:	f04f 0c0a 	mov.w	ip, #10
 800a25e:	4621      	mov	r1, r4
 800a260:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a264:	3b30      	subs	r3, #48	@ 0x30
 800a266:	2b09      	cmp	r3, #9
 800a268:	d94b      	bls.n	800a302 <_vfiprintf_r+0x1a2>
 800a26a:	b1b0      	cbz	r0, 800a29a <_vfiprintf_r+0x13a>
 800a26c:	9207      	str	r2, [sp, #28]
 800a26e:	e014      	b.n	800a29a <_vfiprintf_r+0x13a>
 800a270:	eba0 0308 	sub.w	r3, r0, r8
 800a274:	fa09 f303 	lsl.w	r3, r9, r3
 800a278:	4313      	orrs	r3, r2
 800a27a:	9304      	str	r3, [sp, #16]
 800a27c:	46a2      	mov	sl, r4
 800a27e:	e7d2      	b.n	800a226 <_vfiprintf_r+0xc6>
 800a280:	9b03      	ldr	r3, [sp, #12]
 800a282:	1d19      	adds	r1, r3, #4
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	9103      	str	r1, [sp, #12]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	bfbb      	ittet	lt
 800a28c:	425b      	neglt	r3, r3
 800a28e:	f042 0202 	orrlt.w	r2, r2, #2
 800a292:	9307      	strge	r3, [sp, #28]
 800a294:	9307      	strlt	r3, [sp, #28]
 800a296:	bfb8      	it	lt
 800a298:	9204      	strlt	r2, [sp, #16]
 800a29a:	7823      	ldrb	r3, [r4, #0]
 800a29c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a29e:	d10a      	bne.n	800a2b6 <_vfiprintf_r+0x156>
 800a2a0:	7863      	ldrb	r3, [r4, #1]
 800a2a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2a4:	d132      	bne.n	800a30c <_vfiprintf_r+0x1ac>
 800a2a6:	9b03      	ldr	r3, [sp, #12]
 800a2a8:	1d1a      	adds	r2, r3, #4
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	9203      	str	r2, [sp, #12]
 800a2ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2b2:	3402      	adds	r4, #2
 800a2b4:	9305      	str	r3, [sp, #20]
 800a2b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a38c <_vfiprintf_r+0x22c>
 800a2ba:	7821      	ldrb	r1, [r4, #0]
 800a2bc:	2203      	movs	r2, #3
 800a2be:	4650      	mov	r0, sl
 800a2c0:	f7f5 ff86 	bl	80001d0 <memchr>
 800a2c4:	b138      	cbz	r0, 800a2d6 <_vfiprintf_r+0x176>
 800a2c6:	9b04      	ldr	r3, [sp, #16]
 800a2c8:	eba0 000a 	sub.w	r0, r0, sl
 800a2cc:	2240      	movs	r2, #64	@ 0x40
 800a2ce:	4082      	lsls	r2, r0
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	3401      	adds	r4, #1
 800a2d4:	9304      	str	r3, [sp, #16]
 800a2d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2da:	4829      	ldr	r0, [pc, #164]	@ (800a380 <_vfiprintf_r+0x220>)
 800a2dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2e0:	2206      	movs	r2, #6
 800a2e2:	f7f5 ff75 	bl	80001d0 <memchr>
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	d03f      	beq.n	800a36a <_vfiprintf_r+0x20a>
 800a2ea:	4b26      	ldr	r3, [pc, #152]	@ (800a384 <_vfiprintf_r+0x224>)
 800a2ec:	bb1b      	cbnz	r3, 800a336 <_vfiprintf_r+0x1d6>
 800a2ee:	9b03      	ldr	r3, [sp, #12]
 800a2f0:	3307      	adds	r3, #7
 800a2f2:	f023 0307 	bic.w	r3, r3, #7
 800a2f6:	3308      	adds	r3, #8
 800a2f8:	9303      	str	r3, [sp, #12]
 800a2fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2fc:	443b      	add	r3, r7
 800a2fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a300:	e76a      	b.n	800a1d8 <_vfiprintf_r+0x78>
 800a302:	fb0c 3202 	mla	r2, ip, r2, r3
 800a306:	460c      	mov	r4, r1
 800a308:	2001      	movs	r0, #1
 800a30a:	e7a8      	b.n	800a25e <_vfiprintf_r+0xfe>
 800a30c:	2300      	movs	r3, #0
 800a30e:	3401      	adds	r4, #1
 800a310:	9305      	str	r3, [sp, #20]
 800a312:	4619      	mov	r1, r3
 800a314:	f04f 0c0a 	mov.w	ip, #10
 800a318:	4620      	mov	r0, r4
 800a31a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a31e:	3a30      	subs	r2, #48	@ 0x30
 800a320:	2a09      	cmp	r2, #9
 800a322:	d903      	bls.n	800a32c <_vfiprintf_r+0x1cc>
 800a324:	2b00      	cmp	r3, #0
 800a326:	d0c6      	beq.n	800a2b6 <_vfiprintf_r+0x156>
 800a328:	9105      	str	r1, [sp, #20]
 800a32a:	e7c4      	b.n	800a2b6 <_vfiprintf_r+0x156>
 800a32c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a330:	4604      	mov	r4, r0
 800a332:	2301      	movs	r3, #1
 800a334:	e7f0      	b.n	800a318 <_vfiprintf_r+0x1b8>
 800a336:	ab03      	add	r3, sp, #12
 800a338:	9300      	str	r3, [sp, #0]
 800a33a:	462a      	mov	r2, r5
 800a33c:	4b12      	ldr	r3, [pc, #72]	@ (800a388 <_vfiprintf_r+0x228>)
 800a33e:	a904      	add	r1, sp, #16
 800a340:	4630      	mov	r0, r6
 800a342:	f7fd fba1 	bl	8007a88 <_printf_float>
 800a346:	4607      	mov	r7, r0
 800a348:	1c78      	adds	r0, r7, #1
 800a34a:	d1d6      	bne.n	800a2fa <_vfiprintf_r+0x19a>
 800a34c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a34e:	07d9      	lsls	r1, r3, #31
 800a350:	d405      	bmi.n	800a35e <_vfiprintf_r+0x1fe>
 800a352:	89ab      	ldrh	r3, [r5, #12]
 800a354:	059a      	lsls	r2, r3, #22
 800a356:	d402      	bmi.n	800a35e <_vfiprintf_r+0x1fe>
 800a358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a35a:	f7fe f927 	bl	80085ac <__retarget_lock_release_recursive>
 800a35e:	89ab      	ldrh	r3, [r5, #12]
 800a360:	065b      	lsls	r3, r3, #25
 800a362:	f53f af1f 	bmi.w	800a1a4 <_vfiprintf_r+0x44>
 800a366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a368:	e71e      	b.n	800a1a8 <_vfiprintf_r+0x48>
 800a36a:	ab03      	add	r3, sp, #12
 800a36c:	9300      	str	r3, [sp, #0]
 800a36e:	462a      	mov	r2, r5
 800a370:	4b05      	ldr	r3, [pc, #20]	@ (800a388 <_vfiprintf_r+0x228>)
 800a372:	a904      	add	r1, sp, #16
 800a374:	4630      	mov	r0, r6
 800a376:	f7fd fe1f 	bl	8007fb8 <_printf_i>
 800a37a:	e7e4      	b.n	800a346 <_vfiprintf_r+0x1e6>
 800a37c:	0800ba32 	.word	0x0800ba32
 800a380:	0800ba3c 	.word	0x0800ba3c
 800a384:	08007a89 	.word	0x08007a89
 800a388:	0800a13d 	.word	0x0800a13d
 800a38c:	0800ba38 	.word	0x0800ba38

0800a390 <__swbuf_r>:
 800a390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a392:	460e      	mov	r6, r1
 800a394:	4614      	mov	r4, r2
 800a396:	4605      	mov	r5, r0
 800a398:	b118      	cbz	r0, 800a3a2 <__swbuf_r+0x12>
 800a39a:	6a03      	ldr	r3, [r0, #32]
 800a39c:	b90b      	cbnz	r3, 800a3a2 <__swbuf_r+0x12>
 800a39e:	f7fd ffb5 	bl	800830c <__sinit>
 800a3a2:	69a3      	ldr	r3, [r4, #24]
 800a3a4:	60a3      	str	r3, [r4, #8]
 800a3a6:	89a3      	ldrh	r3, [r4, #12]
 800a3a8:	071a      	lsls	r2, r3, #28
 800a3aa:	d501      	bpl.n	800a3b0 <__swbuf_r+0x20>
 800a3ac:	6923      	ldr	r3, [r4, #16]
 800a3ae:	b943      	cbnz	r3, 800a3c2 <__swbuf_r+0x32>
 800a3b0:	4621      	mov	r1, r4
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	f000 f82a 	bl	800a40c <__swsetup_r>
 800a3b8:	b118      	cbz	r0, 800a3c2 <__swbuf_r+0x32>
 800a3ba:	f04f 37ff 	mov.w	r7, #4294967295
 800a3be:	4638      	mov	r0, r7
 800a3c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	6922      	ldr	r2, [r4, #16]
 800a3c6:	1a98      	subs	r0, r3, r2
 800a3c8:	6963      	ldr	r3, [r4, #20]
 800a3ca:	b2f6      	uxtb	r6, r6
 800a3cc:	4283      	cmp	r3, r0
 800a3ce:	4637      	mov	r7, r6
 800a3d0:	dc05      	bgt.n	800a3de <__swbuf_r+0x4e>
 800a3d2:	4621      	mov	r1, r4
 800a3d4:	4628      	mov	r0, r5
 800a3d6:	f7ff fd99 	bl	8009f0c <_fflush_r>
 800a3da:	2800      	cmp	r0, #0
 800a3dc:	d1ed      	bne.n	800a3ba <__swbuf_r+0x2a>
 800a3de:	68a3      	ldr	r3, [r4, #8]
 800a3e0:	3b01      	subs	r3, #1
 800a3e2:	60a3      	str	r3, [r4, #8]
 800a3e4:	6823      	ldr	r3, [r4, #0]
 800a3e6:	1c5a      	adds	r2, r3, #1
 800a3e8:	6022      	str	r2, [r4, #0]
 800a3ea:	701e      	strb	r6, [r3, #0]
 800a3ec:	6962      	ldr	r2, [r4, #20]
 800a3ee:	1c43      	adds	r3, r0, #1
 800a3f0:	429a      	cmp	r2, r3
 800a3f2:	d004      	beq.n	800a3fe <__swbuf_r+0x6e>
 800a3f4:	89a3      	ldrh	r3, [r4, #12]
 800a3f6:	07db      	lsls	r3, r3, #31
 800a3f8:	d5e1      	bpl.n	800a3be <__swbuf_r+0x2e>
 800a3fa:	2e0a      	cmp	r6, #10
 800a3fc:	d1df      	bne.n	800a3be <__swbuf_r+0x2e>
 800a3fe:	4621      	mov	r1, r4
 800a400:	4628      	mov	r0, r5
 800a402:	f7ff fd83 	bl	8009f0c <_fflush_r>
 800a406:	2800      	cmp	r0, #0
 800a408:	d0d9      	beq.n	800a3be <__swbuf_r+0x2e>
 800a40a:	e7d6      	b.n	800a3ba <__swbuf_r+0x2a>

0800a40c <__swsetup_r>:
 800a40c:	b538      	push	{r3, r4, r5, lr}
 800a40e:	4b29      	ldr	r3, [pc, #164]	@ (800a4b4 <__swsetup_r+0xa8>)
 800a410:	4605      	mov	r5, r0
 800a412:	6818      	ldr	r0, [r3, #0]
 800a414:	460c      	mov	r4, r1
 800a416:	b118      	cbz	r0, 800a420 <__swsetup_r+0x14>
 800a418:	6a03      	ldr	r3, [r0, #32]
 800a41a:	b90b      	cbnz	r3, 800a420 <__swsetup_r+0x14>
 800a41c:	f7fd ff76 	bl	800830c <__sinit>
 800a420:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a424:	0719      	lsls	r1, r3, #28
 800a426:	d422      	bmi.n	800a46e <__swsetup_r+0x62>
 800a428:	06da      	lsls	r2, r3, #27
 800a42a:	d407      	bmi.n	800a43c <__swsetup_r+0x30>
 800a42c:	2209      	movs	r2, #9
 800a42e:	602a      	str	r2, [r5, #0]
 800a430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a434:	81a3      	strh	r3, [r4, #12]
 800a436:	f04f 30ff 	mov.w	r0, #4294967295
 800a43a:	e033      	b.n	800a4a4 <__swsetup_r+0x98>
 800a43c:	0758      	lsls	r0, r3, #29
 800a43e:	d512      	bpl.n	800a466 <__swsetup_r+0x5a>
 800a440:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a442:	b141      	cbz	r1, 800a456 <__swsetup_r+0x4a>
 800a444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a448:	4299      	cmp	r1, r3
 800a44a:	d002      	beq.n	800a452 <__swsetup_r+0x46>
 800a44c:	4628      	mov	r0, r5
 800a44e:	f7fe ff07 	bl	8009260 <_free_r>
 800a452:	2300      	movs	r3, #0
 800a454:	6363      	str	r3, [r4, #52]	@ 0x34
 800a456:	89a3      	ldrh	r3, [r4, #12]
 800a458:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a45c:	81a3      	strh	r3, [r4, #12]
 800a45e:	2300      	movs	r3, #0
 800a460:	6063      	str	r3, [r4, #4]
 800a462:	6923      	ldr	r3, [r4, #16]
 800a464:	6023      	str	r3, [r4, #0]
 800a466:	89a3      	ldrh	r3, [r4, #12]
 800a468:	f043 0308 	orr.w	r3, r3, #8
 800a46c:	81a3      	strh	r3, [r4, #12]
 800a46e:	6923      	ldr	r3, [r4, #16]
 800a470:	b94b      	cbnz	r3, 800a486 <__swsetup_r+0x7a>
 800a472:	89a3      	ldrh	r3, [r4, #12]
 800a474:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a478:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a47c:	d003      	beq.n	800a486 <__swsetup_r+0x7a>
 800a47e:	4621      	mov	r1, r4
 800a480:	4628      	mov	r0, r5
 800a482:	f000 f883 	bl	800a58c <__smakebuf_r>
 800a486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a48a:	f013 0201 	ands.w	r2, r3, #1
 800a48e:	d00a      	beq.n	800a4a6 <__swsetup_r+0x9a>
 800a490:	2200      	movs	r2, #0
 800a492:	60a2      	str	r2, [r4, #8]
 800a494:	6962      	ldr	r2, [r4, #20]
 800a496:	4252      	negs	r2, r2
 800a498:	61a2      	str	r2, [r4, #24]
 800a49a:	6922      	ldr	r2, [r4, #16]
 800a49c:	b942      	cbnz	r2, 800a4b0 <__swsetup_r+0xa4>
 800a49e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a4a2:	d1c5      	bne.n	800a430 <__swsetup_r+0x24>
 800a4a4:	bd38      	pop	{r3, r4, r5, pc}
 800a4a6:	0799      	lsls	r1, r3, #30
 800a4a8:	bf58      	it	pl
 800a4aa:	6962      	ldrpl	r2, [r4, #20]
 800a4ac:	60a2      	str	r2, [r4, #8]
 800a4ae:	e7f4      	b.n	800a49a <__swsetup_r+0x8e>
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	e7f7      	b.n	800a4a4 <__swsetup_r+0x98>
 800a4b4:	20000020 	.word	0x20000020

0800a4b8 <_raise_r>:
 800a4b8:	291f      	cmp	r1, #31
 800a4ba:	b538      	push	{r3, r4, r5, lr}
 800a4bc:	4605      	mov	r5, r0
 800a4be:	460c      	mov	r4, r1
 800a4c0:	d904      	bls.n	800a4cc <_raise_r+0x14>
 800a4c2:	2316      	movs	r3, #22
 800a4c4:	6003      	str	r3, [r0, #0]
 800a4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ca:	bd38      	pop	{r3, r4, r5, pc}
 800a4cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a4ce:	b112      	cbz	r2, 800a4d6 <_raise_r+0x1e>
 800a4d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4d4:	b94b      	cbnz	r3, 800a4ea <_raise_r+0x32>
 800a4d6:	4628      	mov	r0, r5
 800a4d8:	f000 f830 	bl	800a53c <_getpid_r>
 800a4dc:	4622      	mov	r2, r4
 800a4de:	4601      	mov	r1, r0
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4e6:	f000 b817 	b.w	800a518 <_kill_r>
 800a4ea:	2b01      	cmp	r3, #1
 800a4ec:	d00a      	beq.n	800a504 <_raise_r+0x4c>
 800a4ee:	1c59      	adds	r1, r3, #1
 800a4f0:	d103      	bne.n	800a4fa <_raise_r+0x42>
 800a4f2:	2316      	movs	r3, #22
 800a4f4:	6003      	str	r3, [r0, #0]
 800a4f6:	2001      	movs	r0, #1
 800a4f8:	e7e7      	b.n	800a4ca <_raise_r+0x12>
 800a4fa:	2100      	movs	r1, #0
 800a4fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a500:	4620      	mov	r0, r4
 800a502:	4798      	blx	r3
 800a504:	2000      	movs	r0, #0
 800a506:	e7e0      	b.n	800a4ca <_raise_r+0x12>

0800a508 <raise>:
 800a508:	4b02      	ldr	r3, [pc, #8]	@ (800a514 <raise+0xc>)
 800a50a:	4601      	mov	r1, r0
 800a50c:	6818      	ldr	r0, [r3, #0]
 800a50e:	f7ff bfd3 	b.w	800a4b8 <_raise_r>
 800a512:	bf00      	nop
 800a514:	20000020 	.word	0x20000020

0800a518 <_kill_r>:
 800a518:	b538      	push	{r3, r4, r5, lr}
 800a51a:	4d07      	ldr	r5, [pc, #28]	@ (800a538 <_kill_r+0x20>)
 800a51c:	2300      	movs	r3, #0
 800a51e:	4604      	mov	r4, r0
 800a520:	4608      	mov	r0, r1
 800a522:	4611      	mov	r1, r2
 800a524:	602b      	str	r3, [r5, #0]
 800a526:	f7f9 faad 	bl	8003a84 <_kill>
 800a52a:	1c43      	adds	r3, r0, #1
 800a52c:	d102      	bne.n	800a534 <_kill_r+0x1c>
 800a52e:	682b      	ldr	r3, [r5, #0]
 800a530:	b103      	cbz	r3, 800a534 <_kill_r+0x1c>
 800a532:	6023      	str	r3, [r4, #0]
 800a534:	bd38      	pop	{r3, r4, r5, pc}
 800a536:	bf00      	nop
 800a538:	20000618 	.word	0x20000618

0800a53c <_getpid_r>:
 800a53c:	f7f9 ba9a 	b.w	8003a74 <_getpid>

0800a540 <__swhatbuf_r>:
 800a540:	b570      	push	{r4, r5, r6, lr}
 800a542:	460c      	mov	r4, r1
 800a544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a548:	2900      	cmp	r1, #0
 800a54a:	b096      	sub	sp, #88	@ 0x58
 800a54c:	4615      	mov	r5, r2
 800a54e:	461e      	mov	r6, r3
 800a550:	da0d      	bge.n	800a56e <__swhatbuf_r+0x2e>
 800a552:	89a3      	ldrh	r3, [r4, #12]
 800a554:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a558:	f04f 0100 	mov.w	r1, #0
 800a55c:	bf14      	ite	ne
 800a55e:	2340      	movne	r3, #64	@ 0x40
 800a560:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a564:	2000      	movs	r0, #0
 800a566:	6031      	str	r1, [r6, #0]
 800a568:	602b      	str	r3, [r5, #0]
 800a56a:	b016      	add	sp, #88	@ 0x58
 800a56c:	bd70      	pop	{r4, r5, r6, pc}
 800a56e:	466a      	mov	r2, sp
 800a570:	f000 f848 	bl	800a604 <_fstat_r>
 800a574:	2800      	cmp	r0, #0
 800a576:	dbec      	blt.n	800a552 <__swhatbuf_r+0x12>
 800a578:	9901      	ldr	r1, [sp, #4]
 800a57a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a57e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a582:	4259      	negs	r1, r3
 800a584:	4159      	adcs	r1, r3
 800a586:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a58a:	e7eb      	b.n	800a564 <__swhatbuf_r+0x24>

0800a58c <__smakebuf_r>:
 800a58c:	898b      	ldrh	r3, [r1, #12]
 800a58e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a590:	079d      	lsls	r5, r3, #30
 800a592:	4606      	mov	r6, r0
 800a594:	460c      	mov	r4, r1
 800a596:	d507      	bpl.n	800a5a8 <__smakebuf_r+0x1c>
 800a598:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a59c:	6023      	str	r3, [r4, #0]
 800a59e:	6123      	str	r3, [r4, #16]
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	6163      	str	r3, [r4, #20]
 800a5a4:	b003      	add	sp, #12
 800a5a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5a8:	ab01      	add	r3, sp, #4
 800a5aa:	466a      	mov	r2, sp
 800a5ac:	f7ff ffc8 	bl	800a540 <__swhatbuf_r>
 800a5b0:	9f00      	ldr	r7, [sp, #0]
 800a5b2:	4605      	mov	r5, r0
 800a5b4:	4639      	mov	r1, r7
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f7fe fec6 	bl	8009348 <_malloc_r>
 800a5bc:	b948      	cbnz	r0, 800a5d2 <__smakebuf_r+0x46>
 800a5be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5c2:	059a      	lsls	r2, r3, #22
 800a5c4:	d4ee      	bmi.n	800a5a4 <__smakebuf_r+0x18>
 800a5c6:	f023 0303 	bic.w	r3, r3, #3
 800a5ca:	f043 0302 	orr.w	r3, r3, #2
 800a5ce:	81a3      	strh	r3, [r4, #12]
 800a5d0:	e7e2      	b.n	800a598 <__smakebuf_r+0xc>
 800a5d2:	89a3      	ldrh	r3, [r4, #12]
 800a5d4:	6020      	str	r0, [r4, #0]
 800a5d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5da:	81a3      	strh	r3, [r4, #12]
 800a5dc:	9b01      	ldr	r3, [sp, #4]
 800a5de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a5e2:	b15b      	cbz	r3, 800a5fc <__smakebuf_r+0x70>
 800a5e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5e8:	4630      	mov	r0, r6
 800a5ea:	f000 f81d 	bl	800a628 <_isatty_r>
 800a5ee:	b128      	cbz	r0, 800a5fc <__smakebuf_r+0x70>
 800a5f0:	89a3      	ldrh	r3, [r4, #12]
 800a5f2:	f023 0303 	bic.w	r3, r3, #3
 800a5f6:	f043 0301 	orr.w	r3, r3, #1
 800a5fa:	81a3      	strh	r3, [r4, #12]
 800a5fc:	89a3      	ldrh	r3, [r4, #12]
 800a5fe:	431d      	orrs	r5, r3
 800a600:	81a5      	strh	r5, [r4, #12]
 800a602:	e7cf      	b.n	800a5a4 <__smakebuf_r+0x18>

0800a604 <_fstat_r>:
 800a604:	b538      	push	{r3, r4, r5, lr}
 800a606:	4d07      	ldr	r5, [pc, #28]	@ (800a624 <_fstat_r+0x20>)
 800a608:	2300      	movs	r3, #0
 800a60a:	4604      	mov	r4, r0
 800a60c:	4608      	mov	r0, r1
 800a60e:	4611      	mov	r1, r2
 800a610:	602b      	str	r3, [r5, #0]
 800a612:	f7f9 fa97 	bl	8003b44 <_fstat>
 800a616:	1c43      	adds	r3, r0, #1
 800a618:	d102      	bne.n	800a620 <_fstat_r+0x1c>
 800a61a:	682b      	ldr	r3, [r5, #0]
 800a61c:	b103      	cbz	r3, 800a620 <_fstat_r+0x1c>
 800a61e:	6023      	str	r3, [r4, #0]
 800a620:	bd38      	pop	{r3, r4, r5, pc}
 800a622:	bf00      	nop
 800a624:	20000618 	.word	0x20000618

0800a628 <_isatty_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4d06      	ldr	r5, [pc, #24]	@ (800a644 <_isatty_r+0x1c>)
 800a62c:	2300      	movs	r3, #0
 800a62e:	4604      	mov	r4, r0
 800a630:	4608      	mov	r0, r1
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	f7f9 fa96 	bl	8003b64 <_isatty>
 800a638:	1c43      	adds	r3, r0, #1
 800a63a:	d102      	bne.n	800a642 <_isatty_r+0x1a>
 800a63c:	682b      	ldr	r3, [r5, #0]
 800a63e:	b103      	cbz	r3, 800a642 <_isatty_r+0x1a>
 800a640:	6023      	str	r3, [r4, #0]
 800a642:	bd38      	pop	{r3, r4, r5, pc}
 800a644:	20000618 	.word	0x20000618

0800a648 <_init>:
 800a648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64a:	bf00      	nop
 800a64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a64e:	bc08      	pop	{r3}
 800a650:	469e      	mov	lr, r3
 800a652:	4770      	bx	lr

0800a654 <_fini>:
 800a654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a656:	bf00      	nop
 800a658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a65a:	bc08      	pop	{r3}
 800a65c:	469e      	mov	lr, r3
 800a65e:	4770      	bx	lr
