
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/szdl/yiweijiafaqi/pa.fromHdl.tcl
# create_project -name yiweijiafaqi -dir "D:/szdl/yiweijiafaqi/planAhead_run_1" -part xc7a100tfgg484-2L
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "yiweijiafaqi.ucf" [current_fileset -constrset]
Adding file 'D:/szdl/yiweijiafaqi/yiweijiafaqi.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {yiweijiafaqi.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top yiweijiafaqi $srcset
# add_files [list {yiweijiafaqi.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tfgg484-2L
Using Verific elaboration
Parsing VHDL file "D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/szdl/yiweijiafaqi/yiweijiafaqi.v" into library work
Loading clock regions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/szdl/yiweijiafaqi/yiweijiafaqi.ucf]
Finished Parsing UCF File [D:/szdl/yiweijiafaqi/yiweijiafaqi.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 767bb3f7
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 870.141 ; gain = 358.848
update_compile_order -fileset sim_1
set_property iostandard LVCMOS18 [get_ports [list A]]
set_property iostandard LVCMOS18 [get_ports [list B]]
set_property iostandard LVCMOS18 [get_ports [list C1]]
set_property iostandard LVCMOS18 [get_ports [list C2]]
set_property iostandard LVCMOS18 [get_ports [list F]]
set_property pulltype PULLDOWN [get_ports [list A]]
set_property pulltype PULLDOWN [get_ports [list B]]
set_property pulltype PULLDOWN [get_ports [list C1]]
startgroup
set_property package_pin T3 [get_ports A]
endgroup
startgroup
set_property package_pin U3 [get_ports B]
endgroup
startgroup
set_property package_pin T4 [get_ports C1]
endgroup
startgroup
set_property package_pin R1 [get_ports C2]
endgroup
startgroup
set_property package_pin P2 [get_ports F]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Apr 26 18:36:51 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
