

================================================================
== Vitis HLS Report for 'compute_node_embedding'
================================================================
* Date:           Mon Apr 12 16:03:21 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1                             |   300000|   300000|          1|          1|          1|  300000|       yes|
        |- VITIS_LOOP_251_1_VITIS_LOOP_252_2  |        ?|        ?|  308 ~ 316|          -|          -|       ?|        no|
        | + VITIS_LOOP_239_1                  |        0|        8|          2|          1|          1|   0 ~ 8|       yes|
        | + VITIS_LOOP_254_3                  |      300|      300|          2|          1|          1|     300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
  Pipeline-2 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes" [GIN_compute.cpp:250]   --->   Operation 17 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln250 = br void %memset.loop" [GIN_compute.cpp:250]   --->   Operation 18 'br' 'br_ln250' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = phi i19 0, void, i19 %empty_91, void %memset.loop.split"   --->   Operation 19 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.80ns)   --->   "%empty_91 = add i19 %empty, i19 1"   --->   Operation 20 'add' 'empty_91' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.71ns)   --->   "%exitcond548 = icmp_eq  i19 %empty, i19 300000"   --->   Operation 22 'icmp' 'exitcond548' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300000, i64 300000, i64 300000"   --->   Operation 23 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond548, void %memset.loop.split, void %split.preheader"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = zext i19 %empty"   --->   Operation 25 'zext' 'p_cast' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %p_cast"   --->   Operation 26 'getelementptr' 'node_embedding_V_addr' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i19 %node_embedding_V_addr"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond548)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond548)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.91>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i32 %num_of_nodes_read" [GIN_compute.cpp:251]   --->   Operation 29 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %num_of_nodes_read, i3 0" [GIN_compute.cpp:251]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i35 %tmp" [GIN_compute.cpp:251]   --->   Operation 31 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.91ns)   --->   "%add_ln251_1 = add i36 %zext_ln251_1, i36 %zext_ln251" [GIN_compute.cpp:251]   --->   Operation 32 'add' 'add_ln251_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln251 = br void" [GIN_compute.cpp:251]   --->   Operation 33 'br' 'br_ln251' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i36 0, void %split.preheader, i36 %add_ln251_2, void" [GIN_compute.cpp:251]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%nd = phi i32 0, void %split.preheader, i32 %select_ln251_1, void" [GIN_compute.cpp:251]   --->   Operation 35 'phi' 'nd' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%nf = phi i4 0, void %split.preheader, i4 %add_ln252, void" [GIN_compute.cpp:252]   --->   Operation 36 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.92ns)   --->   "%add_ln251_2 = add i36 %indvar_flatten, i36 1" [GIN_compute.cpp:251]   --->   Operation 37 'add' 'add_ln251_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln251 = icmp_eq  i36 %indvar_flatten, i36 %add_ln251_1" [GIN_compute.cpp:251]   --->   Operation 38 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %split, void %._crit_edge.loopexit" [GIN_compute.cpp:251]   --->   Operation 39 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.88ns)   --->   "%add_ln251 = add i32 %nd, i32 1" [GIN_compute.cpp:251]   --->   Operation 40 'add' 'add_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.65ns)   --->   "%icmp_ln252 = icmp_eq  i4 %nf, i4 9" [GIN_compute.cpp:252]   --->   Operation 41 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln251)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln251 = select i1 %icmp_ln252, i4 0, i4 %nf" [GIN_compute.cpp:251]   --->   Operation 42 'select' 'select_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.22ns)   --->   "%select_ln251_1 = select i1 %icmp_ln252, i32 %add_ln251, i32 %nd" [GIN_compute.cpp:251]   --->   Operation 43 'select' 'select_ln251_1' <Predicate = (!icmp_ln251)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %select_ln251_1"   --->   Operation 44 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 45 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 45 'mul' 'mul_ln703' <Predicate = (!icmp_ln251)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i32 %select_ln251_1" [GIN_compute.cpp:251]   --->   Operation 46 'trunc' 'trunc_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln251_1 = trunc i32 %select_ln251_1" [GIN_compute.cpp:251]   --->   Operation 47 'trunc' 'trunc_ln251_1' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln251_1, i3 0" [GIN_compute.cpp:251]   --->   Operation 48 'bitconcatenate' 'p_shl_mid2' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i4 %select_ln251" [GIN_compute.cpp:252]   --->   Operation 49 'zext' 'zext_ln252' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln253_1 = add i14 %trunc_ln251, i14 %zext_ln252" [GIN_compute.cpp:253]   --->   Operation 50 'add' 'add_ln253_1' <Predicate = (!icmp_ln251)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 51 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln253 = add i14 %add_ln253_1, i14 %p_shl_mid2" [GIN_compute.cpp:253]   --->   Operation 51 'add' 'add_ln253' <Predicate = (!icmp_ln251)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i14 %add_ln253" [GIN_compute.cpp:253]   --->   Operation 52 'zext' 'zext_ln253' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %zext_ln253" [GIN_compute.cpp:253]   --->   Operation 53 'getelementptr' 'node_feature_addr' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (1.24ns)   --->   "%nd_f = load i14 %node_feature_addr" [GIN_compute.cpp:253]   --->   Operation 54 'load' 'nd_f' <Predicate = (!icmp_ln251)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9000> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [GIN_compute.cpp:273]   --->   Operation 55 'ret' 'ret_ln273' <Predicate = (icmp_ln251)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 56 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 56 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/2] (1.24ns)   --->   "%nd_f = load i14 %node_feature_addr" [GIN_compute.cpp:253]   --->   Operation 57 'load' 'nd_f' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9000> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_96 = trunc i32 %nd_f" [GIN_compute.cpp:253]   --->   Operation 58 'trunc' 'empty_96' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 59 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 59 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.38>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_251_1_VITIS_LOOP_252_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 61 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [GIN_compute.cpp:252]   --->   Operation 62 'specloopname' 'specloopname_ln252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln239 = br void" [GIN_compute.cpp:239]   --->   Operation 63 'br' 'br_ln239' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln239, void %.split, i4 0, void %split" [GIN_compute.cpp:239]   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%addr = phi i10 %addr_1, void %.split, i10 0, void %split"   --->   Operation 65 'phi' 'addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln239 = add i4 %i, i4 1" [GIN_compute.cpp:239]   --->   Operation 66 'add' 'add_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.65ns)   --->   "%icmp_ln239 = icmp_eq  i4 %i, i4 %select_ln251" [GIN_compute.cpp:239]   --->   Operation 68 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 0"   --->   Operation 69 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %.split, void %_Z15get_nd_emb_addri.exit.loopexit" [GIN_compute.cpp:239]   --->   Operation 70 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i" [GIN_compute.cpp:239]   --->   Operation 71 'zext' 'i_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%nd_feature_table_1_addr = getelementptr i5 %nd_feature_table_1, i64 0, i64 %i_cast" [GIN_compute.cpp:240]   --->   Operation 72 'getelementptr' 'nd_feature_table_1_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (0.66ns)   --->   "%nd_feature_table_1_load = load i4 %nd_feature_table_1_addr" [GIN_compute.cpp:240]   --->   Operation 73 'load' 'nd_feature_table_1_load' <Predicate = (!icmp_ln239)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 9> <ROM>

State 9 <SV = 8> <Delay = 1.39>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [GIN_compute.cpp:238]   --->   Operation 74 'specloopname' 'specloopname_ln238' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_9 : Operation 75 [1/2] (0.66ns)   --->   "%nd_feature_table_1_load = load i4 %nd_feature_table_1_addr" [GIN_compute.cpp:240]   --->   Operation 75 'load' 'nd_feature_table_1_load' <Predicate = (!icmp_ln239)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 9> <ROM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%nd_feature_table_1_load_cast_cast_cast_cast_cast = sext i5 %nd_feature_table_1_load" [GIN_compute.cpp:240]   --->   Operation 76 'sext' 'nd_feature_table_1_load_cast_cast_cast_cast_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%nd_feature_table_1_load_cast_cast_cast_cast_cast_cast = zext i7 %nd_feature_table_1_load_cast_cast_cast_cast_cast" [GIN_compute.cpp:240]   --->   Operation 77 'zext' 'nd_feature_table_1_load_cast_cast_cast_cast_cast_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.72ns)   --->   "%addr_1 = add i10 %nd_feature_table_1_load_cast_cast_cast_cast_cast_cast, i10 %addr" [GIN_compute.cpp:240]   --->   Operation 78 'add' 'addr_1' <Predicate = (!icmp_ln239)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.40>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%empty_94 = trunc i10 %addr" [GIN_compute.cpp:240]   --->   Operation 80 'trunc' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.70ns)   --->   "%add3 = add i8 %empty_94, i8 %empty_96" [GIN_compute.cpp:240]   --->   Operation 81 'add' 'add3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %add3" [GIN_compute.cpp:254]   --->   Operation 82 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (1.70ns)   --->   "%mul_ln254 = mul i16 %zext_ln254, i16 300" [GIN_compute.cpp:254]   --->   Operation 83 'mul' 'mul_ln254' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln254 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GIN_compute.cpp:254]   --->   Operation 84 'br' 'br_ln254' <Predicate = true> <Delay = 0.38>

State 11 <SV = 9> <Delay = 2.83>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %_Z15get_nd_emb_addri.exit.loopexit, i9 %add_ln254, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split" [GIN_compute.cpp:254]   --->   Operation 85 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.71ns)   --->   "%add_ln254 = add i9 %dim, i9 1" [GIN_compute.cpp:254]   --->   Operation 86 'add' 'add_ln254' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.59ns)   --->   "%icmp_ln254 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:254]   --->   Operation 88 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 89 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void" [GIN_compute.cpp:254]   --->   Operation 90 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %dim"   --->   Operation 91 'zext' 'zext_ln703' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i9 %dim"   --->   Operation 92 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.80ns)   --->   "%add_ln703_6 = add i19 %mul_ln703, i19 %zext_ln703_5"   --->   Operation 93 'add' 'add_ln703_6' <Predicate = (!icmp_ln254)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i19 %add_ln703_6"   --->   Operation 94 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_1 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_6"   --->   Operation 95 'getelementptr' 'node_embedding_V_addr_1' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln257 = add i16 %mul_ln254, i16 %zext_ln703" [GIN_compute.cpp:257]   --->   Operation 96 'add' 'add_ln257' <Predicate = (!icmp_ln254)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i16 %add_ln257" [GIN_compute.cpp:257]   --->   Operation 97 'zext' 'zext_ln257' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln257" [GIN_compute.cpp:257]   --->   Operation 98 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 99 [2/2] (2.03ns)   --->   "%emb_value_V = load i16 %node_embedding_table_V_addr" [GIN_compute.cpp:257]   --->   Operation 99 'load' 'emb_value_V' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_11 : Operation 100 [2/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr_1"   --->   Operation 100 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>

State 12 <SV = 10> <Delay = 4.95>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln254 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GIN_compute.cpp:254]   --->   Operation 101 'specloopname' 'specloopname_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_12 : Operation 102 [1/2] (2.03ns)   --->   "%emb_value_V = load i16 %node_embedding_table_V_addr" [GIN_compute.cpp:257]   --->   Operation 102 'load' 'emb_value_V' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_12 : Operation 103 [1/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr_1"   --->   Operation 103 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_12 : Operation 104 [1/1] (0.88ns)   --->   "%add_ln703 = add i32 %node_embedding_V_load, i32 %emb_value_V"   --->   Operation 104 'add' 'add_ln703' <Predicate = (!icmp_ln254)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i19 %node_embedding_V_addr_1"   --->   Operation 105 'store' 'store_ln703' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln254)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.70>
ST_13 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln252 = add i4 %select_ln251, i4 1" [GIN_compute.cpp:252]   --->   Operation 107 'add' 'add_ln252' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_91') [16]  (0.387 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_91') [16]  (0 ns)
	'getelementptr' operation ('node_embedding_V_addr') [24]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'node_embedding_V' [25]  (2.04 ns)
	blocking operation 0.71 ns on control path)

 <State 3>: 0.911ns
The critical path consists of the following:
	'add' operation ('add_ln251_1', GIN_compute.cpp:251) [31]  (0.911 ns)

 <State 4>: 3.07ns
The critical path consists of the following:
	'phi' operation ('nd', GIN_compute.cpp:251) with incoming values : ('select_ln251_1', GIN_compute.cpp:251) [35]  (0 ns)
	'add' operation ('add_ln251', GIN_compute.cpp:251) [41]  (0.88 ns)
	'select' operation ('select_ln251_1', GIN_compute.cpp:251) [45]  (0.227 ns)
	'add' operation ('add_ln253', GIN_compute.cpp:253) [54]  (0.716 ns)
	'getelementptr' operation ('node_feature_addr', GIN_compute.cpp:253) [56]  (0 ns)
	'load' operation ('nd_f', GIN_compute.cpp:253) on array 'node_feature' [57]  (1.25 ns)

 <State 5>: 1.25ns
The critical path consists of the following:
	'load' operation ('nd_f', GIN_compute.cpp:253) on array 'node_feature' [57]  (1.25 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[47] ('mul_ln703') [47]  (0.535 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', GIN_compute.cpp:239) with incoming values : ('add_ln239', GIN_compute.cpp:239) [61]  (0.387 ns)

 <State 8>: 0.708ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:239) with incoming values : ('add_ln239', GIN_compute.cpp:239) [61]  (0 ns)
	'add' operation ('add_ln239', GIN_compute.cpp:239) [63]  (0.708 ns)

 <State 9>: 1.39ns
The critical path consists of the following:
	'load' operation ('nd_feature_table_1_load', GIN_compute.cpp:240) on array 'nd_feature_table_1' [72]  (0.667 ns)
	'add' operation ('addr', GIN_compute.cpp:240) [75]  (0.725 ns)

 <State 10>: 2.4ns
The critical path consists of the following:
	'add' operation ('add3', GIN_compute.cpp:240) [79]  (0.705 ns)
	'mul' operation ('mul_ln254', GIN_compute.cpp:254) [81]  (1.7 ns)

 <State 11>: 2.84ns
The critical path consists of the following:
	'phi' operation ('dim', GIN_compute.cpp:254) with incoming values : ('add_ln254', GIN_compute.cpp:254) [84]  (0 ns)
	'add' operation ('add_ln703_6') [93]  (0.803 ns)
	'getelementptr' operation ('node_embedding_V_addr_1') [95]  (0 ns)
	'load' operation ('node_embedding_V_load') on array 'node_embedding_V' [101]  (2.04 ns)

 <State 12>: 4.95ns
The critical path consists of the following:
	'load' operation ('emb_value.V', GIN_compute.cpp:257) on array 'node_embedding_table_V' [100]  (2.04 ns)
	'add' operation ('add_ln703') [102]  (0.88 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'node_embedding_V' [103]  (2.04 ns)

 <State 13>: 0.708ns
The critical path consists of the following:
	'add' operation ('add_ln252', GIN_compute.cpp:252) [106]  (0.708 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
