`timescale 1ns / 1ps

module  sign_extend(
    input   [15:0] imm_in, 
    output  [31:0] imm_out
    );
   
    assign imm_out = {{16{imm_in[15]}}, imm_in};
    
endmodule