// Seed: 4066803985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4
    , id_8,
    input supply0 id_5,
    input wand id_6
    , id_9
);
  assign id_0 = 1 - 1'h0;
  nand primCall (id_0, id_3, id_1, id_8, id_4, id_5, id_6);
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_3,
      id_5
  );
  wire id_18;
  always #1 begin : LABEL_0
    if (id_17) id_4 <= 1;
    else id_4 <= 1;
  end
  id_19(
      .id_0(id_9), .id_1(id_13), .id_2(id_11)
  );
endmodule
