<stg><name>main_Pipeline_VITIS_LOOP_14_11</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln12 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %k_2 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:1 %icmp_ln14 = icmp_eq  i7 %k_2, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i.i:2 %add_ln14 = add i7 %k_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:3 %br_ln14 = br i1 %icmp_ln14, void %for.body.i.i.split, void %for.inc.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="7">
<![CDATA[
for.body.i.i.split:0 %zext_ln14 = zext i7 %k_2

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body.i.i.split:4 %add_ln15 = add i14 %zext_ln14, i14 9900

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split:25 %store_ln12 = store i7 %add_ln14, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="14">
<![CDATA[
for.body.i.i.split:5 %zext_ln16 = zext i14 %add_ln15

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.split:9 %addr_out_addr = getelementptr i14 %addr_out, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="addr_out_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14">
<![CDATA[
for.body.i.i.split:10 %addr_out_load = load i14 %addr_out_addr

]]></Node>
<StgValue><ssdm name="addr_out_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14">
<![CDATA[
for.body.i.i.split:10 %addr_out_load = load i14 %addr_out_addr

]]></Node>
<StgValue><ssdm name="addr_out_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="14">
<![CDATA[
for.body.i.i.split:11 %zext_ln17 = zext i14 %addr_out_load

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.split:12 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body.i.i.split:14 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.i.split:15 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.i.split:16 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split:24 %store_ln17 = store i64 %zext_ln17, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.split:6 %mean_addr = getelementptr i1 %mean, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="14">
<![CDATA[
for.body.i.i.split:7 %m = load i14 %mean_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.i.split:15 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.inc.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="38" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="14">
<![CDATA[
for.body.i.i.split:7 %m = load i14 %mean_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.split:13 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.i.split:17 %temp = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="1">
<![CDATA[
for.body.i.i.split:8 %zext_ln12 = zext i1 %m

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split:18 %icmp_ln18 = icmp_sgt  i32 %temp, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split:19 %z = sub i32 %temp, i32 %zext_ln12

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.split:20 %z_3 = add i32 %temp, i32 %zext_ln12

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.i.split:21 %z_4 = select i1 %icmp_ln18, i32 %z, i32 %z_3

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.i.split:1 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.i.split:2 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.i.split:3 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.body.i.i.split:22 %store_ln22 = store i32 %z_4, i14 %data_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.split:23 %store_ln18 = store i32 %z_4, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.i.split:26 %br_ln14 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="mean" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mean"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="addr_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="reuse_addr_reg" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_77" to="reuse_reg" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_77" to="k" fromId="77" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln12" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="k" to="store_ln12" fromId="13" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="reuse_reg" to="store_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_87" to="store_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="reuse_addr_reg" to="store_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="90" from="k" to="k_2" fromId="13" toId="18">
</dataflow>
<dataflow id="91" from="k_2" to="icmp_ln14" fromId="18" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln14" fromId="92" toId="19">
</dataflow>
<dataflow id="94" from="k_2" to="add_ln14" fromId="18" toId="20">
</dataflow>
<dataflow id="96" from="StgValue_95" to="add_ln14" fromId="95" toId="20">
</dataflow>
<dataflow id="97" from="icmp_ln14" to="br_ln14" fromId="19" toId="21">
</dataflow>
<dataflow id="98" from="k_2" to="zext_ln14" fromId="18" toId="22">
</dataflow>
<dataflow id="99" from="zext_ln14" to="add_ln15" fromId="22" toId="23">
</dataflow>
<dataflow id="101" from="StgValue_100" to="add_ln15" fromId="100" toId="23">
</dataflow>
<dataflow id="102" from="add_ln14" to="store_ln12" fromId="20" toId="24">
</dataflow>
<dataflow id="103" from="k" to="store_ln12" fromId="13" toId="24">
</dataflow>
<dataflow id="104" from="add_ln15" to="zext_ln16" fromId="23" toId="25">
</dataflow>
<dataflow id="105" from="addr_out" to="addr_out_addr" fromId="75" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_106" to="addr_out_addr" fromId="106" toId="26">
</dataflow>
<dataflow id="108" from="zext_ln16" to="addr_out_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="109" from="addr_out_addr" to="addr_out_load" fromId="26" toId="27">
</dataflow>
<dataflow id="110" from="addr_out_addr" to="addr_out_load" fromId="26" toId="28">
</dataflow>
<dataflow id="111" from="addr_out_load" to="zext_ln17" fromId="28" toId="29">
</dataflow>
<dataflow id="112" from="data" to="data_addr" fromId="76" toId="30">
</dataflow>
<dataflow id="113" from="StgValue_106" to="data_addr" fromId="106" toId="30">
</dataflow>
<dataflow id="114" from="zext_ln17" to="data_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="115" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="11" toId="31">
</dataflow>
<dataflow id="116" from="data_addr" to="data_load" fromId="30" toId="32">
</dataflow>
<dataflow id="117" from="reuse_addr_reg_load" to="addr_cmp" fromId="31" toId="33">
</dataflow>
<dataflow id="118" from="zext_ln17" to="addr_cmp" fromId="29" toId="33">
</dataflow>
<dataflow id="119" from="zext_ln17" to="store_ln17" fromId="29" toId="34">
</dataflow>
<dataflow id="120" from="reuse_addr_reg" to="store_ln17" fromId="11" toId="34">
</dataflow>
<dataflow id="121" from="mean" to="mean_addr" fromId="74" toId="35">
</dataflow>
<dataflow id="122" from="StgValue_106" to="mean_addr" fromId="106" toId="35">
</dataflow>
<dataflow id="123" from="zext_ln16" to="mean_addr" fromId="25" toId="35">
</dataflow>
<dataflow id="124" from="mean_addr" to="m" fromId="35" toId="36">
</dataflow>
<dataflow id="125" from="data_addr" to="data_load" fromId="30" toId="37">
</dataflow>
<dataflow id="126" from="mean_addr" to="m" fromId="35" toId="38">
</dataflow>
<dataflow id="127" from="reuse_reg" to="reuse_reg_load" fromId="12" toId="39">
</dataflow>
<dataflow id="128" from="addr_cmp" to="temp" fromId="33" toId="40">
</dataflow>
<dataflow id="129" from="reuse_reg_load" to="temp" fromId="39" toId="40">
</dataflow>
<dataflow id="130" from="data_load" to="temp" fromId="37" toId="40">
</dataflow>
<dataflow id="131" from="m" to="zext_ln12" fromId="38" toId="41">
</dataflow>
<dataflow id="132" from="temp" to="icmp_ln18" fromId="40" toId="42">
</dataflow>
<dataflow id="133" from="StgValue_84" to="icmp_ln18" fromId="84" toId="42">
</dataflow>
<dataflow id="134" from="temp" to="z" fromId="40" toId="43">
</dataflow>
<dataflow id="135" from="zext_ln12" to="z" fromId="41" toId="43">
</dataflow>
<dataflow id="136" from="temp" to="z_3" fromId="40" toId="44">
</dataflow>
<dataflow id="137" from="zext_ln12" to="z_3" fromId="41" toId="44">
</dataflow>
<dataflow id="138" from="icmp_ln18" to="z_4" fromId="42" toId="45">
</dataflow>
<dataflow id="139" from="z" to="z_4" fromId="43" toId="45">
</dataflow>
<dataflow id="140" from="z_3" to="z_4" fromId="44" toId="45">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="141" toId="46">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specpipeline_ln12" fromId="143" toId="46">
</dataflow>
<dataflow id="145" from="StgValue_84" to="specpipeline_ln12" fromId="84" toId="46">
</dataflow>
<dataflow id="146" from="StgValue_84" to="specpipeline_ln12" fromId="84" toId="46">
</dataflow>
<dataflow id="147" from="StgValue_84" to="specpipeline_ln12" fromId="84" toId="46">
</dataflow>
<dataflow id="149" from="empty_0" to="specpipeline_ln12" fromId="148" toId="46">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="150" toId="47">
</dataflow>
<dataflow id="153" from="StgValue_152" to="speclooptripcount_ln12" fromId="152" toId="47">
</dataflow>
<dataflow id="154" from="StgValue_152" to="speclooptripcount_ln12" fromId="152" toId="47">
</dataflow>
<dataflow id="155" from="StgValue_152" to="speclooptripcount_ln12" fromId="152" toId="47">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="156" toId="48">
</dataflow>
<dataflow id="159" from="empty_5" to="specloopname_ln14" fromId="158" toId="48">
</dataflow>
<dataflow id="160" from="z_4" to="store_ln22" fromId="45" toId="49">
</dataflow>
<dataflow id="161" from="data_addr" to="store_ln22" fromId="30" toId="49">
</dataflow>
<dataflow id="162" from="z_4" to="store_ln18" fromId="45" toId="50">
</dataflow>
<dataflow id="163" from="reuse_reg" to="store_ln18" fromId="12" toId="50">
</dataflow>
<dataflow id="164" from="icmp_ln14" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="165" from="icmp_ln14" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="166" from="icmp_ln14" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="167" from="addr_cmp" to="StgValue_7" fromId="33" toId="7">
</dataflow>
<dataflow id="168" from="icmp_ln14" to="StgValue_6" fromId="19" toId="6">
</dataflow>
</dataflows>


</stg>
