<html><body><samp><pre>
<!@TC:1726631172>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.237.0  Patch Version(s) 22225

Fri Aug 30 10:02:49 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m -pwrprd -html -rpt soc_golden_gsrd_impl_1.twr soc_golden_gsrd_impl_1.udb -gui -msgset C:/Users/SKothari/Downloads/GSRD2.0_Avant_CPNX_Beta/Final_Beta_Testing/golden_avant/soc_golden_gsrd/promote.xml

-----------------------------------
Design:          soc_golden_gsrd
Family:          LAV-AT
Device:          LAV-AT-E70ES1
Package:         LFG1156
Performance:     1
Package Status:                     Preliminary    Version 10
Performance Hardware Data Status :   Preliminary Version 103.1
-----------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade 1 Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 1 Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy} -source [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 16 [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY }] 
create_clock -name {clk_125_in} -period 8 -waveform {0.000 4.000} [get_ports clk_125_in]
create_clock -name {pll_refclk_i} -period 10 -waveform {0.000 5.000} [get_ports pll_refclk_i]
set_false_path -to [get_pins lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/RST]
[IGNORED:]set_false_path -to [get_pins lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/SYNC]
set_false_path -to [get_pins {axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/PD axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/PD}] -through [get_nets axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/aresetn_i_i]
set_max_delay -from [get_pins {axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/Q axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/Q axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/Q axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/Q axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync_Z[0]/Q}] -to [get_pins {axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/D axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/D axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/D axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/D axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/wrst_rdclk_sync_inst/rst_sync[1]/D}] -datapath_only 2
set_max_delay -from [get_pins {axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_2.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_36_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_35_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_35_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_34_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_34_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_33_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_33_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_32_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_32_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_31_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_31_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_30_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_30_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_29_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_29_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_28_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_28_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_27_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_27_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_26_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_26_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_25_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_25_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_24_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_24_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_23_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_23_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_22_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_22_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_21_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_21_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_20_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_18_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_17_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_16_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_16_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_15_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_15_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_14_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_14_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_13_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_13_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_2.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_2.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_2.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO2 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0.dpram_inst/DO3 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_36_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_36_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_35_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_35_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_34_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_34_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_33_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_33_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_32_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_32_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_31_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_31_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_30_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_30_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_29_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_29_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_28_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_28_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_27_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_27_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_26_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_26_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_25_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_25_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_24_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_24_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_23_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_23_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_22_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_22_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_21_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_21_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_20_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_20_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_19_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_19_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_18_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_18_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_17_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_17_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_16_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_16_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_15_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_15_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_14_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_14_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_13_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_13_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_12_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_11_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_10_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_9_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_8_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_7_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_6_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_5_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_4_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_3_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_2_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_2_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_1_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_0_cZ.dpram_inst/DO1 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_cZ.dpram_inst/DO0 axi4_interconnect0_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/EXT_SLV_BLK[1].u_ext_slv_port/u_fifo_interface/RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo/_CDC_EN.dc_fifo/u_fifo0/fifo_dc0/_FABRIC.u_fifo/distmem_ram_cZ.dpram_inst/DO1}] -datapath_only 2
set_false_path -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/s_rst_n_r1_Z/CD lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/s_rst_n_r2_Z/CD}]
set_false_path -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/start_rst_r1_Z/PD lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/start_rst_r2_Z/PD}]
set_max_delay -from [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[17]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[16]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[15]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[14]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[13]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[12]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[11]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[10]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[9]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[8]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[7]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[6]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[5]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[4]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[3]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[2]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[1]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[0]/Q}] -datapath_only 10
set_false_path -from [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[2]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[1]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[0]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[8]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[7]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[6]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[5]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[4]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r_Z[3]/Q}] -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[7]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[6]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[5]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[4]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[3]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[2]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[1]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r_Z[0]/D}]
set_false_path -from [get_pins lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/trn_done_r_Z/Q] -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_trn_done_r2_Z/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_trn_done_r1_Z/D}]
set_false_path -from [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[8]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[7]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[6]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[5]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[4]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[3]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[2]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[1]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[0]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[23]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[22]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[21]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[20]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[19]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[18]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[17]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[16]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[15]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[14]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[13]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[12]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[11]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[10]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[9]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[31]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[30]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[29]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[28]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[27]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[26]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[25]/Q lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r_Z[24]/Q}] -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_0_sqmuxa_cZ/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[17]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[16]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[15]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[14]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[13]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[12]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[11]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[10]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[9]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[8]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[7]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[6]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[5]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[4]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[3]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[2]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[1]/D lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r_Z[0]/D}]
set_max_delay -from [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO3}] -datapath_only 3
set_max_delay -from [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_298.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO3}] -datapath_only 3
set_max_delay -from [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/mem_ram.dpram_inst/DO3}] -datapath_only 3
set_max_delay -from [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_333.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_333.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_328.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_328.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_328.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_328.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_323.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_323.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_323.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_323.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_318.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_318.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_318.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_318.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_313.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_313.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_313.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_313.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_308.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_308.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_308.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_308.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_303.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_303.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_303.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_303.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_298.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_298.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_298.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_298.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_293.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_288.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_283.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_278.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_273.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_268.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_263.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_258.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_248.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_243.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_238.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_233.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_228.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_223.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_218.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_213.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_208.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_203.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_198.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_193.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_188.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_183.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_178.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_173.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_168.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_163.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_158.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_153.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_148.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_143.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_138.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_133.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_128.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_123.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_118.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_113.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_108.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_103.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_24.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_23.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_22.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_21.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_20.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_19.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_18.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_17.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_16.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_15.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_14.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_13.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_12.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_11.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_10.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_9.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_8.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_7.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_6.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_5.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_4.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_3.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_2.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_1.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_0.dpram_inst/DO3 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO0 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO1 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO2 lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram.dpram_inst/DO3}] -datapath_only 3
set_false_path -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/reset_n_r_Z/CD lpddr4_mc_contr0_inst/lscc_mc_avant_inst/reset_n_Z/CD}]
set_false_path -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/rst_n_Z/CD lpddr4_mc_contr0_inst/lscc_mc_avant_inst/rst_n_r_Z/CD}]
set_false_path -to [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/phy_srst_n_Z/CD lpddr4_mc_contr0_inst/lscc_mc_avant_inst/phy_srst_n_r_Z/CD}]
create_generated_clock -name {clk_125MHz} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 1 [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP]
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 61 -multiply_by 8 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS }]
create_generated_clock -name {pll0_inst_clkos2_o_net} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 5 -multiply_by 4 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS2 }]
create_generated_clock -name {pll0_clkout_testclk_o} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 5 -multiply_by 4 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }]
create_clock -name {rgmii_mdc_o} -period 100 [get_nets rgmii_mdc_o_c]
create_generated_clock -name {sclk_o} -source [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv*.u_pll.PLLC_MODE_inst/CLKOPHY] -divide_by 8 [get_pins -hierarchical {lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKDIVOUT }]
set_clock_uncertainty -setup 0.075 [get_clocks sclk_o]
set_false_path -to [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/i_csr/p_pll_lock_r1*/D]
set_false_path -to [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/RST]
set_max_delay -from [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/i_csr/wr_data_buff_r*/Q] -to [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_data_r*/D] -datapath_only 3
set_max_delay -from [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/i_csr/addr_buff_r*/Q] -to [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/i_csr/s_apb_addr_r*/D] -datapath_only 3
set_max_delay -from [get_pins -hierarchical lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/ASYNC.u_ctrl_fifo/u_fifo_dc/*.dpram_inst/DO*] -datapath_only 3
set_max_delay -from [get_pins -hierarchical lscc_mc_avant_inst/AXI_BI.u_axi_if/u_rd/u_rd_rsp/u_data_fifo/u_fifo_dc/*.dpram_inst/DO*] -datapath_only 3
set_max_delay -from [get_pins -hierarchical lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/*.dpram_inst/DO*] -datapath_only 3
set_max_delay -from [get_pins -hierarchical lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/*.dpram_inst/DO*] -datapath_only 3
set_false_path -to [get_pins -hierarchical lscc_mc_avant_inst/rst_n*/CD]
set_false_path -to [get_pins -hierarchical lscc_mc_avant_inst/reset_n*/CD]
set_false_path -to [get_pins -hierarchical lscc_mc_avant_inst/phy_srst_n*/CD]
set_false_path -to [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/start_rst_r*/PD]
set_false_path -to [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/s_rst_n_r*/CD]
create_clock -name {rgmii_rxc_i} -period 8 [get_ports rgmii_rxc_i]
create_clock -name {rgmii_rxc_i_pad_0} -period 8
create_clock -name {rgmii_txc_o} -period 8 [get_nets rgmii_txc_o]
set_input_delay -clock [get_clocks rgmii_rxc_i] -max 0.5 [get_ports {rgmii_rxctl_i rgmii_rxd_i[*]}]
set_input_delay -clock [get_clocks rgmii_rxc_i] -clock_fall -min -add_delay -0.5 [get_ports {rgmii_rxctl_i rgmii_rxd_i[*]}]
set_output_delay -clock [get_clocks clk_125MHz] -max 1 [get_ports {rgmii_txctl_o rgmii_txd_o[*]}]
set_output_delay -clock [get_clocks clk_125MHz] -clock_fall -min -add_delay -0.8 [get_ports {rgmii_txctl_o rgmii_txd_o[*]}]
set_clock_groups -group [get_clocks clk_125MHz] -group [get_clocks clk_125_in] -group [get_clocks rgmii_txc_o] -group [get_clocks rgmii_rxc_i] -group [get_clocks rgmii_mdc_o] -asynchronous
set_false_path -from [get_clocks clk_125MHz] -to [get_clocks pll0_clkout_testclk_o]
set_false_path -from [get_clocks sclk_o] -to [get_clocks pll0_clkout_testclk_o]
set_false_path -from [get_clocks pll0_clkout_testclk_o] -to [get_clocks sclk_o]
set_false_path -from [get_clocks pll0_clkout_testclk_o] -to [get_clocks clk_125MHz]
set_false_path -from [get_clocks pll0_clkout_testclk_o] -to [get_clocks pll0_inst_clkos_o_net]
set_false_path -from [get_clocks pll0_clkout_testclk_o] -to [get_clocks pll0_inst_clkos2_o_net]
set_false_path -from [get_clocks pll0_inst_clkos_o_net] -to [get_clocks pll0_clkout_testclk_o]
set_false_path -from [get_clocks pll0_inst_clkos2_o_net] -to [get_clocks pll0_clkout_testclk_o]
set_false_path -from [get_clocks clk_125MHz] -to [get_clocks sclk_o]
set_false_path -from [get_clocks clk_125MHz] -to [get_clocks pll0_inst_clkos_o_net]
set_false_path -from [get_clocks sclk_o] -to [get_clocks clk_125MHz]
set_false_path -from [get_clocks sclk_o] -to [get_clocks pll0_inst_clkos_o_net]
set_false_path -from [get_clocks pll0_inst_clkos_o_net] -to [get_clocks sclk_o]
set_false_path -from [get_clocks pll0_inst_clkos_o_net] -to [get_clocks clk_125MHz]
set_false_path -from [get_clocks clk_125MHz] -to [get_clocks pll0_inst_clkos2_o_net]
set_false_path -from [get_clocks sclk_o] -to [get_clocks pll0_inst_clkos2_o_net]
set_false_path -from [get_clocks pll0_inst_clkos2_o_net] -to [get_clocks sclk_o]
set_false_path -from [get_clocks pll0_inst_clkos2_o_net] -to [get_clocks clk_125MHz]
set_false_path -from [get_clocks clk_125_in] -to [get_clocks pll0_inst_clkos_o_net]
set_false_path -from [get_clocks pll0_inst_clkos_o_net] -to [get_clocks clk_125_in]
set_false_path -from [get_ports rstn_i]
set_false_path -from [get_pins cpu0_inst/system_resetn_o]
set_false_path -from [get_clocks clk_125_in] -to [get_clocks pll0_clkout_testclk_o]
set_false_path -from [get_clocks pll0_clkout_testclk_o] -to [get_clocks clk_125_in]
set_max_delay -from [get_pins {lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[1]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.async_rd_controller.rd_addr_r[0]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[0]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[3]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[0]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.async_wr_controller.wr_addr_arith_r_mod[4]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[1]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.async_wr_controller.wr_addr_arith_r_mod[0]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[3]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[4]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[4]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[3]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[3]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[4]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[4]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[4]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[6]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[3]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[4]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[8]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[8]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[10]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[5]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[1]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[3]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.async_wr_controller.wr_addr_r[0]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[1]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[0]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[3]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[5]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[4]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[1]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[0]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[1]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[6]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[1]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[1]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[0]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[0]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[2]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[2]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[2]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[9]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[2]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[3]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[6]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[7]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[1]/Q1 }] -to [get_pins {lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.RP_RA.rp_sync2_r[2]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.RP_RA.rp_sync2_r[1]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.RP_RA.rp_sync2_r[0]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.RP_RA.rp_sync2_r[0]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.RP_RA.rp_sync1_r[3]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.WP_RA.wp_sync2_r[2]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.RP_RA.rp_sync2_r[2]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.RP_RA.rp_sync2_r[1]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.WP_RA.wp_sync2_r[4]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.WP_RA.wp_sync2_r[2]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.WP_RA.wp_sync2_r[1]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.WP_RA.wp_sync2_r[0]/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync2_r[3]/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[0]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync2_r[3]/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync2_r[2]/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[1]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[4]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[5]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[6]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[2]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[4]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[7]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[8]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[10]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[11]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo.u_fifo.g0_2_sn_cZ/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.un6_full_nxt_c_2_cZ/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.WP_RA.wp_sync2_r_RNIV19SQ[2]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.un15_empty_nxt_c_1_cZ/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.full_rel_cmp_w_1_0_a2/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.WP_RA.wp_sync2_r_RNI93JFF[1]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.RP_RA.rp_sync2_r_RNINJCOQ[0]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ctrl_wrap.u_ctrl.IFkuB1ci.IglvewG7wklAcIpJD5zIc9GgyJHCxhob6lqBLmci4KkHbwGIDA.If0miFBxfGLy8mkouEJBnzrp7jxpH9/M1 axi2apb0_inst.lscc_axi2apb_inst.IbxhfparooegI1tCFca7DpChba[7]/M0 axi2apb0_inst.lscc_axi2apb_inst.IrdGcwADC0zB2slCy51upoLBs3xGKBghl8[2]/M0 axi2apb0_inst.lscc_axi2apb_inst.IbB8wh20xcaFzG0lH0lmIw9BID/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.IhtiH656znA4GGI8s0Ccvvw278jmA0CsLAsCAcn1Gii7amigy9zy2522rxHomjAxsLutDs.IcKjipA3wvqn0FGva5x7twq[13]/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.IhtiH656znA4GGI8s0Ccvvw278jmA0CsLAsCAcn1Gii7amigy9zy2522rxHomjAxsLutDs.IcKjipA3wvqn0FGva5x7twq[15]/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_fifo_en_w_cZ/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_fifo_en_w_cZ/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_fifo_en_w_cZ/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_addr_nxt_c_6_ac0/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo.fifo_fwft.ACLK_WO_WR_ACCESS_BLK.un1_ACLK_WO_WR_ACCESS_BLK.wr_issue_cnt/M1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wp_sync_w_1_0_a2[1]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rp_sync_w_1_0_a2[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[3].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._NO_CDC_EN.sc_fifo.u_mem0.fifo0._FABRIC.u_fifo.o_s_split_awready/M1 axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[0].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._NO_CDC_EN.sc_fifo.u_mem0.fifo0._FABRIC.u_fifo.mem_LUT.data_raw_r_RNO[17]/M0 axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[0].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._NO_CDC_EN.sc_fifo.u_mem0.fifo0._FABRIC.u_fifo.mem_LUT.data_raw_r_RNO[7]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.wr_addr_nxt_c_0_cry_0_0_RNO/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.DIST.out_raw_RNO_0[0]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.DIST.out_raw_RNO_5[7]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r_RNIU1IPQ_19[6]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r_RNIU1IPQ_1[6]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_707_0_a2_1_a2/M0 }] -datapath_only 7.2
set_max_delay -from [get_pins {axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[1]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[3]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[2]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[3]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[3]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[0]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[1]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[2]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[3]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[1]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[0]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[6]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[4]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_wrdone_cdc_r_Z/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[1]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[1]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[5]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.wr_encode_async.wr_grey_sync_r[5]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[6]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[2]/Q1 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[5]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[1]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[3]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[3]/Q0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r[1]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_timeout_r_Z/Q0 }] -to [get_pins {axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[1]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.AW_FIFO_FULL.u_aw_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[2]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[2]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[0]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[0]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[2]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.AR_FIFO_FULL.u_ar_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo..wp_sync1_r[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[2]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[0]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[6]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.genblk2.rp_sync1_r[4]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.tsr_adrctrl_dly_val_incr_0_sqmuxa_0_a2_2_a2_0/M1 axi2apb0_inst.lscc_axi2apb_inst.IbxhfparooegI1tCFca7DpChba[0]/M0 axi2apb0_inst.lscc_axi2apb_inst.IbxhfparooegI1tCFca7DpChbb[1]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.IhtiH656znA4GGI8s0uelJG1IGicxoGCB25oqrlmgIEyHjFFvp9Bik5ifiAA15DaHhp6m8.IcKjipA3wvqn0FGva5x7twq[8]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_addr_nxt_c_RNO_cZ[4]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_addr_nxt_c_RNO_cZ[0]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rp_sync_w_1_0_a2[3]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rp_sync_w_1_i[1]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.B_FIFO_FULL.u_b_axi_fifo.fifo_fwft.o_s_split_awready/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rp_sync_w_1_0_a2[0]/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.rd_fifo_en_w_cZ/M0 axi4_interconnect0_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[1].u_ext_slv_port.u_fifo_interface.RO_WR_ACCESS_BLK_FIFO.R_FIFO_FULL.u_r_axi_fifo._CDC_EN.dc_fifo.u_fifo0.fifo_dc0._FABRIC.u_fifo.distmem_and_2_cZ/M0 axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[0].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._NO_CDC_EN.sc_fifo.u_mem0.fifo0._FABRIC.u_fifo.mem_LUT.data_raw_r_RNO[36]/M0 axi4_interconnect1_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.EXT_SLV_BLK[0].u_ext_slv_port.u_fifo_interface.WO_WR_ACCESS_BLK_FIFO.W_FIFO_FULL.u_w_axi_fifo._NO_CDC_EN.sc_fifo.u_mem0.fifo0._FABRIC.u_fifo.mem_LUT.data_raw_r_RNO[5]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_2x1.u_lscc_apb_arbmux.u_lscc_apb_arbiter.genblk2.apb_gnt_o_4_RNO[1]/M1 }] -datapath_only 9
set_max_delay -from [get_pins {lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.p_trn_status_o[4]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.trn_err_r_Z/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.trn_err_r_Z/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.p_wr_cdc_r_Z/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.async_wr_controller.wr_addr_arith_r[4]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[3]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[2]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[1]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[0]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[2]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[3]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[1]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.async_wr_controller.wr_addr_arith_r[2]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[0]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[0]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[1]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[2]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.rd_encode_async.rd_grey_sync_r[4]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[2]/Q0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[2]/Q1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.wr_encode_async.wr_grey_sync_r[1]/Q0 }] -to [get_pins {lpddr4_mc_contr0_inst.lscc_mc_avant_inst.s_wr_rd_trn_done_r2_Z/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_trn_err_r2_Z/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_trn_done_r2_Z/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.p2s_wr_cdc_r2_Z/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.WP_RA.wp_sync2_r[4]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc.WP_RA.wp_sync2_r[3]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.RP_RA.rp_sync2_r[3]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.RP_RA.rp_sync2_r[2]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.RP_RA.rp_sync2_r[1]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc.RP_RA.rp_sync2_r[0]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.WP_RA.wp_sync1_r[1]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.RP_RA.rp_sync1_r[3]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.RP_RA.rp_sync1_r[2]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo.u_fifo.un3_sig_data_fifo_wr_0_cZ/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo.u_fifo.g0_mb_mb_1_cZ/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.WP_RA.wp_sync2_r_RNIJUU4L[0]/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc.full_rel_cmp_w_1_i_o3/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc.full_rel_cmp_w_1_i/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.rd_rsp_data_fifo_rd_cZ/M0 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.rd_grey_w_cZ[3]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc.un16_full_nxt_c_1_cZ/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ctrl_wrap.u_ctrl.IFkuB1ci.IfLKLJJJyr1dKiroB9omKaGskalcFG1xhDx4ovFH40v8obL7obLp7J519GBGnifvcIutJe.IrscEkwIGu6Ll3wbhwKezm1cAyHK3yGogq/M0 apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor.tmp_data_0_cZ[175]/M1 lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo.u_fifo.wr_data_fifo_wr_2_0_cZ/M1 }] -datapath_only 4.5
set_max_delay -from [get_pins {tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[5]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[4]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[3]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[0]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_rd_addr.rd_addr_r[11]/Q1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[9]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[1]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[6]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[2]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[10]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[8]/Q0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_encode_async.rd_grey_sync_r[7]/Q0 }] -to [get_pins {tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.genblk4.rp_sync1_r[5]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.genblk4.rp_sync1_r[4]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.genblk4.rp_sync1_r[3]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.genblk4.rp_sync1_r[0]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.genblk4.rp_sync1_r[11]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.genblk4.rp_sync1_r[9]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.full_cmp_w_0_I_9_0_RNO_0_cZ/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.full_cmp_w_0_I_21_0_RNO_cZ/M1 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_399_0_a2_0_a2/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_385_0_a2_1_a2/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rp_sync_w_1_i_o2[10]/M0 tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.async_wr_addr.wr_addr_r_RNIQFKD7[7]/M0 }] -datapath_only 7.2

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.7533%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 1 Corner at 85 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 1 Corner at 0 Degrees                           Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/s_trn_err_o/Q                           
                                        |          No required time
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/p_irq_r/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_94/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_96/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_97/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_98/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_99/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_121/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_100/Q                           
                                        |          No required time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_105/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        44
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
tse_mac0_inst/mac_phy_top_inst/genblk1.tse_mac/secured_instance_1156_16/secured_instance_1145_159/D                           
                                        |           No arrival time
tse_mac0_inst/mac_phy_top_inst/genblk1.tse_mac/secured_instance_1156_16/secured_instance_1145_161/D                           
                                        |           No arrival time
tse_mac0_inst/mac_phy_top_inst/genblk1.tse_mac/secured_instance_1156_16/secured_instance_1145_162/D                           
                                        |           No arrival time
tse_mac0_inst/mac_phy_top_inst/genblk1.tse_mac/secured_instance_1156_16/secured_instance_1145_153/D                           
                                        |           No arrival time
tse_mac0_inst/mac_phy_top_inst/genblk1.tse_mac/secured_instance_1156_16/secured_instance_1145_154/D                           
                                        |           No arrival time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_171/secured_instance_214_7/D                           
                                        |           No arrival time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_171/secured_instance_214_6/D                           
                                        |           No arrival time
cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_7/secured_instance_215_171/secured_instance_214_9/secured_instance_213_1/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/gpio_in_dr0_Z[4]/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/gpio_in_dr0_Z[6]/D                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        29
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
rgmii_mdio_o                            |                     input
s0_gpio[5]                              |                     input
s0_gpio[6]                              |                     input
s0_gpio[7]                              |                     input
s0_gpio[4]                              |                     input
s0_gpio[1]                              |                     input
s0_gpio[2]                              |                     input
s0_gpio[3]                              |                     input
s0_gpio[0]                              |                     input
SPI_D3                                  |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        37
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
cpu0_inst.riscvrtos_inst.Ibb45mqq1Dymg0ysCxp1KEgkwALCmfHgtc28aCq.IbCuo3aEvk5cF25j4DHzkJGG2F.NbqAaKcoy7LeAHb1                           
                                        |cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_6/secured_instance_212_17/secured_instance_1183_124/JTCK
cpu0_inst.riscvrtos_inst.Ibb45mqq1Dymg0ysCxp1KEgkwALCmfHgtc28aCq.NbbICH                           
                                        |cpu0_inst/riscvrtos_inst/secured_instance_242_32/secured_instance_217_6/secured_instance_212_16/CLKO
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
I_230.lat/A	->	I_230.lat/Z

++++ Loop2
I_231.lat/A	->	I_231.lat/Z

++++ Loop3
I_232.lat/A	->	I_232.lat/Z

++++ Loop4
I_233.lat/A	->	I_233.lat/Z

++++ Loop5
I_234.lat/A	->	I_234.lat/Z

++++ Loop6
I_235.lat/A	->	I_235.lat/Z

++++ Loop7
I_236.lat/A	->	I_236.lat/Z

++++ Loop8
I_237.lat/A	->	I_237.lat/Z


1.6  Error/Warning Messages
============================
WARNING "70009502" - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING "70009502" - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.
WARNING "70001949" - The object lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/SYNC in the option "-to" of constraint set_false_path -to [get_pins lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/SYNC] is not valid.
WARNING "70001908" - set_false_path -to [get_pins lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/SYNC] is being ignored due to errors

===============================================================
2  Setup at Speed Grade 1 Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy"
=======================
create_generated_clock -name {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy} -source [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 16 [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------------------------------
Clock lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy|             Target |           0.625 ns |       1600.000 MHz 
                                                                   | Actual (all paths) |           0.534 ns |       1872.659 MHz 
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/LP4_x32.u_ddrphy.DDRPHY32E_MODE_inst/PHYCLK (MPW)                                                                
                                                                   |   (50% duty cycle) |           0.534 ns |       1872.659 MHz 
----------------------------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------------------------------
Clock lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------------------------------
 From clk_125_in                                                   |                         ---- |                      No path 
 From pll_refclk_i                                                 |                         ---- |                      No path 
 From clk_125MHz                                                   |                         ---- |                      No path 
 From pll0_inst_clkos_o_net                                        |                         ---- |                      No path 
 From pll0_inst_clkos2_o_net                                       |                         ---- |                      No path 
 From pll0_clkout_testclk_o                                        |                         ---- |                      No path 
 From rgmii_mdc_o                                                  |                         ---- |                      No path 
 From sclk_o                                                       |                         ---- |                      No path 
 From rgmii_rxc_i                                                  |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                                            |                         ---- |                      No path 
 From rgmii_txc_o                                                  |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------------------------------

2.1.2 Clock "clk_125_in"
=======================
create_clock -name {clk_125_in} -period 8 -waveform {0.000 4.000} [get_ports clk_125_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_125_in            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_125_in                        |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk_125_in_ibuf.bb_inst/B (MPW)         |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_125_in            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "pll_refclk_i"
=======================
create_clock -name {pll_refclk_i} -period 10 -waveform {0.000 5.000} [get_ports pll_refclk_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock pll_refclk_i           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_refclk_i                      |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           1.070 ns |        934.579 MHz 
pll_refclk_i_ibuf.bb_inst/B (MPW)       |   (50% duty cycle) |           1.070 ns |        934.579 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock pll_refclk_i           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                      No path 
 From rgmii_mdc_o                       |                         ---- |                      No path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.4 Clock "clk_125MHz"
=======================
create_generated_clock -name {clk_125MHz} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 1 [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_125MHz            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_125MHz                        |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           7.685 ns |        130.124 MHz 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_inst/CLKA (MPW)                                                                
                                        |   (50% duty cycle) |           3.124 ns |        320.102 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_125MHz            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.5 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 61 -multiply_by 8 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          61.000 ns |         16.393 MHz 
                                        | Actual (all paths) |           2.706 ns |        369.549 MHz 
cpu0_inst/riscvrtos_inst/secured_instance_242_34/secured_instance_221_1/CK (MPW)                                                                
                                        |   (50% duty cycle) |           2.706 ns |        369.549 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.6 Clock "pll0_inst_clkos2_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos2_o_net} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 5 -multiply_by 4 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS2 }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos2_o_net      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos2_o_net            |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           8.861 ns |        112.854 MHz 
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.040 ns |        247.525 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos2_o_net      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.7 Clock "pll0_clkout_testclk_o"
=======================
create_generated_clock -name {pll0_clkout_testclk_o} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 5 -multiply_by 4 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_clkout_testclk_o       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_clkout_testclk_o             |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           6.133 ns |        163.052 MHz 
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.040 ns |        247.525 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_clkout_testclk_o       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.8 Clock "rgmii_mdc_o"
=======================
create_clock -name {rgmii_mdc_o} -period 100 [get_nets rgmii_mdc_o_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock rgmii_mdc_o            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_mdc_o                       |             Target |         100.000 ns |         10.000 MHz 
                                        | Actual (all paths) |          13.460 ns |         74.294 MHz 
rgmii_mdc_o_obuf.bb_inst/B (MPW)        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock rgmii_mdc_o            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.9 Clock "sclk_o"
=======================
create_generated_clock -name {sclk_o} -source [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv*.u_pll.PLLC_MODE_inst/CLKOPHY] -divide_by 8 [get_pins -hierarchical {lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKDIVOUT }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock sclk_o              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sclk_o                            |             Target |           5.000 ns |        200.000 MHz 
                                        | Actual (all paths) |           4.758 ns |        210.172 MHz 
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/LP4_x32.u_ddrphy.DDRPHY32E_MODE_inst/SCLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.284 ns |        233.427 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock sclk_o              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.10 Clock "rgmii_rxc_i"
=======================
create_clock -name {rgmii_rxc_i} -period 8 [get_ports rgmii_rxc_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock rgmii_rxc_i            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_rxc_i                       |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           4.981 ns |        200.763 MHz 
rgmii_rxc_i_ibuf.bb_inst/B (MPW)        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock rgmii_rxc_i            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.1.11 Clock "rgmii_rxc_i_pad_0"
=======================
create_clock -name {rgmii_rxc_i_pad_0} -period 8

Single Clock Domain
-------------------------------------------------------------------------------------------------------
        Clock rgmii_rxc_i_pad_0         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_rxc_i_pad_0                 |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
        Clock rgmii_rxc_i_pad_0         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                      No path 
 From rgmii_mdc_o                       |                         ---- |                      No path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.12 Clock "rgmii_txc_o"
=======================
create_clock -name {rgmii_txc_o} -period 8 [get_nets rgmii_txc_o]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock rgmii_txc_o            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_txc_o                       |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
rgmii_txc_o_obuf.bb_inst/B (MPW)        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock rgmii_txc_o            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/D              
                                         |    0.242 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_61/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_47/PD}              
                                         |    0.315 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_54/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_46/PD}              
                                         |    0.315 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_53/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_45/PD}              
                                         |    0.315 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_59/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_43/PD}              
                                         |    0.315 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/PD              
                                         |    0.315 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/PD}              
                                         |    0.315 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/PD}              
                                         |    0.315 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/PD}              
                                         |    0.315 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/PD              
                                         |    0.315 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/Q  (SLICE_R63C80B)
Path End         : lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/D  (SLICE_R98C76F)
Source Clock     : sclk_o (R)
Destination Clock: sclk_o (R)
Logic Level      : 7
Delay Ratio      : 89.4% (route), 10.6% (logic)
Clock Skew       : -0.141 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.085 ns 
Path Slack       : 0.242 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name                        Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
pll_refclk_i                              soc_golden_gsrd                       CLOCK LATENCY         0.000                  0.000  1       
pll_refclk_i                                                                    NET DELAY             0.000                  0.000  1       
pll_refclk_i_ibuf.bb_inst/B->pll_refclk_i_ibuf.bb_inst/O
                                          HPIO_CORE_AD32                        PAD2DI_DEL            0.303                  0.303  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_refclk_i
                                                                                NET DELAY             0.146                  0.449  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY
                                          PLL_CORE_PLL10                                              0.000                  0.449  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL10                                              0.000                  0.449  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_clkophy
                                                                                NET DELAY             0.062                  0.511  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKOUT
                                          ECLKSYNC_CORE_ECLKSYNC_CORE_R115C69C  CLK2OUT_DEL           0.032                  0.543  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/eclk
                                                                                NET DELAY             0.000                  0.543  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKDIVOUT
                                          ECLKDIV_CORE_ECLKDIV_CORE_R115C69E    CLKDIVOUT_DEL         0.332                  0.875  3965    
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/sclk_o
                                                                                NET DELAY             2.888                  3.763  3965    
{lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1938/CK   lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/CK}
                                                                                CLOCK PIN             0.000                  3.763  1       


Data Path
Name                                      Cell/Site Name                        Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/CK->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/Q
                                          SLICE_R63C80B                         REG_DEL               0.212                  3.975  18      
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/wr_req_ready
                                                                                NET DELAY             1.063                  5.038  18      
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0_1_cZ/D->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0_1_cZ/Z
                                          SLICE_R78C77B                         CTOF_DEL              0.048                  5.086  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0_1
                                                                                NET DELAY             0.260                  5.346  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0/A->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0/Z
                                          SLICE_R78C77A                         CTOF_DEL              0.047                  5.393  178     
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w
                                                                                NET DELAY             1.138                  6.531  178     
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/genblk17.async.out_buffer_310/B->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/genblk17.async.out_buffer_310/Z
                                          SLICE_R102C76D                        CTOF_DEL              0.048                  6.579  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/un1_u_data_fifo_0
                                                                                NET DELAY             0.093                  6.672  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_7_cZ/C->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_7_cZ/Z
                                          SLICE_R102C76D                        CTOF_DEL              0.047                  6.719  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_7
                                                                                NET DELAY             0.601                  7.320  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_25_cZ/D->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_25_cZ/Z
                                          SLICE_R106C76D                        CTOF_DEL              0.048                  7.368  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_25
                                                                                NET DELAY             0.526                  7.894  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole_RNO/B->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole_RNO/Z
                                          SLICE_R101C76C                        CTOF_DEL              0.048                  7.942  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/N_3239_i
                                                                                NET DELAY             0.509                  8.451  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/D
                                                                                ENDPOINT              0.000                  8.451  1       


Destination Clock Path
Name                                      Cell/Site Name                        Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
                                                                                CONSTRAINT            0.000                  5.000  1       
pll_refclk_i                              soc_golden_gsrd                       CLOCK LATENCY         0.000                  5.000  1       
pll_refclk_i                                                                    NET DELAY             0.000                  5.000  1       
pll_refclk_i_ibuf.bb_inst/B->pll_refclk_i_ibuf.bb_inst/O
                                          HPIO_CORE_AD32                        PAD2DI_DEL            0.303                  5.303  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_refclk_i
                                                                                NET DELAY             0.124                  5.427  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY
                                          PLL_CORE_PLL10                                              0.000                  5.427  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL10                                              0.000                  5.427  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_clkophy
                                                                                NET DELAY             0.060                  5.487  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKOUT
                                          ECLKSYNC_CORE_ECLKSYNC_CORE_R115C69C  CLK2OUT_DEL           0.031                  5.518  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/eclk
                                                                                NET DELAY             0.000                  5.518  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKDIVOUT
                                          ECLKDIV_CORE_ECLKDIV_CORE_R115C69E    CLKDIVOUT_DEL         0.332                  5.850  3965    
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/sclk_o
                                                                                NET DELAY             2.772                  8.622  3965    
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/CK
                                                                                CLOCK PIN             0.000                  8.622  1       
                                                                                Uncertainty        -(0.075)                  8.547  
                                                                                Common Path Skew      0.085                  8.632  
                                                                                Setup time        -(-0.061)                  8.693  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                                8.693  
Arrival Time                                                                                                              -(8.451)  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                                         0.242  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_61/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_47/PD}  (SLICE_R63C5D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.177 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.799                 11.608  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_61/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_47/PD}
                                                           ENDPOINT             0.000                 11.608  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.429                 12.099  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_61/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_47/CK}
                                                           CLOCK PIN            0.000                 12.099  1       
                                                           Uncertainty       -(0.000)                 12.099  
                                                           Common Path Skew     0.049                 12.148  
                                                           Setup time        -(0.225)                 11.923  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.923  
Arrival Time                                                                                       -(11.608)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_54/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_46/PD}  (SLICE_R63C5A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.177 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.799                 11.608  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_54/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_46/PD}
                                                           ENDPOINT             0.000                 11.608  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.429                 12.099  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_54/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_46/CK}
                                                           CLOCK PIN            0.000                 12.099  1       
                                                           Uncertainty       -(0.000)                 12.099  
                                                           Common Path Skew     0.049                 12.148  
                                                           Setup time        -(0.225)                 11.923  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.923  
Arrival Time                                                                                       -(11.608)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_53/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_45/PD}  (SLICE_R63C5C)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.177 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.799                 11.608  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_53/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_45/PD}
                                                           ENDPOINT             0.000                 11.608  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.429                 12.099  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_53/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_45/CK}
                                                           CLOCK PIN            0.000                 12.099  1       
                                                           Uncertainty       -(0.000)                 12.099  
                                                           Common Path Skew     0.049                 12.148  
                                                           Setup time        -(0.225)                 11.923  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.923  
Arrival Time                                                                                       -(11.608)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_59/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_43/PD}  (SLICE_R63C5B)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.177 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.799                 11.608  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_59/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_43/PD}
                                                           ENDPOINT             0.000                 11.608  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.429                 12.099  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_59/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_43/CK}
                                                           CLOCK PIN            0.000                 12.099  1       
                                                           Uncertainty       -(0.000)                 12.099  
                                                           Common Path Skew     0.049                 12.148  
                                                           Setup time        -(0.225)                 11.923  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.923  
Arrival Time                                                                                       -(11.608)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/PD  (SLICE_R61C30D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.139 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.761                 11.570  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/PD
                                                           ENDPOINT             0.000                 11.570  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.391                 12.061  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/CK
                                                           CLOCK PIN            0.000                 12.061  1       
                                                           Uncertainty       -(0.000)                 12.061  
                                                           Common Path Skew     0.049                 12.110  
                                                           Setup time        -(0.225)                 11.885  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.885  
Arrival Time                                                                                       -(11.570)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/PD}  (SLICE_R59C32A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.143 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.765                 11.574  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/PD}
                                                           ENDPOINT             0.000                 11.574  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.395                 12.065  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/CK}
                                                           CLOCK PIN            0.000                 12.065  1       
                                                           Uncertainty       -(0.000)                 12.065  
                                                           Common Path Skew     0.049                 12.114  
                                                           Setup time        -(0.225)                 11.889  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.889  
Arrival Time                                                                                       -(11.574)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/PD}  (SLICE_R59C32B)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.143 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.765                 11.574  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/PD}
                                                           ENDPOINT             0.000                 11.574  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.395                 12.065  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/CK}
                                                           CLOCK PIN            0.000                 12.065  1       
                                                           Uncertainty       -(0.000)                 12.065  
                                                           Common Path Skew     0.049                 12.114  
                                                           Setup time        -(0.225)                 11.889  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.889  
Arrival Time                                                                                       -(11.574)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/PD}  (SLICE_R59C32C)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.143 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.765                 11.574  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/PD}
                                                           ENDPOINT             0.000                 11.574  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.395                 12.065  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/CK}
                                                           CLOCK PIN            0.000                 12.065  1       
                                                           Uncertainty       -(0.000)                 12.065  
                                                           Common Path Skew     0.049                 12.114  
                                                           Setup time        -(0.225)                 11.889  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.889  
Arrival Time                                                                                       -(11.574)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/PD  (SLICE_R59C32D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.6% (route), 3.4% (logic)
Clock Skew       : 0.143 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.049 ns 
Path Slack       : 0.315 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  1.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.146                  1.692  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.692  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.230                  3.922  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.922  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.212                  4.134  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.628                  8.762  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.809  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.765                 11.574  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/PD
                                                           ENDPOINT             0.000                 11.574  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.546                  9.546  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.124                  9.670  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.670  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.395                 12.065  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/CK
                                                           CLOCK PIN            0.000                 12.065  1       
                                                           Uncertainty       -(0.000)                 12.065  
                                                           Common Path Skew     0.049                 12.114  
                                                           Setup time        -(0.225)                 11.889  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.889  
Arrival Time                                                                                       -(11.574)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.315  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 1 Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy"
=======================
create_generated_clock -name {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy} -source [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 16 [get_pins {lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------------------------------
Clock lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy|             Target |           0.625 ns |       1600.000 MHz 
                                                                   | Actual (all paths) |           0.534 ns |       1872.659 MHz 
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/LP4_x32.u_ddrphy.DDRPHY32E_MODE_inst/PHYCLK (MPW)                                                                
                                                                   |   (50% duty cycle) |           0.534 ns |       1872.659 MHz 
----------------------------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------------------------------
Clock lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------------------------------
 From clk_125_in                                                   |                         ---- |                      No path 
 From pll_refclk_i                                                 |                         ---- |                      No path 
 From clk_125MHz                                                   |                         ---- |                      No path 
 From pll0_inst_clkos_o_net                                        |                         ---- |                      No path 
 From pll0_inst_clkos2_o_net                                       |                         ---- |                      No path 
 From pll0_clkout_testclk_o                                        |                         ---- |                      No path 
 From rgmii_mdc_o                                                  |                         ---- |                      No path 
 From sclk_o                                                       |                         ---- |                      No path 
 From rgmii_rxc_i                                                  |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                                            |                         ---- |                      No path 
 From rgmii_txc_o                                                  |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------------------------------

3.1.2 Clock "clk_125_in"
=======================
create_clock -name {clk_125_in} -period 8 -waveform {0.000 4.000} [get_ports clk_125_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_125_in            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_125_in                        |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk_125_in_ibuf.bb_inst/B (MPW)         |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_125_in            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "pll_refclk_i"
=======================
create_clock -name {pll_refclk_i} -period 10 -waveform {0.000 5.000} [get_ports pll_refclk_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock pll_refclk_i           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_refclk_i                      |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           1.070 ns |        934.579 MHz 
pll_refclk_i_ibuf.bb_inst/B (MPW)       |   (50% duty cycle) |           1.070 ns |        934.579 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock pll_refclk_i           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                      No path 
 From rgmii_mdc_o                       |                         ---- |                      No path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.4 Clock "clk_125MHz"
=======================
create_generated_clock -name {clk_125MHz} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 1 [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_125MHz            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_125MHz                        |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           7.385 ns |        135.410 MHz 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_inst/CLKA (MPW)                                                                
                                        |   (50% duty cycle) |           3.124 ns |        320.102 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_125MHz            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

3.1.5 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 61 -multiply_by 8 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          61.000 ns |         16.393 MHz 
                                        | Actual (all paths) |           2.706 ns |        369.549 MHz 
cpu0_inst/riscvrtos_inst/secured_instance_242_34/secured_instance_221_1/CK (MPW)                                                                
                                        |   (50% duty cycle) |           2.706 ns |        369.549 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

3.1.6 Clock "pll0_inst_clkos2_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos2_o_net} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 5 -multiply_by 4 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS2 }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos2_o_net      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos2_o_net            |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           8.536 ns |        117.151 MHz 
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.040 ns |        247.525 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos2_o_net      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

3.1.7 Clock "pll0_clkout_testclk_o"
=======================
create_generated_clock -name {pll0_clkout_testclk_o} -source [get_pins pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI] -divide_by 5 -multiply_by 4 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_clkout_testclk_o       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_clkout_testclk_o             |             Target |          10.000 ns |        100.000 MHz 
                                        | Actual (all paths) |           5.967 ns |        167.588 MHz 
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.040 ns |        247.525 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_clkout_testclk_o       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                   False path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

3.1.8 Clock "rgmii_mdc_o"
=======================
create_clock -name {rgmii_mdc_o} -period 100 [get_nets rgmii_mdc_o_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock rgmii_mdc_o            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_mdc_o                       |             Target |         100.000 ns |         10.000 MHz 
                                        | Actual (all paths) |          12.894 ns |         77.555 MHz 
rgmii_mdc_o_obuf.bb_inst/B (MPW)        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock rgmii_mdc_o            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

3.1.9 Clock "sclk_o"
=======================
create_generated_clock -name {sclk_o} -source [get_pins -hierarchical lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv*.u_pll.PLLC_MODE_inst/CLKOPHY] -divide_by 8 [get_pins -hierarchical {lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKDIVOUT }]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock sclk_o              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sclk_o                            |             Target |           5.000 ns |        200.000 MHz 
                                        | Actual (all paths) |           4.596 ns |        217.581 MHz 
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/LP4_x32.u_ddrphy.DDRPHY32E_MODE_inst/SCLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.284 ns |        233.427 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock sclk_o              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.10 Clock "rgmii_rxc_i"
=======================
create_clock -name {rgmii_rxc_i} -period 8 [get_ports rgmii_rxc_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock rgmii_rxc_i            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_rxc_i                       |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           4.827 ns |        207.168 MHz 
rgmii_rxc_i_ibuf.bb_inst/B (MPW)        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock rgmii_rxc_i            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

3.1.11 Clock "rgmii_rxc_i_pad_0"
=======================
create_clock -name {rgmii_rxc_i_pad_0} -period 8

Single Clock Domain
-------------------------------------------------------------------------------------------------------
        Clock rgmii_rxc_i_pad_0         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_rxc_i_pad_0                 |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
        Clock rgmii_rxc_i_pad_0         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                      No path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos2_o_net            |                         ---- |                      No path 
 From pll0_clkout_testclk_o             |                         ---- |                      No path 
 From rgmii_mdc_o                       |                         ---- |                      No path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                      No path 
 From rgmii_txc_o                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.12 Clock "rgmii_txc_o"
=======================
create_clock -name {rgmii_txc_o} -period 8 [get_nets rgmii_txc_o]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock rgmii_txc_o            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From rgmii_txc_o                       |             Target |           8.000 ns |        125.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
rgmii_txc_o_obuf.bb_inst/B (MPW)        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock rgmii_txc_o            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_clkophy                                                              
                                        |                         ---- |                      No path 
 From clk_125_in                        |                         ---- |                   False path 
 From pll_refclk_i                      |                         ---- |                      No path 
 From clk_125MHz                        |                         ---- |                   False path 
 From pll0_inst_clkos_o_net             |                         ---- |                   False path 
 From pll0_inst_clkos2_o_net            |                         ---- |                   False path 
 From pll0_clkout_testclk_o             |                         ---- |                   False path 
 From rgmii_mdc_o                       |                         ---- |                   False path 
 From sclk_o                            |                         ---- |                      No path 
 From rgmii_rxc_i                       |                         ---- |                   False path 
 From rgmii_rxc_i_pad_0                 |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/D              
                                         |    0.404 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_33/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_31/PD}              
                                         |    0.615 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/PD              
                                         |    0.615 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_269/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_268/PD}              
                                         |    0.615 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_271/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_270/PD}              
                                         |    0.615 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_273/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_272/PD}              
                                         |    0.615 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/PD}              
                                         |    0.615 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/PD}              
                                         |    0.615 ns 
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/PD}              
                                         |    0.615 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/PD              
                                         |    0.615 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/Q  (SLICE_R63C80B)
Path End         : lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/D  (SLICE_R98C76F)
Source Clock     : sclk_o (R)
Destination Clock: sclk_o (R)
Logic Level      : 7
Delay Ratio      : 89.0% (route), 11.0% (logic)
Clock Skew       : -0.136 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.081 ns 
Path Slack       : 0.404 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name                        Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
pll_refclk_i                              soc_golden_gsrd                       CLOCK LATENCY         0.000                  0.000  1       
pll_refclk_i                                                                    NET DELAY             0.000                  0.000  1       
pll_refclk_i_ibuf.bb_inst/B->pll_refclk_i_ibuf.bb_inst/O
                                          HPIO_CORE_AD32                        PAD2DI_DEL            0.298                  0.298  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_refclk_i
                                                                                NET DELAY             0.138                  0.436  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY
                                          PLL_CORE_PLL10                                              0.000                  0.436  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL10                                              0.000                  0.436  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_clkophy
                                                                                NET DELAY             0.059                  0.495  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKOUT
                                          ECLKSYNC_CORE_ECLKSYNC_CORE_R115C69C  CLK2OUT_DEL           0.030                  0.525  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/eclk
                                                                                NET DELAY             0.000                  0.525  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKDIVOUT
                                          ECLKDIV_CORE_ECLKDIV_CORE_R115C69E    CLKDIVOUT_DEL         0.314                  0.839  3965    
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/sclk_o
                                                                                NET DELAY             2.777                  3.616  3965    
{lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1938/CK   lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/CK}
                                                                                CLOCK PIN             0.000                  3.616  1       


Data Path
Name                                      Cell/Site Name                        Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/CK->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ctrl_wrap/u_ctrl/secured_instance_200_6/secured_instance_180_69/secured_instance_176_1935/Q
                                          SLICE_R63C80B                         REG_DEL               0.213                  3.829  18      
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_ctrl_fifo/u_fifo_dc/wr_req_ready
                                                                                NET DELAY             1.018                  4.847  18      
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0_1_cZ/D->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0_1_cZ/Z
                                          SLICE_R78C77B                         CTOF_DEL              0.048                  4.895  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0_1
                                                                                NET DELAY             0.252                  5.147  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0/A->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w_0/Z
                                          SLICE_R78C77A                         CTOF_DEL              0.047                  5.194  178     
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/rd_fifo_en_w
                                                                                NET DELAY             1.087                  6.281  178     
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/genblk17.async.out_buffer_310/B->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/genblk17.async.out_buffer_310/Z
                                          SLICE_R102C76D                        CTOF_DEL              0.048                  6.329  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/un1_u_data_fifo_0
                                                                                NET DELAY             0.089                  6.418  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_7_cZ/C->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_7_cZ/Z
                                          SLICE_R102C76D                        CTOF_DEL              0.048                  6.466  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_7
                                                                                NET DELAY             0.580                  7.046  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_25_cZ/D->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_25_cZ/Z
                                          SLICE_R106C76D                        CTOF_DEL              0.048                  7.094  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/un3_wr_be_hole_25
                                                                                NET DELAY             0.510                  7.604  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole_RNO/B->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole_RNO/Z
                                          SLICE_R101C76C                        CTOF_DEL              0.048                  7.652  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/N_3239_i
                                                                                NET DELAY             0.491                  8.143  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/D
                                                                                ENDPOINT              0.000                  8.143  1       


Destination Clock Path
Name                                      Cell/Site Name                        Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
                                                                                CONSTRAINT            0.000                  5.000  1       
pll_refclk_i                              soc_golden_gsrd                       CLOCK LATENCY         0.000                  5.000  1       
pll_refclk_i                                                                    NET DELAY             0.000                  5.000  1       
pll_refclk_i_ibuf.bb_inst/B->pll_refclk_i_ibuf.bb_inst/O
                                          HPIO_CORE_AD32                        PAD2DI_DEL            0.298                  5.298  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_refclk_i
                                                                                NET DELAY             0.117                  5.415  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY
                                          PLL_CORE_PLL10                                              0.000                  5.415  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL10                                              0.000                  5.415  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/pll_clkophy
                                                                                NET DELAY             0.057                  5.472  1       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync/ECLKOUT
                                          ECLKSYNC_CORE_ECLKSYNC_CORE_R115C69C  CLK2OUT_DEL           0.029                  5.501  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/eclk
                                                                                NET DELAY             0.000                  5.501  2       
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKIN->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv/ECLKDIVOUT
                                          ECLKDIV_CORE_ECLKDIV_CORE_R115C69E    CLKDIVOUT_DEL         0.314                  5.815  3965    
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/sclk_o
                                                                                NET DELAY             2.665                  8.480  3965    
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/wr_be_hole/CK
                                                                                CLOCK PIN             0.000                  8.480  1       
                                                                                Uncertainty        -(0.075)                  8.405  
                                                                                Common Path Skew      0.081                  8.486  
                                                                                Setup time        -(-0.061)                  8.547  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                                8.547  
Arrival Time                                                                                                              -(8.143)  
----------------------------------------  ------------------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                                         0.404  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_33/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_31/PD}  (SLICE_R63C4C)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.172 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.698                 11.213  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_33/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_31/PD}
                                                           ENDPOINT             0.000                 11.213  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.345                 12.006  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_33/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_196/secured_instance_367_2/secured_instance_354_0/secured_instance_352_0/secured_instance_351_0/secured_instance_350_0/secured_instance_349_31/CK}
                                                           CLOCK PIN            0.000                 12.006  1       
                                                           Uncertainty       -(0.000)                 12.006  
                                                           Common Path Skew     0.047                 12.053  
                                                           Setup time        -(0.225)                 11.828  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.828  
Arrival Time                                                                                       -(11.213)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/PD  (SLICE_R61C30D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.134 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.660                 11.175  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/PD
                                                           ENDPOINT             0.000                 11.175  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.307                 11.968  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_312/CK
                                                           CLOCK PIN            0.000                 11.968  1       
                                                           Uncertainty       -(0.000)                 11.968  
                                                           Common Path Skew     0.047                 12.015  
                                                           Setup time        -(0.225)                 11.790  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.790  
Arrival Time                                                                                       -(11.175)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_269/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_268/PD}  (SLICE_R59C31B)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.138 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.664                 11.179  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_269/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_268/PD}
                                                           ENDPOINT             0.000                 11.179  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.311                 11.972  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_269/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_268/CK}
                                                           CLOCK PIN            0.000                 11.972  1       
                                                           Uncertainty       -(0.000)                 11.972  
                                                           Common Path Skew     0.047                 12.019  
                                                           Setup time        -(0.225)                 11.794  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.794  
Arrival Time                                                                                       -(11.179)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_271/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_270/PD}  (SLICE_R59C31C)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.138 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.664                 11.179  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_271/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_270/PD}
                                                           ENDPOINT             0.000                 11.179  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.311                 11.972  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_271/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_270/CK}
                                                           CLOCK PIN            0.000                 11.972  1       
                                                           Uncertainty       -(0.000)                 11.972  
                                                           Common Path Skew     0.047                 12.019  
                                                           Setup time        -(0.225)                 11.794  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.794  
Arrival Time                                                                                       -(11.179)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_273/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_272/PD}  (SLICE_R59C31D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.138 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.664                 11.179  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_273/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_272/PD}
                                                           ENDPOINT             0.000                 11.179  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.311                 11.972  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_273/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_272/CK}
                                                           CLOCK PIN            0.000                 11.972  1       
                                                           Uncertainty       -(0.000)                 11.972  
                                                           Common Path Skew     0.047                 12.019  
                                                           Setup time        -(0.225)                 11.794  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.794  
Arrival Time                                                                                       -(11.179)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/PD}  (SLICE_R59C32A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.138 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.664                 11.179  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/PD}
                                                           ENDPOINT             0.000                 11.179  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.311                 11.972  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_230/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_229/CK}
                                                           CLOCK PIN            0.000                 11.972  1       
                                                           Uncertainty       -(0.000)                 11.972  
                                                           Common Path Skew     0.047                 12.019  
                                                           Setup time        -(0.225)                 11.794  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.794  
Arrival Time                                                                                       -(11.179)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/PD}  (SLICE_R59C32B)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.138 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.664                 11.179  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/PD}
                                                           ENDPOINT             0.000                 11.179  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.311                 11.972  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_232/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_231/CK}
                                                           CLOCK PIN            0.000                 11.972  1       
                                                           Uncertainty       -(0.000)                 11.972  
                                                           Common Path Skew     0.047                 12.019  
                                                           Setup time        -(0.225)                 11.794  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.794  
Arrival Time                                                                                       -(11.179)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : {axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/PD}  (SLICE_R59C32C)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.138 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.664                 11.179  1910    
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/PD   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/PD}
                                                           ENDPOINT             0.000                 11.179  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.311                 11.972  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_234/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_233/CK}
                                                           CLOCK PIN            0.000                 11.972  1       
                                                           Uncertainty       -(0.000)                 11.972  
                                                           Common Path Skew     0.047                 12.019  
                                                           Setup time        -(0.225)                 11.794  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.794  
Arrival Time                                                                                       -(11.179)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q  (SLICE_R18C101F)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/PD  (SLICE_R59C32D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 2
Delay Ratio      : 96.5% (route), 3.5% (logic)
Clock Skew       : 0.138 ns 
Setup Constraint : 8.000 ns 
Common Path Skew : 0.047 ns 
Path Slack       : 0.615 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  0.000  1       
clk_125_in                                                 NET DELAY            0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  1.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.138                  1.682  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  1.682  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.152                  3.834  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK
                                                           CLOCK PIN            0.000                  3.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_instance_224_198/Q
                                          SLICE_R18C101F   REG_DEL              0.213                  4.047  60      
cpu0_inst/riscvrtos_inst/secured_instance_242_35/secured_signal_224_552
                                                           NET DELAY            4.421                  8.468  60      
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/B->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_103/secured_instance_593_0/secured_instance_582_0/secured_instance_580_0/Z
                                          SLICE_R47C245A   CTOF_DEL             0.047                  8.515  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_1/secured_instance_374_194/secured_signal_335_26
                                                           NET DELAY            2.664                 11.179  1910    
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/PD
                                                           ENDPOINT             0.000                 11.179  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
                                                           CONSTRAINT           0.000                  8.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY        0.000                  8.000  1       
clk_125_in                                                 NET DELAY            0.000                  8.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL           1.544                  9.544  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY            0.117                  9.661  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                         0.000                  9.661  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY            2.311                 11.972  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_102/secured_instance_578_0/secured_instance_561_0/secured_instance_559_235/CK
                                                           CLOCK PIN            0.000                 11.972  1       
                                                           Uncertainty       -(0.000)                 11.972  
                                                           Common Path Skew     0.047                 12.019  
                                                           Setup time        -(0.225)                 11.794  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                         11.794  
Arrival Time                                                                                       -(11.179)  
----------------------------------------  ---------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   0.615  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/WAD0              
                                         |    0.046 ns 
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3              
                                         |    0.046 ns 
mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_5/secured_instance_957_4/secured_instance_945_0/secured_instance_944_0/secured_instance_942_0/secured_instance_941_170/DI0              
                                         |    0.064 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_136/DI0              
                                         |    0.067 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_0/secured_instance_532_0/secured_instance_530_0/secured_instance_529_0/secured_instance_528_0/secured_instance_527_136/DI0              
                                         |    0.068 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_8/secured_instance_635_100/secured_instance_630_2/secured_instance_601_0/secured_instance_599_0/secured_instance_598_0/secured_instance_597_0/secured_instance_596_133/DI0              
                                         |    0.069 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_146/DI0              
                                         |    0.069 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_4/secured_instance_520_0/secured_instance_518_0/secured_instance_517_0/secured_instance_516_0/secured_instance_515_234/DI0              
                                         |    0.070 ns 
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_0/secured_instance_496_0/secured_instance_494_0/secured_instance_493_0/secured_instance_492_0/secured_instance_491_126/DI0              
                                         |    0.070 ns 
cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_895/WAD0              
                                         |    0.071 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/async_wr_controller.wr_addr_r[0]/Q  (SLICE_R99C71C)
Path End         : lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/WAD0  (SLICEM_R101C71A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 57.0% (route), 43.0% (logic)
Clock Skew       : 0.105 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.046 ns 
Path Slack       : 0.046 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.608                  2.710  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/async_wr_controller.wr_addr_r[0]/CK
                                                           CLOCK PIN          0.000                  2.710  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/async_wr_controller.wr_addr_r[0]/CK->lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/async_wr_controller.wr_addr_r[0]/Q
                                          SLICE_R99C71C    REG_DEL            0.119                  2.829  84      
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/wr_addr_r[0]
                                                           NET DELAY          0.158                  2.987  84      
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/WAD0
                                                           ENDPOINT           0.000                  2.987  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.689                  2.815  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/ASYNC.u_data_fifo/u_fifo_dc/mem_ram_253.dpram_inst/WCK
                                                           CLOCK PIN          0.000                  2.815  1       
                                                           Uncertainty        0.000                  2.815  
                                                           Common Path Skew  -0.046                  2.769  
                                                           Hold time          0.172                  2.941  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -2.941  
Arrival Time                                                                                         2.987  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.046  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[3]/Q  (SLICE_R112C221A)
Path End         : pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3  (PLL_CORE_PLL6)
Source Clock     : pll0_clkout_testclk_o (R)
Destination Clock: pll0_clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 95.0% (route), 5.0% (logic)
Clock Skew       : 2.769 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.035 ns 
Path Slack       : 0.046 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL6                       0.000                  1.102  12      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  12      
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/clkout_testclk_o
                                                           NET DELAY          0.443                  1.545  12      
{pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg[0]/CK   pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[3]/CK}
                                                           CLOCK PIN          0.000                  1.545  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[3]/CK->pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[3]/Q
                                          SLICE_R112C221A  REG_DEL            0.119                  1.664  2       
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/wdata_3
                                                           NET DELAY          1.346                  3.010  2       
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi_mux.LMMIWDATA_FIP_RNIICTHG[3]/B->pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi_mux.LMMIWDATA_FIP_RNIICTHG[3]/Z
                                          SLICE_R114C222A  CTOF_DEL           0.026                  3.036  1       
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/lmmi_wdata_w[3]
                                                           NET DELAY          1.426                  4.462  1       
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3
                                                           ENDPOINT           0.000                  4.462  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL6                       0.000                  1.126  12      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  12      
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/clkout_testclk_o
                                                           NET DELAY          1.506                  2.632  12      
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi_mux.LMMICLK_OUT_cZ/B->pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi_mux.LMMICLK_OUT_cZ/Z
                                          SLICE_R47C236A   CTOF_DEL           0.029                  2.661  1       
pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/lmmi_clk_w
                                                           NET DELAY          1.653                  4.314  1       
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK
                                                           CLOCK PIN          0.000                  4.314  1       
                                                           Uncertainty        0.000                  4.314  
                                                           Common Path Skew  -0.035                  4.279  
                                                           Hold time          0.137                  4.416  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -4.416  
Arrival Time                                                                                         4.462  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.046  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_4/secured_instance_919_1/secured_instance_918_0/secured_instance_917_1/secured_instance_916_540/Q  (SLICE_R49C52A)
Path End         : mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_5/secured_instance_957_4/secured_instance_945_0/secured_instance_944_0/secured_instance_942_0/secured_instance_941_170/DI0  (SLICEM_R50C52A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.053 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.043 ns 
Path Slack       : 0.064 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.731                  2.833  16287   
{mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_4/secured_instance_919_1/secured_instance_918_0/secured_instance_917_1/secured_instance_916_540/CK   mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_4/secured_instance_919_1/secured_instance_918_0/secured_instance_917_1/secured_instance_916_539/CK}
                                                           CLOCK PIN          0.000                  2.833  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_4/secured_instance_919_1/secured_instance_918_0/secured_instance_917_1/secured_instance_916_540/CK->mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_4/secured_instance_919_1/secured_instance_918_0/secured_instance_917_1/secured_instance_916_540/Q
                                          SLICE_R49C52A    REG_DEL            0.119                  2.952  1       
mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_4/secured_instance_919_1/secured_instance_918_0/secured_instance_917_1/secured_signal_916_43
                                                           NET DELAY          0.129                  3.081  1       
mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_5/secured_instance_957_4/secured_instance_945_0/secured_instance_944_0/secured_instance_942_0/secured_instance_941_170/DI0
                                                           ENDPOINT           0.000                  3.081  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.760                  2.886  16287   
mpmc0_inst/lscc_mpmc_axi_inst/secured_instance_1021_5/secured_instance_957_4/secured_instance_945_0/secured_instance_944_0/secured_instance_942_0/secured_instance_941_170/WCK
                                                           CLOCK PIN          0.000                  2.886  1       
                                                           Uncertainty        0.000                  2.886  
                                                           Common Path Skew  -0.043                  2.843  
                                                           Hold time          0.174                  3.017  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -3.017  
Arrival Time                                                                                         3.081  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.064  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_127/Q  (SLICE_R35C50C)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_136/DI0  (SLICEM_R35C49A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 52.6% (route), 47.4% (logic)
Clock Skew       : 0.053 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.043 ns 
Path Slack       : 0.067 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.679                  2.781  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_126/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_127/CK}
                                                           CLOCK PIN          0.000                  2.781  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_127/CK->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_127/Q
                                          SLICE_R35C50C    REG_DEL            0.119                  2.900  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_signal_331_2
                                                           NET DELAY          0.132                  3.032  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_136/DI0
                                                           ENDPOINT           0.000                  3.032  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.708                  2.834  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_136/WCK
                                                           CLOCK PIN          0.000                  2.834  1       
                                                           Uncertainty        0.000                  2.834  
                                                           Common Path Skew  -0.043                  2.791  
                                                           Hold time          0.174                  2.965  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -2.965  
Arrival Time                                                                                         3.032  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.067  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_23/secured_instance_295_80/Q  (SLICE_R58C37C)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_0/secured_instance_532_0/secured_instance_530_0/secured_instance_529_0/secured_instance_528_0/secured_instance_527_136/DI0  (SLICEM_R58C36A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 52.6% (route), 47.4% (logic)
Clock Skew       : 0.056 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.047 ns 
Path Slack       : 0.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.736                  2.838  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_23/secured_instance_295_70/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_23/secured_instance_295_80/CK}
                                                           CLOCK PIN          0.000                  2.838  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_23/secured_instance_295_80/CK->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_23/secured_instance_295_80/Q
                                          SLICE_R58C37C    REG_DEL            0.119                  2.957  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_23/secured_signal_295_32
                                                           NET DELAY          0.132                  3.089  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_0/secured_instance_532_0/secured_instance_530_0/secured_instance_529_0/secured_instance_528_0/secured_instance_527_136/DI0
                                                           ENDPOINT           0.000                  3.089  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.768                  2.894  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_0/secured_instance_532_0/secured_instance_530_0/secured_instance_529_0/secured_instance_528_0/secured_instance_527_136/WCK
                                                           CLOCK PIN          0.000                  2.894  1       
                                                           Uncertainty        0.000                  2.894  
                                                           Common Path Skew  -0.047                  2.847  
                                                           Hold time          0.174                  3.021  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -3.021  
Arrival Time                                                                                         3.089  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.068  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_20/secured_instance_289_81/Q  (SLICE_R61C46C)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_8/secured_instance_635_100/secured_instance_630_2/secured_instance_601_0/secured_instance_599_0/secured_instance_598_0/secured_instance_597_0/secured_instance_596_133/DI0  (SLICEM_R62C46A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 52.6% (route), 47.4% (logic)
Clock Skew       : 0.054 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.046 ns 
Path Slack       : 0.069 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.678                  2.780  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_20/secured_instance_289_73/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_20/secured_instance_289_81/CK}
                                                           CLOCK PIN          0.000                  2.780  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_20/secured_instance_289_81/CK->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_20/secured_instance_289_81/Q
                                          SLICE_R61C46C    REG_DEL            0.119                  2.899  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_20/secured_signal_289_32
                                                           NET DELAY          0.132                  3.031  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_8/secured_instance_635_100/secured_instance_630_2/secured_instance_601_0/secured_instance_599_0/secured_instance_598_0/secured_instance_597_0/secured_instance_596_133/DI0
                                                           ENDPOINT           0.000                  3.031  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.708                  2.834  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_8/secured_instance_635_100/secured_instance_630_2/secured_instance_601_0/secured_instance_599_0/secured_instance_598_0/secured_instance_597_0/secured_instance_596_133/WCK
                                                           CLOCK PIN          0.000                  2.834  1       
                                                           Uncertainty        0.000                  2.834  
                                                           Common Path Skew  -0.046                  2.788  
                                                           Hold time          0.174                  2.962  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -2.962  
Arrival Time                                                                                         3.031  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.069  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_121/Q  (SLICE_R34C45C)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_146/DI0  (SLICEM_R33C45A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 52.6% (route), 47.4% (logic)
Clock Skew       : 0.051 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.043 ns 
Path Slack       : 0.069 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.678                  2.780  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_121/CK
                                                           CLOCK PIN          0.000                  2.780  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_121/CK->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_instance_331_121/Q
                                          SLICE_R34C45C    REG_DEL            0.119                  2.899  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_41/secured_signal_331_36
                                                           NET DELAY          0.132                  3.031  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_146/DI0
                                                           ENDPOINT           0.000                  3.031  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.705                  2.831  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_7/secured_instance_594_101/secured_instance_557_3/secured_instance_550_0/secured_instance_548_0/secured_instance_547_0/secured_instance_546_0/secured_instance_545_146/WCK
                                                           CLOCK PIN          0.000                  2.831  1       
                                                           Uncertainty        0.000                  2.831  
                                                           Common Path Skew  -0.043                  2.788  
                                                           Hold time          0.174                  2.962  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -2.962  
Arrival Time                                                                                         3.031  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.069  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qspi0_inst/lscc_qspi_flash_controller_inst/secured_instance_1035_7/secured_instance_1034_79/secured_instance_1033_393/Q  (SLICE_R35C113D)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_4/secured_instance_520_0/secured_instance_518_0/secured_instance_517_0/secured_instance_516_0/secured_instance_515_234/DI0  (SLICEM_R35C112D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 53.1% (route), 46.9% (logic)
Clock Skew       : 0.052 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.042 ns 
Path Slack       : 0.070 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.568                  2.670  16287   
{qspi0_inst/lscc_qspi_flash_controller_inst/secured_instance_1035_7/secured_instance_1034_79/secured_instance_1033_393/CK   qspi0_inst/lscc_qspi_flash_controller_inst/secured_instance_1035_7/secured_instance_1034_79/secured_instance_1033_392/CK}
                                                           CLOCK PIN          0.000                  2.670  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
qspi0_inst/lscc_qspi_flash_controller_inst/secured_instance_1035_7/secured_instance_1034_79/secured_instance_1033_393/CK->qspi0_inst/lscc_qspi_flash_controller_inst/secured_instance_1035_7/secured_instance_1034_79/secured_instance_1033_393/Q
                                          SLICE_R35C113D   REG_DEL            0.119                  2.789  4       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_4/secured_instance_520_0/secured_instance_518_0/secured_instance_517_0/secured_instance_516_0/secured_signal_515_31
                                                           NET DELAY          0.135                  2.924  4       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_4/secured_instance_520_0/secured_instance_518_0/secured_instance_517_0/secured_instance_516_0/secured_instance_515_234/DI0
                                                           ENDPOINT           0.000                  2.924  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.596                  2.722  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_4/secured_instance_520_0/secured_instance_518_0/secured_instance_517_0/secured_instance_516_0/secured_instance_515_234/WCK
                                                           CLOCK PIN          0.000                  2.722  1       
                                                           Uncertainty        0.000                  2.722  
                                                           Common Path Skew  -0.042                  2.680  
                                                           Hold time          0.174                  2.854  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -2.854  
Arrival Time                                                                                         2.924  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.070  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_19/secured_instance_287_77/Q  (SLICE_R49C42D)
Path End         : axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_0/secured_instance_496_0/secured_instance_494_0/secured_instance_493_0/secured_instance_492_0/secured_instance_491_126/DI0  (SLICEM_R49C41A)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 53.1% (route), 46.9% (logic)
Clock Skew       : 0.053 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.043 ns 
Path Slack       : 0.070 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.732                  2.834  16287   
{axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_19/secured_instance_287_73/CK   axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_19/secured_instance_287_77/CK}
                                                           CLOCK PIN          0.000                  2.834  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_19/secured_instance_287_77/CK->axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_19/secured_instance_287_77/Q
                                          SLICE_R49C42D    REG_DEL            0.119                  2.953  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_0/secured_instance_334_19/secured_signal_287_42
                                                           NET DELAY          0.135                  3.088  1       
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_0/secured_instance_496_0/secured_instance_494_0/secured_instance_493_0/secured_instance_492_0/secured_instance_491_126/DI0
                                                           ENDPOINT           0.000                  3.088  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.761                  2.887  16287   
axi4_interconnect0_inst/lscc_axi_interconnect_inst/secured_instance_673_0/secured_instance_672_6/secured_instance_526_99/secured_instance_521_0/secured_instance_496_0/secured_instance_494_0/secured_instance_493_0/secured_instance_492_0/secured_instance_491_126/WCK
                                                           CLOCK PIN          0.000                  2.887  1       
                                                           Uncertainty        0.000                  2.887  
                                                           Common Path Skew  -0.043                  2.844  
                                                           Hold time          0.174                  3.018  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -3.018  
Arrival Time                                                                                         3.088  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.070  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_622/Q  (SLICE_R27C83C)
Path End         : cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_895/WAD0  (SLICEM_R28C83D)
Source Clock     : clk_125MHz (R)
Destination Clock: clk_125MHz (R)
Logic Level      : 1
Delay Ratio      : 53.3% (route), 46.7% (logic)
Clock Skew       : 0.054 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.042 ns 
Path Slack       : 0.071 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.138                  1.102  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.102  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.579                  2.681  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_622/CK
                                                           CLOCK PIN          0.000                  2.681  1       


Data Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_622/CK->cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_622/Q
                                          SLICE_R27C83C    REG_DEL            0.119                  2.800  10      
cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_signal_219_962
                                                           NET DELAY          0.136                  2.936  10      
cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_895/WAD0
                                                           ENDPOINT           0.000                  2.936  1       


Destination Clock Path
Name                                      Cell/Site Name   Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
                                                           CONSTRAINT         0.000                  0.000  1       
clk_125_in                                soc_golden_gsrd  CLOCK LATENCY      0.000                  0.000  1       
clk_125_in                                                 NET DELAY          0.000                  0.000  1       
clk_125_in_ibuf.bb_inst/B->clk_125_in_ibuf.bb_inst/O
                                          HPIO_CORE_AL10   PAD2DI_DEL         0.964                  0.964  20      
pll0_inst/lscc_pll_inst/clk_125_in_c                       NET DELAY          0.162                  1.126  20      
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL6                       0.000                  1.126  16287   
lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u_fifo/aclk_i
                                                           NET DELAY          1.609                  2.735  16287   
cpu0_inst/riscvrtos_inst/secured_instance_242_33/secured_instance_220_6341/secured_instance_219_895/WCK
                                                           CLOCK PIN          0.000                  2.735  1       
                                                           Uncertainty        0.000                  2.735  
                                                           Common Path Skew  -0.042                  2.693  
                                                           Hold time          0.172                  2.865  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                       -2.865  
Arrival Time                                                                                         2.936  
----------------------------------------  ---------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.071  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################




</pre></samp></body></html>
