$version Generated by VerilatedVcd $end
$date Thu Feb 23 15:21:39 2023
 $end
$timescale  10s $end

 $scope module top $end
  $var wire  1 # clk $end
  $var wire  3 % q [2:0] $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire  1 # clk $end
   $var wire  3 % q [2:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b000 %
#1
b001 %
#2
b010 %
#3
b011 %
#4
b100 %
#5
b101 %
#6
b110 %
#7
b111 %
