<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="CSI Status Register"><title>imxrt_ral::csi::CSISR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module CSISR</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li></ul></section><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>csi</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">csi</a>::<wbr><a class="mod" href="#">CSISR</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1052/csi.rs.html#723">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>CSI Status Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="BASEADDR_CHHANGE_ERROR/index.html" title="mod imxrt_ral::csi::CSISR::BASEADDR_CHHANGE_ERROR">BASEADD<wbr>R_<wbr>CHHANG<wbr>E_<wbr>ERROR</a></div><div class="desc docblock-short">When using base address switching enable, this bit will be 1 when switching occur before DMA complete</div></li><li><div class="item-name"><a class="mod" href="COF_INT/index.html" title="mod imxrt_ral::csi::CSISR::COF_INT">COF_INT</a></div><div class="desc docblock-short">Change Of Field Interrupt Status</div></li><li><div class="item-name"><a class="mod" href="DMA_FIELD0_DONE/index.html" title="mod imxrt_ral::csi::CSISR::DMA_FIELD0_DONE">DMA_<wbr>FIEL<wbr>D0_<wbr>DONE</a></div><div class="desc docblock-short">When DMA field 0 is complete, this bit will be set to 1(clear by writing 1).</div></li><li><div class="item-name"><a class="mod" href="DMA_FIELD1_DONE/index.html" title="mod imxrt_ral::csi::CSISR::DMA_FIELD1_DONE">DMA_<wbr>FIEL<wbr>D1_<wbr>DONE</a></div><div class="desc docblock-short">When DMA field 0 is complete, this bit will be set to 1(clear by writing 1).</div></li><li><div class="item-name"><a class="mod" href="DMA_TSF_DONE_FB1/index.html" title="mod imxrt_ral::csi::CSISR::DMA_TSF_DONE_FB1">DMA_<wbr>TSF_<wbr>DONE_<wbr>FB1</a></div><div class="desc docblock-short">DMA Transfer Done in Frame Buffer1</div></li><li><div class="item-name"><a class="mod" href="DMA_TSF_DONE_FB2/index.html" title="mod imxrt_ral::csi::CSISR::DMA_TSF_DONE_FB2">DMA_<wbr>TSF_<wbr>DONE_<wbr>FB2</a></div><div class="desc docblock-short">DMA Transfer Done in Frame Buffer2</div></li><li><div class="item-name"><a class="mod" href="DMA_TSF_DONE_SFF/index.html" title="mod imxrt_ral::csi::CSISR::DMA_TSF_DONE_SFF">DMA_<wbr>TSF_<wbr>DONE_<wbr>SFF</a></div><div class="desc docblock-short">DMA Transfer Done from StatFIFO</div></li><li><div class="item-name"><a class="mod" href="DRDY/index.html" title="mod imxrt_ral::csi::CSISR::DRDY">DRDY</a></div><div class="desc docblock-short">RXFIFO Data Ready</div></li><li><div class="item-name"><a class="mod" href="ECC_INT/index.html" title="mod imxrt_ral::csi::CSISR::ECC_INT">ECC_INT</a></div><div class="desc docblock-short">CCIR Error Interrupt</div></li><li><div class="item-name"><a class="mod" href="EOF_INT/index.html" title="mod imxrt_ral::csi::CSISR::EOF_INT">EOF_INT</a></div><div class="desc docblock-short">End of Frame (EOF) Interrupt Status. Indicates when EOF is detected. (Cleared by writing 1)</div></li><li><div class="item-name"><a class="mod" href="F1_INT/index.html" title="mod imxrt_ral::csi::CSISR::F1_INT">F1_INT</a></div><div class="desc docblock-short">CCIR Field 1 Interrupt Status</div></li><li><div class="item-name"><a class="mod" href="F2_INT/index.html" title="mod imxrt_ral::csi::CSISR::F2_INT">F2_INT</a></div><div class="desc docblock-short">CCIR Field 2 Interrupt Status</div></li><li><div class="item-name"><a class="mod" href="HRESP_ERR_INT/index.html" title="mod imxrt_ral::csi::CSISR::HRESP_ERR_INT">HRES<wbr>P_<wbr>ERR_<wbr>INT</a></div><div class="desc docblock-short">Hresponse Error Interrupt Status</div></li><li><div class="item-name"><a class="mod" href="RF_OR_INT/index.html" title="mod imxrt_ral::csi::CSISR::RF_OR_INT">RF_<wbr>OR_<wbr>INT</a></div><div class="desc docblock-short">RxFIFO Overrun Interrupt Status</div></li><li><div class="item-name"><a class="mod" href="RXFF_INT/index.html" title="mod imxrt_ral::csi::CSISR::RXFF_INT">RXFF_<wbr>INT</a></div><div class="desc docblock-short">RXFIFO Full Interrupt Status</div></li><li><div class="item-name"><a class="mod" href="SF_OR_INT/index.html" title="mod imxrt_ral::csi::CSISR::SF_OR_INT">SF_<wbr>OR_<wbr>INT</a></div><div class="desc docblock-short">STATFIFO Overrun Interrupt Status</div></li><li><div class="item-name"><a class="mod" href="SOF_INT/index.html" title="mod imxrt_ral::csi::CSISR::SOF_INT">SOF_INT</a></div><div class="desc docblock-short">Start of Frame Interrupt Status. Indicates when SOF is detected. (Cleared by writing 1)</div></li><li><div class="item-name"><a class="mod" href="STATFF_INT/index.html" title="mod imxrt_ral::csi::CSISR::STATFF_INT">STATF<wbr>F_<wbr>INT</a></div><div class="desc docblock-short">STATFIFO Full Interrupt Status</div></li></ul></section></div></main></body></html>