module dec(g3,g2,g1,g0,a1,a0);
output g3,g2,g1,g0;
input a1,a0;

assign g3=~a1*~a0;assign g2=~a1*a0;assign g1=a1*~a0;assign g0=a1*a0;
endmodule
module t;
reg a1,a0;
wire g3,g2,g1,g0;
dec b(g3,g2,g1,g0,a1,a0);
initial 
begin
$monitor("g3=%b,g2=%b,g1=%b,g0=%b,a1=%b,a0=%b",g3,g2,g1,g0,a1,a0);
a1=1'b0;a0=1'b0;
#5a1=1'b0;a0=1'b1;
#5a1=1'b1;a0=1'b0;
#5a1=1'b1;a0=1'b1;
end endmodule