# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_Risc_V.vhd was successful.
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of MUX_A_ULA.sv was successful.
# Compile of MUX_B_ULA.sv was successful.
# Compile of MUX_DATA_REG.sv was successful.
# Compile of Processador.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SIGN_EXT.sv was successful.
# Compile of Simulation.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 17 compiles, 0 failed with no errors.
# Compile of SIGN_EXT.sv failed with 1 errors.
# Compile of SIGN_EXT.sv failed with 1 errors.
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/procRISCV/hw.mpf).  File can not be renamed.
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/procRISCV/hw.mpf).  File can not be renamed.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_Risc_V.vhd was successful.
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of MUX_A_ULA.sv was successful.
# Compile of MUX_B_ULA.sv was successful.
# Compile of MUX_DATA_REG.sv was successful.
# Compile of Processador.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SIGN_EXT.sv failed with 1 errors.
# Compile of Simulation.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# 17 compiles, 1 failed with 1 error.
# Compile of SIGN_EXT.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:04:40 on Sep 19,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 17:04:40 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:04:40 on Sep 19,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:04:40 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 17:04:41 on Sep 19,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftt42f53".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt42f53
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:09:17 on Sep 19,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 17:09:17 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:09:17 on Sep 19,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:09:18 on Sep 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:09:22 on Sep 19,2019, Elapsed time: 0:04:41
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 17:09:22 on Sep 19,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftgmfgma".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgmfgma
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:10:30 on Sep 19,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 17:10:30 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:10:30 on Sep 19,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:10:30 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:10:33 on Sep 19,2019, Elapsed time: 0:01:11
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 17:10:33 on Sep 19,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlft0k2dh0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0k2dh0
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/Simulation/processing/INSTR_EXT
restart -f
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position end  sim:/Simulation/processing/DeslocValue
restart -f
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:19:23 on Sep 19,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 17:19:23 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:19:23 on Sep 19,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:19:24 on Sep 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:19:27 on Sep 19,2019, Elapsed time: 0:08:54
# Errors: 1, Warnings: 1
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 17:19:27 on Sep 19,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftsvye7t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsvye7t
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of UP.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:26:40 on Sep 19,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 17:26:40 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:26:40 on Sep 19,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:26:40 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:26:43 on Sep 19,2019, Elapsed time: 0:07:16
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 17:26:43 on Sep 19,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlft3gwhf4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3gwhf4
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:27:23 on Sep 19,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 17:27:23 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 17:27:23 on Sep 19,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 17:27:23 on Sep 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Error: Acs sdne.
# $
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/procRISCV/hw.mpf).  File can not be renamed.
# End time: 17:27:26 on Sep 19,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 6
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 17:27:26 on Sep 19,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftffwfrn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftffwfrn
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
