verilog work "SignExtend_16to32.v"
verilog work "Mux2to1_5bit.v"
verilog work "../../Lab 4/RegisterFile/RegFile32.v"
verilog work "../../Lab 3/Lab3Xilinx/ALU_Control.v"
verilog work "../../Lab 3/Lab3Xilinx/ALU.v"
verilog work "../../Lab 1/Lab1_Mux2to1_32bit/Mux2to1_32bit.v"
verilog work "CPU_EU.v"
verilog work "CPU_EU_Test.v"
verilog work "C:/Users/Christopher/Desktop/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
