# Benchmark "tehb" written by ABC on Sat Oct 19 00:41:45 2024
.model tehb
.inputs clk rst ins[0] ins[1] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs_valid

.latch        n22 dataReg[0]  0
.latch        n27 dataReg[1]  0
.latch        n32 control.fullReg  0

.names dataReg[0] control.fullReg new_n20
11 1
.names ins[0] control.fullReg new_n21
10 1
.names new_n20 new_n21 outs[0]
00 0
.names dataReg[1] control.fullReg new_n23
11 1
.names ins[1] control.fullReg new_n24
10 1
.names new_n23 new_n24 outs[1]
00 0
.names ins_valid control.fullReg outs_valid
00 0
.names ins_valid outs_ready new_n27_1
10 1
.names control.fullReg new_n27_1 new_n28
01 1
.names dataReg[0] new_n28 new_n29
10 1
.names ins[0] new_n28 new_n30
11 1
.names new_n29 new_n30 new_n31
00 1
.names rst new_n31 n22
00 1
.names dataReg[1] new_n28 new_n33
10 1
.names ins[1] new_n28 new_n34
11 1
.names new_n33 new_n34 new_n35
00 1
.names rst new_n35 n27
00 1
.names rst outs_ready new_n37
00 1
.names outs_valid new_n37 n32
11 1
.names control.fullReg ins_ready
0 1
.end
