# 架构

- [x] rv32
- [ ] rv64
- [x] I
- [x] M
- [ ] A
- [ ] F
- [ ] D
- [ ] C


- [x] zicsr
- [x] zifencei

# 鸣谢

- [Xiangshan](https://github.com/OpenXiangShan/XiangShan)
- [iEDA](https://github.com/OSCC-Project/iEDA)
- [riscv tests](https://github.com/riscv-software-src/riscv-tests)
- [difftest](https://github.com/OpenXiangShan/difftest)
- [axi](https://github.com/pulp-platform/axi)
- [uart](https://github.com/yutongshen/RISC-V_SoC/tree/master)
- [clint](https://github.com/oscc-ip/clint)
- [plic](https://github.com/RoaLogic/plic)
- [ace](https://github.com/pulp-platform/ace/tree/master)