Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Apr 15 19:18:48 2024
| Host         : kuro-vlrwx9 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.805        0.000                      0                10861        0.028        0.000                      0                10861        3.000        0.000                       0                  2031  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clk_50       {0.000 10.000}     20.000          50.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clk_50             3.805        0.000                      0                10861        0.028        0.000                      0                10861        8.750        0.000                       0                  2028  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50                      
(none)        n_clk_fbout                 
(none)                      clk_50        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        15.941ns  (logic 4.033ns (25.297%)  route 11.909ns (74.703%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 25.896 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.960    12.415    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y116         LUT2 (Prop_lut2_I0_O)        0.150    12.565 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.316    13.881    cpu/reg_file/reg_file_reg_r3_0_31_0_5/ADDRC0
    SLICE_X10Y112        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.326    14.207 f  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMC_D1/O
                         net (fo=8, routed)           1.088    15.295    cpu/pc/rf_rd0[3]
    SLICE_X12Y110        LUT3 (Prop_lut3_I2_O)        0.148    15.443 f  cpu/pc/alu_res2_carry_i_10/O
                         net (fo=7, routed)           0.887    16.330    cpu/reg_file/alu_src0[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.328    16.658 r  cpu/reg_file/alu_res2_carry_i_2/O
                         net (fo=2, routed)           0.485    17.142    cpu/alu/alu_res2_inferred__0/i__carry__0_0[2]
    SLICE_X4Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.540 r  cpu/alu/alu_res2_carry/CO[3]
                         net (fo=1, routed)           0.000    17.540    cpu/alu/alu_res2_carry_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.654 r  cpu/alu/alu_res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.654    cpu/alu/alu_res2_carry__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  cpu/alu/alu_res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/alu_res2_carry__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  cpu/alu/alu_res2_carry__2/CO[3]
                         net (fo=1, routed)           1.284    19.166    cpu/reg_file/CO[0]
    SLICE_X3Y115         LUT5 (Prop_lut5_I3_O)        0.150    19.316 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.501    19.818    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_109_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.326    20.144 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.351    20.495    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.124    20.619 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.438    21.057    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I4_O)        0.124    21.181 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           1.015    22.196    cpu/reg_file/reg_file_reg_r1_0_31_0_5/DIA0
    SLICE_X10Y123        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.496    25.896    cpu/reg_file/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y123        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.327    26.223    
                         clock uncertainty           -0.061    26.162    
    SLICE_X10Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    26.001    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         26.001    
                         arrival time                         -22.196    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        15.805ns  (logic 4.033ns (25.514%)  route 11.773ns (74.486%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.960    12.415    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y116         LUT2 (Prop_lut2_I0_O)        0.150    12.565 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.316    13.881    cpu/reg_file/reg_file_reg_r3_0_31_0_5/ADDRC0
    SLICE_X10Y112        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.326    14.207 f  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMC_D1/O
                         net (fo=8, routed)           1.088    15.295    cpu/pc/rf_rd0[3]
    SLICE_X12Y110        LUT3 (Prop_lut3_I2_O)        0.148    15.443 f  cpu/pc/alu_res2_carry_i_10/O
                         net (fo=7, routed)           0.887    16.330    cpu/reg_file/alu_src0[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.328    16.658 r  cpu/reg_file/alu_res2_carry_i_2/O
                         net (fo=2, routed)           0.485    17.142    cpu/alu/alu_res2_inferred__0/i__carry__0_0[2]
    SLICE_X4Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.540 r  cpu/alu/alu_res2_carry/CO[3]
                         net (fo=1, routed)           0.000    17.540    cpu/alu/alu_res2_carry_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.654 r  cpu/alu/alu_res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.654    cpu/alu/alu_res2_carry__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  cpu/alu/alu_res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/alu_res2_carry__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  cpu/alu/alu_res2_carry__2/CO[3]
                         net (fo=1, routed)           1.284    19.166    cpu/reg_file/CO[0]
    SLICE_X3Y115         LUT5 (Prop_lut5_I3_O)        0.150    19.316 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.501    19.818    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_109_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.326    20.144 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.351    20.495    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.124    20.619 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.438    21.057    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I4_O)        0.124    21.181 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.879    22.060    cpu/reg_file/reg_file_reg_r2_0_31_0_5/DIA0
    SLICE_X8Y114         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.503    25.903    cpu/reg_file/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y114         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.311    26.214    
                         clock uncertainty           -0.061    26.153    
    SLICE_X8Y114         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.992    cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                         -22.060    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        15.810ns  (logic 4.033ns (25.507%)  route 11.778ns (74.493%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 25.907 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.960    12.415    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y116         LUT2 (Prop_lut2_I0_O)        0.150    12.565 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.316    13.881    cpu/reg_file/reg_file_reg_r3_0_31_0_5/ADDRC0
    SLICE_X10Y112        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.326    14.207 f  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMC_D1/O
                         net (fo=8, routed)           1.088    15.295    cpu/pc/rf_rd0[3]
    SLICE_X12Y110        LUT3 (Prop_lut3_I2_O)        0.148    15.443 f  cpu/pc/alu_res2_carry_i_10/O
                         net (fo=7, routed)           0.887    16.330    cpu/reg_file/alu_src0[3]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.328    16.658 r  cpu/reg_file/alu_res2_carry_i_2/O
                         net (fo=2, routed)           0.485    17.142    cpu/alu/alu_res2_inferred__0/i__carry__0_0[2]
    SLICE_X4Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.540 r  cpu/alu/alu_res2_carry/CO[3]
                         net (fo=1, routed)           0.000    17.540    cpu/alu/alu_res2_carry_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.654 r  cpu/alu/alu_res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.654    cpu/alu/alu_res2_carry__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.768 r  cpu/alu/alu_res2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    cpu/alu/alu_res2_carry__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  cpu/alu/alu_res2_carry__2/CO[3]
                         net (fo=1, routed)           1.284    19.166    cpu/reg_file/CO[0]
    SLICE_X3Y115         LUT5 (Prop_lut5_I3_O)        0.150    19.316 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.501    19.818    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_109_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.326    20.144 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           0.351    20.495    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.124    20.619 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.438    21.057    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I4_O)        0.124    21.181 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.884    22.065    cpu/reg_file/reg_file_reg_r3_0_31_0_5/DIA0
    SLICE_X10Y112        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.507    25.907    cpu/reg_file/reg_file_reg_r3_0_31_0_5/WCLK
    SLICE_X10Y112        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMA/CLK
                         clock pessimism              0.327    26.234    
                         clock uncertainty           -0.061    26.173    
    SLICE_X10Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    26.012    cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         26.012    
                         arrival time                         -22.065    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.977ns  (logic 3.145ns (20.997%)  route 11.832ns (79.003%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 25.896 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.960    12.415    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y116         LUT2 (Prop_lut2_I0_O)        0.150    12.565 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.322    13.887    cpu/reg_file/reg_file_reg_r3_0_31_12_17/ADDRC0
    SLICE_X10Y113        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355    14.242 r  cpu/reg_file/reg_file_reg_r3_0_31_12_17/RAMC/O
                         net (fo=3, routed)           0.726    14.968    cpu/pc/rf_rd0[14]
    SLICE_X12Y112        LUT3 (Prop_lut3_I2_O)        0.331    15.299 r  cpu/pc/alu_res0_carry__3_i_4/O
                         net (fo=13, routed)          1.700    16.998    cpu/pc/alu_src0[14]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.124    17.122 r  cpu/pc/reg_file_reg_r1_0_31_0_5_i_85/O
                         net (fo=4, routed)           0.978    18.101    cpu/pc/reg_file_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    18.225 r  cpu/pc/reg_file_reg_r1_0_31_0_5_i_79/O
                         net (fo=2, routed)           0.645    18.870    cpu/reg_file/reg_file_reg_r1_0_31_6_11_i_2_1
    SLICE_X7Y107         LUT4 (Prop_lut4_I0_O)        0.118    18.988 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.769    19.757    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.326    20.083 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           1.148    21.231    cpu/reg_file/reg_file_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y123        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.496    25.896    cpu/reg_file/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y123        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.327    26.223    
                         clock uncertainty           -0.061    26.162    
    SLICE_X10Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    25.913    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.913    
                         arrival time                         -21.231    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 2.911ns (19.637%)  route 11.912ns (80.363%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 25.976 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.885    12.340    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y117         LUT2 (Prop_lut2_I0_O)        0.118    12.458 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.311    13.769    cpu/reg_file/reg_file_reg_r3_0_31_6_11/ADDRA2
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.326    14.095 r  cpu/reg_file/reg_file_reg_r3_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.196    15.291    cpu/pc/rf_rd0[5]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.152    15.443 r  cpu/pc/alu_res2_carry_i_9/O
                         net (fo=8, routed)           1.502    16.946    cpu/pc/alu_src0[5]
    SLICE_X10Y105        LUT6 (Prop_lut6_I3_O)        0.326    17.272 r  cpu/pc/reg_file_reg_r1_0_31_30_31__0_i_8/O
                         net (fo=1, routed)           1.027    18.299    cpu/pc/reg_file_reg_r1_0_31_30_31__0_i_8_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I0_O)        0.124    18.423 r  cpu/pc/reg_file_reg_r1_0_31_30_31__0_i_6/O
                         net (fo=1, routed)           0.665    19.088    cpu/reg_file/reg_file_reg_r1_0_31_30_31__0_i_1_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/reg_file/reg_file_reg_r1_0_31_30_31__0_i_4/O
                         net (fo=1, routed)           0.917    20.129    cpu/alu/reg_file_reg_r3_0_31_30_31__0_1
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.124    20.253 r  cpu/alu/reg_file_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=6, routed)           0.824    21.077    cpu/reg_file/reg_file_reg_r2_0_31_30_31__0/D
    SLICE_X6Y119         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.576    25.976    cpu/reg_file/reg_file_reg_r2_0_31_30_31__0/WCLK
    SLICE_X6Y119         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_30_31__0/SP/CLK
                         clock pessimism              0.311    26.287    
                         clock uncertainty           -0.061    26.226    
    SLICE_X6Y119         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    25.998    cpu/reg_file/reg_file_reg_r2_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         25.998    
                         arrival time                         -21.077    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.733ns  (logic 2.911ns (19.756%)  route 11.822ns (80.244%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 25.901 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.885    12.340    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y117         LUT2 (Prop_lut2_I0_O)        0.118    12.458 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.311    13.769    cpu/reg_file/reg_file_reg_r3_0_31_6_11/ADDRA2
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.326    14.095 r  cpu/reg_file/reg_file_reg_r3_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.196    15.291    cpu/pc/rf_rd0[5]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.152    15.443 r  cpu/pc/alu_res2_carry_i_9/O
                         net (fo=8, routed)           1.502    16.946    cpu/pc/alu_src0[5]
    SLICE_X10Y105        LUT6 (Prop_lut6_I3_O)        0.326    17.272 r  cpu/pc/reg_file_reg_r1_0_31_30_31__0_i_8/O
                         net (fo=1, routed)           1.027    18.299    cpu/pc/reg_file_reg_r1_0_31_30_31__0_i_8_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I0_O)        0.124    18.423 r  cpu/pc/reg_file_reg_r1_0_31_30_31__0_i_6/O
                         net (fo=1, routed)           0.665    19.088    cpu/reg_file/reg_file_reg_r1_0_31_30_31__0_i_1_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I1_O)        0.124    19.212 r  cpu/reg_file/reg_file_reg_r1_0_31_30_31__0_i_4/O
                         net (fo=1, routed)           0.917    20.129    cpu/alu/reg_file_reg_r3_0_31_30_31__0_1
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.124    20.253 r  cpu/alu/reg_file_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=6, routed)           0.734    20.987    cpu/reg_file/reg_file_reg_r3_0_31_30_31__0/D
    SLICE_X8Y116         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.501    25.901    cpu/reg_file/reg_file_reg_r3_0_31_30_31__0/WCLK
    SLICE_X8Y116         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31__0/DP/CLK
                         clock pessimism              0.311    26.212    
                         clock uncertainty           -0.061    26.151    
    SLICE_X8Y116         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    25.913    cpu/reg_file/reg_file_reg_r3_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         25.913    
                         arrival time                         -20.987    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.649ns  (logic 3.160ns (21.572%)  route 11.489ns (78.428%))
  Logic Levels:           12  (LUT3=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 25.893 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[3]/Q
                         net (fo=267, routed)         1.381     8.091    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A1
    SLICE_X12Y118        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.185     8.276 r  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.276    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/OA
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214     8.490 r  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.490    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1
    SLICE_X12Y118        MUXF8 (Prop_muxf8_I1_O)      0.088     8.578 r  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.016     9.595    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_n_0
    SLICE_X13Y120        LUT3 (Prop_lut3_I0_O)        0.347     9.942 r  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=13, routed)          0.887    10.829    cpu/reg_file/spo[0]
    SLICE_X3Y120         LUT3 (Prop_lut3_I1_O)        0.320    11.149 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.509    11.657    cpu/reg_file/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X4Y120         LUT6 (Prop_lut6_I2_O)        0.326    11.983 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.344    13.328    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB2
    SLICE_X8Y114         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    13.478 r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           1.060    14.538    cpu/reg_file/rf_rd1[2]
    SLICE_X3Y115         LUT5 (Prop_lut5_I4_O)        0.348    14.886 r  cpu/reg_file/alu_res0_carry_i_14/O
                         net (fo=112, routed)         2.162    17.048    cpu/pc/alu_src1[2]
    SLICE_X15Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.172 r  cpu/pc/reg_file_reg_r1_0_31_18_23_i_72/O
                         net (fo=2, routed)           1.012    18.184    cpu/pc/pc_reg[29]_3
    SLICE_X15Y113        LUT3 (Prop_lut3_I0_O)        0.152    18.336 r  cpu/pc/reg_file_reg_r1_0_31_18_23_i_56/O
                         net (fo=2, routed)           0.452    18.788    cpu/reg_file/reg_file_reg_r1_0_31_18_23_i_5_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I4_O)        0.326    19.114 r  cpu/reg_file/reg_file_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.972    20.085    cpu/reg_file/reg_file_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    20.209 r  cpu/reg_file/reg_file_reg_r1_0_31_18_23_i_5/O
                         net (fo=3, routed)           0.694    20.903    cpu/reg_file/reg_file_reg_r1_0_31_18_23/DIC1
    SLICE_X8Y123         RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.493    25.893    cpu/reg_file/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y123         RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.311    26.204    
                         clock uncertainty           -0.061    26.143    
    SLICE_X8Y123         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    25.894    cpu/reg_file/reg_file_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.894    
                         arrival time                         -20.903    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.667ns  (logic 2.911ns (19.845%)  route 11.756ns (80.155%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 25.896 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.885    12.340    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y117         LUT2 (Prop_lut2_I0_O)        0.118    12.458 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.311    13.769    cpu/reg_file/reg_file_reg_r3_0_31_6_11/ADDRA2
    SLICE_X8Y112         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.326    14.095 r  cpu/reg_file/reg_file_reg_r3_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.196    15.291    cpu/pc/rf_rd0[5]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.152    15.443 r  cpu/pc/alu_res2_carry_i_9/O
                         net (fo=8, routed)           1.349    16.792    cpu/pc/alu_src0[5]
    SLICE_X13Y107        LUT6 (Prop_lut6_I0_O)        0.326    17.118 r  cpu/pc/reg_file_reg_r1_0_31_0_5_i_91/O
                         net (fo=7, routed)           0.646    17.764    cpu/pc/pc_reg[7]_1
    SLICE_X12Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.888 r  cpu/pc/reg_file_reg_r1_0_31_0_5_i_65/O
                         net (fo=2, routed)           0.895    18.783    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_4_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.124    18.907 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.769    19.676    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124    19.800 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_4/O
                         net (fo=3, routed)           1.121    20.921    cpu/reg_file/reg_file_reg_r1_0_31_0_5/DIB1
    SLICE_X10Y123        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.496    25.896    cpu/reg_file/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y123        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.327    26.223    
                         clock uncertainty           -0.061    26.162    
    SLICE_X10Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    25.934    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         25.934    
                         arrival time                         -20.921    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.625ns  (logic 3.145ns (21.502%)  route 11.481ns (78.498%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.622     6.254    cpu/pc/CLK_50MHZ_BUFG
    SLICE_X11Y117        FDRE                                         r  cpu/pc/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     6.710 r  cpu/pc/pc_reg[4]/Q
                         net (fo=268, routed)         1.240     7.950    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/A2
    SLICE_X12Y116        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.416     8.366 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.366    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OA
    SLICE_X12Y116        MUXF7 (Prop_muxf7_I1_O)      0.214     8.580 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.580    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X12Y116        MUXF8 (Prop_muxf8_I1_O)      0.088     8.668 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.849     9.517    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.319     9.836 f  cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=101, routed)         1.495    11.331    cpu/reg_file/spo[2]
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.124    11.455 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.960    12.415    cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_6_n_0
    SLICE_X9Y116         LUT2 (Prop_lut2_I0_O)        0.150    12.565 r  cpu/reg_file/reg_file_reg_r3_0_31_0_5_i_5/O
                         net (fo=32, routed)          1.322    13.887    cpu/reg_file/reg_file_reg_r3_0_31_12_17/ADDRC0
    SLICE_X10Y113        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355    14.242 r  cpu/reg_file/reg_file_reg_r3_0_31_12_17/RAMC/O
                         net (fo=3, routed)           0.726    14.968    cpu/pc/rf_rd0[14]
    SLICE_X12Y112        LUT3 (Prop_lut3_I2_O)        0.331    15.299 r  cpu/pc/alu_res0_carry__3_i_4/O
                         net (fo=13, routed)          1.700    16.998    cpu/pc/alu_src0[14]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.124    17.122 r  cpu/pc/reg_file_reg_r1_0_31_0_5_i_85/O
                         net (fo=4, routed)           0.978    18.101    cpu/pc/reg_file_reg_r1_0_31_0_5_i_85_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    18.225 r  cpu/pc/reg_file_reg_r1_0_31_0_5_i_79/O
                         net (fo=2, routed)           0.645    18.870    cpu/reg_file/reg_file_reg_r1_0_31_6_11_i_2_1
    SLICE_X7Y107         LUT4 (Prop_lut4_I0_O)        0.118    18.988 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.769    19.757    cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.326    20.083 r  cpu/reg_file/reg_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.796    20.879    cpu/reg_file/reg_file_reg_r2_0_31_0_5/DIC1
    SLICE_X8Y114         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.503    25.903    cpu/reg_file/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y114         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.311    26.214    
                         clock uncertainty           -0.061    26.153    
    SLICE_X8Y114         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    25.904    cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.904    
                         arrival time                         -20.879    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_dmem_rdata_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.985ns  (logic 4.748ns (31.688%)  route 10.237ns (68.312%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 25.987 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.630     6.262    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X13Y144        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDRE (Prop_fdre_C_Q)         0.456     6.718 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           1.000     7.718    pdu/bp_reg/bp_0[2]
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     7.842 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_78/O
                         net (fo=1, routed)           0.000     7.842    pdu/bp_reg/pdu_ctrl_cs[6]_i_78_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.392 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.392    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_66_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.506    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X15Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.620    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.734    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.848    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.070 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.818     9.888    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y140        LUT4 (Prop_lut4_I2_O)        0.299    10.187 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.187    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.737 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.737    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.965 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           1.008    11.974    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X40Y140        LUT5 (Prop_lut5_I2_O)        0.313    12.287 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=6, routed)           0.326    12.613    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X40Y141        LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=106, routed)         1.601    14.338    mem_bridge/is_pdu
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.124    14.462 r  mem_bridge/instruction_memory_i_6/O
                         net (fo=512, routed)         3.297    17.759    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/A3
    SLICE_X2Y152         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    18.058 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.058    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/OA
    SLICE_X2Y152         MUXF7 (Prop_muxf7_I1_O)      0.214    18.272 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000    18.272    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/O1
    SLICE_X2Y152         MUXF8 (Prop_muxf8_I1_O)      0.088    18.360 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/F8/O
                         net (fo=1, routed)           1.089    19.449    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27_n_0
    SLICE_X3Y149         LUT3 (Prop_lut3_I0_O)        0.347    19.796 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=1, routed)           1.097    20.894    pdu/bp_reg/spo[27]
    SLICE_X7Y146         LUT2 (Prop_lut2_I1_O)        0.354    21.248 r  pdu/bp_reg/pdu_dmem_rdata_r[27]_i_1/O
                         net (fo=1, routed)           0.000    21.248    mem_bridge/pdu_dmem_rdata_r_reg[31]_0[27]
    SLICE_X7Y146         FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.587    25.987    mem_bridge/CLK_50MHZ_BUFG
    SLICE_X7Y146         FDRE                                         r  mem_bridge/pdu_dmem_rdata_r_reg[27]/C
                         clock pessimism              0.311    26.298    
                         clock uncertainty           -0.061    26.237    
    SLICE_X7Y146         FDRE (Setup_fdre_C_D)        0.075    26.312    mem_bridge/pdu_dmem_rdata_r_reg[27]
  -------------------------------------------------------------------
                         required time                         26.312    
                         arrival time                         -21.248    
  -------------------------------------------------------------------
                         slack                                  5.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pdu/info_sender/buffer_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_128_191_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.082%)  route 0.344ns (64.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.567     1.846    pdu/info_sender/CLK_50MHZ_BUFG
    SLICE_X29Y148        FDRE                                         r  pdu/info_sender/buffer_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.987 r  pdu/info_sender/buffer_reg[0][3]/Q
                         net (fo=2, routed)           0.167     2.154    pdu/info_sender/buffer_reg_n_0_[0][3]
    SLICE_X15Y148        LUT6 (Prop_lut6_I4_O)        0.045     2.199 r  pdu/info_sender/fifo_queue_reg_0_63_3_5_i_1/O
                         net (fo=4, routed)           0.177     2.377    pdu/tx_queue/fifo_queue_reg_128_191_3_5/DIA
    SLICE_X12Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_128_191_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.927     2.487    pdu/tx_queue/fifo_queue_reg_128_191_3_5/WCLK
    SLICE_X12Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.285     2.202    
    SLICE_X12Y150        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.349    pdu/tx_queue/fifo_queue_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pdu/info_sender/buffer_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.066%)  route 0.360ns (65.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.567     1.846    pdu/info_sender/CLK_50MHZ_BUFG
    SLICE_X29Y148        FDRE                                         r  pdu/info_sender/buffer_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.987 r  pdu/info_sender/buffer_reg[0][3]/Q
                         net (fo=2, routed)           0.167     2.154    pdu/info_sender/buffer_reg_n_0_[0][3]
    SLICE_X15Y148        LUT6 (Prop_lut6_I4_O)        0.045     2.199 r  pdu/info_sender/fifo_queue_reg_0_63_3_5_i_1/O
                         net (fo=4, routed)           0.193     2.392    pdu/tx_queue/fifo_queue_reg_192_255_3_5/DIA
    SLICE_X14Y151        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.927     2.487    pdu/tx_queue/fifo_queue_reg_192_255_3_5/WCLK
    SLICE_X14Y151        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.285     2.202    
    SLICE_X14Y151        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.349    pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pdu/info_sender/buffer_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.571%)  route 0.368ns (66.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.567     1.846    pdu/info_sender/CLK_50MHZ_BUFG
    SLICE_X29Y148        FDRE                                         r  pdu/info_sender/buffer_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.987 r  pdu/info_sender/buffer_reg[0][3]/Q
                         net (fo=2, routed)           0.167     2.154    pdu/info_sender/buffer_reg_n_0_[0][3]
    SLICE_X15Y148        LUT6 (Prop_lut6_I4_O)        0.045     2.199 r  pdu/info_sender/fifo_queue_reg_0_63_3_5_i_1/O
                         net (fo=4, routed)           0.201     2.400    pdu/tx_queue/fifo_queue_reg_64_127_3_5/DIA
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.927     2.487    pdu/tx_queue/fifo_queue_reg_64_127_3_5/WCLK
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.285     2.202    
    SLICE_X14Y150        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.349    pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mem_bridge/pdu_dmem_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.564     1.843    mem_bridge/CLK_50MHZ_BUFG
    SLICE_X13Y133        FDRE                                         r  mem_bridge/pdu_dmem_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y133        FDRE (Prop_fdre_C_Q)         0.141     1.984 r  mem_bridge/pdu_dmem_wdata_r_reg[9]/Q
                         net (fo=9, routed)           0.068     2.053    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/D
    SLICE_X12Y133        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.833     2.393    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/WCLK
    SLICE_X12Y133        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.536     1.856    
    SLICE_X12Y133        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.000    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pdu/uart_rx/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.551     1.830    pdu/uart_rx/CLK_50MHZ_BUFG
    SLICE_X35Y125        FDRE                                         r  pdu/uart_rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.971 r  pdu/uart_rx/data_reg[0]/Q
                         net (fo=4, routed)           0.080     2.052    pdu/rx_queue/fifo_queue_reg_128_191_0_2/DIA
    SLICE_X34Y125        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.819     2.379    pdu/rx_queue/fifo_queue_reg_128_191_0_2/WCLK
    SLICE_X34Y125        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.535     1.843    
    SLICE_X34Y125        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.990    pdu/rx_queue/fifo_queue_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mem_bridge/pdu_dmem_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.568     1.847    mem_bridge/CLK_50MHZ_BUFG
    SLICE_X15Y142        FDRE                                         r  mem_bridge/pdu_dmem_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y142        FDRE (Prop_fdre_C_Q)         0.141     1.988 r  mem_bridge/pdu_dmem_wdata_r_reg[25]/Q
                         net (fo=9, routed)           0.080     2.069    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/D
    SLICE_X14Y142        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.839     2.399    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/WCLK
    SLICE_X14Y142        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
                         clock pessimism             -0.538     1.860    
    SLICE_X14Y142        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.004    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.572%)  route 0.292ns (67.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.651     1.931    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X16Y150        FDRE                                         r  pdu/tx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  pdu/tx_queue/rear_reg[0]/Q
                         net (fo=61, routed)          0.292     2.364    pdu/tx_queue/fifo_queue_reg_64_127_3_5/ADDRD0
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.927     2.487    pdu/tx_queue/fifo_queue_reg_64_127_3_5/WCLK
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.518     1.969    
    SLICE_X14Y150        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.279    pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.572%)  route 0.292ns (67.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.651     1.931    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X16Y150        FDRE                                         r  pdu/tx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  pdu/tx_queue/rear_reg[0]/Q
                         net (fo=61, routed)          0.292     2.364    pdu/tx_queue/fifo_queue_reg_64_127_3_5/ADDRD0
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.927     2.487    pdu/tx_queue/fifo_queue_reg_64_127_3_5/WCLK
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.518     1.969    
    SLICE_X14Y150        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.279    pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.572%)  route 0.292ns (67.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.651     1.931    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X16Y150        FDRE                                         r  pdu/tx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  pdu/tx_queue/rear_reg[0]/Q
                         net (fo=61, routed)          0.292     2.364    pdu/tx_queue/fifo_queue_reg_64_127_3_5/ADDRD0
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.927     2.487    pdu/tx_queue/fifo_queue_reg_64_127_3_5/WCLK
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.518     1.969    
    SLICE_X14Y150        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.279    pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.572%)  route 0.292ns (67.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.651     1.931    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X16Y150        FDRE                                         r  pdu/tx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  pdu/tx_queue/rear_reg[0]/Q
                         net (fo=61, routed)          0.292     2.364    pdu/tx_queue/fifo_queue_reg_64_127_3_5/ADDRD0
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.927     2.487    pdu/tx_queue/fifo_queue_reg_64_127_3_5/WCLK
    SLICE_X14Y150        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.518     1.969    
    SLICE_X14Y150        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.279    pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_50MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X7Y121    cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y122    cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y122    cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y122    cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y120    cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y120    cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y121    cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y120    cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X2Y111    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X2Y111    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y119   cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X2Y111    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X2Y111    cpu/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.908ns  (logic 5.169ns (37.166%)  route 8.739ns (62.834%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           4.492     5.982    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     6.106 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.247    10.353    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.908 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.908    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.073ns  (logic 1.558ns (30.717%)  route 3.515ns (69.283%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           1.959     2.216    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.045     2.261 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.556     3.817    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.073 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.073    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/tx_queue/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.437ns  (logic 4.507ns (31.221%)  route 9.930ns (68.779%))
  Logic Levels:           5  (LUT6=3 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.815     6.448    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X13Y151        FDRE                                         r  pdu/tx_queue/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.456     6.904 r  pdu/tx_queue/head_reg[0]/Q
                         net (fo=37, routed)          2.917     9.821    pdu/tx_queue/fifo_queue_reg_64_127_3_5/ADDRA0
    SLICE_X14Y150        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.945 r  pdu/tx_queue/fifo_queue_reg_64_127_3_5/RAMA/O
                         net (fo=1, routed)           0.808    10.753    pdu/tx_queue/fifo_queue_reg_64_127_3_5_n_0
    SLICE_X15Y151        LUT6 (Prop_lut6_I3_O)        0.124    10.877 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.932    11.810    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1_0[0]
    SLICE_X22Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.934 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.025    12.958    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_2_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.124    13.082 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.247    17.329    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    20.885 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.885    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.540ns (57.425%)  route 3.366ns (42.575%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.692     6.324    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  segment/seg_id_reg[0]/Q
                         net (fo=13, routed)          1.261     8.041    cpu/seg_an_OBUF[0]
    SLICE_X0Y122         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  cpu/seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.165    cpu/seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.377 r  cpu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.105    10.482    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.748    14.230 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.230    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.539ns (57.859%)  route 3.306ns (42.141%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.692     6.324    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  segment/seg_id_reg[0]/Q
                         net (fo=13, routed)          1.211     7.991    cpu/seg_an_OBUF[0]
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.124     8.115 r  cpu/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.115    cpu/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y122         MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  cpu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.095    10.427    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742    14.170 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.170    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.535ns (57.887%)  route 3.299ns (42.113%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.692     6.324    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  segment/seg_id_reg[1]/Q
                         net (fo=12, routed)          1.206     7.986    cpu/seg_an_OBUF[1]
    SLICE_X3Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.110 r  cpu/seg_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.110    cpu/seg_data_OBUF[2]_inst_i_2_n_0
    SLICE_X3Y122         MUXF7 (Prop_muxf7_I0_O)      0.212     8.322 r  cpu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.093    10.416    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743    14.159 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.159    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 4.537ns (59.150%)  route 3.133ns (40.850%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.692     6.324    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  segment/seg_id_reg[0]/Q
                         net (fo=13, routed)          1.178     7.958    cpu/seg_an_OBUF[0]
    SLICE_X0Y123         LUT6 (Prop_lut6_I2_O)        0.124     8.082 r  cpu/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.082    cpu/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y123         MUXF7 (Prop_muxf7_I0_O)      0.212     8.294 r  cpu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.956    10.250    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.745    13.995 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.995    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 4.006ns (65.700%)  route 2.091ns (34.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.692     6.324    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  segment/seg_id_reg[1]/Q
                         net (fo=12, routed)          2.091     8.872    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         3.550    12.422 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.422    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 4.150ns (68.985%)  route 1.866ns (31.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.692     6.324    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419     6.743 r  segment/seg_id_reg[2]/Q
                         net (fo=7, routed)           1.866     8.609    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.731    12.340 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.340    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 4.003ns (67.785%)  route 1.902ns (32.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.692     6.324    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  segment/seg_id_reg[0]/Q
                         net (fo=13, routed)          1.902     8.683    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.547    12.230 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.230    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.389ns (75.100%)  route 0.460ns (24.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.588     1.867    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  segment/seg_id_reg[0]/Q
                         net (fo=13, routed)          0.460     2.469    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.248     3.717 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.717    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.440ns (77.106%)  route 0.428ns (22.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.588     1.867    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.128     1.995 r  segment/seg_id_reg[2]/Q
                         net (fo=7, routed)           0.428     2.423    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         1.312     3.735 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.735    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.392ns (72.217%)  route 0.535ns (27.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.588     1.867    segment/CLK_50MHZ_BUFG
    SLICE_X1Y127         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  segment/seg_id_reg[1]/Q
                         net (fo=12, routed)          0.535     2.544    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         1.251     3.794 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.794    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.624ns (74.009%)  route 0.570ns (25.991%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.586     1.865    cpu/CLK_50MHZ_BUFG
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     1.993 r  cpu/commit_inst_reg_reg[29]/Q
                         net (fo=1, routed)           0.100     2.093    cpu/cpu_commit_inst[29]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.098     2.191 r  cpu/seg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.191    cpu/seg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y123         MUXF7 (Prop_muxf7_I1_O)      0.065     2.256 r  cpu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.727    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         1.333     4.060 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.060    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.583ns (70.806%)  route 0.653ns (29.194%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.588     1.867    cpu/CLK_50MHZ_BUFG
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  cpu/commit_inst_reg_reg[30]/Q
                         net (fo=1, routed)           0.138     2.147    cpu/cpu_commit_inst[30]
    SLICE_X3Y122         LUT6 (Prop_lut6_I1_O)        0.045     2.192 r  cpu/seg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.192    cpu/seg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y122         MUXF7 (Prop_muxf7_I1_O)      0.065     2.257 r  cpu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.771    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.332     4.103 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.103    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.622ns (72.486%)  route 0.616ns (27.514%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.588     1.867    cpu/CLK_50MHZ_BUFG
    SLICE_X1Y122         FDRE                                         r  cpu/commit_inst_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.128     1.995 r  cpu/commit_inst_reg_reg[31]/Q
                         net (fo=1, routed)           0.085     2.081    cpu/cpu_commit_inst[31]
    SLICE_X1Y122         LUT6 (Prop_lut6_I1_O)        0.098     2.179 r  cpu/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.179    cpu/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y122         MUXF7 (Prop_muxf7_I1_O)      0.065     2.244 r  cpu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.774    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.331     4.105 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.105    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.588ns (70.708%)  route 0.658ns (29.292%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.587     1.866    cpu/CLK_50MHZ_BUFG
    SLICE_X5Y122         FDRE                                         r  cpu/commit_inst_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  cpu/commit_inst_reg_reg[16]/Q
                         net (fo=1, routed)           0.121     2.128    cpu/cpu_commit_inst[16]
    SLICE_X0Y122         LUT6 (Prop_lut6_I4_O)        0.045     2.173 r  cpu/seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.173    cpu/seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y122         MUXF7 (Prop_muxf7_I1_O)      0.065     2.238 r  cpu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.775    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.337     4.112 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.112    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/uart_tx/FSM_sequential_status_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.442ns (43.939%)  route 1.840ns (56.061%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.650     1.930    pdu/uart_tx/CLK_50MHZ_BUFG
    SLICE_X25Y150        FDRE                                         r  pdu/uart_tx/FSM_sequential_status_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDRE (Prop_fdre_C_Q)         0.141     2.071 f  pdu/uart_tx/FSM_sequential_status_cur_reg[1]/Q
                         net (fo=11, routed)          0.284     2.354    pdu/uart_tx/status_cur__0[1]
    SLICE_X25Y151        LUT6 (Prop_lut6_I4_O)        0.045     2.399 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.556     3.956    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.211 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.211    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50

Max Delay          1129 Endpoints
Min Delay          1129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.912ns  (logic 1.595ns (12.353%)  route 11.317ns (87.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.384    12.912    pdu/rx_queue_n_9
    SLICE_X47Y137        FDRE                                         r  pdu/rx_dq_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.493     5.893    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y137        FDRE                                         r  pdu/rx_dq_counter_reg[29]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.912ns  (logic 1.595ns (12.353%)  route 11.317ns (87.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.384    12.912    pdu/rx_queue_n_9
    SLICE_X47Y137        FDRE                                         r  pdu/rx_dq_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.493     5.893    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y137        FDRE                                         r  pdu/rx_dq_counter_reg[30]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.912ns  (logic 1.595ns (12.353%)  route 11.317ns (87.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.384    12.912    pdu/rx_queue_n_9
    SLICE_X47Y137        FDRE                                         r  pdu/rx_dq_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.493     5.893    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y137        FDRE                                         r  pdu/rx_dq_counter_reg[31]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.773ns  (logic 1.595ns (12.487%)  route 11.178ns (87.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.245    12.773    pdu/rx_queue_n_9
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.492     5.892    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[25]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.773ns  (logic 1.595ns (12.487%)  route 11.178ns (87.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.245    12.773    pdu/rx_queue_n_9
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.492     5.892    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[26]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.773ns  (logic 1.595ns (12.487%)  route 11.178ns (87.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.245    12.773    pdu/rx_queue_n_9
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.492     5.892    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[27]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.773ns  (logic 1.595ns (12.487%)  route 11.178ns (87.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.245    12.773    pdu/rx_queue_n_9
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.492     5.892    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y136        FDRE                                         r  pdu/rx_dq_counter_reg[28]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 1.595ns (12.634%)  route 11.030ns (87.366%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.097    12.625    pdu/rx_queue_n_9
    SLICE_X47Y135        FDRE                                         r  pdu/rx_dq_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.492     5.892    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y135        FDRE                                         r  pdu/rx_dq_counter_reg[21]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 1.595ns (12.634%)  route 11.030ns (87.366%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.097    12.625    pdu/rx_queue_n_9
    SLICE_X47Y135        FDRE                                         r  pdu/rx_dq_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.492     5.892    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y135        FDRE                                         r  pdu/rx_dq_counter_reg[22]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 1.595ns (12.634%)  route 11.030ns (87.366%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         9.933    11.404    pdu/rx_queue/rst_IBUF[0]
    SLICE_X45Y130        LUT5 (Prop_lut5_I4_O)        0.124    11.528 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          1.097    12.625    pdu/rx_queue_n_9
    SLICE_X47Y135        FDRE                                         r  pdu/rx_dq_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        1.492     5.892    pdu/CLK_50MHZ_BUFG
    SLICE_X47Y135        FDRE                                         r  pdu/rx_dq_counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.239ns (35.722%)  route 0.430ns (64.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.430     0.669    cpu/rst_IBUF[0]
    SLICE_X1Y123         FDRE                                         r  cpu/commit_inst_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.855     2.416    cpu/CLK_50MHZ_BUFG
    SLICE_X1Y123         FDRE                                         r  cpu/commit_inst_reg_reg[17]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.239ns (35.491%)  route 0.434ns (64.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.434     0.673    cpu/rst_IBUF[0]
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.855     2.416    cpu/CLK_50MHZ_BUFG
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.239ns (35.491%)  route 0.434ns (64.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.434     0.673    cpu/rst_IBUF[0]
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.855     2.416    cpu/CLK_50MHZ_BUFG
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[21]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.239ns (35.491%)  route 0.434ns (64.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.434     0.673    cpu/rst_IBUF[0]
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.855     2.416    cpu/CLK_50MHZ_BUFG
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[25]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.239ns (35.491%)  route 0.434ns (64.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.434     0.673    cpu/rst_IBUF[0]
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.855     2.416    cpu/CLK_50MHZ_BUFG
    SLICE_X0Y123         FDRE                                         r  cpu/commit_inst_reg_reg[29]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.239ns (32.931%)  route 0.487ns (67.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.487     0.726    cpu/rst_IBUF[0]
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.858     2.418    cpu/CLK_50MHZ_BUFG
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[22]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.239ns (32.931%)  route 0.487ns (67.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.487     0.726    cpu/rst_IBUF[0]
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.858     2.418    cpu/CLK_50MHZ_BUFG
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[26]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.239ns (32.931%)  route 0.487ns (67.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.487     0.726    cpu/rst_IBUF[0]
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.858     2.418    cpu/CLK_50MHZ_BUFG
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[30]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.239ns (32.931%)  route 0.487ns (67.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.487     0.726    cpu/rst_IBUF[0]
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.858     2.418    cpu/CLK_50MHZ_BUFG
    SLICE_X3Y122         FDRE                                         r  cpu/commit_inst_reg_reg[6]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            cpu/commit_inst_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.239ns (32.423%)  route 0.498ns (67.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)         0.498     0.737    cpu/rst_IBUF[0]
    SLICE_X1Y122         FDRE                                         r  cpu/commit_inst_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=2026, routed)        0.858     2.418    cpu/CLK_50MHZ_BUFG
    SLICE_X1Y122         FDRE                                         r  cpu/commit_inst_reg_reg[11]/C





