// Seed: 1008079461
module module_0;
  wire id_1;
  wire id_2;
  timeunit 1ps / 1ps;
  assign module_1.id_11 = 0;
  wire id_3 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9,
    output tri id_10,
    input supply0 id_11,
    output wor id_12,
    input wor id_13,
    input supply1 id_14,
    input tri1 id_15,
    output uwire id_16,
    output wor id_17
);
  or primCall (id_0, id_1, id_11, id_13, id_14, id_15, id_2, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
