// Seed: 2446264882
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3
    , id_22,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13,
    output wor id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    output tri1 id_18,
    input tri id_19,
    output wand id_20
);
  wire id_23;
  assign id_3 = 1;
  always @(posedge 1'b0) begin
    id_10 = id_22;
  end
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    output wor id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri1 id_10
);
  supply1 id_12;
  module_0(
      id_10,
      id_4,
      id_8,
      id_12,
      id_6,
      id_5,
      id_3,
      id_3,
      id_12,
      id_0,
      id_2,
      id_1,
      id_5,
      id_7,
      id_10,
      id_3,
      id_5,
      id_8,
      id_2,
      id_0,
      id_2
  );
  tri1 id_13 = 1;
  always @(posedge id_6) begin
    wait (id_12);
  end
endmodule
