$date
	Thu Feb 10 13:46:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_1bit_test $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0"
0!
0#
0$
0%
#10
1!
1%
#15
1!
1$
0%
#20
1"
0!
1%
#25
0"
1!
1#
0$
0%
#30
1"
0!
1%
#40
