;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 271, 60
	ADD 271, 60
	ADD 210, 60
	SLT 121, 0
	SLT 121, 0
	SUB @121, 106
	JMP <121, 106
	JMP <1, 3
	JMP <121, 802
	SUB <0, @2
	SUB @121, 106
	ADD 270, 60
	JMN 10, 206
	JMP <121, 106
	ADD 210, 60
	ADD 210, 60
	SUB @0, @2
	MOV -1, <-20
	MOV -1, <-20
	ADD 10, 30
	ADD 271, 60
	DJN 0, <-54
	SUB #-127, 100
	SUB #-127, 100
	DJN 1, 20
	SUB @-127, 100
	DJN <130, 9
	SPL -100, -600
	SUB -1, <-20
	ADD 210, 60
	MOV -1, <-20
	JMP @12, #206
	ADD 210, 60
	SUB @0, @2
	JMP <121, 106
	JMP <121, 106
	ADD 210, 60
	SUB @0, @2
	SUB @121, 106
	ADD 210, 66
	JMZ 721, 0
	SPL 710, 600
	SPL 0, <-54
	CMP -207, <-120
	JMZ 721, 0
	SUB @1, @2
	SPL 710, 600
