Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/software/vivado-2023.2/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.f_d_pipeline
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_2x1_5b
Compiling module xil_defaultlib.mux_3x1_32b
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_extend
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.d_e_pipeline
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux_2x1_32b
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.e_m_pipeline
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.m_w_pipeline
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
