// Seed: 2148776978
module module_0;
  logic [(  -1  ) : 1] id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wand id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14 = id_6;
  logic [1 : 1 'b0 +  -1] id_15 = -1;
  assign id_9 = -1'd0;
  wire id_16;
  ;
  logic [7:0] id_17;
  assign id_17[1]  = (-1);
  assign id_13[-1] = id_6;
  wire id_18;
endmodule
