<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/polar/ECE455_Capstone_Final/src/I2C.sv<br>
/home/polar/ECE455_Capstone_Final/src/PID_cntrl.sv<br>
/home/polar/ECE455_Capstone_Final/src/SPI_monrch.sv<br>
/home/polar/ECE455_Capstone_Final/src/UART.v<br>
/home/polar/ECE455_Capstone_Final/src/UART_rx.sv<br>
/home/polar/ECE455_Capstone_Final/src/UART_tx.sv<br>
/home/polar/ECE455_Capstone_Final/src/UART_warpper.sv<br>
/home/polar/ECE455_Capstone_Final/src/analog_front_end_proc.sv<br>
/home/polar/ECE455_Capstone_Final/src/channel_wrapper.sv<br>
/home/polar/ECE455_Capstone_Final/src/cordic_dds_stallable.sv<br>
/home/polar/ECE455_Capstone_Final/src/cordic_dds_top.sv<br>
/home/polar/ECE455_Capstone_Final/src/execute_cmd.sv<br>
/home/polar/ECE455_Capstone_Final/src/gowin_pll/gowin_pll.v<br>
/home/polar/ECE455_Capstone_Final/src/ip2363_status.sv<br>
/home/polar/ECE455_Capstone_Final/src/nco_generator.sv<br>
/home/polar/ECE455_Capstone_Final/src/peak_proc.sv<br>
/home/polar/ECE455_Capstone_Final/src/pkt_parser.sv<br>
/home/polar/ECE455_Capstone_Final/src/rx_assembler_32B.sv<br>
/home/polar/ECE455_Capstone_Final/src/rx_fifo.sv<br>
/home/polar/ECE455_Capstone_Final/src/sawtooth_gen.sv<br>
/home/polar/ECE455_Capstone_Final/src/stim_ctrl_fsm.sv<br>
/home/polar/ECE455_Capstone_Final/src/top.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec  9 12:11:02 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.626s, Elapsed time = 0h 0m 0.53s, Peak memory usage = 11102.949MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.766s, Elapsed time = 0h 0m 0.732s, Peak memory usage = 11102.949MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.306s, Elapsed time = 0h 0m 0.296s, Peak memory usage = 11102.949MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.999s, Elapsed time = 0h 0m 0.935s, Peak memory usage = 11102.949MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.12s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 11102.949MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 5m 29s, Elapsed time = 0h 5m 25s, Peak memory usage = 11105.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.067s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 11105.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.135s, Elapsed time = 0h 0m 0.132s, Peak memory usage = 11105.203MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.819s, Elapsed time = 0h 0m 0.806s, Peak memory usage = 11105.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.219s, Elapsed time = 0h 0m 0.215s, Peak memory usage = 11105.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.231s, Elapsed time = 0h 0m 0.225s, Peak memory usage = 11105.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 6s, Peak memory usage = 11105.203MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.418s, Elapsed time = 0h 0m 0.411s, Peak memory usage = 11105.203MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 11105.203MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 5m 41s, Elapsed time = 0h 5m 36s, Peak memory usage = 11105.203MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>41</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5661</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>3657</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1966</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2579</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>411</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>654</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1514</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>4004</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>4004</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>88</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>88</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT27X36</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6671(2667 LUT, 4004 ALU) / 23040</td>
<td>29%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5661 / 23280</td>
<td>25%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5661 / 23280</td>
<td>25%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>87.6(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_18_s1/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_18_s1/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s6/I0</td>
</tr>
<tr>
<td>1.966</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s6/F</td>
</tr>
<tr>
<td>2.154</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I2</td>
</tr>
<tr>
<td>2.615</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>2.803</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>3.264</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>3.451</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n73_s0/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n73_s0/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_1_s/I1</td>
</tr>
<tr>
<td>5.441</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_1_s/COUT</td>
</tr>
<tr>
<td>5.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_2_s/CIN</td>
</tr>
<tr>
<td>5.491</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_2_s/COUT</td>
</tr>
<tr>
<td>5.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_3_s/CIN</td>
</tr>
<tr>
<td>5.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_3_s/COUT</td>
</tr>
<tr>
<td>5.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_4_s/CIN</td>
</tr>
<tr>
<td>5.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_4_s/COUT</td>
</tr>
<tr>
<td>5.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_8_s/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_8_s/COUT</td>
</tr>
<tr>
<td>5.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_9_s/CIN</td>
</tr>
<tr>
<td>5.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_9_s/COUT</td>
</tr>
<tr>
<td>5.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_10_s/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_10_s/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_11_s/CIN</td>
</tr>
<tr>
<td>5.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_11_s/COUT</td>
</tr>
<tr>
<td>5.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_12_s/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_12_s/COUT</td>
</tr>
<tr>
<td>5.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_13_s/CIN</td>
</tr>
<tr>
<td>6.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_13_s/COUT</td>
</tr>
<tr>
<td>6.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_14_s/CIN</td>
</tr>
<tr>
<td>6.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_14_s/COUT</td>
</tr>
<tr>
<td>6.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_15_s/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_15_s/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_16_s/CIN</td>
</tr>
<tr>
<td>6.385</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_16_s/SUM</td>
</tr>
<tr>
<td>6.573</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s45/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s45/F</td>
</tr>
<tr>
<td>7.276</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s41/I1</td>
</tr>
<tr>
<td>7.793</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s41/F</td>
</tr>
<tr>
<td>7.980</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s35/I1</td>
</tr>
<tr>
<td>8.496</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s35/F</td>
</tr>
<tr>
<td>8.684</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s29/I0</td>
</tr>
<tr>
<td>9.210</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s29/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s22/I1</td>
</tr>
<tr>
<td>9.914</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s22/F</td>
</tr>
<tr>
<td>10.101</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s14/I1</td>
</tr>
<tr>
<td>10.618</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s14/F</td>
</tr>
<tr>
<td>10.805</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s11/I0</td>
</tr>
<tr>
<td>11.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s11/F</td>
</tr>
<tr>
<td>11.519</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s10/I1</td>
</tr>
<tr>
<td>12.035</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>10.806</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.157, 71.857%; route: 2.812, 24.774%; tC2Q: 0.382, 3.369%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s6/I0</td>
</tr>
<tr>
<td>1.966</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s6/F</td>
</tr>
<tr>
<td>2.154</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s2/I2</td>
</tr>
<tr>
<td>2.615</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>2.803</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>3.264</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>3.451</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n73_s0/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n73_s0/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_1_s/I1</td>
</tr>
<tr>
<td>5.441</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_1_s/COUT</td>
</tr>
<tr>
<td>5.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_2_s/CIN</td>
</tr>
<tr>
<td>5.685</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_2_s/SUM</td>
</tr>
<tr>
<td>5.872</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s37/I0</td>
</tr>
<tr>
<td>6.429</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s37/COUT</td>
</tr>
<tr>
<td>6.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s38/CIN</td>
</tr>
<tr>
<td>6.479</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s38/COUT</td>
</tr>
<tr>
<td>6.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s39/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s39/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s40/CIN</td>
</tr>
<tr>
<td>6.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s40/COUT</td>
</tr>
<tr>
<td>6.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s41/CIN</td>
</tr>
<tr>
<td>6.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s41/COUT</td>
</tr>
<tr>
<td>6.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s42/CIN</td>
</tr>
<tr>
<td>6.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>6.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>6.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>6.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>6.779</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>6.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>6.829</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>6.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>6.879</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>6.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>6.929</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>6.979</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>6.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>7.216</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>7.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>7.865</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s5/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s5/F</td>
</tr>
<tr>
<td>8.514</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>8.776</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>8.964</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n99_s0/I3</td>
</tr>
<tr>
<td>9.226</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n99_s0/F</td>
</tr>
<tr>
<td>9.414</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s21/I0</td>
</tr>
<tr>
<td>9.940</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s21/F</td>
</tr>
<tr>
<td>10.128</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s14/I2</td>
</tr>
<tr>
<td>10.589</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s14/F</td>
</tr>
<tr>
<td>10.776</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s11/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s11/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s10/I1</td>
</tr>
<tr>
<td>11.996</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>12.184</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>10.806</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.931, 70.103%; route: 3.000, 26.516%; tC2Q: 0.382, 3.381%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_22_s1/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_22_s1/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s6/I0</td>
</tr>
<tr>
<td>1.966</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s6/F</td>
</tr>
<tr>
<td>2.154</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s2/I2</td>
</tr>
<tr>
<td>2.615</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>2.803</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>3.264</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>3.451</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n73_s0/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n73_s0/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_1_s/I1</td>
</tr>
<tr>
<td>5.441</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_1_s/COUT</td>
</tr>
<tr>
<td>5.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_2_s/CIN</td>
</tr>
<tr>
<td>5.491</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_2_s/COUT</td>
</tr>
<tr>
<td>5.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_3_s/CIN</td>
</tr>
<tr>
<td>5.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_3_s/COUT</td>
</tr>
<tr>
<td>5.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_4_s/CIN</td>
</tr>
<tr>
<td>5.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_4_s/COUT</td>
</tr>
<tr>
<td>5.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_5_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>5.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_7_s/COUT</td>
</tr>
<tr>
<td>5.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_8_s/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_8_s/COUT</td>
</tr>
<tr>
<td>5.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_9_s/CIN</td>
</tr>
<tr>
<td>5.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_9_s/COUT</td>
</tr>
<tr>
<td>5.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_10_s/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_10_s/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_11_s/CIN</td>
</tr>
<tr>
<td>5.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_11_s/COUT</td>
</tr>
<tr>
<td>5.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_12_s/CIN</td>
</tr>
<tr>
<td>5.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_12_s/COUT</td>
</tr>
<tr>
<td>5.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_13_s/CIN</td>
</tr>
<tr>
<td>6.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_13_s/COUT</td>
</tr>
<tr>
<td>6.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_14_s/CIN</td>
</tr>
<tr>
<td>6.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_14_s/COUT</td>
</tr>
<tr>
<td>6.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_15_s/CIN</td>
</tr>
<tr>
<td>6.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_15_s/COUT</td>
</tr>
<tr>
<td>6.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_16_s/CIN</td>
</tr>
<tr>
<td>6.385</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_16_s/SUM</td>
</tr>
<tr>
<td>6.573</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s45/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s45/F</td>
</tr>
<tr>
<td>7.276</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s43/I1</td>
</tr>
<tr>
<td>7.793</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s43/F</td>
</tr>
<tr>
<td>7.980</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s40/I2</td>
</tr>
<tr>
<td>8.441</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s40/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s33/I2</td>
</tr>
<tr>
<td>9.090</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s33/F</td>
</tr>
<tr>
<td>9.278</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s21/I0</td>
</tr>
<tr>
<td>9.804</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s21/F</td>
</tr>
<tr>
<td>9.991</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s14/I1</td>
</tr>
<tr>
<td>10.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s14/F</td>
</tr>
<tr>
<td>10.695</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s11/I0</td>
</tr>
<tr>
<td>11.221</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s11/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s10/I0</td>
</tr>
<tr>
<td>11.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>12.123</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>10.806</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.057, 71.607%; route: 2.812, 24.994%; tC2Q: 0.382, 3.399%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/bit_cnt_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/bit_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/bit_cnt_14_s1/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s8/I0</td>
</tr>
<tr>
<td>1.966</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s8/F</td>
</tr>
<tr>
<td>2.154</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s4/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s4/F</td>
</tr>
<tr>
<td>2.867</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s2/I1</td>
</tr>
<tr>
<td>3.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n73_s0/I0</td>
</tr>
<tr>
<td>4.097</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n73_s0/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_1_s/I1</td>
</tr>
<tr>
<td>4.847</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_1_s/COUT</td>
</tr>
<tr>
<td>4.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_2_s/CIN</td>
</tr>
<tr>
<td>4.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_2_s/COUT</td>
</tr>
<tr>
<td>4.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_3_s/CIN</td>
</tr>
<tr>
<td>4.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_3_s/COUT</td>
</tr>
<tr>
<td>4.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_4_s/CIN</td>
</tr>
<tr>
<td>4.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_4_s/COUT</td>
</tr>
<tr>
<td>4.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_5_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>5.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>5.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>5.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_7_s/COUT</td>
</tr>
<tr>
<td>5.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_8_s/CIN</td>
</tr>
<tr>
<td>5.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_8_s/COUT</td>
</tr>
<tr>
<td>5.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_9_s/CIN</td>
</tr>
<tr>
<td>5.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_9_s/COUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_10_s/CIN</td>
</tr>
<tr>
<td>5.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_10_s/COUT</td>
</tr>
<tr>
<td>5.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_11_s/CIN</td>
</tr>
<tr>
<td>5.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_11_s/COUT</td>
</tr>
<tr>
<td>5.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_12_s/CIN</td>
</tr>
<tr>
<td>5.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_12_s/COUT</td>
</tr>
<tr>
<td>5.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_13_s/CIN</td>
</tr>
<tr>
<td>5.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_13_s/COUT</td>
</tr>
<tr>
<td>5.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_14_s/CIN</td>
</tr>
<tr>
<td>5.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_14_s/COUT</td>
</tr>
<tr>
<td>5.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_15_s/CIN</td>
</tr>
<tr>
<td>5.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_15_s/COUT</td>
</tr>
<tr>
<td>5.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_16_s/CIN</td>
</tr>
<tr>
<td>5.791</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_16_s/SUM</td>
</tr>
<tr>
<td>5.979</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s47/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s47/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s42/I2</td>
</tr>
<tr>
<td>6.890</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s42/F</td>
</tr>
<tr>
<td>7.078</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s36/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s36/F</td>
</tr>
<tr>
<td>7.791</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s30/I0</td>
</tr>
<tr>
<td>8.318</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s30/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s21/I0</td>
</tr>
<tr>
<td>9.031</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s21/F</td>
</tr>
<tr>
<td>9.219</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s14/I0</td>
</tr>
<tr>
<td>9.745</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s14/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s11/I0</td>
</tr>
<tr>
<td>10.459</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s11/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s10/I0</td>
</tr>
<tr>
<td>11.173</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>11.360</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>10.806</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.482, 71.330%; route: 2.625, 25.024%; tC2Q: 0.382, 3.646%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_18_s1/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_18_s1/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s6/I0</td>
</tr>
<tr>
<td>1.966</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s6/F</td>
</tr>
<tr>
<td>2.154</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I2</td>
</tr>
<tr>
<td>2.615</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>2.803</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>3.264</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>3.451</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>3.977</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>4.165</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n73_s0/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n73_s0/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_1_s/I1</td>
</tr>
<tr>
<td>5.441</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_1_s/COUT</td>
</tr>
<tr>
<td>5.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_2_s/CIN</td>
</tr>
<tr>
<td>5.685</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_2_s/SUM</td>
</tr>
<tr>
<td>5.872</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s37/I0</td>
</tr>
<tr>
<td>6.429</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s37/COUT</td>
</tr>
<tr>
<td>6.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s38/CIN</td>
</tr>
<tr>
<td>6.479</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s38/COUT</td>
</tr>
<tr>
<td>6.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s39/CIN</td>
</tr>
<tr>
<td>6.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s39/COUT</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s40/CIN</td>
</tr>
<tr>
<td>6.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s40/COUT</td>
</tr>
<tr>
<td>6.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s41/CIN</td>
</tr>
<tr>
<td>6.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s41/COUT</td>
</tr>
<tr>
<td>6.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/CIN</td>
</tr>
<tr>
<td>6.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>6.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>6.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>6.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>6.779</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>6.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>6.829</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>6.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>6.879</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>6.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>6.929</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>6.979</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>6.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>7.029</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>7.216</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>7.678</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>7.865</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>8.381</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>8.569</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>8.831</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>9.019</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n111_s0/I3</td>
</tr>
<tr>
<td>9.281</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n111_s0/F</td>
</tr>
<tr>
<td>9.469</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n166_s5/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n166_s5/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.870</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_0_s1/CLK</td>
</tr>
<tr>
<td>10.806</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.229, 68.836%; route: 2.438, 26.937%; tC2Q: 0.382, 4.227%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 78.448%; route: 0.188, 21.552%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
