m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/joaod/Documents/GitHub/VHDL-Project-1/simulation/modelsim
Emux
Z1 w1712186042
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd
Z6 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd
l0
L5
VRKGK=RR__RN;C;KZf^SYV2
!s100 4z@?__i=`agYYTC;a`MRK0
Z7 OV;C;10.5b;63
31
Z8 !s110 1712186178
!i10b 1
Z9 !s108 1712186178.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd|
Z11 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Acomportamento
R2
R3
R4
DEx4 work 3 mux 0 22 RKGK=RR__RN;C;KZf^SYV2
l17
L16
V1kcOL9ghJ[[=:S1HFLMfL2
!s100 n8j`zXE?niEWI6=W?VkCg1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Esd
R1
R3
R4
R0
Z14 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd
Z15 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd
l0
L4
VOM623>ck[36MCgQJ?fXD:3
!s100 ;Mz;eQ?ATjKn4WhMMND6F2
R7
31
R8
!i10b 1
R9
Z16 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd|
Z17 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd|
!i113 1
R12
R13
Acomportamento
R3
R4
DEx4 work 2 sd 0 22 OM623>ck[36MCgQJ?fXD:3
l54
L12
V>@LUPRzV]9Y4T2hnDi;GN3
!s100 NO@BTPERTVUjCVNWjBITQ2
R7
31
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Eshift
R1
R2
R3
R4
R0
Z18 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd
Z19 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd
l0
L5
V^GenLz1nILMd@CDAz:N[>3
!s100 k81Em;7ff8gWaEGkY4KTL2
R7
31
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd|
Z21 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd|
!i113 1
R12
R13
Acomportamento
R2
R3
R4
DEx4 work 5 shift 0 22 ^GenLz1nILMd@CDAz:N[>3
l18
L17
V^LI:zMN;UPECzVI1[@ZmK1
!s100 @?Oj[V5YhLgAG[Nzi5C440
R7
31
R8
!i10b 1
R9
R20
R21
!i113 1
R12
R13
Esomasub
R1
R2
R3
R4
R0
Z22 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd
Z23 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd
l0
L5
V`cB9`iP48Q]I3HkF;4VgL0
!s100 F@SWDTRGMB3aXbRP?>9g42
R7
31
R8
!i10b 1
R9
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd|
Z25 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd|
!i113 1
R12
R13
Acomportamento
R2
R3
R4
DEx4 work 7 somasub 0 22 `cB9`iP48Q]I3HkF;4VgL0
l18
L16
V3?@G<QWO>1d]@>H3EX15d1
!s100 mKS9[XG<flV1[Xl:SQhXR0
R7
31
R8
!i10b 1
R9
R24
R25
!i113 1
R12
R13
Etestbench
Z26 w1712186045
R2
R3
R4
R0
Z27 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd
Z28 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd
l0
L7
V?iIUIH5LF>4B282mKjZ^m1
!s100 ?_kDeF3GT@6>n1<?_P3TD2
R7
31
R8
!i10b 1
R9
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd|
Z30 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd|
!i113 1
R12
R13
Atest
R2
R3
R4
DEx4 work 9 testbench 0 22 ?iIUIH5LF>4B282mKjZ^m1
l27
L10
VWMQo@6KaRM9>chhhZj<[Y1
!s100 :mX<^2odKXH;7D0;JS__B2
R7
31
R8
!i10b 1
R9
R29
R30
!i113 1
R12
R13
