[Files List]
C:/Aldec/Active-HDL-Student-Edition/vlib/std/src/standard.vhd=S
C:/My_Designs/projectLastUpdate/model/src/Mem_Wb.v=S
C:/My_Designs/projectLastUpdate/model/src/mux2to1.v=S
C:/My_Designs/projectLastUpdate/model/src/Memory.v=S
C:/My_Designs/projectLastUpdate/model/src/ALU.v=S
C:/My_Designs/projectLastUpdate/model/src/mux4to1.v=S
C:/My_Designs/projectLastUpdate/model/src/IF_ID.v=S
C:/My_Designs/projectLastUpdate/model/src/registerFile.v=S
C:/My_Designs/projectLastUpdate/model/src/hazardDetect.v=S
C:/My_Designs/projectLastUpdate/model/src/controlUnit.v=S
C:/My_Designs/projectLastUpdate/model/src/branchLogic.v=S
C:/My_Designs/projectLastUpdate/model/src/addImmToPC.v=S
C:/My_Designs/projectLastUpdate/model/src/PC_reg.v=S
C:/My_Designs/projectLastUpdate/model/src/jumpLogic.v=S
C:/My_Designs/projectLastUpdate/model/src/Ex_Mem.v=S
C:/My_Designs/projectLastUpdate/model/src/extender.v=S
C:/My_Designs/projectLastUpdate/model/src/ID_Ex.v=S
C:/My_Designs/projectLastUpdate/model/src/instructionDecoder.v=S
C:/My_Designs/projectLastUpdate/model/src/instructionMemory.v=S
C:/My_Designs/projectLastUpdate/model/src/returnLogic.v=S
C:/My_Designs/projectLastUpdate/model/src/dataPath.v=S
C:/My_Designs/projectLastUpdate/model/src/datapath_tb.v=S
