$date
	Sat Oct 22 23:30:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#101338
b10000 &
b10000 %
1$
b10000 !
1"
#101339
0"
#101342
b1000 &
b1000 %
#101346
b100 &
b100 %
#101350
b10 &
b10 %
#101354
b1 &
b1 %
1#
#101358
b0 &
0#
b0 %
0$
#1101599
b1100 !
1"
#1101602
b1100 &
b1100 %
1$
#1101603
0"
#1101606
b110 &
b110 %
#1101610
b11 &
b11 %
#1101614
b1010 &
b1010 %
#1101618
b101 &
b101 %
#1101622
b10000 &
b10000 %
#1101626
b1000 &
b1000 %
#1101630
b100 &
b100 %
#1101634
b10 &
b10 %
#1101638
b1 &
1#
b1 %
#1101642
b0 &
b0 %
0#
0$
#2148719
b11100 !
1"
#2148722
b11100 &
b11100 %
1$
#2148723
0"
#2148726
b1110 &
b1110 %
#2148730
b111 &
b111 %
#2148734
b10110 &
b10110 %
#2148738
b1011 &
b1011 %
#2148742
b100010 &
b100010 %
#2148746
b10001 &
b10001 %
#2148750
b110100 &
b110100 %
#2148754
b11010 &
b11010 %
#2148758
b1101 &
b1101 %
#2148762
b101000 &
b101000 %
#2148766
b10100 &
b10100 %
#2148770
b1010 &
b1010 %
#2148774
b101 &
b101 %
#2148778
b10000 &
b10000 %
#2148782
b1000 &
b1000 %
#2148786
b100 &
b100 %
#2148790
b10 &
b10 %
#2148794
b1 &
b1 %
1#
#2148798
b0 &
0#
b0 %
0$
#4500012
