# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_digital_tube_display_func_synth.v" \
"../../../../../CPU.srcs/sources_1/new/digital_tube_display.v" \
"../../../../../CPU.srcs/test_digital/new/tb_digital.v" \

# Do not sort compile order
nosort
