// Seed: 44102483
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5
);
  wire id_7;
  assign module_1.id_5 = 0;
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input supply0 id_3,
    output tri id_4,
    input uwire id_5,
    input supply0 id_6
    , id_9,
    output supply1 id_7
);
  logic [7:0] id_10;
  assign id_10[1] = ~id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_5,
      id_5
  );
endmodule
