do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:15 on May 03,2024
# vlog -reportprogress 300 FIFO_package.sv 
# -- Compiling package fifo_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:51:15 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:15 on May 03,2024
# vlog -reportprogress 300 fifo_memory.sv 
# -- Compiling module fifomem
# 
# Top level modules:
# 	fifomem
# End time: 23:51:15 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:15 on May 03,2024
# vlog -reportprogress 300 r_pointer_epty.sv 
# -- Compiling module rptr_empty
# 
# Top level modules:
# 	rptr_empty
# End time: 23:51:16 on May 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:16 on May 03,2024
# vlog -reportprogress 300 sync_r2w.sv 
# -- Compiling module sync_r2w
# 
# Top level modules:
# 	sync_r2w
# End time: 23:51:16 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:16 on May 03,2024
# vlog -reportprogress 300 syncw2r.sv 
# -- Compiling module sync_w2r
# 
# Top level modules:
# 	sync_w2r
# End time: 23:51:16 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:16 on May 03,2024
# vlog -reportprogress 300 w_ptr_wfull.sv 
# -- Compiling module wptr_full
# 
# Top level modules:
# 	wptr_full
# End time: 23:51:17 on May 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:17 on May 03,2024
# vlog -reportprogress 300 testbench.sv 
# -- Compiling interface intf
# -- Compiling package testbench_sv_unit
# -- Importing package fifo_pkg
# -- Compiling program test
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 23:51:17 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:17 on May 03,2024
# vlog -reportprogress 300 top.sv 
# -- Compiling module async_fifo1
# 
# Top level modules:
# 	async_fifo1
# End time: 23:51:17 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:17 on May 03,2024
# vlog -reportprogress 300 transaction.sv 
# -- Compiling package transaction_sv_unit
# 
# Top level modules:
# 	--none--
# End time: 23:51:18 on May 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:18 on May 03,2024
# vlog -reportprogress 300 interface.sv 
# -- Compiling interface intf
# 
# Top level modules:
# 	--none--
# End time: 23:51:18 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:18 on May 03,2024
# vlog -reportprogress 300 scoreboard.sv 
# -- Compiling package scoreboard_sv_unit
# -- Importing package fifo_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:51:18 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:18 on May 03,2024
# vlog -reportprogress 300 monitor.sv 
# -- Compiling package monitor_sv_unit
# -- Importing package fifo_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:51:19 on May 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:19 on May 03,2024
# vlog -reportprogress 300 gen.sv 
# -- Compiling package gen_sv_unit
# -- Importing package fifo_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:51:19 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:19 on May 03,2024
# vlog -reportprogress 300 drive.sv 
# -- Compiling package drive_sv_unit
# -- Importing package fifo_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:51:19 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:19 on May 03,2024
# vlog -reportprogress 300 environment.sv 
# -- Compiling package environment_sv_unit
# -- Importing package fifo_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:51:20 on May 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:20 on May 03,2024
# vlog -reportprogress 300 fifotest.sv 
# -- Compiling package fifotest_sv_unit
# -- Importing package fifo_pkg
# -- Compiling program test
# 
# Top level modules:
# 	test
# End time: 23:51:20 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:51:20 on May 03,2024
# vlog -reportprogress 300 testbench.sv 
# -- Compiling interface intf
# -- Compiling package testbench_sv_unit
# -- Importing package fifo_pkg
# -- Compiling program test
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 23:51:20 on May 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:51:23 on May 03,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
# vsim -c tb_top -gADDRSIZE=456 
# Start time: 23:51:23 on May 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.intf(fast)
# Loading work.fifo_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.test(fast)
# End time: 23:51:30 on May 03,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.tb_top 
# Start time: 23:51:30 on May 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.intf(fast)
# Loading work.fifo_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.test(fast)
# End time: 23:51:38 on May 03,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_top 
# Start time: 23:51:38 on May 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.intf(fast)
# Loading work.fifo_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.intf(fast__2)
# Loading work.test(fast)
# Loading work.async_fifo1(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Checking DUT output values
# [TB SCOREBOARD] Expected written data = e4, Actual read data = e4
# [TB SCOREBOARD] Expected written data = 77, Actual read data = 77
# [TB SCOREBOARD] Expected written data = 5a, Actual read data = 5a
# [TB SCOREBOARD] Expected written data = c0, Actual read data = c0
# [TB SCOREBOARD] Expected written data = 5d, Actual read data = 5d
# [TB SCOREBOARD] Expected written data = 1c, Actual read data = 1c
# [TB SCOREBOARD] Expected written data = 69, Actual read data = 69
# DUT Check accomplished
# ** Note: $finish    : fifotest.sv(25)
#    Time: 2360 ns  Iteration: 1  Instance: /tb_top/t1
# 1
# Break in Module test at fifotest.sv line 25
