
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 8.20

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[0] (input port clocked by core_clock)
Endpoint: ram[8][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v data_a[0] (in)
                                         data_a[0] (net)
                  0.00    0.00    0.20 v input8/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.22    0.14    0.17    0.37 v input8/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net8 (net)
                  0.14    0.00    0.37 v _891_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _891_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _128_ (net)
                  0.07    0.00    0.58 v ram[8][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[8][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_b[2] (input port clocked by core_clock)
Endpoint: ram[11][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v addr_b[2] (in)
                                         addr_b[2] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.21    0.19    0.20    0.40 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net6 (net)
                  0.19    0.00    0.40 v _473_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.06    0.18    0.15    0.55 ^ _473_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _155_ (net)
                  0.18    0.00    0.55 ^ _641_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.08    0.33    0.35    0.90 ^ _641_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _299_ (net)
                  0.33    0.00    0.90 ^ _661_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     8    0.17    0.35    0.35    1.25 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _311_ (net)
                  0.35    0.00    1.25 ^ _670_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    1.50 v _670_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _317_ (net)
                  0.08    0.00    1.50 v _671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.71 v _671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _035_ (net)
                  0.08    0.00    1.71 v ram[11][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.71   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ram[11][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.20   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_b[2] (input port clocked by core_clock)
Endpoint: ram[11][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v addr_b[2] (in)
                                         addr_b[2] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.21    0.19    0.20    0.40 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net6 (net)
                  0.19    0.00    0.40 v _473_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.06    0.18    0.15    0.55 ^ _473_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _155_ (net)
                  0.18    0.00    0.55 ^ _641_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.08    0.33    0.35    0.90 ^ _641_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _299_ (net)
                  0.33    0.00    0.90 ^ _661_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     8    0.17    0.35    0.35    1.25 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _311_ (net)
                  0.35    0.00    1.25 ^ _670_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    1.50 v _670_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _317_ (net)
                  0.08    0.00    1.50 v _671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.71 v _671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _035_ (net)
                  0.08    0.00    1.71 v ram[11][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.71   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ram[11][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.20   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.2570817470550537

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8061

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.5000280141830444

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.5307999849319458

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9420

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[14][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[14][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v ram[14][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.33    0.71 v _554_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.20    0.92 ^ _555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.12    1.04 v _559_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    1.04 v q_a[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.04   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ q_a[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -1.04   data arrival time
---------------------------------------------------------
           8.83   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[8][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[8][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[8][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.35 ^ ram[8][0]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    0.51 ^ _889_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.15    0.66 ^ _891_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.66 ^ ram[8][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.66   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ram[8][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.66   data arrival time
---------------------------------------------------------
           0.66   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.7061

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
8.1982

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
480.522830

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.96e-02   4.36e-03   8.53e-08   2.39e-02  50.4%
Combinational          1.81e-02   5.42e-03   1.63e-07   2.36e-02  49.6%
Clock                  0.00e+00   0.00e+00   4.38e-07   4.38e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.77e-02   9.78e-03   6.87e-07   4.75e-02 100.0%
                          79.4%      20.6%       0.0%
