FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2003-2006 Simtec Electronics <linux@simtec.co.uk>
 *	http://armlinux.simtec.co.uk/
/* bench 13157.1.0 77ba689ecda7 */
/* bench 13157.1.1 9f66cb045cee */
/* bench 13157.1.2 67296c2ed1e5 */
/* bench 13157.1.3 a7f1e6ef18ad */
/* bench 13157.1.4 df059f32baab */
#define __ARCH_ARM_MACH_S3C24XX_S3C2412_POWER_H __FILE__

#define S3C24XX_PWRREG(x)			((x) + S3C24XX_VA_CLKPWR)

#define S3C2412_PWRMODECON			S3C24XX_PWRREG(0x20)
#define S3C2412_PWRCFG				S3C24XX_PWRREG(0x24)

#define S3C2412_INFORM0				S3C24XX_PWRREG(0x70)
#define S3C2412_INFORM1				S3C24XX_PWRREG(0x74)
#define S3C2412_INFORM2				S3C24XX_PWRREG(0x78)
#define S3C2412_INFORM3				S3C24XX_PWRREG(0x7C)

#define S3C2412_PWRCFG_BATF_IRQ			(1 << 0)
#define S3C2412_PWRCFG_BATF_IGNORE		(2 << 0)
#define S3C2412_PWRCFG_BATF_SLEEP		(3 << 0)
#define S3C2412_PWRCFG_BATF_MASK		(3 << 0)

#define S3C2412_PWRCFG_STANDBYWFI_IGNORE	(0 << 6)
#define S3C2412_PWRCFG_STANDBYWFI_IDLE		(1 << 6)
/* bench 21722.3.0 7b83a3ac6182 */
/* bench 21722.3.1 0f03c677409e */
/* bench 21722.3.2 938dfd1cb684 */
#define S3C2412_PWRCFG_STANDBYWFI_SLEEP		(3 << 6)
#define S3C2412_PWRCFG_STANDBYWFI_MASK		(3 << 6)

#define S3C2412_PWRCFG_RTC_MASKIRQ		(1 << 8)
#define S3C2412_PWRCFG_NAND_NORST		(1 << 9)

#endif /* __ARCH_ARM_MACH_S3C24XX_S3C2412_POWER_H */
