<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="gcd_coprocessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Testbench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Testbench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Testbench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Testbench.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Testbench_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Testbench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="gcd_coprocessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="gcd_coprocessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="gcd_coprocessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="gcd_coprocessor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gcd_coprocessor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="gcd_coprocessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="gcd_coprocessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="gcd_coprocessor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="gcd_coprocessor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="gcd_coprocessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1362560215" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="-4990878520934575970" xil_pn:start_ts="1362560215">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362547711" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1362547711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362552895" xil_pn:in_ck="4471374346126398584" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1362552895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../lab5B/src/hardware/sim/Testbench.v"/>
      <outfile xil_pn:name="../../hdl/verilog/gcd_coprocessor.v"/>
    </transform>
    <transform xil_pn:end_ts="1362547711" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2386922764329843479" xil_pn:start_ts="1362547711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362547711" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8079708293548135675" xil_pn:start_ts="1362547711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362547711" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2911993747416097300" xil_pn:start_ts="1362547711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362552895" xil_pn:in_ck="4471374346126398584" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1362552895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../lab5B/src/hardware/sim/Testbench.v"/>
      <outfile xil_pn:name="../../hdl/verilog/gcd_coprocessor.v"/>
    </transform>
    <transform xil_pn:end_ts="1362552900" xil_pn:in_ck="4471374346126398584" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1045532970096563659" xil_pn:start_ts="1362552895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_beh.prj"/>
      <outfile xil_pn:name="Testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1362552900" xil_pn:in_ck="7432171026198819215" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2790557271545628136" xil_pn:start_ts="1362552900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1362547484" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1362547484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362560233" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9103560113185850491" xil_pn:start_ts="1362560233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362560233" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2911993747416097300" xil_pn:start_ts="1362560233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362547484" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1362547484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362560233" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2386922764329843479" xil_pn:start_ts="1362560233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362547484" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1362547484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362560233" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8123034905352837770" xil_pn:start_ts="1362560233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362560250" xil_pn:in_ck="4471374346126398584" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-2069777604953111606" xil_pn:start_ts="1362560233">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Testbench.lso"/>
      <outfile xil_pn:name="Testbench.prj"/>
      <outfile xil_pn:name="Testbench.syr"/>
      <outfile xil_pn:name="Testbench.xst"/>
      <outfile xil_pn:name="Testbench_beh.prj"/>
      <outfile xil_pn:name="Testbench_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="gcd_coprocessor.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1362560250" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119232422000954558" xil_pn:start_ts="1362560250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
