//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8 // -- Begin function triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8
.visible .entry triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8(
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_0,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_1,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_2,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_3,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_4,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_5,
	.param .u32 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_6,
	.param .u32 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_7,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_8
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<21>;
	.reg .b32 	%r<64>;
	.reg .f32 	%f<69>;
	.reg .b64 	%rd<25>;
	.loc	1 18 0                          // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:18:0
$L__func_begin0:
	.loc	1 18 0                          // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:18:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd16, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_0];
	ld.param.u64 	%rd17, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_1];
$L__tmp0:
	.loc	1 22 28                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:22:28
	mov.u32 	%r32, %ctaid.x;
	ld.param.u32 	%r33, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_6];
	.loc	1 24 21                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:24:21
	setp.lt.s32 	%p1, %r32, %r33;
	ld.param.u64 	%rd18, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_2];
	ld.param.u64 	%rd19, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_3];
	.loc	1 25 37                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:25:37
	mov.u32 	%r34, %tid.x;
	and.b32  	%r35, %r34, 31;
	ld.param.u64 	%rd20, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_4];
	shl.b32 	%r36, %r34, 1;
	ld.param.u64 	%rd21, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8_param_5];
	and.b32  	%r37, %r36, 2046;
	.loc	1 35 46                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:35:46
	shl.b32 	%r38, %r32, 12;
	or.b32  	%r39, %r37, %r38;
	.loc	1 35 34                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:35:34
	mul.wide.s32 	%rd22, %r39, 2;
	add.s64 	%rd1, %rd18, %rd22;
	mov.b32 	%r2, 0;
	.loc	1 35 51                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:35:51
	// begin inline asm
	mov.u32 %r1, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r1 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 36 34                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:36:34
	add.s64 	%rd2, %rd19, %rd22;
	.loc	1 36 51                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:36:51
	// begin inline asm
	mov.u32 %r3, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 37 38                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:37:38
	add.s64 	%rd3, %rd16, %rd22;
	.loc	1 37 55                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:37:55
	// begin inline asm
	mov.u32 %r5, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 35 113                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:35:113
	mov.b32 	{%rs1, %rs2}, %r1;
	cvt.f32.f16 	%f1, %rs1;
	cvt.f32.f16 	%f2, %rs2;
	.loc	1 36 113                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:36:113
	mov.b32 	{%rs3, %rs4}, %r3;
	cvt.f32.f16 	%f3, %rs3;
	cvt.f32.f16 	%f4, %rs4;
	.loc	1 37 117                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:37:117
	mov.b32 	{%rs5, %rs6}, %r5;
	cvt.f32.f16 	%f5, %rs6;
	cvt.f32.f16 	%f6, %rs5;
	.loc	1 38 22                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:38:22
	add.f32 	%f7, %f2, %f4;
	add.f32 	%f8, %f1, %f3;
	.loc	1 39 22                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:39:22
	add.f32 	%f9, %f8, %f6;
	add.f32 	%f10, %f7, %f5;
	.loc	1 45 55                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:45:55
	cvt.rn.f16x2.f32 	%r7, %f10, %f9;
	// begin inline asm
	@%p1 st.global.b32 [ %rd3 + 0 ], { %r7 };
	// end inline asm
	.loc	1 35 34                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:35:34
	add.s64 	%rd5, %rd1, 4096;
	.loc	1 35 51                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:35:51
	// begin inline asm
	mov.u32 %r8, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r8 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 36 34                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:36:34
	add.s64 	%rd6, %rd2, 4096;
	.loc	1 36 51                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:36:51
	// begin inline asm
	mov.u32 %r10, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r10 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 37 38                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:37:38
	add.s64 	%rd7, %rd3, 4096;
	.loc	1 37 55                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:37:55
	// begin inline asm
	mov.u32 %r12, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r12 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 35 113                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:35:113
	mov.b32 	{%rs7, %rs8}, %r8;
	cvt.f32.f16 	%f11, %rs8;
	cvt.f32.f16 	%f12, %rs7;
	.loc	1 36 113                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:36:113
	mov.b32 	{%rs9, %rs10}, %r10;
	cvt.f32.f16 	%f13, %rs10;
	cvt.f32.f16 	%f14, %rs9;
	.loc	1 37 117                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:37:117
	mov.b32 	{%rs11, %rs12}, %r12;
	cvt.f32.f16 	%f15, %rs11;
	cvt.f32.f16 	%f16, %rs12;
	.loc	1 38 22                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:38:22
	add.f32 	%f17, %f12, %f14;
	add.f32 	%f18, %f11, %f13;
	.loc	1 39 22                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:39:22
	add.f32 	%f19, %f18, %f16;
	add.f32 	%f20, %f17, %f15;
	.loc	1 41 22                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:41:22
	mul.f32 	%f21, %f20, %f20;
	mul.f32 	%f22, %f19, %f19;
	.loc	1 43 23                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:43:23
	fma.rn.f32 	%f23, %f10, %f10, %f22;
	fma.rn.f32 	%f24, %f9, %f9, %f21;
	.loc	1 45 55                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:45:55
	cvt.rn.f16x2.f32 	%r14, %f19, %f20;
	// begin inline asm
	@%p1 st.global.b32 [ %rd7 + 0 ], { %r14 };
	// end inline asm
$L__tmp1:
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f25, %f24, %f23;
	selp.f32 	%f26, %f25, 0f00000000, %p1;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r40, %f26;
	shfl.sync.bfly.b32	%r41, %r40, 16, 31, -1;
	mov.b32 	%f27, %r41;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f28, %f26, %f27;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r42, %f28;
	shfl.sync.bfly.b32	%r43, %r42, 8, 31, -1;
	mov.b32 	%f29, %r43;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f30, %f28, %f29;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r44, %f30;
	shfl.sync.bfly.b32	%r45, %r44, 4, 31, -1;
	mov.b32 	%f31, %r45;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f32, %f30, %f31;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r46, %f32;
	shfl.sync.bfly.b32	%r47, %r46, 2, 31, -1;
	mov.b32 	%f33, %r47;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f34, %f32, %f33;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r48, %f34;
	shfl.sync.bfly.b32	%r49, %r48, 1, 31, -1;
	mov.b32 	%f35, %r49;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f36, %f34, %f35;
	.loc	2 286 36                        // standard.py:286:36
	setp.eq.s32 	%p9, %r35, 0;
	shr.u32 	%r50, %r34, 3;
	and.b32  	%r51, %r50, 124;
	mov.u32 	%r52, global_smem;
	add.s32 	%r15, %r52, %r51;
	mov.b32 	%r16, %f36;
	// begin inline asm
	@%p9 st.shared.b32 [ %r15 + 0 ], %r16;
	// end inline asm
	bar.sync 	0;
	setp.lt.s32 	%p10, %r34, 32;
	shl.b32 	%r53, %r34, 2;
	add.s32 	%r18, %r52, %r53;
	// begin inline asm
	@%p10 ld.shared.b32 %r17, [ %r18 + 0 ];
	// end inline asm
	mov.b32 	%f37, %r17;
	shfl.sync.bfly.b32	%r54, %r17, 16, 31, -1;
	mov.b32 	%f38, %r54;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f39, %f37, %f38;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r55, %f39;
	shfl.sync.bfly.b32	%r56, %r55, 8, 31, -1;
	mov.b32 	%f40, %r56;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f41, %f39, %f40;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r57, %f41;
	shfl.sync.bfly.b32	%r58, %r57, 4, 31, -1;
	mov.b32 	%f42, %r58;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f43, %f41, %f42;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r59, %f43;
	shfl.sync.bfly.b32	%r60, %r59, 2, 31, -1;
	mov.b32 	%f44, %r60;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f45, %f43, %f44;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r61, %f45;
	shfl.sync.bfly.b32	%r62, %r61, 1, 31, -1;
	mov.b32 	%f46, %r62;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f47, %f45, %f46;
	.loc	2 286 36                        // standard.py:286:36
	and.pred  	%p11, %p10, %p9;
	mov.b32 	%r20, %f47;
	// begin inline asm
	@%p11 st.shared.b32 [ %r18 + 0 ], %r20;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f48, [global_smem];
	mov.f32 	%f49, 0f45800000;
$L__tmp2:
	.loc	1 48 20                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:48:20
	div.full.f32 	%f50, %f48, %f49;
	.loc	1 50 20                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:50:20
	add.f32 	%f51, %f50, 0f3727C5AC;
	.loc	1 51 28                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:51:28
	rsqrt.approx.ftz.f32 	%f52, %f51;
	.loc	1 52 4                          // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:52:4
	bar.sync 	0;
	.loc	1 53 28                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:53:28
	mul.wide.s32 	%rd23, %r32, 4;
	add.s64 	%rd9, %rd17, %rd23;
	.loc	1 53 40                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:53:40
	and.b32  	%r63, %r34, 1023;
	setp.eq.s32 	%p19, %r63, 0;
	mov.b32 	%r21, %f52;
	and.pred  	%p12, %p19, %p1;
	// begin inline asm
	@%p12 st.global.b32 [ %rd9 + 0 ], { %r21 };
	// end inline asm
	.loc	1 60 35                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:60:35
	mul.wide.u32 	%rd24, %r37, 2;
	add.s64 	%rd10, %rd20, %rd24;
	mov.pred 	%p13, -1;
	.loc	1 60 42                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:60:42
	// begin inline asm
	mov.u32 %r22, %r2;
	@%p13 ld.global.L1::evict_last.b32 { %r22 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 61 56                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:61:56
	// begin inline asm
	mov.u32 %r24, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r24 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 66 29                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:66:29
	add.s64 	%rd12, %rd21, %rd22;
	.loc	1 60 95                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:60:95
	mov.b32 	{%rs13, %rs14}, %r22;
	cvt.f32.f16 	%f53, %rs14;
	cvt.f32.f16 	%f54, %rs13;
	.loc	1 61 118                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:61:118
	mov.b32 	{%rs15, %rs16}, %r24;
	cvt.f32.f16 	%f55, %rs15;
	cvt.f32.f16 	%f56, %rs16;
	.loc	1 63 24                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:63:24
	mul.f32 	%f57, %f52, %f56;
	mul.f32 	%f58, %f52, %f55;
	.loc	1 65 24                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:65:24
	mul.f32 	%f59, %f58, %f54;
	mul.f32 	%f60, %f57, %f53;
	.loc	1 66 53                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:66:53
	cvt.rn.f16x2.f32 	%r26, %f60, %f59;
	// begin inline asm
	@%p1 st.global.b32 [ %rd12 + 0 ], { %r26 };
	// end inline asm
	.loc	1 60 35                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:60:35
	add.s64 	%rd13, %rd10, 4096;
	.loc	1 60 42                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:60:42
	// begin inline asm
	mov.u32 %r27, %r2;
	@%p13 ld.global.L1::evict_last.b32 { %r27 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 61 56                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:61:56
	// begin inline asm
	mov.u32 %r29, %r2;
	@%p1 ld.global.L1::evict_first.b32 { %r29 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 66 29                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:66:29
	add.s64 	%rd15, %rd12, 4096;
	.loc	1 60 95                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:60:95
	mov.b32 	{%rs17, %rs18}, %r27;
	cvt.f32.f16 	%f61, %rs18;
	cvt.f32.f16 	%f62, %rs17;
	.loc	1 61 118                        // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:61:118
	mov.b32 	{%rs19, %rs20}, %r29;
	cvt.f32.f16 	%f63, %rs19;
	cvt.f32.f16 	%f64, %rs20;
	.loc	1 63 24                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:63:24
	mul.f32 	%f65, %f52, %f64;
	mul.f32 	%f66, %f52, %f63;
	.loc	1 65 24                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:65:24
	mul.f32 	%f67, %f66, %f62;
	mul.f32 	%f68, %f65, %f61;
	.loc	1 66 53                         // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:66:53
	cvt.rn.f16x2.f32 	%r31, %f68, %f67;
	// begin inline asm
	@%p1 st.global.b32 [ %rd15 + 0 ], { %r31 };
	// end inline asm
	.loc	1 54 4                          // cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py:54:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "./local_cache/ir/cirveghol7wjrq7zwkkgu3sphruzjhq4ru5zcvmudgaexdo5niag.py"
	.file	2 "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 194                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xbb DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 114
.b8 118
.b8 101
.b8 103
.b8 104
.b8 111
.b8 108
.b8 55
.b8 119
.b8 106
.b8 114
.b8 113
.b8 55
.b8 122
.b8 119
.b8 107
.b8 107
.b8 103
.b8 117
.b8 51
.b8 115
.b8 112
.b8 104
.b8 114
.b8 117
.b8 122
.b8 106
.b8 104
.b8 113
.b8 52
.b8 114
.b8 117
.b8 53
.b8 122
.b8 99
.b8 118
.b8 109
.b8 117
.b8 100
.b8 103
.b8 97
.b8 101
.b8 120
.b8 100
.b8 111
.b8 53
.b8 110
.b8 105
.b8 97
.b8 103
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 46                                  // DW_AT_comp_dir
.b8 47
.b8 108
.b8 111
.b8 99
.b8 97
.b8 108
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 114
.b8 0
.b8 2                                   // Abbrev [2] 0x62:0x35 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 100
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 116
.b8 111
.b8 95
.b8 99
.b8 111
.b8 112
.b8 121
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 101
.b8 97
.b8 110
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 112
.b8 111
.b8 119
.b8 95
.b8 114
.b8 115
.b8 113
.b8 114
.b8 116
.b8 95
.b8 56
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x97:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 98                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xac:0x18 DW_TAG_inlined_subroutine
.b32 98                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 46                                  // DW_AT_call_line
.b8 25                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
