<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › gma500 › mdfld_dsi_dpi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mdfld_dsi_dpi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright © 2010 Intel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span>
<span class="cm"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span>
<span class="cm"> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> * jim liu &lt;jim.liu@intel.com&gt;</span>
<span class="cm"> * Jackie Li&lt;yaodong.li@intel.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;mdfld_dsi_dpi.h&quot;</span>
<span class="cp">#include &quot;mdfld_output.h&quot;</span>
<span class="cp">#include &quot;mdfld_dsi_pkg_sender.h&quot;</span>
<span class="cp">#include &quot;psb_drv.h&quot;</span>
<span class="cp">#include &quot;tc35876x-dsi-lvds.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">mdfld_dsi_dpi_shut_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">output</span><span class="p">,</span>
								<span class="kt">int</span> <span class="n">pipe</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gen_fifo_stat_reg</span> <span class="o">=</span> <span class="n">MIPI_GEN_FIFO_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

	<span class="cm">/* This will time out after approximately 2+ seconds */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">timeout</span> <span class="o">&lt;</span> <span class="mi">20000</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">gen_fifo_stat_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DSI_FIFO_GEN_HS_DATA_FULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">timeout</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">20000</span><span class="p">)</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;MIPI: HS Data FIFO was never cleared!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gen_fifo_stat_reg</span> <span class="o">=</span> <span class="n">MIPI_GEN_FIFO_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

	<span class="cm">/* This will time out after approximately 2+ seconds */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">timeout</span> <span class="o">&lt;</span> <span class="mi">20000</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">gen_fifo_stat_reg</span><span class="p">)</span>
					<span class="o">&amp;</span> <span class="n">DSI_FIFO_GEN_HS_CTRL_FULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">timeout</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">20000</span><span class="p">)</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;MIPI: HS CMD FIFO was never cleared!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_wait_for_DPI_CTRL_FIFO</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gen_fifo_stat_reg</span> <span class="o">=</span> <span class="n">MIPI_GEN_FIFO_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

	<span class="cm">/* This will time out after approximately 2+ seconds */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">timeout</span> <span class="o">&lt;</span> <span class="mi">20000</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">gen_fifo_stat_reg</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="n">DPI_FIFO_EMPTY</span><span class="p">)</span> <span class="o">!=</span> <span class="n">DPI_FIFO_EMPTY</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">timeout</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">20000</span><span class="p">)</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;MIPI: DPI FIFO was never cleared</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_wait_for_SPL_PKG_SENT</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">intr_stat_reg</span> <span class="o">=</span> <span class="n">MIPI_INTR_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

	<span class="cm">/* This will time out after approximately 2+ seconds */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">timeout</span> <span class="o">&lt;</span> <span class="mi">20000</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">intr_stat_reg</span><span class="p">)</span>
					<span class="o">&amp;</span> <span class="n">DSI_INTR_STATE_SPL_PKG_SENT</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">timeout</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">20000</span><span class="p">)</span>
                <span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;MIPI: SPL_PKT_SENT_INTERRUPT was not sent successfully!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* For TC35876X */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dsi_set_device_ready_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">MIPI_DEVICE_READY_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="o">!!</span><span class="n">state</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dsi_set_pipe_plane_enable_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
							<span class="kt">int</span> <span class="n">state</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">PIPEACONF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dspcntr_reg</span> <span class="o">=</span> <span class="n">DSPACNTR</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">dspcntr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dspcntr</span><span class="p">[</span><span class="n">pipe</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">mipi</span> <span class="o">=</span> <span class="n">MIPI_PORT_EN</span> <span class="o">|</span> <span class="n">PASS_FROM_SPHY_TO_AFE</span> <span class="o">|</span> <span class="n">SEL_FLOPPED_HSTX</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">PIPECCONF</span><span class="p">;</span>
		<span class="n">dspcntr_reg</span> <span class="o">=</span> <span class="n">DSPCCNTR</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">mipi</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="mh">0x03</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*Set up pipe */</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">REG_BIT_WAIT</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">30</span><span class="p">))</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: Pipe enable timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">);</span>

		<span class="cm">/*Set up display plane */</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">dspcntr_reg</span><span class="p">,</span> <span class="n">dspcntr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">dspbase_reg</span> <span class="o">=</span> <span class="n">pipe</span> <span class="o">?</span> <span class="n">MDFLD_DSPCBASE</span> <span class="o">:</span> <span class="n">MRST_DSPABASE</span><span class="p">;</span>

		<span class="cm">/* Put DSI lanes to ULPS to disable pipe */</span>
		<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">MIPI_DEVICE_READY_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_DEVICE_READY_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">));</span> <span class="cm">/* posted write? */</span>

		<span class="cm">/* LP Hold */</span>
		<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">));</span> <span class="cm">/* posted write? */</span>

		<span class="cm">/* Disable display plane */</span>
		<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">dspcntr_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>

		<span class="cm">/* Flush the plane changes ??? posted write? */</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">dspbase_reg</span><span class="p">,</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">dspbase_reg</span><span class="p">));</span>
		<span class="n">REG_READ</span><span class="p">(</span><span class="n">dspbase_reg</span><span class="p">);</span>

		<span class="cm">/* Disable PIPE */</span>
		<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">REG_BIT_WAIT</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">30</span><span class="p">))</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: Pipe disable timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">REG_BIT_WAIT</span><span class="p">(</span><span class="n">MIPI_GEN_FIFO_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">28</span><span class="p">))</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: FIFO not empty</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_dsi_configure_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_encoder</span> <span class="o">*</span><span class="n">dsi_encoder</span><span class="p">,</span>
								<span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">dpi_output</span> <span class="o">=</span>
				<span class="n">MDFLD_DSI_DPI_OUTPUT</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span> <span class="o">=</span>
				<span class="n">mdfld_dsi_encoder_get_config</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dpi_panel_on</span><span class="p">[</span><span class="n">pipe</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DPI panel is already off</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tc35876x_toshiba_bridge_panel_off</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">tc35876x_set_bridge_reset_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">dsi_set_pipe_plane_enable_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">mdfld_dsi_dpi_shut_down</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">dsi_set_device_ready_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_dsi_configure_up</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_encoder</span> <span class="o">*</span><span class="n">dsi_encoder</span><span class="p">,</span>
								<span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">dpi_output</span> <span class="o">=</span>
				<span class="n">MDFLD_DSI_DPI_OUTPUT</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span> <span class="o">=</span>
				<span class="n">mdfld_dsi_encoder_get_config</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dpi_panel_on</span><span class="p">[</span><span class="n">pipe</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DPI panel is already on</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* For resume path sequence */</span>
	<span class="n">mdfld_dsi_dpi_shut_down</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">dsi_set_device_ready_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

	<span class="n">dsi_set_device_ready_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">tc35876x_set_bridge_reset_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tc35876x_configure_lvds_bridge</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">mdfld_dsi_dpi_turn_on</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>  <span class="cm">/* Send turn on command */</span>
	<span class="n">dsi_set_pipe_plane_enable_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
<span class="p">}</span>
<span class="cm">/* End for TC35876X */</span>

<span class="cm">/* ************************************************************************* *\</span>
<span class="cm"> * FUNCTION: mdfld_dsi_tpo_ic_init</span>
<span class="cm"> *</span>
<span class="cm"> * DESCRIPTION:  This function is called only by mrst_dsi_mode_set and</span>
<span class="cm"> *               restore_display_registers.  since this function does not</span>
<span class="cm"> *               acquire the mutex, it is important that the calling function</span>
<span class="cm"> *               does!</span>
<span class="cm">\* ************************************************************************* */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_dsi_tpo_ic_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dcsChannelNumber</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">channel_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gen_data_reg</span> <span class="o">=</span> <span class="n">MIPI_HS_GEN_DATA_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">gen_ctrl_reg</span> <span class="o">=</span> <span class="n">MIPI_HS_GEN_CTRL_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">gen_ctrl_val</span> <span class="o">=</span> <span class="n">GEN_LONG_WRITE</span><span class="p">;</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Enter mrst init TPO MIPI display.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">gen_ctrl_val</span> <span class="o">|=</span> <span class="n">dcsChannelNumber</span> <span class="o">&lt;&lt;</span> <span class="n">DCS_CHANNEL_NUMBER_POS</span><span class="p">;</span>

	<span class="cm">/* Flip page order */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x00008036</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x02</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xF0 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x005a5af0</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* Write protection key */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x005a5af1</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xFC */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x005a5afc</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xB7 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x770000b7</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x00000044</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x05</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xB6 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x000a0ab6</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xF2 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x081010f2</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x4a070708</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x000000c5</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x09</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xF8 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x024003f8</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x01030a04</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x0e020220</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0d</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xE2 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x398fc3e2</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x0000916f</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x06</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xB0 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x000000b0</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x02</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xF4 */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x240242f4</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x78ee2002</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x2a071050</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x507fee10</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x10300710</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x14</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xBA */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x19fe07ba</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x101c0a31</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x09</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xBB */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x28ff07bb</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x24280a31</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x00000034</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x09</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xFB */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x535d05fb</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x1b1a2130</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x221e180e</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x131d2120</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x535d0508</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x1c1a2131</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x231f160d</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x111b2220</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x535c2008</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x1f1d2433</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x2c251a10</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x2c34372d</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x00000023</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x31</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* 0xFA */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x525c0bfa</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x1c1c232f</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x2623190e</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x18212625</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x545d0d0e</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x1e1d2333</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x26231a10</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x1a222725</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x545d280f</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x21202635</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x31292013</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x31393d33</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x00000029</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x31</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>

	<span class="cm">/* Set DM */</span>
	<span class="n">mdfld_wait_for_HS_DATA_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_data_reg</span><span class="p">,</span> <span class="mh">0x000100f7</span><span class="p">);</span>
	<span class="n">mdfld_wait_for_HS_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">gen_ctrl_reg</span><span class="p">,</span> <span class="n">gen_ctrl_val</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="n">WORD_COUNTS_POS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span><span class="kt">int</span> <span class="n">pixel_clock_count</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">num_lane</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bpp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u16</span><span class="p">)((</span><span class="n">pixel_clock_count</span> <span class="o">*</span> <span class="n">bpp</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">num_lane</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Calculate the dpi time basing on a given drm mode @mode</span>
<span class="cm"> * return 0 on success.</span>
<span class="cm"> * FIXME: I was using proposed mode value for calculation, may need to</span>
<span class="cm"> * use crtc mode values later</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">mdfld_dsi_dpi_timing_calculation</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_timing</span> <span class="o">*</span><span class="n">dpi_timing</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">num_lane</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bpp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pclk_hsync</span><span class="p">,</span> <span class="n">pclk_hfp</span><span class="p">,</span> <span class="n">pclk_hbp</span><span class="p">,</span> <span class="n">pclk_hactive</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pclk_vsync</span><span class="p">,</span> <span class="n">pclk_vfp</span><span class="p">,</span> <span class="n">pclk_vbp</span><span class="p">;</span>

	<span class="n">pclk_hactive</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">;</span>
	<span class="n">pclk_hfp</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_start</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">;</span>
	<span class="n">pclk_hsync</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_start</span><span class="p">;</span>
	<span class="n">pclk_hbp</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">htotal</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_end</span><span class="p">;</span>

	<span class="n">pclk_vfp</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_start</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">;</span>
	<span class="n">pclk_vsync</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_start</span><span class="p">;</span>
	<span class="n">pclk_vbp</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vtotal</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_end</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * byte clock counts were calculated by following formula</span>
<span class="cm">	 * bclock_count = pclk_count * bpp / num_lane / 8</span>
<span class="cm">	 */</span>
	<span class="n">dpi_timing</span><span class="o">-&gt;</span><span class="n">hsync_count</span> <span class="o">=</span> <span class="n">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span>
						<span class="n">pclk_hsync</span><span class="p">,</span> <span class="n">num_lane</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">dpi_timing</span><span class="o">-&gt;</span><span class="n">hbp_count</span> <span class="o">=</span> <span class="n">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span>
						<span class="n">pclk_hbp</span><span class="p">,</span> <span class="n">num_lane</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">dpi_timing</span><span class="o">-&gt;</span><span class="n">hfp_count</span> <span class="o">=</span> <span class="n">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span>
						<span class="n">pclk_hfp</span><span class="p">,</span> <span class="n">num_lane</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">dpi_timing</span><span class="o">-&gt;</span><span class="n">hactive_count</span> <span class="o">=</span> <span class="n">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span>
						<span class="n">pclk_hactive</span><span class="p">,</span> <span class="n">num_lane</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">dpi_timing</span><span class="o">-&gt;</span><span class="n">vsync_count</span> <span class="o">=</span> <span class="n">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span>
						<span class="n">pclk_vsync</span><span class="p">,</span> <span class="n">num_lane</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">dpi_timing</span><span class="o">-&gt;</span><span class="n">vbp_count</span> <span class="o">=</span> <span class="n">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span>
						<span class="n">pclk_vbp</span><span class="p">,</span> <span class="n">num_lane</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">dpi_timing</span><span class="o">-&gt;</span><span class="n">vfp_count</span> <span class="o">=</span> <span class="n">mdfld_dsi_dpi_to_byte_clock_count</span><span class="p">(</span>
						<span class="n">pclk_vfp</span><span class="p">,</span> <span class="n">num_lane</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_controller_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span><span class="p">,</span>
								<span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lane_count</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_timing</span> <span class="n">dpi_timing</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/*un-ready device*/</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">MIPI_DEVICE_READY_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*init dsi adapter before kicking off*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_CTRL_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000018</span><span class="p">);</span>

	<span class="cm">/*enable all interrupts*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_INTR_EN_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="cm">/*set up func_prg*/</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">lane_count</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">channel_num</span> <span class="o">&lt;&lt;</span> <span class="n">DSI_DPI_VIRT_CHANNEL_OFFSET</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">bpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="n">DSI_DPI_COLOR_FORMAT_RGB565</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">18</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="n">DSI_DPI_COLOR_FORMAT_RGB666</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="n">DSI_DPI_COLOR_FORMAT_RGB888</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;unsupported color format, bpp = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">bpp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DSI_FUNC_PRG_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HS_TX_TIMEOUT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vtotal</span> <span class="o">*</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">htotal</span> <span class="o">*</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">bpp</span> <span class="o">/</span>
				<span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">lane_count</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">DSI_HS_TX_TIMEOUT_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_LP_RX_TIMEOUT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
				<span class="mh">0xffff</span> <span class="o">&amp;</span> <span class="n">DSI_LP_RX_TIMEOUT_MASK</span><span class="p">);</span>

	<span class="cm">/*max value: 20 clock cycles of txclkesc*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_TURN_AROUND_TIMEOUT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
				<span class="mh">0x14</span> <span class="o">&amp;</span> <span class="n">DSI_TURN_AROUND_TIMEOUT_MASK</span><span class="p">);</span>

	<span class="cm">/*min 21 txclkesc, max: ffffh*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DEVICE_RESET_TIMER_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
				<span class="mh">0xffff</span> <span class="o">&amp;</span> <span class="n">DSI_RESET_TIMER_MASK</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPI_RESOLUTION_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
				<span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">);</span>

	<span class="cm">/*set DPI timing registers*/</span>
	<span class="n">mdfld_dsi_dpi_timing_calculation</span><span class="p">(</span><span class="n">mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpi_timing</span><span class="p">,</span>
				<span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">,</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">bpp</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HSYNC_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hsync_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HBP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hbp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HFP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hfp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HACTIVE_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hactive_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VSYNC_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">dpi_timing</span><span class="p">.</span><span class="n">vsync_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VBP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">dpi_timing</span><span class="p">.</span><span class="n">vbp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VFP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">dpi_timing</span><span class="p">.</span><span class="n">vfp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HIGH_LOW_SWITCH_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x46</span><span class="p">);</span>

	<span class="cm">/*min: 7d0 max: 4e20*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_INIT_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x000007d0</span><span class="p">);</span>

	<span class="cm">/*set up video mode*/</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">video_mode</span> <span class="o">|</span> <span class="n">DSI_DPI_COMPLETE_LAST_LINE</span><span class="p">;</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VIDEO_MODE_FORMAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_EOT_DISABLE_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_LP_BYTECLK_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000004</span><span class="p">);</span>

	<span class="cm">/*TODO: figure out how to setup these registers*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPHY_PARAM_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x2A0c6008</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPHY_PARAM_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x150c3408</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_CLK_LANE_SWITCH_TIME_CNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="p">(</span><span class="mh">0xa</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x14</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span>
		<span class="n">tc35876x_set_bridge_reset_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>  <span class="cm">/*Pull High Reset */</span>

	<span class="cm">/*set device ready*/</span>
	<span class="n">REG_FLD_MOD</span><span class="p">(</span><span class="n">MIPI_DEVICE_READY_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_turn_on</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">output</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">output</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* clear special packet sent bit */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_INTR_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">DSI_INTR_STATE_SPL_PKG_SENT</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_INTR_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
					<span class="n">DSI_INTR_STATE_SPL_PKG_SENT</span><span class="p">);</span>

	<span class="cm">/*send turn on package*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPI_CONTROL_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="n">DSI_DPI_CTRL_HS_TURN_ON</span><span class="p">);</span>

	<span class="cm">/*wait for SPL_PKG_SENT interrupt*/</span>
	<span class="n">mdfld_wait_for_SPL_PKG_SENT</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_INTR_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">DSI_INTR_STATE_SPL_PKG_SENT</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_INTR_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
					<span class="n">DSI_INTR_STATE_SPL_PKG_SENT</span><span class="p">);</span>

	<span class="n">output</span><span class="o">-&gt;</span><span class="n">panel_on</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* FIXME the following is disabled to WA the X slow start issue</span>
<span class="cm">	   for TMD panel</span>
<span class="cm">	if (pipe == 2)</span>
<span class="cm">		dev_priv-&gt;dpi_panel_on2 = true;</span>
<span class="cm">	else if (pipe == 0)</span>
<span class="cm">		dev_priv-&gt;dpi_panel_on = true; */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_shut_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">output</span><span class="p">,</span>
								<span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">output</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/*if output is on, or mode setting didn&#39;t happen, ignore this*/</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">output</span><span class="o">-&gt;</span><span class="n">panel_on</span><span class="p">)</span> <span class="o">||</span> <span class="n">output</span><span class="o">-&gt;</span><span class="n">first_boot</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">output</span><span class="o">-&gt;</span><span class="n">first_boot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Wait for dpi fifo to empty */</span>
	<span class="n">mdfld_wait_for_DPI_CTRL_FIFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

	<span class="cm">/* Clear the special packet interrupt bit if set */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_INTR_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">DSI_INTR_STATE_SPL_PKG_SENT</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_INTR_STAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
					<span class="n">DSI_INTR_STATE_SPL_PKG_SENT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_DPI_CONTROL_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="o">==</span> <span class="n">DSI_DPI_CTRL_HS_SHUTDOWN</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">shutdown_out</span><span class="p">;</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPI_CONTROL_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="n">DSI_DPI_CTRL_HS_SHUTDOWN</span><span class="p">);</span>

<span class="nl">shutdown_out:</span>
	<span class="n">output</span><span class="o">-&gt;</span><span class="n">panel_on</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">output</span><span class="o">-&gt;</span><span class="n">first_boot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* FIXME the following is disabled to WA the X slow start issue</span>
<span class="cm">	   for TMD panel</span>
<span class="cm">	if (pipe == 2)</span>
<span class="cm">		dev_priv-&gt;dpi_panel_on2 = false;</span>
<span class="cm">	else if (pipe == 0)</span>
<span class="cm">		dev_priv-&gt;dpi_panel_on = false;	 */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_set_power</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_encoder</span> <span class="o">*</span><span class="n">dsi_encoder</span> <span class="o">=</span> <span class="n">mdfld_dsi_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">dpi_output</span> <span class="o">=</span>
				<span class="n">MDFLD_DSI_DPI_OUTPUT</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span> <span class="o">=</span>
				<span class="n">mdfld_dsi_encoder_get_config</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">pipe</span> <span class="o">=</span> <span class="n">mdfld_dsi_encoder_get_pipe</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="cm">/*start up display island if it was shutdown*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">true</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TMD_VID</span><span class="p">)</span>
			<span class="n">mdfld_dsi_dpi_turn_on</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span>
			<span class="n">mdfld_dsi_configure_up</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*enable mipi port*/</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
				<span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
			<span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">));</span>

			<span class="n">mdfld_dsi_dpi_turn_on</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
			<span class="n">mdfld_dsi_tpo_ic_init</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dpi_panel_on</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TMD_VID</span><span class="p">)</span>
			<span class="n">mdfld_dsi_dpi_shut_down</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span>
			<span class="n">mdfld_dsi_configure_down</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">mdfld_dsi_dpi_shut_down</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

			<span class="cm">/*disable mipi port*/</span>
			<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
				<span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
			<span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dpi_panel_on</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mdfld_dsi_dpi_set_power</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">mdfld_dsi_dpi_mode_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_encoder</span> <span class="o">*</span><span class="n">dsi_encoder</span> <span class="o">=</span> <span class="n">mdfld_dsi_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span> <span class="o">=</span>
				<span class="n">mdfld_dsi_encoder_get_config</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">fixed_mode</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">fixed_mode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fixed_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">hsync_start</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">hsync_start</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">hsync_end</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">hsync_end</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">htotal</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">htotal</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">vsync_start</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">vsync_start</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">vsync_end</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">vsync_end</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">vtotal</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">vtotal</span><span class="p">;</span>
		<span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">=</span> <span class="n">fixed_mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
		<span class="n">drm_mode_set_crtcinfo</span><span class="p">(</span><span class="n">adjusted_mode</span><span class="p">,</span> <span class="n">CRTC_INTERLACE_HALVE_V</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mdfld_dsi_dpi_set_power</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mdfld_dsi_dpi_set_power</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* For TC35876X */</span>
<span class="cm">/* This functionality was implemented in FW in iCDK */</span>
<span class="cm">/* But removed in DV0 and later. So need to add here. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mipi_set_properties</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_CTRL_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000018</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_INTR_EN_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HS_TX_TIMEOUT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0xffffff</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_LP_RX_TIMEOUT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0xffffff</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_TURN_AROUND_TIMEOUT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x14</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DEVICE_RESET_TIMER_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HIGH_LOW_SWITCH_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x25</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_INIT_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0xf0</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_EOT_DISABLE_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_LP_BYTECLK_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000004</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DBI_BW_CTRL_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000820</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_CLK_LANE_SWITCH_TIME_CNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="p">(</span><span class="mh">0xa</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x14</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_mipi_set_video_timing</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_timing</span> <span class="n">dpi_timing</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">;</span>

	<span class="n">mdfld_dsi_dpi_timing_calculation</span><span class="p">(</span><span class="n">mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dpi_timing</span><span class="p">,</span>
					<span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">,</span>
					<span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">bpp</span><span class="p">);</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPI_RESOLUTION_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HSYNC_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hsync_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HBP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hbp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HFP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hfp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_HACTIVE_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">dpi_timing</span><span class="p">.</span><span class="n">hactive_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VSYNC_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">dpi_timing</span><span class="p">.</span><span class="n">vsync_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VBP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">dpi_timing</span><span class="p">.</span><span class="n">vbp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VFP_COUNT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span>
		<span class="n">dpi_timing</span><span class="p">.</span><span class="n">vfp_count</span> <span class="o">&amp;</span> <span class="n">DSI_DPI_TIMING_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_mipi_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lane_count</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x00000002</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x80010000</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPHY_PARAM_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x150A600F</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_VIDEO_MODE_FORMAT_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x0000000F</span><span class="p">);</span>

	<span class="cm">/* lane_count = 3 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DSI_FUNC_PRG_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x00000200</span> <span class="o">|</span> <span class="n">lane_count</span><span class="p">);</span>

	<span class="n">mdfld_mipi_set_video_timing</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mdfld_set_pipe_timing</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">;</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">HTOTAL_A</span><span class="p">,</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">htotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">HBLANK_A</span><span class="p">,</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">htotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">HSYNC_A</span><span class="p">,</span>
		<span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_end</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_start</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">VTOTAL_A</span><span class="p">,</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vtotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">VBLANK_A</span><span class="p">,</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vtotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">VSYNC_A</span><span class="p">,</span>
		<span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_end</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_start</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">PIPEASRC</span><span class="p">,</span>
		<span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
<span class="p">}</span>
<span class="cm">/* End for TC35876X */</span>

<span class="kt">void</span> <span class="nf">mdfld_dsi_dpi_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_encoder</span> <span class="o">*</span><span class="n">dsi_encoder</span> <span class="o">=</span> <span class="n">mdfld_dsi_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">dpi_output</span> <span class="o">=</span>
					<span class="n">MDFLD_DSI_DPI_OUTPUT</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span> <span class="o">=</span>
				<span class="n">mdfld_dsi_encoder_get_config</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dsi_config</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pipe</span> <span class="o">=</span> <span class="n">mdfld_dsi_encoder_get_pipe</span><span class="p">(</span><span class="n">dsi_encoder</span><span class="p">);</span>

	<span class="n">u32</span> <span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">PIPEACONF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dspcntr_reg</span> <span class="o">=</span> <span class="n">DSPACNTR</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">pipeconf</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipeconf</span><span class="p">[</span><span class="n">pipe</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">dspcntr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dspcntr</span><span class="p">[</span><span class="n">pipe</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">mipi</span> <span class="o">=</span> <span class="n">MIPI_PORT_EN</span> <span class="o">|</span> <span class="n">PASS_FROM_SPHY_TO_AFE</span> <span class="o">|</span> <span class="n">SEL_FLOPPED_HSTX</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">PIPECCONF</span><span class="p">;</span>
		<span class="n">dspcntr_reg</span> <span class="o">=</span> <span class="n">DSPCCNTR</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span>
			<span class="n">mipi</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="mh">0x03</span><span class="p">);</span> <span class="cm">/* Use all four lanes */</span>
		<span class="k">else</span>
			<span class="n">mipi</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*start up display island if it was shutdown*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">true</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The following logic is required to reset the bridge and</span>
<span class="cm">		 * configure. This also starts the DSI clock at 200MHz.</span>
<span class="cm">		 */</span>
		<span class="n">tc35876x_set_bridge_reset_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>  <span class="cm">/*Pull High Reset */</span>
		<span class="n">tc35876x_toshiba_bridge_panel_on</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="cm">/* Now start the DSI clock */</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MRST_DPLL_A</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MRST_FPA0</span><span class="p">,</span> <span class="mh">0xC1</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MRST_DPLL_A</span><span class="p">,</span> <span class="mh">0x00800000</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MRST_DPLL_A</span><span class="p">,</span> <span class="mh">0x80800000</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">REG_BIT_WAIT</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">29</span><span class="p">))</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: DSI PLL lock timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">);</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_DPHY_PARAM_REG</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x2A0c6008</span><span class="p">);</span>

		<span class="n">mipi_set_properties</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="n">mdfld_mipi_config</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="n">mdfld_set_pipe_timing</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">DSPABASE</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">DSPASIZE</span><span class="p">,</span>
			<span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">DSPACNTR</span><span class="p">,</span> <span class="mh">0x98000000</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">DSPASURF</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">VGACNTRL</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">DEVICE_READY_REG</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="mh">0x80810000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*set up mipi port FIXME: do at init time */</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">),</span> <span class="n">mipi</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">REG_READ</span><span class="p">(</span><span class="n">MIPI_PORT_CONTROL</span><span class="p">(</span><span class="n">pipe</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TMD_VID</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* NOP */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* set up DSI controller DPI interface */</span>
		<span class="n">mdfld_dsi_dpi_controller_init</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

		<span class="cm">/* Configure MIPI Bridge and Panel */</span>
		<span class="n">tc35876x_configure_lvds_bridge</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dpi_panel_on</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*turn on DPI interface*/</span>
		<span class="n">mdfld_dsi_dpi_turn_on</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*set up pipe*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">,</span> <span class="n">pipeconf</span><span class="p">);</span>
	<span class="n">REG_READ</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">);</span>

	<span class="cm">/*set up display plane*/</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">dspcntr_reg</span><span class="p">,</span> <span class="n">dspcntr</span><span class="p">);</span>
	<span class="n">REG_READ</span><span class="p">(</span><span class="n">dspcntr_reg</span><span class="p">);</span>

	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span> <span class="cm">/* FIXME: this should wait for vblank */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TMD_VID</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* NOP */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">==</span> <span class="n">TC35876X</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mdfld_dsi_dpi_turn_on</span><span class="p">(</span><span class="n">dpi_output</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* init driver ic */</span>
		<span class="n">mdfld_dsi_tpo_ic_init</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
		<span class="cm">/*init backlight*/</span>
		<span class="n">mdfld_dsi_brightness_init</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Init DSI DPI encoder.</span>
<span class="cm"> * Allocate an mdfld_dsi_encoder and attach it to given @dsi_connector</span>
<span class="cm"> * return pointer of newly allocated DPI encoder, NULL on error</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">mdfld_dsi_encoder</span> <span class="o">*</span><span class="nf">mdfld_dsi_dpi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mdfld_dsi_connector</span> <span class="o">*</span><span class="n">dsi_connector</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">struct</span> <span class="n">panel_funcs</span> <span class="o">*</span><span class="n">p_funcs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span> <span class="o">*</span><span class="n">dpi_output</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mdfld_dsi_config</span> <span class="o">*</span><span class="n">dsi_config</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pipe</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pipe</span> <span class="o">=</span> <span class="n">dsi_connector</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">!=</span> <span class="n">TC35876X</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dsi_config</span> <span class="o">=</span> <span class="n">mdfld_dsi_get_config</span><span class="p">(</span><span class="n">dsi_connector</span><span class="p">);</span>

		<span class="cm">/* panel hard-reset */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p_funcs</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">p_funcs</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Panel %d hard-reset failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
				<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/* panel drvIC init */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p_funcs</span><span class="o">-&gt;</span><span class="n">drv_ic_init</span><span class="p">)</span>
			<span class="n">p_funcs</span><span class="o">-&gt;</span><span class="n">drv_ic_init</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

		<span class="cm">/* panel power mode detect */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mdfld_dsi_get_power_mode</span><span class="p">(</span><span class="n">dsi_config</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Panel %d get power mode failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
			<span class="n">dsi_connector</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">connector_status_disconnected</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;pipe %d power mode 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
			<span class="n">dsi_connector</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">connector_status_connected</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dpi_output</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mdfld_dsi_dpi_output</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dpi_output</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dsi_connector</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">)</span>
		<span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">panel_on</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">panel_on</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mdfld_get_panel_type</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">)</span> <span class="o">!=</span> <span class="n">TC35876X</span><span class="p">)</span>
		<span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">p_funcs</span> <span class="o">=</span> <span class="n">p_funcs</span><span class="p">;</span>
	<span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">first_boot</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*get fixed mode*/</span>
	<span class="n">dsi_config</span> <span class="o">=</span> <span class="n">mdfld_dsi_get_config</span><span class="p">(</span><span class="n">dsi_connector</span><span class="p">);</span>

	<span class="cm">/*create drm encoder object*/</span>
	<span class="n">connector</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dsi_connector</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">;</span>
	<span class="n">encoder</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">;</span>
	<span class="n">drm_encoder_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			<span class="n">encoder</span><span class="p">,</span>
			<span class="n">p_funcs</span><span class="o">-&gt;</span><span class="n">encoder_funcs</span><span class="p">,</span>
			<span class="n">DRM_MODE_ENCODER_LVDS</span><span class="p">);</span>
	<span class="n">drm_encoder_helper_add</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span>
				<span class="n">p_funcs</span><span class="o">-&gt;</span><span class="n">encoder_helper_funcs</span><span class="p">);</span>

	<span class="cm">/*attach to given connector*/</span>
	<span class="n">drm_mode_connector_attach_encoder</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="n">encoder</span><span class="p">);</span>

	<span class="cm">/*set possible crtcs and clones*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsi_connector</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">encoder</span><span class="o">-&gt;</span><span class="n">possible_crtcs</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">encoder</span><span class="o">-&gt;</span><span class="n">possible_clones</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">encoder</span><span class="o">-&gt;</span><span class="n">possible_crtcs</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">encoder</span><span class="o">-&gt;</span><span class="n">possible_clones</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dsi_connector</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">encoder</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">base</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">dpi_output</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
