<stg><name>compute_encoder</name>


<trans_list>

<trans id="1712" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %conv5_i_i_i_155402 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_155402"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %conv5_i_i_i_145393 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_145393"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %conv5_i_i_i_135384 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_135384"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %conv5_i_i_i_125375 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_125375"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %conv5_i_i_i_115366 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_115366"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %conv5_i_i_i_105357 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_105357"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="32">
<![CDATA[
entry:7 %conv5_i_i_i_95348 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_95348"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32">
<![CDATA[
entry:8 %conv5_i_i_i_85339 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_85339"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="32">
<![CDATA[
entry:9 %conv5_i_i_i_753210 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_753210"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
entry:10 %conv5_i_i_i_653111 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_653111"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32">
<![CDATA[
entry:11 %conv5_i_i_i_553012 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_553012"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="32">
<![CDATA[
entry:12 %conv5_i_i_i_452913 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_452913"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32">
<![CDATA[
entry:13 %conv5_i_i_i_352814 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_352814"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32">
<![CDATA[
entry:14 %conv5_i_i_i_252715 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_252715"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32">
<![CDATA[
entry:15 %conv5_i_i_i_152616 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_152616"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
entry:16 %conv5_i_i_i52517 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv5_i_i_i52517"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_7, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_6, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_5, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_4, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_3, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_2, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_1, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_0, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %store_ln0 = store i16 45, i16 %conv5_i_i_i52517

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %store_ln0 = store i16 46, i16 %conv5_i_i_i_152616

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %store_ln0 = store i16 65507, i16 %conv5_i_i_i_252715

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %store_ln0 = store i16 65516, i16 %conv5_i_i_i_352814

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %store_ln0 = store i16 45, i16 %conv5_i_i_i_452913

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %store_ln0 = store i16 41, i16 %conv5_i_i_i_553012

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %store_ln0 = store i16 65508, i16 %conv5_i_i_i_653111

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %store_ln0 = store i16 30, i16 %conv5_i_i_i_753210

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %store_ln0 = store i16 44, i16 %conv5_i_i_i_85339

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %store_ln0 = store i16 65507, i16 %conv5_i_i_i_95348

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %store_ln0 = store i16 65507, i16 %conv5_i_i_i_105357

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %store_ln0 = store i16 65530, i16 %conv5_i_i_i_115366

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %store_ln0 = store i16 65512, i16 %conv5_i_i_i_125375

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:38 %store_ln0 = store i16 46, i16 %conv5_i_i_i_135384

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %store_ln0 = store i16 65504, i16 %conv5_i_i_i_145393

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %store_ln0 = store i16 45, i16 %conv5_i_i_i_155402

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:41 %store_ln0 = store i7 0, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
entry:42 %br_ln38 = br void %fpga_resource_hint.VITIS_LOOP_44_1.255

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:0 %i1_load = load i7 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:20 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %i1_load, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:21 %zext_ln38 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:22 %input_data_0_addr = getelementptr i16 %input_data_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_0_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:23 %input_data_0_load = load i3 %input_data_0_addr

]]></Node>
<StgValue><ssdm name="input_data_0_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:24 %input_data_1_addr = getelementptr i16 %input_data_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:25 %input_data_1_load = load i3 %input_data_1_addr

]]></Node>
<StgValue><ssdm name="input_data_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:26 %input_data_2_addr = getelementptr i16 %input_data_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:27 %input_data_2_load = load i3 %input_data_2_addr

]]></Node>
<StgValue><ssdm name="input_data_2_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:28 %input_data_3_addr = getelementptr i16 %input_data_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_3_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:29 %input_data_3_load = load i3 %input_data_3_addr

]]></Node>
<StgValue><ssdm name="input_data_3_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:30 %input_data_4_addr = getelementptr i16 %input_data_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_4_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:31 %input_data_4_load = load i3 %input_data_4_addr

]]></Node>
<StgValue><ssdm name="input_data_4_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:32 %input_data_5_addr = getelementptr i16 %input_data_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_5_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:33 %input_data_5_load = load i3 %input_data_5_addr

]]></Node>
<StgValue><ssdm name="input_data_5_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:34 %input_data_6_addr = getelementptr i16 %input_data_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_6_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:35 %input_data_6_load = load i3 %input_data_6_addr

]]></Node>
<StgValue><ssdm name="input_data_6_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:36 %input_data_7_addr = getelementptr i16 %input_data_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="input_data_7_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:37 %input_data_7_load = load i3 %input_data_7_addr

]]></Node>
<StgValue><ssdm name="input_data_7_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:41 %p_ZL2W1_0_0_addr = getelementptr i9 %p_ZL2W1_0_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_0_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:42 %p_ZL2W1_0_0_load = load i3 %p_ZL2W1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_0_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:53 %p_ZL2W1_1_0_addr = getelementptr i9 %p_ZL2W1_1_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:54 %p_ZL2W1_1_0_load = load i3 %p_ZL2W1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_0_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:65 %p_ZL2W1_2_0_addr = getelementptr i10 %p_ZL2W1_2_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_0_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:66 %p_ZL2W1_2_0_load = load i3 %p_ZL2W1_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_0_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:76 %p_ZL2W1_3_0_addr = getelementptr i10 %p_ZL2W1_3_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:77 %p_ZL2W1_3_0_load = load i3 %p_ZL2W1_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_0_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:87 %p_ZL2W1_4_0_addr = getelementptr i10 %p_ZL2W1_4_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_0_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:88 %p_ZL2W1_4_0_load = load i3 %p_ZL2W1_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_0_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:98 %p_ZL2W1_5_0_addr = getelementptr i9 %p_ZL2W1_5_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_0_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:99 %p_ZL2W1_5_0_load = load i3 %p_ZL2W1_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_0_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:110 %p_ZL2W1_6_0_addr = getelementptr i10 %p_ZL2W1_6_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_0_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:111 %p_ZL2W1_6_0_load = load i3 %p_ZL2W1_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_0_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:121 %p_ZL2W1_7_0_addr = getelementptr i9 %p_ZL2W1_7_0, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:122 %p_ZL2W1_7_0_load = load i3 %p_ZL2W1_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_0_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:161 %p_ZL2W1_2_1_addr = getelementptr i10 %p_ZL2W1_2_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_1_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:162 %p_ZL2W1_2_1_load = load i3 %p_ZL2W1_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_1_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:170 %p_ZL2W1_3_1_addr = getelementptr i10 %p_ZL2W1_3_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:171 %p_ZL2W1_3_1_load = load i3 %p_ZL2W1_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_1_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:179 %p_ZL2W1_4_1_addr = getelementptr i9 %p_ZL2W1_4_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_1_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:180 %p_ZL2W1_4_1_load = load i3 %p_ZL2W1_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_1_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:189 %p_ZL2W1_5_1_addr = getelementptr i9 %p_ZL2W1_5_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:190 %p_ZL2W1_5_1_load = load i3 %p_ZL2W1_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:199 %p_ZL2W1_6_1_addr = getelementptr i10 %p_ZL2W1_6_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:200 %p_ZL2W1_6_1_load = load i3 %p_ZL2W1_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_1_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:208 %p_ZL2W1_7_1_addr = getelementptr i9 %p_ZL2W1_7_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_1_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:209 %p_ZL2W1_7_1_load = load i3 %p_ZL2W1_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_1_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:228 %p_ZL2W1_0_2_addr = getelementptr i9 %p_ZL2W1_0_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_2_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:229 %p_ZL2W1_0_2_load = load i3 %p_ZL2W1_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_2_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:238 %p_ZL2W1_1_2_addr = getelementptr i9 %p_ZL2W1_1_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_2_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:239 %p_ZL2W1_1_2_load = load i3 %p_ZL2W1_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_2_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:248 %p_ZL2W1_2_2_addr = getelementptr i10 %p_ZL2W1_2_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_2_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:249 %p_ZL2W1_2_2_load = load i3 %p_ZL2W1_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_2_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:257 %p_ZL2W1_3_2_addr = getelementptr i10 %p_ZL2W1_3_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_2_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:258 %p_ZL2W1_3_2_load = load i3 %p_ZL2W1_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_2_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:266 %p_ZL2W1_4_2_addr = getelementptr i10 %p_ZL2W1_4_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:267 %p_ZL2W1_4_2_load = load i3 %p_ZL2W1_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_2_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:275 %p_ZL2W1_5_2_addr = getelementptr i9 %p_ZL2W1_5_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_2_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:276 %p_ZL2W1_5_2_load = load i3 %p_ZL2W1_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_2_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:285 %p_ZL2W1_6_2_addr = getelementptr i10 %p_ZL2W1_6_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:286 %p_ZL2W1_6_2_load = load i3 %p_ZL2W1_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_2_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:294 %p_ZL2W1_7_2_addr = getelementptr i10 %p_ZL2W1_7_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_2_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:295 %p_ZL2W1_7_2_load = load i3 %p_ZL2W1_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_2_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:323 %p_ZL2W1_1_3_addr = getelementptr i10 %p_ZL2W1_1_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_3_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:324 %p_ZL2W1_1_3_load = load i3 %p_ZL2W1_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_3_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:342 %p_ZL2W1_3_3_addr = getelementptr i9 %p_ZL2W1_3_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_3_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:343 %p_ZL2W1_3_3_load = load i3 %p_ZL2W1_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_3_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:352 %p_ZL2W1_4_3_addr = getelementptr i9 %p_ZL2W1_4_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_3_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:353 %p_ZL2W1_4_3_load = load i3 %p_ZL2W1_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_3_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:362 %p_ZL2W1_5_3_addr = getelementptr i10 %p_ZL2W1_5_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_3_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:363 %p_ZL2W1_5_3_load = load i3 %p_ZL2W1_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_3_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:371 %p_ZL2W1_6_3_addr = getelementptr i10 %p_ZL2W1_6_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_3_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:372 %p_ZL2W1_6_3_load = load i3 %p_ZL2W1_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_3_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:380 %p_ZL2W1_7_3_addr = getelementptr i9 %p_ZL2W1_7_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_3_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:381 %p_ZL2W1_7_3_load = load i3 %p_ZL2W1_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_3_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:400 %p_ZL2W1_0_4_addr = getelementptr i10 %p_ZL2W1_0_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_4_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:401 %p_ZL2W1_0_4_load = load i3 %p_ZL2W1_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_4_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:409 %p_ZL2W1_1_4_addr = getelementptr i10 %p_ZL2W1_1_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_4_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:410 %p_ZL2W1_1_4_load = load i3 %p_ZL2W1_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_4_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:418 %p_ZL2W1_2_4_addr = getelementptr i9 %p_ZL2W1_2_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_4_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:419 %p_ZL2W1_2_4_load = load i3 %p_ZL2W1_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_4_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:428 %p_ZL2W1_3_4_addr = getelementptr i10 %p_ZL2W1_3_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_4_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:429 %p_ZL2W1_3_4_load = load i3 %p_ZL2W1_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_4_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:437 %p_ZL2W1_4_4_addr = getelementptr i9 %p_ZL2W1_4_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_4_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:438 %p_ZL2W1_4_4_load = load i3 %p_ZL2W1_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_4_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:465 %p_ZL2W1_7_4_addr = getelementptr i10 %p_ZL2W1_7_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_4_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:466 %p_ZL2W1_7_4_load = load i3 %p_ZL2W1_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_4_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:484 %p_ZL2W1_0_5_addr = getelementptr i10 %p_ZL2W1_0_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_5_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:485 %p_ZL2W1_0_5_load = load i3 %p_ZL2W1_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_5_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:493 %p_ZL2W1_1_5_addr = getelementptr i10 %p_ZL2W1_1_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_5_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:494 %p_ZL2W1_1_5_load = load i3 %p_ZL2W1_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_5_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:502 %p_ZL2W1_2_5_addr = getelementptr i9 %p_ZL2W1_2_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_5_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:503 %p_ZL2W1_2_5_load = load i3 %p_ZL2W1_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_5_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:512 %p_ZL2W1_3_5_addr = getelementptr i10 %p_ZL2W1_3_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_5_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:513 %p_ZL2W1_3_5_load = load i3 %p_ZL2W1_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_5_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:539 %p_ZL2W1_6_5_addr = getelementptr i10 %p_ZL2W1_6_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_5_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:540 %p_ZL2W1_6_5_load = load i3 %p_ZL2W1_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_5_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:548 %p_ZL2W1_7_5_addr = getelementptr i10 %p_ZL2W1_7_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_5_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:549 %p_ZL2W1_7_5_load = load i3 %p_ZL2W1_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_5_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:577 %p_ZL2W1_1_6_addr = getelementptr i10 %p_ZL2W1_1_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_6_addr"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:578 %p_ZL2W1_1_6_load = load i3 %p_ZL2W1_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_6_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:596 %p_ZL2W1_3_6_addr = getelementptr i9 %p_ZL2W1_3_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_6_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:597 %p_ZL2W1_3_6_load = load i3 %p_ZL2W1_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_6_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:606 %p_ZL2W1_4_6_addr = getelementptr i9 %p_ZL2W1_4_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_6_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:607 %p_ZL2W1_4_6_load = load i3 %p_ZL2W1_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_6_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:616 %p_ZL2W1_5_6_addr = getelementptr i9 %p_ZL2W1_5_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_6_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:617 %p_ZL2W1_5_6_load = load i3 %p_ZL2W1_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_6_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:626 %p_ZL2W1_6_6_addr = getelementptr i10 %p_ZL2W1_6_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_6_addr"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:627 %p_ZL2W1_6_6_load = load i3 %p_ZL2W1_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_6_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:635 %p_ZL2W1_7_6_addr = getelementptr i10 %p_ZL2W1_7_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_6_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:636 %p_ZL2W1_7_6_load = load i3 %p_ZL2W1_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_6_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:654 %p_ZL2W1_0_7_addr = getelementptr i9 %p_ZL2W1_0_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_7_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:655 %p_ZL2W1_0_7_load = load i3 %p_ZL2W1_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_7_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:664 %p_ZL2W1_1_7_addr = getelementptr i10 %p_ZL2W1_1_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_7_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:665 %p_ZL2W1_1_7_load = load i3 %p_ZL2W1_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_7_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:673 %p_ZL2W1_2_7_addr = getelementptr i10 %p_ZL2W1_2_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_7_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:674 %p_ZL2W1_2_7_load = load i3 %p_ZL2W1_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_7_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:682 %p_ZL2W1_3_7_addr = getelementptr i9 %p_ZL2W1_3_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_7_addr"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:683 %p_ZL2W1_3_7_load = load i3 %p_ZL2W1_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_7_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:692 %p_ZL2W1_4_7_addr = getelementptr i10 %p_ZL2W1_4_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_7_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:693 %p_ZL2W1_4_7_load = load i3 %p_ZL2W1_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_7_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:701 %p_ZL2W1_5_7_addr = getelementptr i10 %p_ZL2W1_5_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_7_addr"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:702 %p_ZL2W1_5_7_load = load i3 %p_ZL2W1_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_7_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:710 %p_ZL2W1_6_7_addr = getelementptr i10 %p_ZL2W1_6_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_7_addr"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:711 %p_ZL2W1_6_7_load = load i3 %p_ZL2W1_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_7_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:719 %p_ZL2W1_7_7_addr = getelementptr i10 %p_ZL2W1_7_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_7_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:720 %p_ZL2W1_7_7_load = load i3 %p_ZL2W1_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_7_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:738 %p_ZL2W1_0_8_addr = getelementptr i10 %p_ZL2W1_0_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_8_addr"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:739 %p_ZL2W1_0_8_load = load i3 %p_ZL2W1_0_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_8_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:757 %p_ZL2W1_2_8_addr = getelementptr i10 %p_ZL2W1_2_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_8_addr"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:758 %p_ZL2W1_2_8_load = load i3 %p_ZL2W1_2_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_8_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:766 %p_ZL2W1_3_8_addr = getelementptr i9 %p_ZL2W1_3_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_8_addr"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:767 %p_ZL2W1_3_8_load = load i3 %p_ZL2W1_3_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_8_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:776 %p_ZL2W1_4_8_addr = getelementptr i9 %p_ZL2W1_4_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_8_addr"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:777 %p_ZL2W1_4_8_load = load i3 %p_ZL2W1_4_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_8_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:786 %p_ZL2W1_5_8_addr = getelementptr i9 %p_ZL2W1_5_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_8_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:787 %p_ZL2W1_5_8_load = load i3 %p_ZL2W1_5_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_8_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:796 %p_ZL2W1_6_8_addr = getelementptr i10 %p_ZL2W1_6_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_8_addr"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:797 %p_ZL2W1_6_8_load = load i3 %p_ZL2W1_6_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_8_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:805 %p_ZL2W1_7_8_addr = getelementptr i9 %p_ZL2W1_7_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_8_addr"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:806 %p_ZL2W1_7_8_load = load i3 %p_ZL2W1_7_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_8_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:825 %p_ZL2W1_0_9_addr = getelementptr i10 %p_ZL2W1_0_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_9_addr"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:826 %p_ZL2W1_0_9_load = load i3 %p_ZL2W1_0_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_9_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:834 %p_ZL2W1_1_9_addr = getelementptr i9 %p_ZL2W1_1_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_9_addr"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:835 %p_ZL2W1_1_9_load = load i3 %p_ZL2W1_1_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_9_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:844 %p_ZL2W1_2_9_addr = getelementptr i9 %p_ZL2W1_2_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_9_addr"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:845 %p_ZL2W1_2_9_load = load i3 %p_ZL2W1_2_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_9_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:854 %p_ZL2W1_3_9_addr = getelementptr i10 %p_ZL2W1_3_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_9_addr"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:855 %p_ZL2W1_3_9_load = load i3 %p_ZL2W1_3_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_9_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:863 %p_ZL2W1_4_9_addr = getelementptr i10 %p_ZL2W1_4_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_9_addr"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:864 %p_ZL2W1_4_9_load = load i3 %p_ZL2W1_4_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_9_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:872 %p_ZL2W1_5_9_addr = getelementptr i9 %p_ZL2W1_5_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_9_addr"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:873 %p_ZL2W1_5_9_load = load i3 %p_ZL2W1_5_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_9_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:891 %p_ZL2W1_7_9_addr = getelementptr i10 %p_ZL2W1_7_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_9_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:892 %p_ZL2W1_7_9_load = load i3 %p_ZL2W1_7_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_9_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:920 %p_ZL2W1_1_10_addr = getelementptr i10 %p_ZL2W1_1_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_10_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:921 %p_ZL2W1_1_10_load = load i3 %p_ZL2W1_1_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_10_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:929 %p_ZL2W1_2_10_addr = getelementptr i9 %p_ZL2W1_2_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_10_addr"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:930 %p_ZL2W1_2_10_load = load i3 %p_ZL2W1_2_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_10_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:939 %p_ZL2W1_3_10_addr = getelementptr i10 %p_ZL2W1_3_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_10_addr"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:940 %p_ZL2W1_3_10_load = load i3 %p_ZL2W1_3_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_10_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:948 %p_ZL2W1_4_10_addr = getelementptr i9 %p_ZL2W1_4_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_10_addr"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:949 %p_ZL2W1_4_10_load = load i3 %p_ZL2W1_4_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_10_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:958 %p_ZL2W1_5_10_addr = getelementptr i10 %p_ZL2W1_5_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_10_addr"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:959 %p_ZL2W1_5_10_load = load i3 %p_ZL2W1_5_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_10_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:967 %p_ZL2W1_6_10_addr = getelementptr i10 %p_ZL2W1_6_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_10_addr"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:968 %p_ZL2W1_6_10_load = load i3 %p_ZL2W1_6_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_10_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:976 %p_ZL2W1_7_10_addr = getelementptr i9 %p_ZL2W1_7_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_10_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:977 %p_ZL2W1_7_10_load = load i3 %p_ZL2W1_7_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_10_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1005 %p_ZL2W1_1_11_addr = getelementptr i9 %p_ZL2W1_1_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_11_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1006 %p_ZL2W1_1_11_load = load i3 %p_ZL2W1_1_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_11_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1015 %p_ZL2W1_2_11_addr = getelementptr i10 %p_ZL2W1_2_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_11_addr"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1016 %p_ZL2W1_2_11_load = load i3 %p_ZL2W1_2_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_11_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1024 %p_ZL2W1_3_11_addr = getelementptr i10 %p_ZL2W1_3_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_11_addr"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1025 %p_ZL2W1_3_11_load = load i3 %p_ZL2W1_3_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_11_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1042 %p_ZL2W1_5_11_addr = getelementptr i9 %p_ZL2W1_5_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_11_addr"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1043 %p_ZL2W1_5_11_load = load i3 %p_ZL2W1_5_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_11_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1061 %p_ZL2W1_7_11_addr = getelementptr i9 %p_ZL2W1_7_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_11_addr"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1062 %p_ZL2W1_7_11_load = load i3 %p_ZL2W1_7_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_11_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1090 %p_ZL2W1_1_12_addr = getelementptr i10 %p_ZL2W1_1_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_12_addr"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1091 %p_ZL2W1_1_12_load = load i3 %p_ZL2W1_1_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_12_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1099 %p_ZL2W1_2_12_addr = getelementptr i10 %p_ZL2W1_2_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_12_addr"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1100 %p_ZL2W1_2_12_load = load i3 %p_ZL2W1_2_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_12_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1108 %p_ZL2W1_3_12_addr = getelementptr i10 %p_ZL2W1_3_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_12_addr"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1109 %p_ZL2W1_3_12_load = load i3 %p_ZL2W1_3_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_12_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1117 %p_ZL2W1_4_12_addr = getelementptr i9 %p_ZL2W1_4_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_12_addr"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1118 %p_ZL2W1_4_12_load = load i3 %p_ZL2W1_4_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_12_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1136 %p_ZL2W1_6_12_addr = getelementptr i9 %p_ZL2W1_6_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_12_addr"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1137 %p_ZL2W1_6_12_load = load i3 %p_ZL2W1_6_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_12_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1146 %p_ZL2W1_7_12_addr = getelementptr i10 %p_ZL2W1_7_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_12_addr"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1147 %p_ZL2W1_7_12_load = load i3 %p_ZL2W1_7_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_12_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1165 %p_ZL2W1_0_13_addr = getelementptr i9 %p_ZL2W1_0_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_13_addr"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1166 %p_ZL2W1_0_13_load = load i3 %p_ZL2W1_0_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_13_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1175 %p_ZL2W1_1_13_addr = getelementptr i9 %p_ZL2W1_1_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_13_addr"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1176 %p_ZL2W1_1_13_load = load i3 %p_ZL2W1_1_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_13_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1185 %p_ZL2W1_2_13_addr = getelementptr i10 %p_ZL2W1_2_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_13_addr"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1186 %p_ZL2W1_2_13_load = load i3 %p_ZL2W1_2_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_13_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1194 %p_ZL2W1_3_13_addr = getelementptr i10 %p_ZL2W1_3_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_13_addr"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1195 %p_ZL2W1_3_13_load = load i3 %p_ZL2W1_3_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_13_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1203 %p_ZL2W1_4_13_addr = getelementptr i10 %p_ZL2W1_4_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_13_addr"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1204 %p_ZL2W1_4_13_load = load i3 %p_ZL2W1_4_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_13_load"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1212 %p_ZL2W1_5_13_addr = getelementptr i10 %p_ZL2W1_5_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_13_addr"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1213 %p_ZL2W1_5_13_load = load i3 %p_ZL2W1_5_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_13_load"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1230 %p_ZL2W1_7_13_addr = getelementptr i9 %p_ZL2W1_7_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_13_addr"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1231 %p_ZL2W1_7_13_load = load i3 %p_ZL2W1_7_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_13_load"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1280 %p_ZL2W1_3_14_addr = getelementptr i10 %p_ZL2W1_3_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_14_addr"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1281 %p_ZL2W1_3_14_load = load i3 %p_ZL2W1_3_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_14_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1289 %p_ZL2W1_4_14_addr = getelementptr i9 %p_ZL2W1_4_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_14_addr"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1290 %p_ZL2W1_4_14_load = load i3 %p_ZL2W1_4_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_14_load"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1299 %p_ZL2W1_5_14_addr = getelementptr i10 %p_ZL2W1_5_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_14_addr"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1300 %p_ZL2W1_5_14_load = load i3 %p_ZL2W1_5_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_14_load"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1308 %p_ZL2W1_6_14_addr = getelementptr i9 %p_ZL2W1_6_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_14_addr"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1309 %p_ZL2W1_6_14_load = load i3 %p_ZL2W1_6_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_14_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1318 %p_ZL2W1_7_14_addr = getelementptr i9 %p_ZL2W1_7_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_14_addr"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1319 %p_ZL2W1_7_14_load = load i3 %p_ZL2W1_7_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_14_load"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1357 %p_ZL2W1_2_15_addr = getelementptr i9 %p_ZL2W1_2_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_15_addr"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1358 %p_ZL2W1_2_15_load = load i3 %p_ZL2W1_2_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_15_load"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1367 %p_ZL2W1_3_15_addr = getelementptr i10 %p_ZL2W1_3_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_15_addr"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1368 %p_ZL2W1_3_15_load = load i3 %p_ZL2W1_3_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_15_load"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1376 %p_ZL2W1_4_15_addr = getelementptr i10 %p_ZL2W1_4_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_15_addr"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1377 %p_ZL2W1_4_15_load = load i3 %p_ZL2W1_4_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_15_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1394 %p_ZL2W1_6_15_addr = getelementptr i9 %p_ZL2W1_6_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_15_addr"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1395 %p_ZL2W1_6_15_load = load i3 %p_ZL2W1_6_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_15_load"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1404 %p_ZL2W1_7_15_addr = getelementptr i9 %p_ZL2W1_7_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_15_addr"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1405 %p_ZL2W1_7_15_load = load i3 %p_ZL2W1_7_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_15_load"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1423 %i = add i7 %i1_load, i7 8

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1424 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1441 %store_ln38 = store i7 %i, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1442 %br_ln38 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_44_1.255, void %for.body54

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:23 %input_data_0_load = load i3 %input_data_0_addr

]]></Node>
<StgValue><ssdm name="input_data_0_load"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:25 %input_data_1_load = load i3 %input_data_1_addr

]]></Node>
<StgValue><ssdm name="input_data_1_load"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:27 %input_data_2_load = load i3 %input_data_2_addr

]]></Node>
<StgValue><ssdm name="input_data_2_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:29 %input_data_3_load = load i3 %input_data_3_addr

]]></Node>
<StgValue><ssdm name="input_data_3_load"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:31 %input_data_4_load = load i3 %input_data_4_addr

]]></Node>
<StgValue><ssdm name="input_data_4_load"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:33 %input_data_5_load = load i3 %input_data_5_addr

]]></Node>
<StgValue><ssdm name="input_data_5_load"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:35 %input_data_6_load = load i3 %input_data_6_addr

]]></Node>
<StgValue><ssdm name="input_data_6_load"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:37 %input_data_7_load = load i3 %input_data_7_addr

]]></Node>
<StgValue><ssdm name="input_data_7_load"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:42 %p_ZL2W1_0_0_load = load i3 %p_ZL2W1_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_0_load"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:54 %p_ZL2W1_1_0_load = load i3 %p_ZL2W1_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_0_load"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:66 %p_ZL2W1_2_0_load = load i3 %p_ZL2W1_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_0_load"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:77 %p_ZL2W1_3_0_load = load i3 %p_ZL2W1_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_0_load"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:88 %p_ZL2W1_4_0_load = load i3 %p_ZL2W1_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_0_load"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:99 %p_ZL2W1_5_0_load = load i3 %p_ZL2W1_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_0_load"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:111 %p_ZL2W1_6_0_load = load i3 %p_ZL2W1_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_0_load"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:122 %p_ZL2W1_7_0_load = load i3 %p_ZL2W1_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_0_load"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:141 %p_ZL2W1_0_1_addr = getelementptr i9 %p_ZL2W1_0_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_1_addr"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:142 %p_ZL2W1_0_1_load = load i3 %p_ZL2W1_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_1_load"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:151 %p_ZL2W1_1_1_addr = getelementptr i9 %p_ZL2W1_1_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_1_addr"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:152 %p_ZL2W1_1_1_load = load i3 %p_ZL2W1_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_1_load"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:162 %p_ZL2W1_2_1_load = load i3 %p_ZL2W1_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_1_load"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:171 %p_ZL2W1_3_1_load = load i3 %p_ZL2W1_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_1_load"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:180 %p_ZL2W1_4_1_load = load i3 %p_ZL2W1_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_1_load"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:190 %p_ZL2W1_5_1_load = load i3 %p_ZL2W1_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_1_load"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:200 %p_ZL2W1_6_1_load = load i3 %p_ZL2W1_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_1_load"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:209 %p_ZL2W1_7_1_load = load i3 %p_ZL2W1_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_1_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:229 %p_ZL2W1_0_2_load = load i3 %p_ZL2W1_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_2_load"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:239 %p_ZL2W1_1_2_load = load i3 %p_ZL2W1_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_2_load"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:249 %p_ZL2W1_2_2_load = load i3 %p_ZL2W1_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_2_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:258 %p_ZL2W1_3_2_load = load i3 %p_ZL2W1_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_2_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:267 %p_ZL2W1_4_2_load = load i3 %p_ZL2W1_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_2_load"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:276 %p_ZL2W1_5_2_load = load i3 %p_ZL2W1_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_2_load"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:286 %p_ZL2W1_6_2_load = load i3 %p_ZL2W1_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_2_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:295 %p_ZL2W1_7_2_load = load i3 %p_ZL2W1_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_2_load"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:313 %p_ZL2W1_0_3_addr = getelementptr i9 %p_ZL2W1_0_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_3_addr"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:314 %p_ZL2W1_0_3_load = load i3 %p_ZL2W1_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_3_load"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:324 %p_ZL2W1_1_3_load = load i3 %p_ZL2W1_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_3_load"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:332 %p_ZL2W1_2_3_addr = getelementptr i9 %p_ZL2W1_2_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_3_addr"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:333 %p_ZL2W1_2_3_load = load i3 %p_ZL2W1_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_3_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:343 %p_ZL2W1_3_3_load = load i3 %p_ZL2W1_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_3_load"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:353 %p_ZL2W1_4_3_load = load i3 %p_ZL2W1_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_3_load"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:363 %p_ZL2W1_5_3_load = load i3 %p_ZL2W1_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_3_load"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:372 %p_ZL2W1_6_3_load = load i3 %p_ZL2W1_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_3_load"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:381 %p_ZL2W1_7_3_load = load i3 %p_ZL2W1_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_3_load"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:401 %p_ZL2W1_0_4_load = load i3 %p_ZL2W1_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_4_load"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:410 %p_ZL2W1_1_4_load = load i3 %p_ZL2W1_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_4_load"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:419 %p_ZL2W1_2_4_load = load i3 %p_ZL2W1_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_4_load"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:429 %p_ZL2W1_3_4_load = load i3 %p_ZL2W1_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_4_load"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:438 %p_ZL2W1_4_4_load = load i3 %p_ZL2W1_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_4_load"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:447 %p_ZL2W1_5_4_addr = getelementptr i10 %p_ZL2W1_5_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_4_addr"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:448 %p_ZL2W1_5_4_load = load i3 %p_ZL2W1_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_4_load"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:456 %p_ZL2W1_6_4_addr = getelementptr i10 %p_ZL2W1_6_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_4_addr"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:457 %p_ZL2W1_6_4_load = load i3 %p_ZL2W1_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_4_load"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:466 %p_ZL2W1_7_4_load = load i3 %p_ZL2W1_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_4_load"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:485 %p_ZL2W1_0_5_load = load i3 %p_ZL2W1_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_5_load"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:494 %p_ZL2W1_1_5_load = load i3 %p_ZL2W1_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_5_load"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:503 %p_ZL2W1_2_5_load = load i3 %p_ZL2W1_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_5_load"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:513 %p_ZL2W1_3_5_load = load i3 %p_ZL2W1_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_5_load"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:521 %p_ZL2W1_4_5_addr = getelementptr i10 %p_ZL2W1_4_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_5_addr"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:522 %p_ZL2W1_4_5_load = load i3 %p_ZL2W1_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_5_load"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:530 %p_ZL2W1_5_5_addr = getelementptr i10 %p_ZL2W1_5_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_5_addr"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:531 %p_ZL2W1_5_5_load = load i3 %p_ZL2W1_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_5_load"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:540 %p_ZL2W1_6_5_load = load i3 %p_ZL2W1_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_5_load"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:549 %p_ZL2W1_7_5_load = load i3 %p_ZL2W1_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_5_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:567 %p_ZL2W1_0_6_addr = getelementptr i9 %p_ZL2W1_0_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_6_addr"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:568 %p_ZL2W1_0_6_load = load i3 %p_ZL2W1_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_6_load"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:578 %p_ZL2W1_1_6_load = load i3 %p_ZL2W1_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_6_load"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:586 %p_ZL2W1_2_6_addr = getelementptr i9 %p_ZL2W1_2_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_6_addr"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:587 %p_ZL2W1_2_6_load = load i3 %p_ZL2W1_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_6_load"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:597 %p_ZL2W1_3_6_load = load i3 %p_ZL2W1_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_6_load"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:607 %p_ZL2W1_4_6_load = load i3 %p_ZL2W1_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_6_load"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:617 %p_ZL2W1_5_6_load = load i3 %p_ZL2W1_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_6_load"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:627 %p_ZL2W1_6_6_load = load i3 %p_ZL2W1_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_6_load"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:636 %p_ZL2W1_7_6_load = load i3 %p_ZL2W1_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_6_load"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:655 %p_ZL2W1_0_7_load = load i3 %p_ZL2W1_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_7_load"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:665 %p_ZL2W1_1_7_load = load i3 %p_ZL2W1_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_7_load"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:674 %p_ZL2W1_2_7_load = load i3 %p_ZL2W1_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_7_load"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:683 %p_ZL2W1_3_7_load = load i3 %p_ZL2W1_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_7_load"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:693 %p_ZL2W1_4_7_load = load i3 %p_ZL2W1_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_7_load"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:702 %p_ZL2W1_5_7_load = load i3 %p_ZL2W1_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_7_load"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:711 %p_ZL2W1_6_7_load = load i3 %p_ZL2W1_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_7_load"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:720 %p_ZL2W1_7_7_load = load i3 %p_ZL2W1_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_7_load"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:739 %p_ZL2W1_0_8_load = load i3 %p_ZL2W1_0_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_8_load"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:747 %p_ZL2W1_1_8_addr = getelementptr i9 %p_ZL2W1_1_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_8_addr"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:748 %p_ZL2W1_1_8_load = load i3 %p_ZL2W1_1_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_8_load"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:758 %p_ZL2W1_2_8_load = load i3 %p_ZL2W1_2_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_8_load"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:767 %p_ZL2W1_3_8_load = load i3 %p_ZL2W1_3_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_8_load"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:777 %p_ZL2W1_4_8_load = load i3 %p_ZL2W1_4_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_8_load"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:787 %p_ZL2W1_5_8_load = load i3 %p_ZL2W1_5_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_8_load"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:797 %p_ZL2W1_6_8_load = load i3 %p_ZL2W1_6_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_8_load"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:806 %p_ZL2W1_7_8_load = load i3 %p_ZL2W1_7_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_8_load"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:826 %p_ZL2W1_0_9_load = load i3 %p_ZL2W1_0_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_9_load"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:835 %p_ZL2W1_1_9_load = load i3 %p_ZL2W1_1_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_9_load"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:845 %p_ZL2W1_2_9_load = load i3 %p_ZL2W1_2_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_9_load"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:855 %p_ZL2W1_3_9_load = load i3 %p_ZL2W1_3_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_9_load"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:864 %p_ZL2W1_4_9_load = load i3 %p_ZL2W1_4_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_9_load"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:873 %p_ZL2W1_5_9_load = load i3 %p_ZL2W1_5_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_9_load"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:882 %p_ZL2W1_6_9_addr = getelementptr i10 %p_ZL2W1_6_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_9_addr"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:883 %p_ZL2W1_6_9_load = load i3 %p_ZL2W1_6_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_9_load"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:892 %p_ZL2W1_7_9_load = load i3 %p_ZL2W1_7_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_9_load"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:910 %p_ZL2W1_0_10_addr = getelementptr i9 %p_ZL2W1_0_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_10_addr"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:911 %p_ZL2W1_0_10_load = load i3 %p_ZL2W1_0_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_10_load"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:921 %p_ZL2W1_1_10_load = load i3 %p_ZL2W1_1_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_10_load"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:930 %p_ZL2W1_2_10_load = load i3 %p_ZL2W1_2_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_10_load"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:940 %p_ZL2W1_3_10_load = load i3 %p_ZL2W1_3_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_10_load"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:949 %p_ZL2W1_4_10_load = load i3 %p_ZL2W1_4_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_10_load"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:959 %p_ZL2W1_5_10_load = load i3 %p_ZL2W1_5_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_10_load"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:968 %p_ZL2W1_6_10_load = load i3 %p_ZL2W1_6_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_10_load"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:977 %p_ZL2W1_7_10_load = load i3 %p_ZL2W1_7_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_10_load"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:996 %p_ZL2W1_0_11_addr = getelementptr i10 %p_ZL2W1_0_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_11_addr"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:997 %p_ZL2W1_0_11_load = load i3 %p_ZL2W1_0_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_11_load"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1006 %p_ZL2W1_1_11_load = load i3 %p_ZL2W1_1_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_11_load"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1016 %p_ZL2W1_2_11_load = load i3 %p_ZL2W1_2_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_11_load"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1025 %p_ZL2W1_3_11_load = load i3 %p_ZL2W1_3_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_11_load"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1033 %p_ZL2W1_4_11_addr = getelementptr i10 %p_ZL2W1_4_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_11_addr"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1034 %p_ZL2W1_4_11_load = load i3 %p_ZL2W1_4_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_11_load"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1043 %p_ZL2W1_5_11_load = load i3 %p_ZL2W1_5_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_11_load"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1052 %p_ZL2W1_6_11_addr = getelementptr i10 %p_ZL2W1_6_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_11_addr"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1053 %p_ZL2W1_6_11_load = load i3 %p_ZL2W1_6_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_11_load"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1062 %p_ZL2W1_7_11_load = load i3 %p_ZL2W1_7_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_11_load"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1081 %p_ZL2W1_0_12_addr = getelementptr i10 %p_ZL2W1_0_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_12_addr"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1082 %p_ZL2W1_0_12_load = load i3 %p_ZL2W1_0_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_12_load"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1091 %p_ZL2W1_1_12_load = load i3 %p_ZL2W1_1_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_12_load"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1100 %p_ZL2W1_2_12_load = load i3 %p_ZL2W1_2_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_12_load"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1109 %p_ZL2W1_3_12_load = load i3 %p_ZL2W1_3_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_12_load"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1118 %p_ZL2W1_4_12_load = load i3 %p_ZL2W1_4_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_12_load"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1127 %p_ZL2W1_5_12_addr = getelementptr i10 %p_ZL2W1_5_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_12_addr"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1128 %p_ZL2W1_5_12_load = load i3 %p_ZL2W1_5_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_12_load"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1137 %p_ZL2W1_6_12_load = load i3 %p_ZL2W1_6_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_12_load"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1147 %p_ZL2W1_7_12_load = load i3 %p_ZL2W1_7_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_12_load"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1166 %p_ZL2W1_0_13_load = load i3 %p_ZL2W1_0_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_13_load"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1176 %p_ZL2W1_1_13_load = load i3 %p_ZL2W1_1_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_13_load"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1186 %p_ZL2W1_2_13_load = load i3 %p_ZL2W1_2_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_13_load"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1195 %p_ZL2W1_3_13_load = load i3 %p_ZL2W1_3_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_13_load"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1204 %p_ZL2W1_4_13_load = load i3 %p_ZL2W1_4_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_13_load"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1213 %p_ZL2W1_5_13_load = load i3 %p_ZL2W1_5_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_13_load"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1221 %p_ZL2W1_6_13_addr = getelementptr i10 %p_ZL2W1_6_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_13_addr"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1222 %p_ZL2W1_6_13_load = load i3 %p_ZL2W1_6_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_13_load"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1231 %p_ZL2W1_7_13_load = load i3 %p_ZL2W1_7_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_13_load"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1250 %p_ZL2W1_0_14_addr = getelementptr i9 %p_ZL2W1_0_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_14_addr"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1251 %p_ZL2W1_0_14_load = load i3 %p_ZL2W1_0_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_14_load"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1260 %p_ZL2W1_1_14_addr = getelementptr i9 %p_ZL2W1_1_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_14_addr"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1261 %p_ZL2W1_1_14_load = load i3 %p_ZL2W1_1_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_14_load"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1270 %p_ZL2W1_2_14_addr = getelementptr i9 %p_ZL2W1_2_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_14_addr"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1271 %p_ZL2W1_2_14_load = load i3 %p_ZL2W1_2_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_14_load"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1281 %p_ZL2W1_3_14_load = load i3 %p_ZL2W1_3_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_14_load"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1290 %p_ZL2W1_4_14_load = load i3 %p_ZL2W1_4_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_14_load"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1300 %p_ZL2W1_5_14_load = load i3 %p_ZL2W1_5_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_14_load"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1309 %p_ZL2W1_6_14_load = load i3 %p_ZL2W1_6_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_14_load"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1319 %p_ZL2W1_7_14_load = load i3 %p_ZL2W1_7_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_14_load"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1338 %p_ZL2W1_0_15_addr = getelementptr i10 %p_ZL2W1_0_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_15_addr"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1339 %p_ZL2W1_0_15_load = load i3 %p_ZL2W1_0_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_15_load"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1347 %p_ZL2W1_1_15_addr = getelementptr i9 %p_ZL2W1_1_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_15_addr"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1348 %p_ZL2W1_1_15_load = load i3 %p_ZL2W1_1_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_15_load"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1358 %p_ZL2W1_2_15_load = load i3 %p_ZL2W1_2_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_15_load"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1368 %p_ZL2W1_3_15_load = load i3 %p_ZL2W1_3_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_3_15_load"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1377 %p_ZL2W1_4_15_load = load i3 %p_ZL2W1_4_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_15_load"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1385 %p_ZL2W1_5_15_addr = getelementptr i10 %p_ZL2W1_5_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_15_addr"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1386 %p_ZL2W1_5_15_load = load i3 %p_ZL2W1_5_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_15_load"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1395 %p_ZL2W1_6_15_load = load i3 %p_ZL2W1_6_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_15_load"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1405 %p_ZL2W1_7_15_load = load i3 %p_ZL2W1_7_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_7_15_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:39 %sext_ln59 = sext i16 %input_data_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:40 %sext_ln59_1 = sext i16 %input_data_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:43 %sext_ln59_2 = sext i9 %p_ZL2W1_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_2"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:44 %mul_ln59 = mul i25 %sext_ln59_1, i25 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="mul_ln59"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:45 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:46 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:47 %mult_res_128 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_128"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:51 %sext_ln59_3 = sext i16 %input_data_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_3"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:52 %sext_ln59_4 = sext i16 %input_data_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_4"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:55 %sext_ln59_5 = sext i9 %p_ZL2W1_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_5"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:56 %mul_ln59_1 = mul i25 %sext_ln59_4, i25 %sext_ln59_5

]]></Node>
<StgValue><ssdm name="mul_ln59_1"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:57 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:58 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:59 %mult_res = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_1, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:63 %sext_ln59_6 = sext i16 %input_data_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_6"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:64 %sext_ln59_7 = sext i16 %input_data_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_7"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:67 %sext_ln59_8 = sext i10 %p_ZL2W1_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_8"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:68 %mul_ln59_2 = mul i26 %sext_ln59_7, i26 %sext_ln59_8

]]></Node>
<StgValue><ssdm name="mul_ln59_2"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:69 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_2, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:70 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_2, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:71 %mult_res_1 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_2, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_1"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:74 %sext_ln59_9 = sext i16 %input_data_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_9"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:75 %sext_ln59_10 = sext i16 %input_data_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_10"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:78 %sext_ln59_11 = sext i10 %p_ZL2W1_3_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_11"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:79 %mul_ln59_3 = mul i26 %sext_ln59_10, i26 %sext_ln59_11

]]></Node>
<StgValue><ssdm name="mul_ln59_3"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:80 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_3, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:81 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_3, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:82 %mult_res_2 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_3, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_2"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:85 %sext_ln59_12 = sext i16 %input_data_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_12"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:86 %sext_ln59_13 = sext i16 %input_data_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_13"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:89 %sext_ln59_14 = sext i10 %p_ZL2W1_4_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_14"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:90 %mul_ln59_4 = mul i26 %sext_ln59_13, i26 %sext_ln59_14

]]></Node>
<StgValue><ssdm name="mul_ln59_4"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:91 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_4, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:92 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_4, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:93 %mult_res_3 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_4, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_3"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:96 %sext_ln59_15 = sext i16 %input_data_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_15"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:97 %sext_ln59_16 = sext i16 %input_data_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_16"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:100 %sext_ln59_17 = sext i9 %p_ZL2W1_5_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_17"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:101 %mul_ln59_5 = mul i25 %sext_ln59_16, i25 %sext_ln59_17

]]></Node>
<StgValue><ssdm name="mul_ln59_5"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:102 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_5, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:103 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_5, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:104 %mult_res_4 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_5, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_4"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:108 %sext_ln59_18 = sext i16 %input_data_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_18"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:109 %sext_ln59_19 = sext i16 %input_data_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_19"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:112 %sext_ln59_20 = sext i10 %p_ZL2W1_6_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_20"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:113 %mul_ln59_6 = mul i26 %sext_ln59_19, i26 %sext_ln59_20

]]></Node>
<StgValue><ssdm name="mul_ln59_6"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:114 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_6, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:115 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_6, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:116 %mult_res_5 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_6, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_5"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="26" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:119 %sext_ln59_21 = sext i16 %input_data_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_21"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="25" op_0_bw="16">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:120 %sext_ln59_22 = sext i16 %input_data_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_22"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:123 %sext_ln59_23 = sext i9 %p_ZL2W1_7_0_load

]]></Node>
<StgValue><ssdm name="sext_ln59_23"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:124 %mul_ln59_7 = mul i25 %sext_ln59_22, i25 %sext_ln59_23

]]></Node>
<StgValue><ssdm name="mul_ln59_7"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:125 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_7, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:126 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_7, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:127 %mult_res_6 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_7, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_6"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:142 %p_ZL2W1_0_1_load = load i3 %p_ZL2W1_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_1_load"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:152 %p_ZL2W1_1_1_load = load i3 %p_ZL2W1_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_1_load"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:163 %sext_ln59_26 = sext i10 %p_ZL2W1_2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_26"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:164 %mul_ln59_10 = mul i26 %sext_ln59_7, i26 %sext_ln59_26

]]></Node>
<StgValue><ssdm name="mul_ln59_10"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:165 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_10, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:166 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_10, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:167 %mult_res_9 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_10, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_9"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:172 %sext_ln59_27 = sext i10 %p_ZL2W1_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_27"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:173 %mul_ln59_11 = mul i26 %sext_ln59_10, i26 %sext_ln59_27

]]></Node>
<StgValue><ssdm name="mul_ln59_11"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:174 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_11, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:175 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_11, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:176 %mult_res_11 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_11, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_11"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:181 %sext_ln59_28 = sext i9 %p_ZL2W1_4_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_28"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:182 %mul_ln59_12 = mul i25 %sext_ln59_12, i25 %sext_ln59_28

]]></Node>
<StgValue><ssdm name="mul_ln59_12"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:183 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_12, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:184 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_12, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:185 %mult_res_12 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_12, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_12"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:191 %sext_ln59_29 = sext i9 %p_ZL2W1_5_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_29"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:192 %mul_ln59_13 = mul i25 %sext_ln59_16, i25 %sext_ln59_29

]]></Node>
<StgValue><ssdm name="mul_ln59_13"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:193 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_13, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:194 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_13, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:195 %mult_res_13 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_13, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_13"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:201 %sext_ln59_30 = sext i10 %p_ZL2W1_6_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_30"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:202 %mul_ln59_14 = mul i26 %sext_ln59_19, i26 %sext_ln59_30

]]></Node>
<StgValue><ssdm name="mul_ln59_14"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:203 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_14, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:204 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_14, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:205 %mult_res_14 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_14, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_14"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:210 %sext_ln59_31 = sext i9 %p_ZL2W1_7_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_31"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:211 %mul_ln59_15 = mul i25 %sext_ln59_22, i25 %sext_ln59_31

]]></Node>
<StgValue><ssdm name="mul_ln59_15"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:212 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_15, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:213 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_15, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:214 %mult_res_15 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_15, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_15"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:230 %sext_ln59_32 = sext i9 %p_ZL2W1_0_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_32"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:231 %mul_ln59_16 = mul i25 %sext_ln59_1, i25 %sext_ln59_32

]]></Node>
<StgValue><ssdm name="mul_ln59_16"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:232 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_16, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:233 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_16, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:234 %mult_res_130 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_16, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_130"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:240 %sext_ln59_33 = sext i9 %p_ZL2W1_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_33"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:241 %mul_ln59_17 = mul i25 %sext_ln59_4, i25 %sext_ln59_33

]]></Node>
<StgValue><ssdm name="mul_ln59_17"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:242 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_17, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:243 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_17, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:244 %mult_res_17 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_17, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_17"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:250 %sext_ln59_34 = sext i10 %p_ZL2W1_2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_34"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:251 %mul_ln59_18 = mul i26 %sext_ln59_7, i26 %sext_ln59_34

]]></Node>
<StgValue><ssdm name="mul_ln59_18"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:252 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_18, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:253 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_18, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:254 %mult_res_18 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_18, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_18"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:259 %sext_ln59_35 = sext i10 %p_ZL2W1_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_35"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:260 %mul_ln59_19 = mul i26 %sext_ln59_10, i26 %sext_ln59_35

]]></Node>
<StgValue><ssdm name="mul_ln59_19"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:261 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_19, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:262 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_19, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:263 %mult_res_19 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_19, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_19"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:268 %sext_ln59_36 = sext i10 %p_ZL2W1_4_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_36"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:269 %mul_ln59_20 = mul i26 %sext_ln59_13, i26 %sext_ln59_36

]]></Node>
<StgValue><ssdm name="mul_ln59_20"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:270 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_20, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:271 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_20, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:272 %mult_res_20 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_20, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_20"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:277 %sext_ln59_37 = sext i9 %p_ZL2W1_5_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_37"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:278 %mul_ln59_21 = mul i25 %sext_ln59_16, i25 %sext_ln59_37

]]></Node>
<StgValue><ssdm name="mul_ln59_21"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:279 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_21, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:280 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_21, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:281 %mult_res_21 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_21, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_21"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:287 %sext_ln59_38 = sext i10 %p_ZL2W1_6_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_38"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:288 %mul_ln59_22 = mul i26 %sext_ln59_19, i26 %sext_ln59_38

]]></Node>
<StgValue><ssdm name="mul_ln59_22"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:289 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_22, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:290 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_22, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:291 %mult_res_22 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_22, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_22"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:296 %sext_ln59_39 = sext i10 %p_ZL2W1_7_2_load

]]></Node>
<StgValue><ssdm name="sext_ln59_39"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:297 %mul_ln59_23 = mul i26 %sext_ln59_21, i26 %sext_ln59_39

]]></Node>
<StgValue><ssdm name="mul_ln59_23"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:298 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_23, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:299 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_23, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:300 %mult_res_23 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_23, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_23"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:314 %p_ZL2W1_0_3_load = load i3 %p_ZL2W1_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_3_load"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:325 %sext_ln59_41 = sext i10 %p_ZL2W1_1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_41"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:326 %mul_ln59_25 = mul i26 %sext_ln59_3, i26 %sext_ln59_41

]]></Node>
<StgValue><ssdm name="mul_ln59_25"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:327 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_25, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:328 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_25, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:329 %mult_res_25 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_25, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_25"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:333 %p_ZL2W1_2_3_load = load i3 %p_ZL2W1_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_3_load"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:344 %sext_ln59_43 = sext i9 %p_ZL2W1_3_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_43"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:345 %mul_ln59_27 = mul i25 %sext_ln59_9, i25 %sext_ln59_43

]]></Node>
<StgValue><ssdm name="mul_ln59_27"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:346 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_27, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:347 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_27, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:348 %mult_res_27 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_27, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_27"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:354 %sext_ln59_44 = sext i9 %p_ZL2W1_4_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_44"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:355 %mul_ln59_28 = mul i25 %sext_ln59_12, i25 %sext_ln59_44

]]></Node>
<StgValue><ssdm name="mul_ln59_28"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:356 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_28, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:357 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_28, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:358 %mult_res_28 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_28, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_28"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:364 %sext_ln59_45 = sext i10 %p_ZL2W1_5_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_45"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:365 %mul_ln59_29 = mul i26 %sext_ln59_15, i26 %sext_ln59_45

]]></Node>
<StgValue><ssdm name="mul_ln59_29"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:366 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_29, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:367 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_29, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:368 %mult_res_29 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_29, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_29"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:373 %sext_ln59_46 = sext i10 %p_ZL2W1_6_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_46"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:374 %mul_ln59_30 = mul i26 %sext_ln59_19, i26 %sext_ln59_46

]]></Node>
<StgValue><ssdm name="mul_ln59_30"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:375 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_30, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:376 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_30, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:377 %mult_res_30 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_30, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_30"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:382 %sext_ln59_47 = sext i9 %p_ZL2W1_7_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_47"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:383 %mul_ln59_31 = mul i25 %sext_ln59_22, i25 %sext_ln59_47

]]></Node>
<StgValue><ssdm name="mul_ln59_31"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:384 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_31, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:385 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_31, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:386 %mult_res_31 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_31, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_31"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:402 %sext_ln59_48 = sext i10 %p_ZL2W1_0_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_48"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:403 %mul_ln59_32 = mul i26 %sext_ln59, i26 %sext_ln59_48

]]></Node>
<StgValue><ssdm name="mul_ln59_32"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:404 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_32, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:405 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_32, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:406 %mult_res_132 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_32, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_132"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:411 %sext_ln59_49 = sext i10 %p_ZL2W1_1_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_49"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:412 %mul_ln59_33 = mul i26 %sext_ln59_3, i26 %sext_ln59_49

]]></Node>
<StgValue><ssdm name="mul_ln59_33"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:413 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_33, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:414 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_33, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:415 %mult_res_33 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_33, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_33"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:420 %sext_ln59_50 = sext i9 %p_ZL2W1_2_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_50"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:421 %mul_ln59_34 = mul i25 %sext_ln59_6, i25 %sext_ln59_50

]]></Node>
<StgValue><ssdm name="mul_ln59_34"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:422 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_34, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:423 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_34, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:424 %mult_res_34 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_34, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_34"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:430 %sext_ln59_51 = sext i10 %p_ZL2W1_3_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_51"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:431 %mul_ln59_35 = mul i26 %sext_ln59_10, i26 %sext_ln59_51

]]></Node>
<StgValue><ssdm name="mul_ln59_35"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:432 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_35, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:433 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_35, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:434 %mult_res_35 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_35, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_35"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:439 %sext_ln59_52 = sext i9 %p_ZL2W1_4_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_52"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:440 %mul_ln59_36 = mul i25 %sext_ln59_12, i25 %sext_ln59_52

]]></Node>
<StgValue><ssdm name="mul_ln59_36"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:441 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_36, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:442 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_36, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:443 %mult_res_36 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_36, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_36"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:448 %p_ZL2W1_5_4_load = load i3 %p_ZL2W1_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_4_load"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:457 %p_ZL2W1_6_4_load = load i3 %p_ZL2W1_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_4_load"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:467 %sext_ln59_55 = sext i10 %p_ZL2W1_7_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_55"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:468 %mul_ln59_39 = mul i26 %sext_ln59_21, i26 %sext_ln59_55

]]></Node>
<StgValue><ssdm name="mul_ln59_39"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:469 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_39, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:470 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_39, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:471 %mult_res_39 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_39, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_39"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:486 %sext_ln59_56 = sext i10 %p_ZL2W1_0_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_56"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:487 %mul_ln59_40 = mul i26 %sext_ln59, i26 %sext_ln59_56

]]></Node>
<StgValue><ssdm name="mul_ln59_40"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:488 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_40, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:489 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_40, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:490 %mult_res_133 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_40, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_133"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:495 %sext_ln59_57 = sext i10 %p_ZL2W1_1_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_57"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:496 %mul_ln59_41 = mul i26 %sext_ln59_3, i26 %sext_ln59_57

]]></Node>
<StgValue><ssdm name="mul_ln59_41"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:497 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_41, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:498 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_41, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:499 %mult_res_41 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_41, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_41"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:504 %sext_ln59_58 = sext i9 %p_ZL2W1_2_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_58"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:505 %mul_ln59_42 = mul i25 %sext_ln59_6, i25 %sext_ln59_58

]]></Node>
<StgValue><ssdm name="mul_ln59_42"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:506 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_42, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:507 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_42, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:508 %mult_res_42 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_42, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_42"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:514 %sext_ln59_59 = sext i10 %p_ZL2W1_3_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_59"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:515 %mul_ln59_43 = mul i26 %sext_ln59_10, i26 %sext_ln59_59

]]></Node>
<StgValue><ssdm name="mul_ln59_43"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:516 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_43, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:517 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_43, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:518 %mult_res_43 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_43, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_43"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:522 %p_ZL2W1_4_5_load = load i3 %p_ZL2W1_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_5_load"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:531 %p_ZL2W1_5_5_load = load i3 %p_ZL2W1_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_5_load"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:541 %sext_ln59_62 = sext i10 %p_ZL2W1_6_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_62"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:542 %mul_ln59_46 = mul i26 %sext_ln59_19, i26 %sext_ln59_62

]]></Node>
<StgValue><ssdm name="mul_ln59_46"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:543 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_46, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:544 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_46, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:545 %mult_res_46 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_46, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_46"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:550 %sext_ln59_63 = sext i10 %p_ZL2W1_7_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_63"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:551 %mul_ln59_47 = mul i26 %sext_ln59_21, i26 %sext_ln59_63

]]></Node>
<StgValue><ssdm name="mul_ln59_47"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:552 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_47, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:553 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_47, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:554 %mult_res_47 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_47, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_47"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:568 %p_ZL2W1_0_6_load = load i3 %p_ZL2W1_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_6_load"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:579 %sext_ln59_65 = sext i10 %p_ZL2W1_1_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_65"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:580 %mul_ln59_49 = mul i26 %sext_ln59_3, i26 %sext_ln59_65

]]></Node>
<StgValue><ssdm name="mul_ln59_49"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:581 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_49, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:582 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_49, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:583 %mult_res_49 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_49, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_49"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:587 %p_ZL2W1_2_6_load = load i3 %p_ZL2W1_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_6_load"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:598 %sext_ln59_67 = sext i9 %p_ZL2W1_3_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_67"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:599 %mul_ln59_51 = mul i25 %sext_ln59_9, i25 %sext_ln59_67

]]></Node>
<StgValue><ssdm name="mul_ln59_51"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:600 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_51, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:601 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_51, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:602 %mult_res_51 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_51, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_51"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:608 %sext_ln59_68 = sext i9 %p_ZL2W1_4_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_68"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:609 %mul_ln59_52 = mul i25 %sext_ln59_12, i25 %sext_ln59_68

]]></Node>
<StgValue><ssdm name="mul_ln59_52"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:610 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_52, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:611 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_52, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:612 %mult_res_52 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_52, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_52"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:618 %sext_ln59_69 = sext i9 %p_ZL2W1_5_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_69"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:619 %mul_ln59_53 = mul i25 %sext_ln59_16, i25 %sext_ln59_69

]]></Node>
<StgValue><ssdm name="mul_ln59_53"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:620 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_53, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:621 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_53, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:622 %mult_res_53 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_53, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_53"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:628 %sext_ln59_70 = sext i10 %p_ZL2W1_6_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_70"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:629 %mul_ln59_54 = mul i26 %sext_ln59_19, i26 %sext_ln59_70

]]></Node>
<StgValue><ssdm name="mul_ln59_54"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:630 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_54, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:631 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_54, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:632 %mult_res_54 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_54, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_54"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:637 %sext_ln59_71 = sext i10 %p_ZL2W1_7_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_71"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:638 %mul_ln59_55 = mul i26 %sext_ln59_21, i26 %sext_ln59_71

]]></Node>
<StgValue><ssdm name="mul_ln59_55"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:639 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_55, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:640 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_55, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:641 %mult_res_55 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_55, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_55"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:656 %sext_ln59_72 = sext i9 %p_ZL2W1_0_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_72"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:657 %mul_ln59_56 = mul i25 %sext_ln59_1, i25 %sext_ln59_72

]]></Node>
<StgValue><ssdm name="mul_ln59_56"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:658 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_56, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:659 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_56, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:660 %mult_res_135 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_56, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_135"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:666 %sext_ln59_73 = sext i10 %p_ZL2W1_1_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_73"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:667 %mul_ln59_57 = mul i26 %sext_ln59_3, i26 %sext_ln59_73

]]></Node>
<StgValue><ssdm name="mul_ln59_57"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:668 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_57, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:669 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_57, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:670 %mult_res_57 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_57, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_57"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:675 %sext_ln59_74 = sext i10 %p_ZL2W1_2_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_74"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:676 %mul_ln59_58 = mul i26 %sext_ln59_7, i26 %sext_ln59_74

]]></Node>
<StgValue><ssdm name="mul_ln59_58"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:677 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_58, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:678 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_58, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:679 %mult_res_58 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_58, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_58"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:684 %sext_ln59_75 = sext i9 %p_ZL2W1_3_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_75"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:685 %mul_ln59_59 = mul i25 %sext_ln59_9, i25 %sext_ln59_75

]]></Node>
<StgValue><ssdm name="mul_ln59_59"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:686 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_59, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:687 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_59, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:688 %mult_res_59 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_59, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_59"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:694 %sext_ln59_76 = sext i10 %p_ZL2W1_4_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_76"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:695 %mul_ln59_60 = mul i26 %sext_ln59_13, i26 %sext_ln59_76

]]></Node>
<StgValue><ssdm name="mul_ln59_60"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:696 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_60, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:697 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_60, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:698 %mult_res_60 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_60, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_60"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:703 %sext_ln59_77 = sext i10 %p_ZL2W1_5_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_77"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:704 %mul_ln59_61 = mul i26 %sext_ln59_15, i26 %sext_ln59_77

]]></Node>
<StgValue><ssdm name="mul_ln59_61"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:705 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_61, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:706 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_61, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:707 %mult_res_61 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_61, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_61"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:712 %sext_ln59_78 = sext i10 %p_ZL2W1_6_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_78"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:713 %mul_ln59_62 = mul i26 %sext_ln59_19, i26 %sext_ln59_78

]]></Node>
<StgValue><ssdm name="mul_ln59_62"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:714 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_62, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:715 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_62, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:716 %mult_res_62 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_62, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_62"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:721 %sext_ln59_79 = sext i10 %p_ZL2W1_7_7_load

]]></Node>
<StgValue><ssdm name="sext_ln59_79"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:722 %mul_ln59_63 = mul i26 %sext_ln59_21, i26 %sext_ln59_79

]]></Node>
<StgValue><ssdm name="mul_ln59_63"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:723 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_63, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:724 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_63, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:725 %mult_res_63 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_63, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_63"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:740 %sext_ln59_80 = sext i10 %p_ZL2W1_0_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_80"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:741 %mul_ln59_64 = mul i26 %sext_ln59, i26 %sext_ln59_80

]]></Node>
<StgValue><ssdm name="mul_ln59_64"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:742 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_64, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:743 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_64, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:744 %mult_res_136 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_64, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_136"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:748 %p_ZL2W1_1_8_load = load i3 %p_ZL2W1_1_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_8_load"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:759 %sext_ln59_82 = sext i10 %p_ZL2W1_2_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_82"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:760 %mul_ln59_66 = mul i26 %sext_ln59_7, i26 %sext_ln59_82

]]></Node>
<StgValue><ssdm name="mul_ln59_66"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:761 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_66, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:762 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_66, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:763 %mult_res_66 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_66, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_66"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:768 %sext_ln59_83 = sext i9 %p_ZL2W1_3_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_83"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:769 %mul_ln59_67 = mul i25 %sext_ln59_9, i25 %sext_ln59_83

]]></Node>
<StgValue><ssdm name="mul_ln59_67"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:770 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_67, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:771 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_67, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:772 %mult_res_67 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_67, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_67"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:778 %sext_ln59_84 = sext i9 %p_ZL2W1_4_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_84"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:779 %mul_ln59_68 = mul i25 %sext_ln59_12, i25 %sext_ln59_84

]]></Node>
<StgValue><ssdm name="mul_ln59_68"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:780 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_68, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:781 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_68, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:782 %mult_res_68 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_68, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_68"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:788 %sext_ln59_85 = sext i9 %p_ZL2W1_5_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_85"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:789 %mul_ln59_69 = mul i25 %sext_ln59_16, i25 %sext_ln59_85

]]></Node>
<StgValue><ssdm name="mul_ln59_69"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:790 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_69, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:791 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_69, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:792 %mult_res_69 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_69, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_69"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:798 %sext_ln59_86 = sext i10 %p_ZL2W1_6_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_86"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:799 %mul_ln59_70 = mul i26 %sext_ln59_19, i26 %sext_ln59_86

]]></Node>
<StgValue><ssdm name="mul_ln59_70"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:800 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_70, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:801 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_70, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:802 %mult_res_70 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_70, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_70"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:807 %sext_ln59_87 = sext i9 %p_ZL2W1_7_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_87"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:808 %mul_ln59_71 = mul i25 %sext_ln59_22, i25 %sext_ln59_87

]]></Node>
<StgValue><ssdm name="mul_ln59_71"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:809 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_71, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:810 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_71, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:811 %mult_res_71 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_71, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_71"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:827 %sext_ln59_88 = sext i10 %p_ZL2W1_0_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_88"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:828 %mul_ln59_72 = mul i26 %sext_ln59, i26 %sext_ln59_88

]]></Node>
<StgValue><ssdm name="mul_ln59_72"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:829 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_72, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:830 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_72, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:831 %mult_res_137 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_72, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_137"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:836 %sext_ln59_89 = sext i9 %p_ZL2W1_1_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_89"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:837 %mul_ln59_73 = mul i25 %sext_ln59_4, i25 %sext_ln59_89

]]></Node>
<StgValue><ssdm name="mul_ln59_73"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:838 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_73, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:839 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_73, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:840 %mult_res_73 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_73, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_73"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:846 %sext_ln59_90 = sext i9 %p_ZL2W1_2_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_90"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:847 %mul_ln59_74 = mul i25 %sext_ln59_6, i25 %sext_ln59_90

]]></Node>
<StgValue><ssdm name="mul_ln59_74"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:848 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_74, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:849 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_74, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:850 %mult_res_74 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_74, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_74"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:856 %sext_ln59_91 = sext i10 %p_ZL2W1_3_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_91"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:857 %mul_ln59_75 = mul i26 %sext_ln59_10, i26 %sext_ln59_91

]]></Node>
<StgValue><ssdm name="mul_ln59_75"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:858 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_75, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:859 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_75, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:860 %mult_res_75 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_75, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_75"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:865 %sext_ln59_92 = sext i10 %p_ZL2W1_4_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_92"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:866 %mul_ln59_76 = mul i26 %sext_ln59_13, i26 %sext_ln59_92

]]></Node>
<StgValue><ssdm name="mul_ln59_76"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:867 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_76, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:868 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_76, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:869 %mult_res_76 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_76, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_76"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:874 %sext_ln59_93 = sext i9 %p_ZL2W1_5_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_93"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:875 %mul_ln59_77 = mul i25 %sext_ln59_16, i25 %sext_ln59_93

]]></Node>
<StgValue><ssdm name="mul_ln59_77"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:876 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_77, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:877 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_77, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:878 %mult_res_77 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_77, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_77"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:883 %p_ZL2W1_6_9_load = load i3 %p_ZL2W1_6_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_9_load"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:893 %sext_ln59_95 = sext i10 %p_ZL2W1_7_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_95"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:894 %mul_ln59_79 = mul i26 %sext_ln59_21, i26 %sext_ln59_95

]]></Node>
<StgValue><ssdm name="mul_ln59_79"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:895 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_79, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:896 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_79, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:897 %mult_res_79 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_79, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_79"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:911 %p_ZL2W1_0_10_load = load i3 %p_ZL2W1_0_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_10_load"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:922 %sext_ln59_97 = sext i10 %p_ZL2W1_1_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_97"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:923 %mul_ln59_81 = mul i26 %sext_ln59_3, i26 %sext_ln59_97

]]></Node>
<StgValue><ssdm name="mul_ln59_81"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:924 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_81, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:925 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_81, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:926 %mult_res_81 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_81, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_81"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:931 %sext_ln59_98 = sext i9 %p_ZL2W1_2_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_98"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:932 %mul_ln59_82 = mul i25 %sext_ln59_6, i25 %sext_ln59_98

]]></Node>
<StgValue><ssdm name="mul_ln59_82"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:933 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_82, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:934 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_82, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:935 %mult_res_82 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_82, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_82"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:941 %sext_ln59_99 = sext i10 %p_ZL2W1_3_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_99"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:942 %mul_ln59_83 = mul i26 %sext_ln59_10, i26 %sext_ln59_99

]]></Node>
<StgValue><ssdm name="mul_ln59_83"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:943 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_83, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:944 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_83, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:945 %mult_res_83 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_83, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_83"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:950 %sext_ln59_100 = sext i9 %p_ZL2W1_4_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_100"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:951 %mul_ln59_84 = mul i25 %sext_ln59_12, i25 %sext_ln59_100

]]></Node>
<StgValue><ssdm name="mul_ln59_84"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:952 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_84, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:953 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_84, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:954 %mult_res_84 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_84, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_84"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:960 %sext_ln59_101 = sext i10 %p_ZL2W1_5_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_101"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:961 %mul_ln59_85 = mul i26 %sext_ln59_15, i26 %sext_ln59_101

]]></Node>
<StgValue><ssdm name="mul_ln59_85"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:962 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_85, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:963 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_85, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:964 %mult_res_85 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_85, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_85"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:969 %sext_ln59_102 = sext i10 %p_ZL2W1_6_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_102"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:970 %mul_ln59_86 = mul i26 %sext_ln59_19, i26 %sext_ln59_102

]]></Node>
<StgValue><ssdm name="mul_ln59_86"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:971 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_86, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:972 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_86, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:973 %mult_res_86 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_86, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_86"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:978 %sext_ln59_103 = sext i9 %p_ZL2W1_7_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_103"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:979 %mul_ln59_87 = mul i25 %sext_ln59_22, i25 %sext_ln59_103

]]></Node>
<StgValue><ssdm name="mul_ln59_87"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:980 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_87, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:981 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_87, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:982 %mult_res_87 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_87, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_87"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:997 %p_ZL2W1_0_11_load = load i3 %p_ZL2W1_0_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_11_load"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1007 %sext_ln59_105 = sext i9 %p_ZL2W1_1_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_105"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1008 %mul_ln59_89 = mul i25 %sext_ln59_4, i25 %sext_ln59_105

]]></Node>
<StgValue><ssdm name="mul_ln59_89"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1009 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_89, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1010 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_89, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1011 %mult_res_89 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_89, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_89"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1017 %sext_ln59_106 = sext i10 %p_ZL2W1_2_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_106"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1018 %mul_ln59_90 = mul i26 %sext_ln59_7, i26 %sext_ln59_106

]]></Node>
<StgValue><ssdm name="mul_ln59_90"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1019 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_90, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1020 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_90, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1021 %mult_res_90 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_90, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_90"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1026 %sext_ln59_107 = sext i10 %p_ZL2W1_3_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_107"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1027 %mul_ln59_91 = mul i26 %sext_ln59_10, i26 %sext_ln59_107

]]></Node>
<StgValue><ssdm name="mul_ln59_91"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1028 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_91, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1029 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_91, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1030 %mult_res_91 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_91, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_91"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1034 %p_ZL2W1_4_11_load = load i3 %p_ZL2W1_4_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_4_11_load"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1044 %sext_ln59_109 = sext i9 %p_ZL2W1_5_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_109"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1045 %mul_ln59_93 = mul i25 %sext_ln59_16, i25 %sext_ln59_109

]]></Node>
<StgValue><ssdm name="mul_ln59_93"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1046 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_93, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1047 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_93, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1048 %mult_res_93 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_93, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_93"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1053 %p_ZL2W1_6_11_load = load i3 %p_ZL2W1_6_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_11_load"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1063 %sext_ln59_111 = sext i9 %p_ZL2W1_7_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_111"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1064 %mul_ln59_95 = mul i25 %sext_ln59_22, i25 %sext_ln59_111

]]></Node>
<StgValue><ssdm name="mul_ln59_95"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1065 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_95, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1066 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_95, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1067 %mult_res_95 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_95, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_95"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1082 %p_ZL2W1_0_12_load = load i3 %p_ZL2W1_0_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_12_load"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1092 %sext_ln59_113 = sext i10 %p_ZL2W1_1_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_113"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1093 %mul_ln59_97 = mul i26 %sext_ln59_3, i26 %sext_ln59_113

]]></Node>
<StgValue><ssdm name="mul_ln59_97"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1094 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_97, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1095 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_97, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1096 %mult_res_97 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_97, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_97"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1101 %sext_ln59_114 = sext i10 %p_ZL2W1_2_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_114"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1102 %mul_ln59_98 = mul i26 %sext_ln59_7, i26 %sext_ln59_114

]]></Node>
<StgValue><ssdm name="mul_ln59_98"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1103 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_98, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1104 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_98, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1105 %mult_res_98 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_98, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_98"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1110 %sext_ln59_115 = sext i10 %p_ZL2W1_3_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_115"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1111 %mul_ln59_99 = mul i26 %sext_ln59_10, i26 %sext_ln59_115

]]></Node>
<StgValue><ssdm name="mul_ln59_99"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1112 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_99, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1113 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_99, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1114 %mult_res_99 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_99, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_99"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1119 %sext_ln59_116 = sext i9 %p_ZL2W1_4_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_116"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1120 %mul_ln59_100 = mul i25 %sext_ln59_12, i25 %sext_ln59_116

]]></Node>
<StgValue><ssdm name="mul_ln59_100"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1121 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_100, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1122 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_100, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1123 %mult_res_100 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_100, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_100"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1128 %p_ZL2W1_5_12_load = load i3 %p_ZL2W1_5_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_12_load"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1138 %sext_ln59_118 = sext i9 %p_ZL2W1_6_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_118"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1139 %mul_ln59_102 = mul i25 %sext_ln59_18, i25 %sext_ln59_118

]]></Node>
<StgValue><ssdm name="mul_ln59_102"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1140 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_102, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1141 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_102, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1142 %mult_res_102 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_102, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_102"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1148 %sext_ln59_119 = sext i10 %p_ZL2W1_7_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_119"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1149 %mul_ln59_103 = mul i26 %sext_ln59_21, i26 %sext_ln59_119

]]></Node>
<StgValue><ssdm name="mul_ln59_103"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1150 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_103, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1151 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_103, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1152 %mult_res_103 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_103, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_103"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1167 %sext_ln59_120 = sext i9 %p_ZL2W1_0_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_120"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1168 %mul_ln59_104 = mul i25 %sext_ln59_1, i25 %sext_ln59_120

]]></Node>
<StgValue><ssdm name="mul_ln59_104"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1169 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_104, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1170 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_104, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1171 %mult_res_141 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_104, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_141"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1177 %sext_ln59_121 = sext i9 %p_ZL2W1_1_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_121"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1178 %mul_ln59_105 = mul i25 %sext_ln59_4, i25 %sext_ln59_121

]]></Node>
<StgValue><ssdm name="mul_ln59_105"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1179 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_105, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1180 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_105, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1181 %mult_res_105 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_105, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_105"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1187 %sext_ln59_122 = sext i10 %p_ZL2W1_2_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_122"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1188 %mul_ln59_106 = mul i26 %sext_ln59_7, i26 %sext_ln59_122

]]></Node>
<StgValue><ssdm name="mul_ln59_106"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1189 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_106, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1190 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_106, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1191 %mult_res_106 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_106, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_106"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1196 %sext_ln59_123 = sext i10 %p_ZL2W1_3_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_123"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1197 %mul_ln59_107 = mul i26 %sext_ln59_10, i26 %sext_ln59_123

]]></Node>
<StgValue><ssdm name="mul_ln59_107"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1198 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_107, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1199 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_107, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1200 %mult_res_107 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_107, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_107"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1205 %sext_ln59_124 = sext i10 %p_ZL2W1_4_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_124"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1206 %mul_ln59_108 = mul i26 %sext_ln59_13, i26 %sext_ln59_124

]]></Node>
<StgValue><ssdm name="mul_ln59_108"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1207 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_108, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1208 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_108, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1209 %mult_res_108 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_108, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_108"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1214 %sext_ln59_125 = sext i10 %p_ZL2W1_5_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_125"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1215 %mul_ln59_109 = mul i26 %sext_ln59_15, i26 %sext_ln59_125

]]></Node>
<StgValue><ssdm name="mul_ln59_109"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1216 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_109, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1217 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_109, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1218 %mult_res_109 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_109, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_109"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1222 %p_ZL2W1_6_13_load = load i3 %p_ZL2W1_6_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_6_13_load"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1232 %sext_ln59_127 = sext i9 %p_ZL2W1_7_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_127"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1233 %mul_ln59_111 = mul i25 %sext_ln59_22, i25 %sext_ln59_127

]]></Node>
<StgValue><ssdm name="mul_ln59_111"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1234 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_111, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1235 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_111, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1236 %mult_res_111 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_111, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_111"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1251 %p_ZL2W1_0_14_load = load i3 %p_ZL2W1_0_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_14_load"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1261 %p_ZL2W1_1_14_load = load i3 %p_ZL2W1_1_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_14_load"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1271 %p_ZL2W1_2_14_load = load i3 %p_ZL2W1_2_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_2_14_load"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1282 %sext_ln59_131 = sext i10 %p_ZL2W1_3_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_131"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1283 %mul_ln59_115 = mul i26 %sext_ln59_10, i26 %sext_ln59_131

]]></Node>
<StgValue><ssdm name="mul_ln59_115"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1284 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_115, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1285 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_115, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1286 %mult_res_115 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_115, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_115"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1291 %sext_ln59_132 = sext i9 %p_ZL2W1_4_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_132"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1292 %mul_ln59_116 = mul i25 %sext_ln59_12, i25 %sext_ln59_132

]]></Node>
<StgValue><ssdm name="mul_ln59_116"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1293 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_116, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1294 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_116, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1295 %mult_res_116 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_116, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_116"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1301 %sext_ln59_133 = sext i10 %p_ZL2W1_5_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_133"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1302 %mul_ln59_117 = mul i26 %sext_ln59_15, i26 %sext_ln59_133

]]></Node>
<StgValue><ssdm name="mul_ln59_117"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1303 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_117, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1304 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_117, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1305 %mult_res_117 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_117, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_117"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1310 %sext_ln59_134 = sext i9 %p_ZL2W1_6_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_134"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1311 %mul_ln59_118 = mul i25 %sext_ln59_18, i25 %sext_ln59_134

]]></Node>
<StgValue><ssdm name="mul_ln59_118"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1312 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_118, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1313 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_118, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1314 %mult_res_118 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_118, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_118"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1320 %sext_ln59_135 = sext i9 %p_ZL2W1_7_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_135"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1321 %mul_ln59_119 = mul i25 %sext_ln59_22, i25 %sext_ln59_135

]]></Node>
<StgValue><ssdm name="mul_ln59_119"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1322 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_119, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1323 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_119, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1324 %mult_res_119 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_119, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_119"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1339 %p_ZL2W1_0_15_load = load i3 %p_ZL2W1_0_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_0_15_load"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1348 %p_ZL2W1_1_15_load = load i3 %p_ZL2W1_1_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_1_15_load"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1359 %sext_ln59_138 = sext i9 %p_ZL2W1_2_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_138"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1360 %mul_ln59_122 = mul i25 %sext_ln59_6, i25 %sext_ln59_138

]]></Node>
<StgValue><ssdm name="mul_ln59_122"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1361 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_122, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1362 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_122, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1363 %mult_res_122 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_122, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_122"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1369 %sext_ln59_139 = sext i10 %p_ZL2W1_3_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_139"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1370 %mul_ln59_123 = mul i26 %sext_ln59_10, i26 %sext_ln59_139

]]></Node>
<StgValue><ssdm name="mul_ln59_123"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1371 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_123, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1372 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_123, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1373 %mult_res_123 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_123, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_123"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1378 %sext_ln59_140 = sext i10 %p_ZL2W1_4_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_140"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1379 %mul_ln59_124 = mul i26 %sext_ln59_13, i26 %sext_ln59_140

]]></Node>
<StgValue><ssdm name="mul_ln59_124"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1380 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_124, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1381 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_124, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1382 %mult_res_124 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_124, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_124"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1386 %p_ZL2W1_5_15_load = load i3 %p_ZL2W1_5_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W1_5_15_load"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1396 %sext_ln59_142 = sext i9 %p_ZL2W1_6_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_142"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1397 %mul_ln59_126 = mul i25 %sext_ln59_18, i25 %sext_ln59_142

]]></Node>
<StgValue><ssdm name="mul_ln59_126"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1398 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_126, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1399 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_126, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1400 %mult_res_126 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_126, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_126"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1406 %sext_ln59_143 = sext i9 %p_ZL2W1_7_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_143"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1407 %mul_ln59_127 = mul i25 %sext_ln59_22, i25 %sext_ln59_143

]]></Node>
<StgValue><ssdm name="mul_ln59_127"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1408 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_127, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1409 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_127, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1410 %mult_res_127 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_127, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_127"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:48 %sext_ln59_144 = sext i19 %mult_res_128

]]></Node>
<StgValue><ssdm name="sext_ln59_144"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:60 %sext_ln59_145 = sext i19 %mult_res

]]></Node>
<StgValue><ssdm name="sext_ln59_145"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:105 %sext_ln59_146 = sext i19 %mult_res_4

]]></Node>
<StgValue><ssdm name="sext_ln59_146"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:128 %sext_ln59_147 = sext i19 %mult_res_6

]]></Node>
<StgValue><ssdm name="sext_ln59_147"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:131 %add_ln71 = add i20 %mult_res_1, i20 %mult_res_2

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:132 %add_ln71_1 = add i20 %mult_res_3, i20 %mult_res_5

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:133 %add_ln71_2 = add i20 %add_ln71_1, i20 %add_ln71

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:134 %add_ln71_4 = add i20 %sext_ln59_146, i20 %sext_ln59_147

]]></Node>
<StgValue><ssdm name="add_ln71_4"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:135 %add_ln71_5 = add i20 %add_ln71_4, i20 %sext_ln59_145

]]></Node>
<StgValue><ssdm name="add_ln71_5"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:136 %add_ln71_3 = add i20 %add_ln71_5, i20 %sext_ln59_144

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:143 %sext_ln59_24 = sext i9 %p_ZL2W1_0_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_24"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:144 %mul_ln59_8 = mul i25 %sext_ln59_1, i25 %sext_ln59_24

]]></Node>
<StgValue><ssdm name="mul_ln59_8"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:145 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_8, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:146 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_8, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:147 %mult_res_129 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_8, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_129"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:153 %sext_ln59_25 = sext i9 %p_ZL2W1_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln59_25"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:154 %mul_ln59_9 = mul i25 %sext_ln59_4, i25 %sext_ln59_25

]]></Node>
<StgValue><ssdm name="mul_ln59_9"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:155 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_9, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:156 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_9, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:157 %mult_res_8 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_9, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_8"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:186 %sext_ln59_150 = sext i19 %mult_res_12

]]></Node>
<StgValue><ssdm name="sext_ln59_150"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:196 %sext_ln59_151 = sext i19 %mult_res_13

]]></Node>
<StgValue><ssdm name="sext_ln59_151"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:215 %sext_ln59_152 = sext i19 %mult_res_15

]]></Node>
<StgValue><ssdm name="sext_ln59_152"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:218 %add_ln71_8 = add i20 %mult_res_9, i20 %mult_res_11

]]></Node>
<StgValue><ssdm name="add_ln71_8"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:219 %add_ln71_9 = add i20 %add_ln71_8, i20 %mult_res_14

]]></Node>
<StgValue><ssdm name="add_ln71_9"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:221 %add_ln71_12 = add i20 %sext_ln59_151, i20 %sext_ln59_152

]]></Node>
<StgValue><ssdm name="add_ln71_12"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:222 %add_ln71_13 = add i20 %add_ln71_12, i20 %sext_ln59_150

]]></Node>
<StgValue><ssdm name="add_ln71_13"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:235 %sext_ln59_153 = sext i19 %mult_res_130

]]></Node>
<StgValue><ssdm name="sext_ln59_153"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:245 %sext_ln59_154 = sext i19 %mult_res_17

]]></Node>
<StgValue><ssdm name="sext_ln59_154"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:282 %sext_ln59_155 = sext i19 %mult_res_21

]]></Node>
<StgValue><ssdm name="sext_ln59_155"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:303 %add_ln71_16 = add i20 %mult_res_18, i20 %mult_res_19

]]></Node>
<StgValue><ssdm name="add_ln71_16"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:304 %add_ln71_17 = add i20 %mult_res_20, i20 %mult_res_22

]]></Node>
<StgValue><ssdm name="add_ln71_17"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:305 %add_ln71_18 = add i20 %add_ln71_17, i20 %add_ln71_16

]]></Node>
<StgValue><ssdm name="add_ln71_18"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:306 %add_ln71_20 = add i20 %sext_ln59_154, i20 %sext_ln59_155

]]></Node>
<StgValue><ssdm name="add_ln71_20"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:307 %add_ln71_21 = add i20 %add_ln71_20, i20 %sext_ln59_153

]]></Node>
<StgValue><ssdm name="add_ln71_21"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:308 %add_ln71_19 = add i20 %add_ln71_21, i20 %mult_res_23

]]></Node>
<StgValue><ssdm name="add_ln71_19"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:315 %sext_ln59_40 = sext i9 %p_ZL2W1_0_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_40"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:316 %mul_ln59_24 = mul i25 %sext_ln59_1, i25 %sext_ln59_40

]]></Node>
<StgValue><ssdm name="mul_ln59_24"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:317 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_24, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:318 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_24, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:319 %mult_res_131 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_24, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_131"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:334 %sext_ln59_42 = sext i9 %p_ZL2W1_2_3_load

]]></Node>
<StgValue><ssdm name="sext_ln59_42"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:335 %mul_ln59_26 = mul i25 %sext_ln59_6, i25 %sext_ln59_42

]]></Node>
<StgValue><ssdm name="mul_ln59_26"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:336 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_26, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:337 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_26, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:338 %mult_res_26 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_26, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_26"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:349 %sext_ln59_158 = sext i19 %mult_res_27

]]></Node>
<StgValue><ssdm name="sext_ln59_158"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:359 %sext_ln59_159 = sext i19 %mult_res_28

]]></Node>
<StgValue><ssdm name="sext_ln59_159"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:387 %sext_ln59_160 = sext i19 %mult_res_31

]]></Node>
<StgValue><ssdm name="sext_ln59_160"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:390 %add_ln71_24 = add i20 %mult_res_25, i20 %mult_res_29

]]></Node>
<StgValue><ssdm name="add_ln71_24"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:391 %add_ln71_25 = add i20 %add_ln71_24, i20 %mult_res_30

]]></Node>
<StgValue><ssdm name="add_ln71_25"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:393 %add_ln71_28 = add i20 %sext_ln59_159, i20 %sext_ln59_160

]]></Node>
<StgValue><ssdm name="add_ln71_28"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:394 %add_ln71_29 = add i20 %add_ln71_28, i20 %sext_ln59_158

]]></Node>
<StgValue><ssdm name="add_ln71_29"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:425 %sext_ln59_161 = sext i19 %mult_res_34

]]></Node>
<StgValue><ssdm name="sext_ln59_161"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:444 %sext_ln59_162 = sext i19 %mult_res_36

]]></Node>
<StgValue><ssdm name="sext_ln59_162"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:449 %sext_ln59_53 = sext i10 %p_ZL2W1_5_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_53"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:450 %mul_ln59_37 = mul i26 %sext_ln59_15, i26 %sext_ln59_53

]]></Node>
<StgValue><ssdm name="mul_ln59_37"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:451 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_37, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:452 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_37, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:453 %mult_res_37 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_37, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_37"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:458 %sext_ln59_54 = sext i10 %p_ZL2W1_6_4_load

]]></Node>
<StgValue><ssdm name="sext_ln59_54"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:459 %mul_ln59_38 = mul i26 %sext_ln59_19, i26 %sext_ln59_54

]]></Node>
<StgValue><ssdm name="mul_ln59_38"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:460 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_38, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:461 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_38, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:462 %mult_res_38 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_38, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_38"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:474 %add_ln71_33 = add i20 %mult_res_33, i20 %mult_res_35

]]></Node>
<StgValue><ssdm name="add_ln71_33"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:475 %add_ln71_32 = add i20 %add_ln71_33, i20 %mult_res_132

]]></Node>
<StgValue><ssdm name="add_ln71_32"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:477 %add_ln71_36 = add i20 %sext_ln59_161, i20 %sext_ln59_162

]]></Node>
<StgValue><ssdm name="add_ln71_36"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:478 %add_ln71_37 = add i20 %add_ln71_36, i20 %mult_res_39

]]></Node>
<StgValue><ssdm name="add_ln71_37"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:509 %sext_ln59_163 = sext i19 %mult_res_42

]]></Node>
<StgValue><ssdm name="sext_ln59_163"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:523 %sext_ln59_60 = sext i10 %p_ZL2W1_4_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_60"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:524 %mul_ln59_44 = mul i26 %sext_ln59_13, i26 %sext_ln59_60

]]></Node>
<StgValue><ssdm name="mul_ln59_44"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:525 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_44, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:526 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_44, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:527 %mult_res_44 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_44, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_44"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:532 %sext_ln59_61 = sext i10 %p_ZL2W1_5_5_load

]]></Node>
<StgValue><ssdm name="sext_ln59_61"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:533 %mul_ln59_45 = mul i26 %sext_ln59_15, i26 %sext_ln59_61

]]></Node>
<StgValue><ssdm name="mul_ln59_45"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:534 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_45, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:535 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_45, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:536 %mult_res_45 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_45, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_45"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:557 %add_ln71_41 = add i20 %mult_res_41, i20 %mult_res_43

]]></Node>
<StgValue><ssdm name="add_ln71_41"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:558 %add_ln71_40 = add i20 %add_ln71_41, i20 %mult_res_133

]]></Node>
<StgValue><ssdm name="add_ln71_40"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:560 %add_ln71_44 = add i20 %mult_res_47, i20 %sext_ln59_163

]]></Node>
<StgValue><ssdm name="add_ln71_44"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:561 %add_ln71_45 = add i20 %add_ln71_44, i20 %mult_res_46

]]></Node>
<StgValue><ssdm name="add_ln71_45"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:569 %sext_ln59_64 = sext i9 %p_ZL2W1_0_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_64"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:570 %mul_ln59_48 = mul i25 %sext_ln59_1, i25 %sext_ln59_64

]]></Node>
<StgValue><ssdm name="mul_ln59_48"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:571 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_48, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:572 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_48, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:573 %mult_res_134 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_48, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_134"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:588 %sext_ln59_66 = sext i9 %p_ZL2W1_2_6_load

]]></Node>
<StgValue><ssdm name="sext_ln59_66"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:589 %mul_ln59_50 = mul i25 %sext_ln59_6, i25 %sext_ln59_66

]]></Node>
<StgValue><ssdm name="mul_ln59_50"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:590 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_50, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:591 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_50, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:592 %mult_res_50 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_50, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_50"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:603 %sext_ln59_166 = sext i19 %mult_res_51

]]></Node>
<StgValue><ssdm name="sext_ln59_166"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:613 %sext_ln59_167 = sext i19 %mult_res_52

]]></Node>
<StgValue><ssdm name="sext_ln59_167"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:623 %sext_ln59_168 = sext i19 %mult_res_53

]]></Node>
<StgValue><ssdm name="sext_ln59_168"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:644 %add_ln71_48 = add i20 %mult_res_49, i20 %mult_res_54

]]></Node>
<StgValue><ssdm name="add_ln71_48"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:645 %add_ln71_49 = add i20 %add_ln71_48, i20 %mult_res_55

]]></Node>
<StgValue><ssdm name="add_ln71_49"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:647 %add_ln71_52 = add i20 %sext_ln59_167, i20 %sext_ln59_168

]]></Node>
<StgValue><ssdm name="add_ln71_52"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:648 %add_ln71_53 = add i20 %add_ln71_52, i20 %sext_ln59_166

]]></Node>
<StgValue><ssdm name="add_ln71_53"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:661 %sext_ln59_169 = sext i19 %mult_res_135

]]></Node>
<StgValue><ssdm name="sext_ln59_169"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:689 %sext_ln59_170 = sext i19 %mult_res_59

]]></Node>
<StgValue><ssdm name="sext_ln59_170"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:728 %add_ln71_56 = add i20 %mult_res_57, i20 %mult_res_58

]]></Node>
<StgValue><ssdm name="add_ln71_56"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:729 %add_ln71_57 = add i20 %mult_res_60, i20 %mult_res_61

]]></Node>
<StgValue><ssdm name="add_ln71_57"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:730 %add_ln71_58 = add i20 %add_ln71_57, i20 %add_ln71_56

]]></Node>
<StgValue><ssdm name="add_ln71_58"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:731 %add_ln71_59 = add i20 %mult_res_62, i20 %mult_res_63

]]></Node>
<StgValue><ssdm name="add_ln71_59"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:732 %add_ln71_60 = add i20 %sext_ln59_169, i20 %sext_ln59_170

]]></Node>
<StgValue><ssdm name="add_ln71_60"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:733 %add_ln71_61 = add i20 %add_ln71_59, i20 %add_ln71_60

]]></Node>
<StgValue><ssdm name="add_ln71_61"/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:749 %sext_ln59_81 = sext i9 %p_ZL2W1_1_8_load

]]></Node>
<StgValue><ssdm name="sext_ln59_81"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:750 %mul_ln59_65 = mul i25 %sext_ln59_4, i25 %sext_ln59_81

]]></Node>
<StgValue><ssdm name="mul_ln59_65"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:751 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_65, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:752 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_65, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:753 %mult_res_65 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_65, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_65"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:783 %sext_ln59_173 = sext i19 %mult_res_68

]]></Node>
<StgValue><ssdm name="sext_ln59_173"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:793 %sext_ln59_174 = sext i19 %mult_res_69

]]></Node>
<StgValue><ssdm name="sext_ln59_174"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:812 %sext_ln59_175 = sext i19 %mult_res_71

]]></Node>
<StgValue><ssdm name="sext_ln59_175"/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:815 %add_ln71_65 = add i20 %mult_res_66, i20 %mult_res_70

]]></Node>
<StgValue><ssdm name="add_ln71_65"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:816 %add_ln71_64 = add i20 %add_ln71_65, i20 %mult_res_136

]]></Node>
<StgValue><ssdm name="add_ln71_64"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:818 %add_ln71_68 = add i20 %sext_ln59_174, i20 %sext_ln59_175

]]></Node>
<StgValue><ssdm name="add_ln71_68"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:819 %add_ln71_69 = add i20 %add_ln71_68, i20 %sext_ln59_173

]]></Node>
<StgValue><ssdm name="add_ln71_69"/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:841 %sext_ln59_176 = sext i19 %mult_res_73

]]></Node>
<StgValue><ssdm name="sext_ln59_176"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:851 %sext_ln59_177 = sext i19 %mult_res_74

]]></Node>
<StgValue><ssdm name="sext_ln59_177"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:879 %sext_ln59_178 = sext i19 %mult_res_77

]]></Node>
<StgValue><ssdm name="sext_ln59_178"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:884 %sext_ln59_94 = sext i10 %p_ZL2W1_6_9_load

]]></Node>
<StgValue><ssdm name="sext_ln59_94"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:885 %mul_ln59_78 = mul i26 %sext_ln59_19, i26 %sext_ln59_94

]]></Node>
<StgValue><ssdm name="mul_ln59_78"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:886 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_78, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:887 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_78, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:888 %mult_res_78 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_78, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_78"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:900 %add_ln71_73 = add i20 %mult_res_75, i20 %mult_res_76

]]></Node>
<StgValue><ssdm name="add_ln71_73"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:901 %add_ln71_72 = add i20 %add_ln71_73, i20 %mult_res_137

]]></Node>
<StgValue><ssdm name="add_ln71_72"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:903 %add_ln71_76 = add i20 %sext_ln59_177, i20 %sext_ln59_178

]]></Node>
<StgValue><ssdm name="add_ln71_76"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:904 %add_ln71_77 = add i20 %add_ln71_76, i20 %sext_ln59_176

]]></Node>
<StgValue><ssdm name="add_ln71_77"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:912 %sext_ln59_96 = sext i9 %p_ZL2W1_0_10_load

]]></Node>
<StgValue><ssdm name="sext_ln59_96"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:913 %mul_ln59_80 = mul i25 %sext_ln59_1, i25 %sext_ln59_96

]]></Node>
<StgValue><ssdm name="mul_ln59_80"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:914 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_80, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:915 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_80, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:916 %mult_res_138 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_80, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_138"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:936 %sext_ln59_180 = sext i19 %mult_res_82

]]></Node>
<StgValue><ssdm name="sext_ln59_180"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:955 %sext_ln59_181 = sext i19 %mult_res_84

]]></Node>
<StgValue><ssdm name="sext_ln59_181"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:983 %sext_ln59_182 = sext i19 %mult_res_87

]]></Node>
<StgValue><ssdm name="sext_ln59_182"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:986 %add_ln71_80 = add i20 %mult_res_81, i20 %mult_res_83

]]></Node>
<StgValue><ssdm name="add_ln71_80"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:987 %add_ln71_81 = add i20 %mult_res_85, i20 %mult_res_86

]]></Node>
<StgValue><ssdm name="add_ln71_81"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:990 %add_ln71_84 = add i20 %sext_ln59_181, i20 %sext_ln59_182

]]></Node>
<StgValue><ssdm name="add_ln71_84"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:991 %add_ln71_85 = add i20 %add_ln71_84, i20 %sext_ln59_180

]]></Node>
<StgValue><ssdm name="add_ln71_85"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:998 %sext_ln59_104 = sext i10 %p_ZL2W1_0_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_104"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:999 %mul_ln59_88 = mul i26 %sext_ln59, i26 %sext_ln59_104

]]></Node>
<StgValue><ssdm name="mul_ln59_88"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1000 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_88, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1001 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_88, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1002 %mult_res_139 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_88, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_139"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1012 %sext_ln59_183 = sext i19 %mult_res_89

]]></Node>
<StgValue><ssdm name="sext_ln59_183"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1035 %sext_ln59_108 = sext i10 %p_ZL2W1_4_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_108"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1036 %mul_ln59_92 = mul i26 %sext_ln59_13, i26 %sext_ln59_108

]]></Node>
<StgValue><ssdm name="mul_ln59_92"/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1037 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_92, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1038 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_92, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1039 %mult_res_92 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_92, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_92"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1049 %sext_ln59_184 = sext i19 %mult_res_93

]]></Node>
<StgValue><ssdm name="sext_ln59_184"/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1054 %sext_ln59_110 = sext i10 %p_ZL2W1_6_11_load

]]></Node>
<StgValue><ssdm name="sext_ln59_110"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1055 %mul_ln59_94 = mul i26 %sext_ln59_19, i26 %sext_ln59_110

]]></Node>
<StgValue><ssdm name="mul_ln59_94"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1056 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_94, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1057 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_94, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1058 %mult_res_94 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_94, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_94"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1068 %sext_ln59_185 = sext i19 %mult_res_95

]]></Node>
<StgValue><ssdm name="sext_ln59_185"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1072 %add_ln71_89 = add i20 %mult_res_90, i20 %mult_res_91

]]></Node>
<StgValue><ssdm name="add_ln71_89"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1075 %add_ln71_92 = add i20 %sext_ln59_184, i20 %sext_ln59_185

]]></Node>
<StgValue><ssdm name="add_ln71_92"/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1076 %add_ln71_93 = add i20 %add_ln71_92, i20 %sext_ln59_183

]]></Node>
<StgValue><ssdm name="add_ln71_93"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1083 %sext_ln59_112 = sext i10 %p_ZL2W1_0_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_112"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1084 %mul_ln59_96 = mul i26 %sext_ln59, i26 %sext_ln59_112

]]></Node>
<StgValue><ssdm name="mul_ln59_96"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1085 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_96, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1086 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_96, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1087 %mult_res_140 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_96, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_140"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1124 %sext_ln59_186 = sext i19 %mult_res_100

]]></Node>
<StgValue><ssdm name="sext_ln59_186"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1129 %sext_ln59_117 = sext i10 %p_ZL2W1_5_12_load

]]></Node>
<StgValue><ssdm name="sext_ln59_117"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1130 %mul_ln59_101 = mul i26 %sext_ln59_15, i26 %sext_ln59_117

]]></Node>
<StgValue><ssdm name="mul_ln59_101"/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1131 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_101, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1132 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_101, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1133 %mult_res_101 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_101, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_101"/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1143 %sext_ln59_187 = sext i19 %mult_res_102

]]></Node>
<StgValue><ssdm name="sext_ln59_187"/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1156 %add_ln71_97 = add i20 %mult_res_97, i20 %mult_res_98

]]></Node>
<StgValue><ssdm name="add_ln71_97"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1159 %add_ln71_100 = add i20 %sext_ln59_186, i20 %sext_ln59_187

]]></Node>
<StgValue><ssdm name="add_ln71_100"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1160 %add_ln71_101 = add i20 %add_ln71_100, i20 %mult_res_103

]]></Node>
<StgValue><ssdm name="add_ln71_101"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1172 %sext_ln59_188 = sext i19 %mult_res_141

]]></Node>
<StgValue><ssdm name="sext_ln59_188"/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1182 %sext_ln59_189 = sext i19 %mult_res_105

]]></Node>
<StgValue><ssdm name="sext_ln59_189"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1223 %sext_ln59_126 = sext i10 %p_ZL2W1_6_13_load

]]></Node>
<StgValue><ssdm name="sext_ln59_126"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1224 %mul_ln59_110 = mul i26 %sext_ln59_19, i26 %sext_ln59_126

]]></Node>
<StgValue><ssdm name="mul_ln59_110"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1225 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_110, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1226 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_110, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1227 %mult_res_110 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_110, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_110"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1237 %sext_ln59_190 = sext i19 %mult_res_111

]]></Node>
<StgValue><ssdm name="sext_ln59_190"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1240 %add_ln71_104 = add i20 %mult_res_106, i20 %mult_res_107

]]></Node>
<StgValue><ssdm name="add_ln71_104"/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1241 %add_ln71_105 = add i20 %mult_res_108, i20 %mult_res_109

]]></Node>
<StgValue><ssdm name="add_ln71_105"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1244 %add_ln71_108 = add i20 %sext_ln59_189, i20 %sext_ln59_190

]]></Node>
<StgValue><ssdm name="add_ln71_108"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1245 %add_ln71_109 = add i20 %add_ln71_108, i20 %sext_ln59_188

]]></Node>
<StgValue><ssdm name="add_ln71_109"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1252 %sext_ln59_128 = sext i9 %p_ZL2W1_0_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_128"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1253 %mul_ln59_112 = mul i25 %sext_ln59_1, i25 %sext_ln59_128

]]></Node>
<StgValue><ssdm name="mul_ln59_112"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1254 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_112, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1255 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_112, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1256 %mult_res_142 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_112, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_142"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1262 %sext_ln59_129 = sext i9 %p_ZL2W1_1_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_129"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1263 %mul_ln59_113 = mul i25 %sext_ln59_4, i25 %sext_ln59_129

]]></Node>
<StgValue><ssdm name="mul_ln59_113"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1264 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_113, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1265 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_113, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1266 %mult_res_113 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_113, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_113"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1272 %sext_ln59_130 = sext i9 %p_ZL2W1_2_14_load

]]></Node>
<StgValue><ssdm name="sext_ln59_130"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1273 %mul_ln59_114 = mul i25 %sext_ln59_6, i25 %sext_ln59_130

]]></Node>
<StgValue><ssdm name="mul_ln59_114"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1274 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_114, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1275 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_114, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1276 %mult_res_114 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_114, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_114"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1296 %sext_ln59_194 = sext i19 %mult_res_116

]]></Node>
<StgValue><ssdm name="sext_ln59_194"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1315 %sext_ln59_195 = sext i19 %mult_res_118

]]></Node>
<StgValue><ssdm name="sext_ln59_195"/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1325 %sext_ln59_196 = sext i19 %mult_res_119

]]></Node>
<StgValue><ssdm name="sext_ln59_196"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1328 %add_ln71_112 = add i20 %mult_res_115, i20 %mult_res_117

]]></Node>
<StgValue><ssdm name="add_ln71_112"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1332 %add_ln71_116 = add i20 %sext_ln59_195, i20 %sext_ln59_196

]]></Node>
<StgValue><ssdm name="add_ln71_116"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1333 %add_ln71_117 = add i20 %add_ln71_116, i20 %sext_ln59_194

]]></Node>
<StgValue><ssdm name="add_ln71_117"/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1340 %sext_ln59_136 = sext i10 %p_ZL2W1_0_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_136"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1341 %mul_ln59_120 = mul i26 %sext_ln59, i26 %sext_ln59_136

]]></Node>
<StgValue><ssdm name="mul_ln59_120"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1342 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_120, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1343 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_120, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1344 %mult_res_143 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_120, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_143"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="25" op_0_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1349 %sext_ln59_137 = sext i9 %p_ZL2W1_1_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_137"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1350 %mul_ln59_121 = mul i25 %sext_ln59_4, i25 %sext_ln59_137

]]></Node>
<StgValue><ssdm name="mul_ln59_121"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1351 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_121, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1352 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln59_121, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1353 %mult_res_121 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln59_121, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="mult_res_121"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1364 %sext_ln59_198 = sext i19 %mult_res_122

]]></Node>
<StgValue><ssdm name="sext_ln59_198"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="26" op_0_bw="10">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1387 %sext_ln59_141 = sext i10 %p_ZL2W1_5_15_load

]]></Node>
<StgValue><ssdm name="sext_ln59_141"/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1388 %mul_ln59_125 = mul i26 %sext_ln59_15, i26 %sext_ln59_141

]]></Node>
<StgValue><ssdm name="mul_ln59_125"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1389 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_125, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1390 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln59_125, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1391 %mult_res_125 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %mul_ln59_125, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="mult_res_125"/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1401 %sext_ln59_199 = sext i19 %mult_res_126

]]></Node>
<StgValue><ssdm name="sext_ln59_199"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1411 %sext_ln59_200 = sext i19 %mult_res_127

]]></Node>
<StgValue><ssdm name="sext_ln59_200"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1415 %add_ln71_121 = add i20 %mult_res_123, i20 %mult_res_124

]]></Node>
<StgValue><ssdm name="add_ln71_121"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1418 %add_ln71_124 = add i20 %sext_ln59_199, i20 %sext_ln59_200

]]></Node>
<StgValue><ssdm name="add_ln71_124"/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1419 %add_ln71_125 = add i20 %add_ln71_124, i20 %sext_ln59_198

]]></Node>
<StgValue><ssdm name="add_ln71_125"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1 %conv5_i_i_i_155402_load = load i16 %conv5_i_i_i_155402

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_155402_load"/></StgValue>
</operation>

<operation id="1234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:2 %conv5_i_i_i_145393_load = load i16 %conv5_i_i_i_145393

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_145393_load"/></StgValue>
</operation>

<operation id="1235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:3 %conv5_i_i_i_135384_load = load i16 %conv5_i_i_i_135384

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_135384_load"/></StgValue>
</operation>

<operation id="1236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:4 %conv5_i_i_i_125375_load = load i16 %conv5_i_i_i_125375

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_125375_load"/></StgValue>
</operation>

<operation id="1237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:5 %conv5_i_i_i_115366_load = load i16 %conv5_i_i_i_115366

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_115366_load"/></StgValue>
</operation>

<operation id="1238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:6 %conv5_i_i_i_105357_load = load i16 %conv5_i_i_i_105357

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_105357_load"/></StgValue>
</operation>

<operation id="1239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:7 %conv5_i_i_i_95348_load = load i16 %conv5_i_i_i_95348

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_95348_load"/></StgValue>
</operation>

<operation id="1240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:8 %conv5_i_i_i_85339_load = load i16 %conv5_i_i_i_85339

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_85339_load"/></StgValue>
</operation>

<operation id="1241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:9 %conv5_i_i_i_753210_load = load i16 %conv5_i_i_i_753210

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_753210_load"/></StgValue>
</operation>

<operation id="1242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:10 %conv5_i_i_i_653111_load = load i16 %conv5_i_i_i_653111

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_653111_load"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:11 %conv5_i_i_i_553012_load = load i16 %conv5_i_i_i_553012

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_553012_load"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:12 %conv5_i_i_i_452913_load = load i16 %conv5_i_i_i_452913

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_452913_load"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:13 %conv5_i_i_i_352814_load = load i16 %conv5_i_i_i_352814

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_352814_load"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:14 %conv5_i_i_i_252715_load = load i16 %conv5_i_i_i_252715

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_252715_load"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:15 %conv5_i_i_i_152616_load = load i16 %conv5_i_i_i_152616

]]></Node>
<StgValue><ssdm name="conv5_i_i_i_152616_load"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:16 %conv5_i_i_i52517_load = load i16 %conv5_i_i_i52517

]]></Node>
<StgValue><ssdm name="conv5_i_i_i52517_load"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:17 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_51

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:18 %speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln38"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:19 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:38 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:49 %rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend363"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:50 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:61 %rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend359"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:62 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:72 %rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend355"/></StgValue>
</operation>

<operation id="1258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:73 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="1259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:83 %rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend349"/></StgValue>
</operation>

<operation id="1260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:84 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="1261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:94 %rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend345"/></StgValue>
</operation>

<operation id="1262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:95 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="1263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:106 %rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend341"/></StgValue>
</operation>

<operation id="1264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:107 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="1265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:117 %rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend337"/></StgValue>
</operation>

<operation id="1266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:118 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="1267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:129 %rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend333"/></StgValue>
</operation>

<operation id="1268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:130 %current = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i52517_load, i4 0

]]></Node>
<StgValue><ssdm name="current"/></StgValue>
</operation>

<operation id="1269" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:137 %add_ln71_6 = add i20 %add_ln71_2, i20 %add_ln71_3

]]></Node>
<StgValue><ssdm name="add_ln71_6"/></StgValue>
</operation>

<operation id="1270" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:138 %current_1 = add i20 %add_ln71_6, i20 %current

]]></Node>
<StgValue><ssdm name="current_1"/></StgValue>
</operation>

<operation id="1271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:139 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_1, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:140 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="1273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:148 %sext_ln59_148 = sext i19 %mult_res_129

]]></Node>
<StgValue><ssdm name="sext_ln59_148"/></StgValue>
</operation>

<operation id="1274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:149 %rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend327"/></StgValue>
</operation>

<operation id="1275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:150 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="1276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:158 %sext_ln59_149 = sext i19 %mult_res_8

]]></Node>
<StgValue><ssdm name="sext_ln59_149"/></StgValue>
</operation>

<operation id="1277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:159 %rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend323"/></StgValue>
</operation>

<operation id="1278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:160 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="1279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:168 %rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend319"/></StgValue>
</operation>

<operation id="1280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:169 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="1281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:177 %rend315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend315"/></StgValue>
</operation>

<operation id="1282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:178 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="1283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:187 %rend311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend311"/></StgValue>
</operation>

<operation id="1284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:188 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="1285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:197 %rend305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend305"/></StgValue>
</operation>

<operation id="1286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:198 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="1287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:206 %rend301 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend301"/></StgValue>
</operation>

<operation id="1288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:207 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="1289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:216 %rend297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend297"/></StgValue>
</operation>

<operation id="1290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:217 %current_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_152616_load, i4 0

]]></Node>
<StgValue><ssdm name="current_2"/></StgValue>
</operation>

<operation id="1291" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:220 %add_ln71_11 = add i20 %sext_ln59_148, i20 %sext_ln59_149

]]></Node>
<StgValue><ssdm name="add_ln71_11"/></StgValue>
</operation>

<operation id="1292" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:223 %add_ln71_14 = add i20 %add_ln71_13, i20 %add_ln71_11

]]></Node>
<StgValue><ssdm name="add_ln71_14"/></StgValue>
</operation>

<operation id="1293" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:224 %add_ln71_10 = add i20 %add_ln71_14, i20 %add_ln71_9

]]></Node>
<StgValue><ssdm name="add_ln71_10"/></StgValue>
</operation>

<operation id="1294" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:225 %current_3 = add i20 %add_ln71_10, i20 %current_2

]]></Node>
<StgValue><ssdm name="current_3"/></StgValue>
</operation>

<operation id="1295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:226 %trunc_ln72_1 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_3, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_1"/></StgValue>
</operation>

<operation id="1296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:227 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="1297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:236 %rend293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend293"/></StgValue>
</operation>

<operation id="1298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:237 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="1299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:246 %rend289 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend289"/></StgValue>
</operation>

<operation id="1300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:247 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="1301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:255 %rend283 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend283"/></StgValue>
</operation>

<operation id="1302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:256 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="1303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:264 %rend279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend279"/></StgValue>
</operation>

<operation id="1304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:265 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="1305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:273 %rend275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend275"/></StgValue>
</operation>

<operation id="1306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:274 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="1307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:283 %rend271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend271"/></StgValue>
</operation>

<operation id="1308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:284 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="1309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:292 %rend267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend267"/></StgValue>
</operation>

<operation id="1310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:293 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="1311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:301 %rend261 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend261"/></StgValue>
</operation>

<operation id="1312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:302 %current_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_252715_load, i4 0

]]></Node>
<StgValue><ssdm name="current_4"/></StgValue>
</operation>

<operation id="1313" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:309 %add_ln71_22 = add i20 %add_ln71_18, i20 %add_ln71_19

]]></Node>
<StgValue><ssdm name="add_ln71_22"/></StgValue>
</operation>

<operation id="1314" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:310 %current_5 = add i20 %add_ln71_22, i20 %current_4

]]></Node>
<StgValue><ssdm name="current_5"/></StgValue>
</operation>

<operation id="1315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:311 %trunc_ln72_2 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_5, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_2"/></StgValue>
</operation>

<operation id="1316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:312 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="1317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:320 %sext_ln59_156 = sext i19 %mult_res_131

]]></Node>
<StgValue><ssdm name="sext_ln59_156"/></StgValue>
</operation>

<operation id="1318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:321 %rend257 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend257"/></StgValue>
</operation>

<operation id="1319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:322 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="1320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:330 %rend253 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend253"/></StgValue>
</operation>

<operation id="1321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:331 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="1322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:339 %sext_ln59_157 = sext i19 %mult_res_26

]]></Node>
<StgValue><ssdm name="sext_ln59_157"/></StgValue>
</operation>

<operation id="1323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:340 %rend249 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend249"/></StgValue>
</operation>

<operation id="1324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:341 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="1325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:350 %rend245 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend245"/></StgValue>
</operation>

<operation id="1326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:351 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="1327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:360 %rend237 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend237"/></StgValue>
</operation>

<operation id="1328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:361 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="1329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:369 %rend233 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend233"/></StgValue>
</operation>

<operation id="1330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:370 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="1331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:378 %rend229 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend229"/></StgValue>
</operation>

<operation id="1332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:379 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="1333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:388 %rend225 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend225"/></StgValue>
</operation>

<operation id="1334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:389 %current_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_352814_load, i4 0

]]></Node>
<StgValue><ssdm name="current_6"/></StgValue>
</operation>

<operation id="1335" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:392 %add_ln71_27 = add i20 %sext_ln59_156, i20 %sext_ln59_157

]]></Node>
<StgValue><ssdm name="add_ln71_27"/></StgValue>
</operation>

<operation id="1336" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:395 %add_ln71_30 = add i20 %add_ln71_29, i20 %add_ln71_27

]]></Node>
<StgValue><ssdm name="add_ln71_30"/></StgValue>
</operation>

<operation id="1337" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:396 %add_ln71_26 = add i20 %add_ln71_30, i20 %add_ln71_25

]]></Node>
<StgValue><ssdm name="add_ln71_26"/></StgValue>
</operation>

<operation id="1338" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:397 %current_7 = add i20 %add_ln71_26, i20 %current_6

]]></Node>
<StgValue><ssdm name="current_7"/></StgValue>
</operation>

<operation id="1339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:398 %trunc_ln72_3 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_7, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_3"/></StgValue>
</operation>

<operation id="1340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:399 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="1341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:407 %rend221 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend221"/></StgValue>
</operation>

<operation id="1342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:408 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="1343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:416 %rend215 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend215"/></StgValue>
</operation>

<operation id="1344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:417 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="1345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:426 %rend211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend211"/></StgValue>
</operation>

<operation id="1346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:427 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="1347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:435 %rend207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend207"/></StgValue>
</operation>

<operation id="1348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:436 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="1349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:445 %rend203 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend203"/></StgValue>
</operation>

<operation id="1350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:446 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="1351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:454 %rend199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend199"/></StgValue>
</operation>

<operation id="1352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:455 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="1353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:463 %rend193 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend193"/></StgValue>
</operation>

<operation id="1354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:464 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="1355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:472 %rend189 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend189"/></StgValue>
</operation>

<operation id="1356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:473 %current_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_452913_load, i4 0

]]></Node>
<StgValue><ssdm name="current_8"/></StgValue>
</operation>

<operation id="1357" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:476 %add_ln71_35 = add i20 %mult_res_37, i20 %mult_res_38

]]></Node>
<StgValue><ssdm name="add_ln71_35"/></StgValue>
</operation>

<operation id="1358" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:479 %add_ln71_38 = add i20 %add_ln71_37, i20 %add_ln71_35

]]></Node>
<StgValue><ssdm name="add_ln71_38"/></StgValue>
</operation>

<operation id="1359" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:480 %add_ln71_34 = add i20 %add_ln71_38, i20 %add_ln71_32

]]></Node>
<StgValue><ssdm name="add_ln71_34"/></StgValue>
</operation>

<operation id="1360" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:481 %current_9 = add i20 %add_ln71_34, i20 %current_8

]]></Node>
<StgValue><ssdm name="current_9"/></StgValue>
</operation>

<operation id="1361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:482 %trunc_ln72_4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_9, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_4"/></StgValue>
</operation>

<operation id="1362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:483 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="1363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:491 %rend185 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend185"/></StgValue>
</operation>

<operation id="1364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:492 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="1365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:500 %rend181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend181"/></StgValue>
</operation>

<operation id="1366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:501 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="1367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:510 %rend177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend177"/></StgValue>
</operation>

<operation id="1368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:511 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="1369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:519 %rend171 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend171"/></StgValue>
</operation>

<operation id="1370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:520 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="1371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:528 %rend167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend167"/></StgValue>
</operation>

<operation id="1372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:529 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="1373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:537 %rend163 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend163"/></StgValue>
</operation>

<operation id="1374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:538 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="1375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:546 %rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend159"/></StgValue>
</operation>

<operation id="1376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:547 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="1377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:555 %rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend155"/></StgValue>
</operation>

<operation id="1378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:556 %current_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_553012_load, i4 0

]]></Node>
<StgValue><ssdm name="current_10"/></StgValue>
</operation>

<operation id="1379" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:559 %add_ln71_43 = add i20 %mult_res_44, i20 %mult_res_45

]]></Node>
<StgValue><ssdm name="add_ln71_43"/></StgValue>
</operation>

<operation id="1380" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:562 %add_ln71_46 = add i20 %add_ln71_45, i20 %add_ln71_43

]]></Node>
<StgValue><ssdm name="add_ln71_46"/></StgValue>
</operation>

<operation id="1381" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:563 %add_ln71_42 = add i20 %add_ln71_46, i20 %add_ln71_40

]]></Node>
<StgValue><ssdm name="add_ln71_42"/></StgValue>
</operation>

<operation id="1382" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:564 %current_11 = add i20 %add_ln71_42, i20 %current_10

]]></Node>
<StgValue><ssdm name="current_11"/></StgValue>
</operation>

<operation id="1383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:565 %trunc_ln72_5 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_11, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_5"/></StgValue>
</operation>

<operation id="1384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:566 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="1385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:574 %sext_ln59_164 = sext i19 %mult_res_134

]]></Node>
<StgValue><ssdm name="sext_ln59_164"/></StgValue>
</operation>

<operation id="1386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:575 %rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend149"/></StgValue>
</operation>

<operation id="1387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:576 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="1388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:584 %rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend145"/></StgValue>
</operation>

<operation id="1389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:585 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="1390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:593 %sext_ln59_165 = sext i19 %mult_res_50

]]></Node>
<StgValue><ssdm name="sext_ln59_165"/></StgValue>
</operation>

<operation id="1391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:594 %rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend141"/></StgValue>
</operation>

<operation id="1392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:595 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="1393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:604 %rend137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend137"/></StgValue>
</operation>

<operation id="1394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:605 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="1395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:614 %rend133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend133"/></StgValue>
</operation>

<operation id="1396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:615 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="1397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:624 %rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend127"/></StgValue>
</operation>

<operation id="1398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:625 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="1399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:633 %rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend123"/></StgValue>
</operation>

<operation id="1400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:634 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="1401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:642 %rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend119"/></StgValue>
</operation>

<operation id="1402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:643 %current_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_653111_load, i4 0

]]></Node>
<StgValue><ssdm name="current_12"/></StgValue>
</operation>

<operation id="1403" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:646 %add_ln71_51 = add i20 %sext_ln59_164, i20 %sext_ln59_165

]]></Node>
<StgValue><ssdm name="add_ln71_51"/></StgValue>
</operation>

<operation id="1404" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:649 %add_ln71_54 = add i20 %add_ln71_53, i20 %add_ln71_51

]]></Node>
<StgValue><ssdm name="add_ln71_54"/></StgValue>
</operation>

<operation id="1405" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:650 %add_ln71_50 = add i20 %add_ln71_54, i20 %add_ln71_49

]]></Node>
<StgValue><ssdm name="add_ln71_50"/></StgValue>
</operation>

<operation id="1406" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:651 %current_13 = add i20 %add_ln71_50, i20 %current_12

]]></Node>
<StgValue><ssdm name="current_13"/></StgValue>
</operation>

<operation id="1407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:652 %trunc_ln72_6 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_13, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_6"/></StgValue>
</operation>

<operation id="1408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:653 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="1409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:662 %rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend115"/></StgValue>
</operation>

<operation id="1410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:663 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="1411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:671 %rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend111"/></StgValue>
</operation>

<operation id="1412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:672 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="1413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:680 %rend105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend105"/></StgValue>
</operation>

<operation id="1414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:681 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="1415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:690 %rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend101"/></StgValue>
</operation>

<operation id="1416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:691 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="1417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:699 %rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend97"/></StgValue>
</operation>

<operation id="1418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:700 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="1419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:708 %rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend93"/></StgValue>
</operation>

<operation id="1420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:709 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="1421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:717 %rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend89"/></StgValue>
</operation>

<operation id="1422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:718 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="1423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:726 %rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend83"/></StgValue>
</operation>

<operation id="1424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:727 %current_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_753210_load, i4 0

]]></Node>
<StgValue><ssdm name="current_14"/></StgValue>
</operation>

<operation id="1425" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:734 %add_ln71_62 = add i20 %add_ln71_58, i20 %add_ln71_61

]]></Node>
<StgValue><ssdm name="add_ln71_62"/></StgValue>
</operation>

<operation id="1426" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:735 %current_15 = add i20 %add_ln71_62, i20 %current_14

]]></Node>
<StgValue><ssdm name="current_15"/></StgValue>
</operation>

<operation id="1427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:736 %trunc_ln72_7 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_15, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_7"/></StgValue>
</operation>

<operation id="1428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:737 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="1429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:745 %rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend79"/></StgValue>
</operation>

<operation id="1430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:746 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="1431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:754 %sext_ln59_171 = sext i19 %mult_res_65

]]></Node>
<StgValue><ssdm name="sext_ln59_171"/></StgValue>
</operation>

<operation id="1432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:755 %rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend75"/></StgValue>
</operation>

<operation id="1433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:756 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="1434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:764 %rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend71"/></StgValue>
</operation>

<operation id="1435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:765 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="1436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:773 %sext_ln59_172 = sext i19 %mult_res_67

]]></Node>
<StgValue><ssdm name="sext_ln59_172"/></StgValue>
</operation>

<operation id="1437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:774 %rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="1438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:775 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="1439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:784 %rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="1440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:785 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="1441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:794 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="1442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:795 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="1443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:803 %rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend53"/></StgValue>
</operation>

<operation id="1444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:804 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="1445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:813 %rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend49"/></StgValue>
</operation>

<operation id="1446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:814 %current_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_85339_load, i4 0

]]></Node>
<StgValue><ssdm name="current_16"/></StgValue>
</operation>

<operation id="1447" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:817 %add_ln71_67 = add i20 %sext_ln59_171, i20 %sext_ln59_172

]]></Node>
<StgValue><ssdm name="add_ln71_67"/></StgValue>
</operation>

<operation id="1448" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:820 %add_ln71_70 = add i20 %add_ln71_69, i20 %add_ln71_67

]]></Node>
<StgValue><ssdm name="add_ln71_70"/></StgValue>
</operation>

<operation id="1449" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:821 %add_ln71_66 = add i20 %add_ln71_70, i20 %add_ln71_64

]]></Node>
<StgValue><ssdm name="add_ln71_66"/></StgValue>
</operation>

<operation id="1450" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:822 %current_17 = add i20 %add_ln71_66, i20 %current_16

]]></Node>
<StgValue><ssdm name="current_17"/></StgValue>
</operation>

<operation id="1451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:823 %trunc_ln72_8 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_17, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_8"/></StgValue>
</operation>

<operation id="1452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:824 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="1453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:832 %rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend45"/></StgValue>
</operation>

<operation id="1454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:833 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="1455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:842 %rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="1456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:843 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="1457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:852 %rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="1458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:853 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="1459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:861 %rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend31"/></StgValue>
</operation>

<operation id="1460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:862 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="1461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:870 %rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend27"/></StgValue>
</operation>

<operation id="1462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:871 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="1463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:880 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="1464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:881 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="1465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:889 %rend525 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend525"/></StgValue>
</operation>

<operation id="1466" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:890 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="1467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:898 %rend521 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend521"/></StgValue>
</operation>

<operation id="1468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:899 %current_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_95348_load, i4 0

]]></Node>
<StgValue><ssdm name="current_18"/></StgValue>
</operation>

<operation id="1469" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:902 %add_ln71_75 = add i20 %mult_res_78, i20 %mult_res_79

]]></Node>
<StgValue><ssdm name="add_ln71_75"/></StgValue>
</operation>

<operation id="1470" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:905 %add_ln71_78 = add i20 %add_ln71_77, i20 %add_ln71_75

]]></Node>
<StgValue><ssdm name="add_ln71_78"/></StgValue>
</operation>

<operation id="1471" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:906 %add_ln71_74 = add i20 %add_ln71_78, i20 %add_ln71_72

]]></Node>
<StgValue><ssdm name="add_ln71_74"/></StgValue>
</operation>

<operation id="1472" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:907 %current_19 = add i20 %add_ln71_74, i20 %current_18

]]></Node>
<StgValue><ssdm name="current_19"/></StgValue>
</operation>

<operation id="1473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:908 %trunc_ln72_9 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_19, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_9"/></StgValue>
</operation>

<operation id="1474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:909 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="1475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:917 %sext_ln59_179 = sext i19 %mult_res_138

]]></Node>
<StgValue><ssdm name="sext_ln59_179"/></StgValue>
</operation>

<operation id="1476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:918 %rend517 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend517"/></StgValue>
</operation>

<operation id="1477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:919 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="1478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:927 %rend513 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend513"/></StgValue>
</operation>

<operation id="1479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:928 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="1480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:937 %rend509 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend509"/></StgValue>
</operation>

<operation id="1481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:938 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="1482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:946 %rend503 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend503"/></StgValue>
</operation>

<operation id="1483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:947 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="1484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:956 %rend499 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend499"/></StgValue>
</operation>

<operation id="1485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:957 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="1486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:965 %rend495 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend495"/></StgValue>
</operation>

<operation id="1487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:966 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="1488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:974 %rend491 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend491"/></StgValue>
</operation>

<operation id="1489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:975 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="1490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:984 %rend487 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend487"/></StgValue>
</operation>

<operation id="1491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:985 %current_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_105357_load, i4 0

]]></Node>
<StgValue><ssdm name="current_20"/></StgValue>
</operation>

<operation id="1492" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:988 %add_ln71_82 = add i20 %add_ln71_81, i20 %add_ln71_80

]]></Node>
<StgValue><ssdm name="add_ln71_82"/></StgValue>
</operation>

<operation id="1493" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:989 %add_ln71_83 = add i20 %current_20, i20 %sext_ln59_179

]]></Node>
<StgValue><ssdm name="add_ln71_83"/></StgValue>
</operation>

<operation id="1494" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:992 %add_ln71_86 = add i20 %add_ln71_85, i20 %add_ln71_83

]]></Node>
<StgValue><ssdm name="add_ln71_86"/></StgValue>
</operation>

<operation id="1495" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:993 %current_21 = add i20 %add_ln71_86, i20 %add_ln71_82

]]></Node>
<StgValue><ssdm name="current_21"/></StgValue>
</operation>

<operation id="1496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:994 %trunc_ln72_s = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_21, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_s"/></StgValue>
</operation>

<operation id="1497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:995 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="1498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1003 %rend481 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend481"/></StgValue>
</operation>

<operation id="1499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1004 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="1500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1013 %rend477 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend477"/></StgValue>
</operation>

<operation id="1501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1014 %rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin93"/></StgValue>
</operation>

<operation id="1502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1022 %rend473 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin93

]]></Node>
<StgValue><ssdm name="rend473"/></StgValue>
</operation>

<operation id="1503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1023 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="1504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1031 %rend469 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend469"/></StgValue>
</operation>

<operation id="1505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1032 %rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin95"/></StgValue>
</operation>

<operation id="1506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1040 %rend465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin95

]]></Node>
<StgValue><ssdm name="rend465"/></StgValue>
</operation>

<operation id="1507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1041 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="1508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1050 %rend459 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend459"/></StgValue>
</operation>

<operation id="1509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1051 %rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin97"/></StgValue>
</operation>

<operation id="1510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1059 %rend455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin97

]]></Node>
<StgValue><ssdm name="rend455"/></StgValue>
</operation>

<operation id="1511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1060 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="1512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1069 %rend451 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend451"/></StgValue>
</operation>

<operation id="1513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1070 %current_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_115366_load, i4 0

]]></Node>
<StgValue><ssdm name="current_22"/></StgValue>
</operation>

<operation id="1514" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1071 %add_ln71_88 = add i20 %mult_res_139, i20 %current_22

]]></Node>
<StgValue><ssdm name="add_ln71_88"/></StgValue>
</operation>

<operation id="1515" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1073 %add_ln71_90 = add i20 %add_ln71_89, i20 %add_ln71_88

]]></Node>
<StgValue><ssdm name="add_ln71_90"/></StgValue>
</operation>

<operation id="1516" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1074 %add_ln71_91 = add i20 %mult_res_92, i20 %mult_res_94

]]></Node>
<StgValue><ssdm name="add_ln71_91"/></StgValue>
</operation>

<operation id="1517" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1077 %add_ln71_94 = add i20 %add_ln71_93, i20 %add_ln71_91

]]></Node>
<StgValue><ssdm name="add_ln71_94"/></StgValue>
</operation>

<operation id="1518" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1078 %current_23 = add i20 %add_ln71_94, i20 %add_ln71_90

]]></Node>
<StgValue><ssdm name="current_23"/></StgValue>
</operation>

<operation id="1519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1079 %trunc_ln72_10 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_23, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_10"/></StgValue>
</operation>

<operation id="1520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1080 %rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin99"/></StgValue>
</operation>

<operation id="1521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1088 %rend447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin99

]]></Node>
<StgValue><ssdm name="rend447"/></StgValue>
</operation>

<operation id="1522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1089 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="1523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1097 %rend443 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend443"/></StgValue>
</operation>

<operation id="1524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1098 %rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin101"/></StgValue>
</operation>

<operation id="1525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1106 %rend437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin101

]]></Node>
<StgValue><ssdm name="rend437"/></StgValue>
</operation>

<operation id="1526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1107 %rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin102"/></StgValue>
</operation>

<operation id="1527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1115 %rend433 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin102

]]></Node>
<StgValue><ssdm name="rend433"/></StgValue>
</operation>

<operation id="1528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1116 %rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin103"/></StgValue>
</operation>

<operation id="1529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1125 %rend429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin103

]]></Node>
<StgValue><ssdm name="rend429"/></StgValue>
</operation>

<operation id="1530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1126 %rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin104"/></StgValue>
</operation>

<operation id="1531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1134 %rend425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin104

]]></Node>
<StgValue><ssdm name="rend425"/></StgValue>
</operation>

<operation id="1532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1135 %rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin105"/></StgValue>
</operation>

<operation id="1533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1144 %rend421 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin105

]]></Node>
<StgValue><ssdm name="rend421"/></StgValue>
</operation>

<operation id="1534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1145 %rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin106"/></StgValue>
</operation>

<operation id="1535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1153 %rend415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin106

]]></Node>
<StgValue><ssdm name="rend415"/></StgValue>
</operation>

<operation id="1536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1154 %current_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_125375_load, i4 0

]]></Node>
<StgValue><ssdm name="current_24"/></StgValue>
</operation>

<operation id="1537" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1155 %add_ln71_96 = add i20 %mult_res_140, i20 %current_24

]]></Node>
<StgValue><ssdm name="add_ln71_96"/></StgValue>
</operation>

<operation id="1538" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1157 %add_ln71_98 = add i20 %add_ln71_97, i20 %add_ln71_96

]]></Node>
<StgValue><ssdm name="add_ln71_98"/></StgValue>
</operation>

<operation id="1539" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1158 %add_ln71_99 = add i20 %mult_res_99, i20 %mult_res_101

]]></Node>
<StgValue><ssdm name="add_ln71_99"/></StgValue>
</operation>

<operation id="1540" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1161 %add_ln71_102 = add i20 %add_ln71_101, i20 %add_ln71_99

]]></Node>
<StgValue><ssdm name="add_ln71_102"/></StgValue>
</operation>

<operation id="1541" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1162 %current_25 = add i20 %add_ln71_102, i20 %add_ln71_98

]]></Node>
<StgValue><ssdm name="current_25"/></StgValue>
</operation>

<operation id="1542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1163 %trunc_ln72_11 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_25, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_11"/></StgValue>
</operation>

<operation id="1543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1164 %rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin107"/></StgValue>
</operation>

<operation id="1544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1173 %rend411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin107

]]></Node>
<StgValue><ssdm name="rend411"/></StgValue>
</operation>

<operation id="1545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1174 %rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin108"/></StgValue>
</operation>

<operation id="1546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1183 %rend407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin108

]]></Node>
<StgValue><ssdm name="rend407"/></StgValue>
</operation>

<operation id="1547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1184 %rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin109"/></StgValue>
</operation>

<operation id="1548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1192 %rend403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin109

]]></Node>
<StgValue><ssdm name="rend403"/></StgValue>
</operation>

<operation id="1549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1193 %rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin110"/></StgValue>
</operation>

<operation id="1550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1201 %rend399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin110

]]></Node>
<StgValue><ssdm name="rend399"/></StgValue>
</operation>

<operation id="1551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1202 %rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin111"/></StgValue>
</operation>

<operation id="1552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1210 %rend393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin111

]]></Node>
<StgValue><ssdm name="rend393"/></StgValue>
</operation>

<operation id="1553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1211 %rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin112"/></StgValue>
</operation>

<operation id="1554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1219 %rend389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin112

]]></Node>
<StgValue><ssdm name="rend389"/></StgValue>
</operation>

<operation id="1555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1220 %rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin113"/></StgValue>
</operation>

<operation id="1556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1228 %rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin113

]]></Node>
<StgValue><ssdm name="rend385"/></StgValue>
</operation>

<operation id="1557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1229 %rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin114"/></StgValue>
</operation>

<operation id="1558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1238 %rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin114

]]></Node>
<StgValue><ssdm name="rend381"/></StgValue>
</operation>

<operation id="1559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1239 %current_26 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_135384_load, i4 0

]]></Node>
<StgValue><ssdm name="current_26"/></StgValue>
</operation>

<operation id="1560" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1242 %add_ln71_106 = add i20 %add_ln71_105, i20 %add_ln71_104

]]></Node>
<StgValue><ssdm name="add_ln71_106"/></StgValue>
</operation>

<operation id="1561" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1243 %add_ln71_107 = add i20 %mult_res_110, i20 %current_26

]]></Node>
<StgValue><ssdm name="add_ln71_107"/></StgValue>
</operation>

<operation id="1562" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1246 %add_ln71_110 = add i20 %add_ln71_109, i20 %add_ln71_107

]]></Node>
<StgValue><ssdm name="add_ln71_110"/></StgValue>
</operation>

<operation id="1563" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1247 %current_27 = add i20 %add_ln71_110, i20 %add_ln71_106

]]></Node>
<StgValue><ssdm name="current_27"/></StgValue>
</operation>

<operation id="1564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1248 %trunc_ln72_12 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_27, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_12"/></StgValue>
</operation>

<operation id="1565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1249 %rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin115"/></StgValue>
</operation>

<operation id="1566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1257 %sext_ln59_191 = sext i19 %mult_res_142

]]></Node>
<StgValue><ssdm name="sext_ln59_191"/></StgValue>
</operation>

<operation id="1567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1258 %rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin115

]]></Node>
<StgValue><ssdm name="rend377"/></StgValue>
</operation>

<operation id="1568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1259 %rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin116"/></StgValue>
</operation>

<operation id="1569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1267 %sext_ln59_192 = sext i19 %mult_res_113

]]></Node>
<StgValue><ssdm name="sext_ln59_192"/></StgValue>
</operation>

<operation id="1570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1268 %rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin116

]]></Node>
<StgValue><ssdm name="rend371"/></StgValue>
</operation>

<operation id="1571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1269 %rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin117"/></StgValue>
</operation>

<operation id="1572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1277 %sext_ln59_193 = sext i19 %mult_res_114

]]></Node>
<StgValue><ssdm name="sext_ln59_193"/></StgValue>
</operation>

<operation id="1573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1278 %rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin117

]]></Node>
<StgValue><ssdm name="rend367"/></StgValue>
</operation>

<operation id="1574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1279 %rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin118"/></StgValue>
</operation>

<operation id="1575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1287 %rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin118

]]></Node>
<StgValue><ssdm name="rend351"/></StgValue>
</operation>

<operation id="1576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1288 %rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin119"/></StgValue>
</operation>

<operation id="1577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1297 %rend307 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin119

]]></Node>
<StgValue><ssdm name="rend307"/></StgValue>
</operation>

<operation id="1578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1298 %rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin120"/></StgValue>
</operation>

<operation id="1579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1306 %rend263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin120

]]></Node>
<StgValue><ssdm name="rend263"/></StgValue>
</operation>

<operation id="1580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1307 %rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin121"/></StgValue>
</operation>

<operation id="1581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1316 %rend217 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin121

]]></Node>
<StgValue><ssdm name="rend217"/></StgValue>
</operation>

<operation id="1582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1317 %rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin122"/></StgValue>
</operation>

<operation id="1583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1326 %rend173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin122

]]></Node>
<StgValue><ssdm name="rend173"/></StgValue>
</operation>

<operation id="1584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1327 %current_28 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_145393_load, i4 0

]]></Node>
<StgValue><ssdm name="current_28"/></StgValue>
</operation>

<operation id="1585" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1329 %add_ln71_113 = add i20 %current_28, i20 %sext_ln59_191

]]></Node>
<StgValue><ssdm name="add_ln71_113"/></StgValue>
</operation>

<operation id="1586" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1330 %add_ln71_114 = add i20 %add_ln71_113, i20 %add_ln71_112

]]></Node>
<StgValue><ssdm name="add_ln71_114"/></StgValue>
</operation>

<operation id="1587" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1331 %add_ln71_115 = add i20 %sext_ln59_192, i20 %sext_ln59_193

]]></Node>
<StgValue><ssdm name="add_ln71_115"/></StgValue>
</operation>

<operation id="1588" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1334 %add_ln71_118 = add i20 %add_ln71_117, i20 %add_ln71_115

]]></Node>
<StgValue><ssdm name="add_ln71_118"/></StgValue>
</operation>

<operation id="1589" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1335 %current_29 = add i20 %add_ln71_118, i20 %add_ln71_114

]]></Node>
<StgValue><ssdm name="current_29"/></StgValue>
</operation>

<operation id="1590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1336 %trunc_ln72_13 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_29, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_13"/></StgValue>
</operation>

<operation id="1591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1337 %rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin123"/></StgValue>
</operation>

<operation id="1592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1345 %rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin123

]]></Node>
<StgValue><ssdm name="rend129"/></StgValue>
</operation>

<operation id="1593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1346 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="1594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1354 %sext_ln59_197 = sext i19 %mult_res_121

]]></Node>
<StgValue><ssdm name="sext_ln59_197"/></StgValue>
</operation>

<operation id="1595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1355 %rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend85"/></StgValue>
</operation>

<operation id="1596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1356 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="1597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1365 %rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>

<operation id="1598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1366 %rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin124"/></StgValue>
</operation>

<operation id="1599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1374 %rend505 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin124

]]></Node>
<StgValue><ssdm name="rend505"/></StgValue>
</operation>

<operation id="1600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1375 %rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin125"/></StgValue>
</operation>

<operation id="1601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1383 %rend461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin125

]]></Node>
<StgValue><ssdm name="rend461"/></StgValue>
</operation>

<operation id="1602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1384 %rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin126"/></StgValue>
</operation>

<operation id="1603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1392 %rend417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin126

]]></Node>
<StgValue><ssdm name="rend417"/></StgValue>
</operation>

<operation id="1604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1393 %rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin127"/></StgValue>
</operation>

<operation id="1605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1402 %rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin127

]]></Node>
<StgValue><ssdm name="rend373"/></StgValue>
</operation>

<operation id="1606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1403 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="1607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1412 %rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend17"/></StgValue>
</operation>

<operation id="1608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1413 %current_30 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %conv5_i_i_i_155402_load, i4 0

]]></Node>
<StgValue><ssdm name="current_30"/></StgValue>
</operation>

<operation id="1609" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1414 %add_ln71_120 = add i20 %mult_res_143, i20 %current_30

]]></Node>
<StgValue><ssdm name="add_ln71_120"/></StgValue>
</operation>

<operation id="1610" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1416 %add_ln71_122 = add i20 %add_ln71_121, i20 %add_ln71_120

]]></Node>
<StgValue><ssdm name="add_ln71_122"/></StgValue>
</operation>

<operation id="1611" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1417 %add_ln71_123 = add i20 %mult_res_125, i20 %sext_ln59_197

]]></Node>
<StgValue><ssdm name="add_ln71_123"/></StgValue>
</operation>

<operation id="1612" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1420 %add_ln71_126 = add i20 %add_ln71_125, i20 %add_ln71_123

]]></Node>
<StgValue><ssdm name="add_ln71_126"/></StgValue>
</operation>

<operation id="1613" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1421 %current_31 = add i20 %add_ln71_126, i20 %add_ln71_122

]]></Node>
<StgValue><ssdm name="current_31"/></StgValue>
</operation>

<operation id="1614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1422 %trunc_ln72_14 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %current_31, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_14"/></StgValue>
</operation>

<operation id="1615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1425 %store_ln72 = store i16 %trunc_ln, i16 %conv5_i_i_i52517

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1426 %store_ln72 = store i16 %trunc_ln72_1, i16 %conv5_i_i_i_152616

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1427 %store_ln72 = store i16 %trunc_ln72_2, i16 %conv5_i_i_i_252715

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1428 %store_ln72 = store i16 %trunc_ln72_3, i16 %conv5_i_i_i_352814

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1429 %store_ln72 = store i16 %trunc_ln72_4, i16 %conv5_i_i_i_452913

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1430 %store_ln72 = store i16 %trunc_ln72_5, i16 %conv5_i_i_i_553012

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1431 %store_ln72 = store i16 %trunc_ln72_6, i16 %conv5_i_i_i_653111

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1432 %store_ln72 = store i16 %trunc_ln72_7, i16 %conv5_i_i_i_753210

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1433 %store_ln72 = store i16 %trunc_ln72_8, i16 %conv5_i_i_i_85339

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1434 %store_ln72 = store i16 %trunc_ln72_9, i16 %conv5_i_i_i_95348

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1435 %store_ln72 = store i16 %trunc_ln72_s, i16 %conv5_i_i_i_105357

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1436 %store_ln72 = store i16 %trunc_ln72_10, i16 %conv5_i_i_i_115366

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1437 %store_ln72 = store i16 %trunc_ln72_11, i16 %conv5_i_i_i_125375

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1438 %store_ln72 = store i16 %trunc_ln72_12, i16 %conv5_i_i_i_135384

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1439 %store_ln72 = store i16 %trunc_ln72_13, i16 %conv5_i_i_i_145393

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_44_1.255:1440 %store_ln72 = store i16 %trunc_ln72_14, i16 %conv5_i_i_i_155402

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1631" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:16 %icmp_ln8 = icmp_sgt  i16 %trunc_ln, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="1632" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:19 %icmp_ln8_1 = icmp_sgt  i16 %trunc_ln72_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_1"/></StgValue>
</operation>

<operation id="1633" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:22 %icmp_ln8_2 = icmp_sgt  i16 %trunc_ln72_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_2"/></StgValue>
</operation>

<operation id="1634" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:25 %icmp_ln8_3 = icmp_sgt  i16 %trunc_ln72_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_3"/></StgValue>
</operation>

<operation id="1635" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:28 %icmp_ln8_4 = icmp_sgt  i16 %trunc_ln72_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_4"/></StgValue>
</operation>

<operation id="1636" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:31 %icmp_ln8_5 = icmp_sgt  i16 %trunc_ln72_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_5"/></StgValue>
</operation>

<operation id="1637" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:34 %icmp_ln8_6 = icmp_sgt  i16 %trunc_ln72_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_6"/></StgValue>
</operation>

<operation id="1638" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:37 %icmp_ln8_7 = icmp_sgt  i16 %trunc_ln72_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_7"/></StgValue>
</operation>

<operation id="1639" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:40 %icmp_ln8_8 = icmp_sgt  i16 %trunc_ln72_8, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_8"/></StgValue>
</operation>

<operation id="1640" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:43 %icmp_ln8_9 = icmp_sgt  i16 %trunc_ln72_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_9"/></StgValue>
</operation>

<operation id="1641" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:46 %icmp_ln8_10 = icmp_sgt  i16 %trunc_ln72_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_10"/></StgValue>
</operation>

<operation id="1642" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:49 %icmp_ln8_11 = icmp_sgt  i16 %trunc_ln72_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_11"/></StgValue>
</operation>

<operation id="1643" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:52 %icmp_ln8_12 = icmp_sgt  i16 %trunc_ln72_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_12"/></StgValue>
</operation>

<operation id="1644" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:55 %icmp_ln8_13 = icmp_sgt  i16 %trunc_ln72_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_13"/></StgValue>
</operation>

<operation id="1645" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:58 %icmp_ln8_14 = icmp_sgt  i16 %trunc_ln72_13, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_14"/></StgValue>
</operation>

<operation id="1646" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body54:61 %icmp_ln8_15 = icmp_sgt  i16 %trunc_ln72_14, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:0 %trunc_ln38_1 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_31, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="1648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:1 %trunc_ln38_2 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_29, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_2"/></StgValue>
</operation>

<operation id="1649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:2 %trunc_ln38_3 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_27, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_3"/></StgValue>
</operation>

<operation id="1650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:3 %trunc_ln38_4 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_25, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_4"/></StgValue>
</operation>

<operation id="1651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:4 %trunc_ln38_5 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_23, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_5"/></StgValue>
</operation>

<operation id="1652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:5 %trunc_ln38_6 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_21, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_6"/></StgValue>
</operation>

<operation id="1653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:6 %trunc_ln38_7 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_19, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_7"/></StgValue>
</operation>

<operation id="1654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:7 %trunc_ln38_8 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_17, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_8"/></StgValue>
</operation>

<operation id="1655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:8 %trunc_ln38_9 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_15, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_9"/></StgValue>
</operation>

<operation id="1656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:9 %trunc_ln38_s = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_13, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_s"/></StgValue>
</operation>

<operation id="1657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:10 %trunc_ln38_10 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_11, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_10"/></StgValue>
</operation>

<operation id="1658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:11 %trunc_ln38_11 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_9, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_11"/></StgValue>
</operation>

<operation id="1659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:12 %trunc_ln38_12 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_7, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_12"/></StgValue>
</operation>

<operation id="1660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:13 %trunc_ln38_13 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_5, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_13"/></StgValue>
</operation>

<operation id="1661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:14 %trunc_ln38_14 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_3, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_14"/></StgValue>
</operation>

<operation id="1662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body54:15 %trunc_ln38_15 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %current_1, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln38_15"/></StgValue>
</operation>

<operation id="1663" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:17 %select_ln8 = select i1 %icmp_ln8, i15 %trunc_ln38_15, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="1664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="15">
<![CDATA[
for.body54:18 %zext_ln8 = zext i15 %select_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="1665" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:20 %select_ln8_1 = select i1 %icmp_ln8_1, i15 %trunc_ln38_14, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_1"/></StgValue>
</operation>

<operation id="1666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="15">
<![CDATA[
for.body54:21 %zext_ln8_1 = zext i15 %select_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="1667" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:23 %select_ln8_2 = select i1 %icmp_ln8_2, i15 %trunc_ln38_13, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_2"/></StgValue>
</operation>

<operation id="1668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="15">
<![CDATA[
for.body54:24 %zext_ln8_2 = zext i15 %select_ln8_2

]]></Node>
<StgValue><ssdm name="zext_ln8_2"/></StgValue>
</operation>

<operation id="1669" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:26 %select_ln8_3 = select i1 %icmp_ln8_3, i15 %trunc_ln38_12, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_3"/></StgValue>
</operation>

<operation id="1670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="15">
<![CDATA[
for.body54:27 %zext_ln8_3 = zext i15 %select_ln8_3

]]></Node>
<StgValue><ssdm name="zext_ln8_3"/></StgValue>
</operation>

<operation id="1671" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:29 %select_ln8_4 = select i1 %icmp_ln8_4, i15 %trunc_ln38_11, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_4"/></StgValue>
</operation>

<operation id="1672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="15">
<![CDATA[
for.body54:30 %zext_ln8_4 = zext i15 %select_ln8_4

]]></Node>
<StgValue><ssdm name="zext_ln8_4"/></StgValue>
</operation>

<operation id="1673" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:32 %select_ln8_5 = select i1 %icmp_ln8_5, i15 %trunc_ln38_10, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_5"/></StgValue>
</operation>

<operation id="1674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="15">
<![CDATA[
for.body54:33 %zext_ln8_5 = zext i15 %select_ln8_5

]]></Node>
<StgValue><ssdm name="zext_ln8_5"/></StgValue>
</operation>

<operation id="1675" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:35 %select_ln8_6 = select i1 %icmp_ln8_6, i15 %trunc_ln38_s, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_6"/></StgValue>
</operation>

<operation id="1676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="15">
<![CDATA[
for.body54:36 %zext_ln8_6 = zext i15 %select_ln8_6

]]></Node>
<StgValue><ssdm name="zext_ln8_6"/></StgValue>
</operation>

<operation id="1677" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:38 %select_ln8_7 = select i1 %icmp_ln8_7, i15 %trunc_ln38_9, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_7"/></StgValue>
</operation>

<operation id="1678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="15">
<![CDATA[
for.body54:39 %zext_ln8_7 = zext i15 %select_ln8_7

]]></Node>
<StgValue><ssdm name="zext_ln8_7"/></StgValue>
</operation>

<operation id="1679" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:41 %select_ln8_8 = select i1 %icmp_ln8_8, i15 %trunc_ln38_8, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_8"/></StgValue>
</operation>

<operation id="1680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="15">
<![CDATA[
for.body54:42 %zext_ln8_8 = zext i15 %select_ln8_8

]]></Node>
<StgValue><ssdm name="zext_ln8_8"/></StgValue>
</operation>

<operation id="1681" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:44 %select_ln8_9 = select i1 %icmp_ln8_9, i15 %trunc_ln38_7, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_9"/></StgValue>
</operation>

<operation id="1682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="15">
<![CDATA[
for.body54:45 %zext_ln8_9 = zext i15 %select_ln8_9

]]></Node>
<StgValue><ssdm name="zext_ln8_9"/></StgValue>
</operation>

<operation id="1683" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:47 %select_ln8_10 = select i1 %icmp_ln8_10, i15 %trunc_ln38_6, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_10"/></StgValue>
</operation>

<operation id="1684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="15">
<![CDATA[
for.body54:48 %zext_ln8_10 = zext i15 %select_ln8_10

]]></Node>
<StgValue><ssdm name="zext_ln8_10"/></StgValue>
</operation>

<operation id="1685" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:50 %select_ln8_11 = select i1 %icmp_ln8_11, i15 %trunc_ln38_5, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_11"/></StgValue>
</operation>

<operation id="1686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="15">
<![CDATA[
for.body54:51 %zext_ln8_11 = zext i15 %select_ln8_11

]]></Node>
<StgValue><ssdm name="zext_ln8_11"/></StgValue>
</operation>

<operation id="1687" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:53 %select_ln8_12 = select i1 %icmp_ln8_12, i15 %trunc_ln38_4, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_12"/></StgValue>
</operation>

<operation id="1688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="15">
<![CDATA[
for.body54:54 %zext_ln8_12 = zext i15 %select_ln8_12

]]></Node>
<StgValue><ssdm name="zext_ln8_12"/></StgValue>
</operation>

<operation id="1689" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:56 %select_ln8_13 = select i1 %icmp_ln8_13, i15 %trunc_ln38_3, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_13"/></StgValue>
</operation>

<operation id="1690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="15">
<![CDATA[
for.body54:57 %zext_ln8_13 = zext i15 %select_ln8_13

]]></Node>
<StgValue><ssdm name="zext_ln8_13"/></StgValue>
</operation>

<operation id="1691" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:59 %select_ln8_14 = select i1 %icmp_ln8_14, i15 %trunc_ln38_2, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_14"/></StgValue>
</operation>

<operation id="1692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="15">
<![CDATA[
for.body54:60 %zext_ln8_14 = zext i15 %select_ln8_14

]]></Node>
<StgValue><ssdm name="zext_ln8_14"/></StgValue>
</operation>

<operation id="1693" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body54:62 %select_ln8_15 = select i1 %icmp_ln8_15, i15 %trunc_ln38_1, i15 0

]]></Node>
<StgValue><ssdm name="select_ln8_15"/></StgValue>
</operation>

<operation id="1694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="15">
<![CDATA[
for.body54:63 %zext_ln80 = zext i15 %select_ln8_15

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="1695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:64 %mrv = insertvalue i256 <undef>, i16 %zext_ln8

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="1696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:65 %mrv_1 = insertvalue i256 %mrv, i16 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="1697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:66 %mrv_2 = insertvalue i256 %mrv_1, i16 %zext_ln8_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="1698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:67 %mrv_3 = insertvalue i256 %mrv_2, i16 %zext_ln8_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="1699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:68 %mrv_4 = insertvalue i256 %mrv_3, i16 %zext_ln8_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="1700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:69 %mrv_5 = insertvalue i256 %mrv_4, i16 %zext_ln8_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="1701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:70 %mrv_6 = insertvalue i256 %mrv_5, i16 %zext_ln8_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="1702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:71 %mrv_7 = insertvalue i256 %mrv_6, i16 %zext_ln8_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="1703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:72 %mrv_8 = insertvalue i256 %mrv_7, i16 %zext_ln8_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="1704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:73 %mrv_9 = insertvalue i256 %mrv_8, i16 %zext_ln8_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="1705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:74 %mrv_s = insertvalue i256 %mrv_9, i16 %zext_ln8_10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="1706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:75 %mrv_10 = insertvalue i256 %mrv_s, i16 %zext_ln8_11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="1707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:76 %mrv_11 = insertvalue i256 %mrv_10, i16 %zext_ln8_12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="1708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:77 %mrv_12 = insertvalue i256 %mrv_11, i16 %zext_ln8_13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="1709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:78 %mrv_13 = insertvalue i256 %mrv_12, i16 %zext_ln8_14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="1710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
for.body54:79 %mrv_14 = insertvalue i256 %mrv_13, i16 %zext_ln80

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="1711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="256">
<![CDATA[
for.body54:80 %ret_ln80 = ret i256 %mrv_14

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
