bits script run started on Thu Feb 26 01:49:40 2015
run on machine eecad35.engr.sjsu.edu

Run with a clock period of 5.0
student names
  mohit gogri  4530
options syn False gates False
VCS simulation worked
NCverilog simulation worked
Synthesis finished OK
Gate level simulation worked
Completed the bits run
