<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: GenericISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="namespaces.html"><span>Namespace&nbsp;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>GenericISA Namespace Reference</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1BasicDecodeCache.html">BasicDecodeCache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1UPCState.html">UPCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::PanicFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a236b912e82ac2d867cfa989e6b3cd0f3">M5PanicFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::FatalFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a123108f715fe9882332d3d1634c7e9ba">M5FatalFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::WarnFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#afcd5c3f175cc45130e6de94a84e690fd">M5WarnFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::WarnOnceFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#ab0e3d44b32504fb10328019b69ebba64">M5WarnOnceFault</a></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0">iprAddressPseudoInst</a> (uint8_t func, uint8_t subfunc)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generate a generic IPR address that emulates a pseudo inst.  <a href="#a79a8335aadefb64d22e7fc06ac063ad0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">isGenericIprAccess</a> (const <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if this is an platform independent IPR access.  <a href="#a5570d3282731abc7bd1318962834300e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27">handleGenericIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handle generic IPR reads.  <a href="#a00bccb20a90fc1d430fdb216b0cbcf27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba">handleGenericIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handle generic IPR writes.  <a href="#a7dc6698871e6bf73dc20f6d5497bc8ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">handleIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Helper function to handle IPRs when the target architecture doesn't need its own IPR handling.  <a href="#a0b95fcdc1e1fe57dbb4fcad449a6efd8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a31c83a2af3232333d9a399a2878dc729">handleIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Helper function to handle IPRs when the target architecture doesn't need its own IPR handling.  <a href="#a31c83a2af3232333d9a399a2878dc729"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a939aceb5743e44971eea3453e44ea763">m5Syscall</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#aa6cdeb68dcdfa5d983da90ac83807ce1">m5PageFault</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a960fce0270870fc775ac34cc401036ba">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#ad7647a2fd4c0b3a52c3039868605af36">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1UPCState.html">UPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a1ee53cba61e057cc025be65f71694001">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a07062a2b0f755aa5b023fb796d2dceed">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a1a1f8cedf03d8454ef5e4988a9552023">IPR_CLASS_SHIFT</a> = 48</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory requests with the MMAPPED_IPR flag are generally mapped to registers.  <a href="#a1a1f8cedf03d8454ef5e4988a9552023"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a79d8e448794b1c085a3981fe7d63a632">IPR_IN_CLASS_MASK</a> = ULL(0x0000FFFFFFFFFFFF)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask to extract the offset in within a generic IPR class.  <a href="#a79d8e448794b1c085a3981fe7d63a632"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a6c420e439242f02e7dc4c39261b48bce">IPR_CLASS_PSEUDO_INST</a> = 0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">gem5 pseudo-inst emulation.  <a href="#a6c420e439242f02e7dc4c39261b48bce"></a><br/></td></tr>
</table>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a123108f715fe9882332d3d1634c7e9ba"></a><!-- doxytag: member="GenericISA::M5FatalFault" ref="a123108f715fe9882332d3d1634c7e9ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::FatalFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">GenericISA::M5FatalFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="debugfaults_8hh_source.html#l00122">122</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a236b912e82ac2d867cfa989e6b3cd0f3"></a><!-- doxytag: member="GenericISA::M5PanicFault" ref="a236b912e82ac2d867cfa989e6b3cd0f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::PanicFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">GenericISA::M5PanicFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="debugfaults_8hh_source.html#l00121">121</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afcd5c3f175cc45130e6de94a84e690fd"></a><!-- doxytag: member="GenericISA::M5WarnFault" ref="afcd5c3f175cc45130e6de94a84e690fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::WarnFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">GenericISA::M5WarnFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="debugfaults_8hh_source.html#l00123">123</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab0e3d44b32504fb10328019b69ebba64"></a><!-- doxytag: member="GenericISA::M5WarnOnceFault" ref="ab0e3d44b32504fb10328019b69ebba64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::WarnOnceFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">GenericISA::M5WarnOnceFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="debugfaults_8hh_source.html#l00124">124</a> of file <a class="el" href="debugfaults_8hh_source.html">debugfaults.hh</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a00bccb20a90fc1d430fdb216b0cbcf27"></a><!-- doxytag: member="GenericISA::handleGenericIprRead" ref="a00bccb20a90fc1d430fdb216b0cbcf27" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleGenericIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Handle generic IPR reads. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p>Definition at line <a class="el" href="mmapped__ipr_8cc_source.html#l00053">53</a> of file <a class="el" href="mmapped__ipr_8cc_source.html">mmapped_ipr.cc</a>.</p>

<p>References <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00039">handlePseudoInst()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00070">IPR_CLASS_PSEUDO_INST</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00057">IPR_CLASS_SHIFT</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01471">ArmISA::va</a>.</p>

<p>Referenced by <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">X86ISA::handleIprRead()</a>, <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00049">SparcISA::handleIprRead()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00139">handleIprRead()</a>.</p>

</div>
</div>
<a class="anchor" id="a7dc6698871e6bf73dc20f6d5497bc8ba"></a><!-- doxytag: member="GenericISA::handleGenericIprWrite" ref="a7dc6698871e6bf73dc20f6d5497bc8ba" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleGenericIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Handle generic IPR writes. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p>Definition at line <a class="el" href="mmapped__ipr_8cc_source.html#l00070">70</a> of file <a class="el" href="mmapped__ipr_8cc_source.html">mmapped_ipr.cc</a>.</p>

<p>References <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00039">handlePseudoInst()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00070">IPR_CLASS_PSEUDO_INST</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00057">IPR_CLASS_SHIFT</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01471">ArmISA::va</a>.</p>

<p>Referenced by <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">X86ISA::handleIprWrite()</a>, <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00058">SparcISA::handleIprWrite()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00160">handleIprWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b95fcdc1e1fe57dbb4fcad449a6efd8"></a><!-- doxytag: member="GenericISA::handleIprRead" ref="a0b95fcdc1e1fe57dbb4fcad449a6efd8" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Helper function to handle IPRs when the target architecture doesn't need its own IPR handling. </p>
<p>This function calls handleGenericIprRead if the accessing a generic IPR and panics otherwise.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p>Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00139">139</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>References <a class="el" href="mmapped__ipr_8cc_source.html#l00053">handleGenericIprRead()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">isGenericIprAccess()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00999">BaseKvmCPU::doMMIOAccess()</a>, <a class="el" href="timing_8cc_source.html#l00242">TimingSimpleCPU::handleReadPacket()</a>, <a class="el" href="lsq__unit_8hh_source.html#l00553">LSQUnit&lt; Impl &gt;::read()</a>, <a class="el" href="atomic_8cc_source.html#l00316">AtomicSimpleCPU::readMem()</a>, and <a class="el" href="minor_2lsq_8cc_source.html#l01054">Minor::LSQ::tryToSend()</a>.</p>

</div>
</div>
<a class="anchor" id="a31c83a2af3232333d9a399a2878dc729"></a><!-- doxytag: member="GenericISA::handleIprWrite" ref="a31c83a2af3232333d9a399a2878dc729" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Helper function to handle IPRs when the target architecture doesn't need its own IPR handling. </p>
<p>This function calls handleGenericIprWrite if the accessing a generic IPR and panics otherwise.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p>Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00160">160</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>References <a class="el" href="mmapped__ipr_8cc_source.html#l00070">handleGenericIprWrite()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">isGenericIprAccess()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00999">BaseKvmCPU::doMMIOAccess()</a>, <a class="el" href="timing_8cc_source.html#l00442">TimingSimpleCPU::handleWritePacket()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l01054">Minor::LSQ::tryToSend()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00774">LSQUnit&lt; Impl &gt;::writebackStores()</a>, and <a class="el" href="atomic_8cc_source.html#l00405">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a79a8335aadefb64d22e7fc06ac063ad0"></a><!-- doxytag: member="GenericISA::iprAddressPseudoInst" ref="a79a8335aadefb64d22e7fc06ac063ad0" args="(uint8_t func, uint8_t subfunc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> GenericISA::iprAddressPseudoInst </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>func</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>subfunc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Generate a generic IPR address that emulates a pseudo inst. </p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989" title="Execute a decoded M5 pseudo instruction.">PseudoInst::pseudoInst()</a></dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>func</em>&nbsp;</td><td>Function ID to call. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>subfunc</em>&nbsp;</td><td>Sub-function, usually 0. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd><a class="el" href="classAddress.html">Address</a> in the IPR space corresponding to the call. </dd></dl>

<p>Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00084">84</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>References <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00070">IPR_CLASS_PSEUDO_INST</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00057">IPR_CLASS_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00231">X86ISA::TLB::finalizePhysical()</a>.</p>

</div>
</div>
<a class="anchor" id="a5570d3282731abc7bd1318962834300e"></a><!-- doxytag: member="GenericISA::isGenericIprAccess" ref="a5570d3282731abc7bd1318962834300e" args="(const Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool GenericISA::isGenericIprAccess </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if this is an platform independent IPR access. </p>
<p>Accesses to internal platform independent gem5 registers are handled by <a class="el" href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27" title="Handle generic IPR reads.">handleGenericIprRead()</a> and <a class="el" href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba" title="Handle generic IPR writes.">handleGenericIprWrite()</a>. This method determines if a packet should be routed to those functions instead of the platform specific code.</p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27" title="Handle generic IPR reads.">handleGenericIprRead</a> </dd>
<dd>
<a class="el" href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba" title="Handle generic IPR writes.">handleGenericIprWrite</a> </dd></dl>

<p>Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">103</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>References <a class="el" href="request_8hh_source.html#l00158">Request::GENERIC_IPR</a>, <a class="el" href="request_8hh_source.html#l00476">Request::getFlags()</a>, <a class="el" href="request_8hh_source.html#l00123">Request::MMAPPED_IPR</a>, and <a class="el" href="packet_8hh_source.html#l00277">Packet::req</a>.</p>

<p>Referenced by <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">X86ISA::handleIprRead()</a>, <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00049">SparcISA::handleIprRead()</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00139">handleIprRead()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">X86ISA::handleIprWrite()</a>, <a class="el" href="sparc_2mmapped__ipr_8hh_source.html#l00058">SparcISA::handleIprWrite()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00160">handleIprWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6cdeb68dcdfa5d983da90ac83807ce1"></a><!-- doxytag: member="GenericISA::m5PageFault" ref="aa6cdeb68dcdfa5d983da90ac83807ce1" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GenericISA::m5PageFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html#l00045">45</a> of file <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html">pseudo_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a939aceb5743e44971eea3453e44ea763"></a><!-- doxytag: member="GenericISA::m5Syscall" ref="a939aceb5743e44971eea3453e44ea763" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GenericISA::m5Syscall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html#l00039">39</a> of file <a class="el" href="arch_2generic_2pseudo__inst_8cc_source.html">pseudo_inst.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a07062a2b0f755aa5b023fb796d2dceed"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="a07062a2b0f755aa5b023fb796d2dceed" args="(std::ostream &amp;os, const DelaySlotUPCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const DelaySlotUPCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00447">447</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00795">X86ISA::os</a>, and <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a class="anchor" id="a1ee53cba61e057cc025be65f71694001"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="a1ee53cba61e057cc025be65f71694001" args="(std::ostream &amp;os, const DelaySlotPCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const DelaySlotPCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00348">348</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00795">X86ISA::os</a>, and <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a class="anchor" id="ad7647a2fd4c0b3a52c3039868605af36"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="ad7647a2fd4c0b3a52c3039868605af36" args="(std::ostream &amp;os, const UPCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const UPCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00269">269</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00795">X86ISA::os</a>, and <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a class="anchor" id="a960fce0270870fc775ac34cc401036ba"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="a960fce0270870fc775ac34cc401036ba" args="(std::ostream &amp;os, const SimplePCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class MachInst &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const SimplePCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2generic_2types_8hh_source.html#l00171">171</a> of file <a class="el" href="arch_2generic_2types_8hh_source.html">types.hh</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00795">X86ISA::os</a>, and <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a6c420e439242f02e7dc4c39261b48bce"></a><!-- doxytag: member="GenericISA::IPR_CLASS_PSEUDO_INST" ref="a6c420e439242f02e7dc4c39261b48bce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceGenericISA.html#a6c420e439242f02e7dc4c39261b48bce">GenericISA::IPR_CLASS_PSEUDO_INST</a> = 0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>gem5 pseudo-inst emulation. </p>
<p>Read and writes to this class execute gem5 pseudo-instructions. A write discards the return value of the instruction, while a read returns it.</p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989" title="Execute a decoded M5 pseudo instruction.">pseudoInst()</a> </dd></dl>

<p>Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00070">70</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>Referenced by <a class="el" href="mmapped__ipr_8cc_source.html#l00053">handleGenericIprRead()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00070">handleGenericIprWrite()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00084">iprAddressPseudoInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a1f8cedf03d8454ef5e4988a9552023"></a><!-- doxytag: member="GenericISA::IPR_CLASS_SHIFT" ref="a1a1f8cedf03d8454ef5e4988a9552023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceGenericISA.html#a1a1f8cedf03d8454ef5e4988a9552023">GenericISA::IPR_CLASS_SHIFT</a> = 48</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory requests with the MMAPPED_IPR flag are generally mapped to registers. </p>
<p>There is a class of these registers that are internal to gem5, for example gem5 pseudo-ops in virtualized mode. Such IPRs always have the flag GENERIC_IPR set and are handled by this code. Shift amount when extracting the class of a generic IPR </p>

<p>Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00057">57</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>Referenced by <a class="el" href="mmapped__ipr_8cc_source.html#l00053">handleGenericIprRead()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00070">handleGenericIprWrite()</a>, and <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00084">iprAddressPseudoInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a79d8e448794b1c085a3981fe7d63a632"></a><!-- doxytag: member="GenericISA::IPR_IN_CLASS_MASK" ref="a79d8e448794b1c085a3981fe7d63a632" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceGenericISA.html#a79d8e448794b1c085a3981fe7d63a632">GenericISA::IPR_IN_CLASS_MASK</a> = ULL(0x0000FFFFFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask to extract the offset in within a generic IPR class. </p>

<p>Definition at line <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00060">60</a> of file <a class="el" href="generic_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>Referenced by <a class="el" href="mmapped__ipr_8cc_source.html#l00039">handlePseudoInst()</a>.</p>

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:24 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
