# 4-Bit-CMOS-Accumulator
Bit-sliced 4-bit CMOS accumulator designed and verified at transistor level, including post-layout DRC/LVS-clean implementation, dynamic &amp; static power characterization across frequency and voltage scaling, and critical-path timing analysis.
