Running: D:\Programas\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Surface Pro/Documents/TEC/SisDigAva/RICK/P27_ROM_Definition/ROM_tb_isim_beh.exe -prj C:/Users/Surface Pro/Documents/TEC/SisDigAva/RICK/P27_ROM_Definition/ROM_tb_beh.prj work.ROM_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Surface Pro/Documents/TEC/SisDigAva/RICK/P27_ROM_Definition/ROM_Definition.vhd" into library work
Parsing VHDL file "C:/Users/Surface Pro/Documents/TEC/SisDigAva/RICK/P27_ROM_Definition/ROM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ROM_Definition [rom_definition_default]
Compiling architecture behavior of entity rom_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/Surface Pro/Documents/TEC/SisDigAva/RICK/P27_ROM_Definition/ROM_tb_isim_beh.exe
Fuse Memory Usage: 33528 KB
Fuse CPU Usage: 765 ms
