
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_1 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (13 7)  (107 534)  (107 534)  routing T_2_33.span4_vert_13 <X> T_2_33.span4_horz_r_2
 (14 7)  (108 534)  (108 534)  routing T_2_33.span4_vert_13 <X> T_2_33.span4_horz_r_2
 (6 8)  (90 536)  (90 536)  routing T_2_33.span4_vert_1 <X> T_2_33.lc_trk_g1_1
 (7 8)  (91 536)  (91 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (92 536)  (92 536)  routing T_2_33.span4_vert_1 <X> T_2_33.lc_trk_g1_1


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (5 4)  (143 532)  (143 532)  routing T_3_33.span4_vert_29 <X> T_3_33.lc_trk_g0_5
 (6 4)  (144 532)  (144 532)  routing T_3_33.span4_vert_29 <X> T_3_33.lc_trk_g0_5
 (7 4)  (145 532)  (145 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (12 4)  (160 532)  (160 532)  routing T_3_33.lc_trk_g1_1 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (8 5)  (146 533)  (146 533)  routing T_3_33.span4_vert_29 <X> T_3_33.lc_trk_g0_5
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (14 7)  (162 534)  (162 534)  routing T_3_33.span4_horz_l_14 <X> T_3_33.span4_horz_r_2
 (5 8)  (143 536)  (143 536)  routing T_3_33.span4_horz_r_9 <X> T_3_33.lc_trk_g1_1
 (7 8)  (145 536)  (145 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (146 536)  (146 536)  routing T_3_33.span4_horz_r_9 <X> T_3_33.lc_trk_g1_1
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_5 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (4 2)  (196 531)  (196 531)  routing T_4_33.span4_horz_r_10 <X> T_4_33.lc_trk_g0_2
 (5 3)  (197 530)  (197 530)  routing T_4_33.span4_horz_r_10 <X> T_4_33.lc_trk_g0_2
 (7 3)  (199 530)  (199 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_2 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 2)  (250 531)  (250 531)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g0_2
 (11 2)  (267 531)  (267 531)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_l_13
 (12 2)  (268 531)  (268 531)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_l_13
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (12 4)  (472 532)  (472 532)  routing T_9_33.lc_trk_g1_3 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (12 5)  (472 533)  (472 533)  routing T_9_33.lc_trk_g1_3 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (6 10)  (456 539)  (456 539)  routing T_9_33.span4_vert_11 <X> T_9_33.lc_trk_g1_3
 (7 10)  (457 539)  (457 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (458 539)  (458 539)  routing T_9_33.span4_vert_11 <X> T_9_33.lc_trk_g1_3
 (8 11)  (458 538)  (458 538)  routing T_9_33.span4_vert_11 <X> T_9_33.lc_trk_g1_3


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (6 4)  (510 532)  (510 532)  routing T_10_33.span4_vert_5 <X> T_10_33.lc_trk_g0_5
 (7 4)  (511 532)  (511 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (512 532)  (512 532)  routing T_10_33.span4_vert_5 <X> T_10_33.lc_trk_g0_5
 (13 10)  (527 539)  (527 539)  routing T_10_33.lc_trk_g0_5 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (12 4)  (580 532)  (580 532)  routing T_11_33.lc_trk_g1_1 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (5 8)  (563 536)  (563 536)  routing T_11_33.span4_horz_r_9 <X> T_11_33.lc_trk_g1_1
 (7 8)  (565 536)  (565 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (566 536)  (566 536)  routing T_11_33.span4_horz_r_9 <X> T_11_33.lc_trk_g1_1
 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (562 541)  (562 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (5 13)  (563 541)  (563 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (7 13)  (565 541)  (565 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (11 2)  (687 531)  (687 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13
 (12 2)  (688 531)  (688 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13
 (15 4)  (691 532)  (691 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 533)  (690 533)  routing T_13_33.lc_trk_g1_4 <X> T_13_33.fabout
 (15 5)  (691 533)  (691 533)  routing T_13_33.lc_trk_g1_4 <X> T_13_33.fabout
 (4 13)  (670 541)  (670 541)  routing T_13_33.span4_horz_r_4 <X> T_13_33.lc_trk_g1_4
 (5 13)  (671 541)  (671 541)  routing T_13_33.span4_horz_r_4 <X> T_13_33.lc_trk_g1_4
 (7 13)  (673 541)  (673 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_33

 (11 0)  (741 528)  (741 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (13 6)  (743 535)  (743 535)  routing T_14_33.span4_horz_r_2 <X> T_14_33.span4_vert_13
 (14 6)  (744 535)  (744 535)  routing T_14_33.span4_horz_r_2 <X> T_14_33.span4_vert_13


IO_Tile_15_33

 (2 0)  (788 528)  (788 528)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_1

 (3 2)  (789 531)  (789 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_5

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (13 6)  (797 535)  (797 535)  routing T_15_33.span4_horz_r_2 <X> T_15_33.span4_vert_13
 (14 6)  (798 535)  (798 535)  routing T_15_33.span4_horz_r_2 <X> T_15_33.span4_vert_13


IO_Tile_16_33

 (11 0)  (849 528)  (849 528)  routing T_16_33.span4_vert_1 <X> T_16_33.span4_horz_l_12
 (12 0)  (850 528)  (850 528)  routing T_16_33.span4_vert_1 <X> T_16_33.span4_horz_l_12
 (3 2)  (843 531)  (843 531)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_5

 (1 8)  (841 536)  (841 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (0 9)  (839 537)  (839 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (1 9)  (841 537)  (841 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 10)  (839 539)  (839 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (1 10)  (841 539)  (841 539)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (4 10)  (998 539)  (998 539)  routing T_19_33.span12_vert_2 <X> T_19_33.lc_trk_g1_2
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_2 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (4 11)  (998 538)  (998 538)  routing T_19_33.span12_vert_2 <X> T_19_33.lc_trk_g1_2
 (5 11)  (999 538)  (999 538)  routing T_19_33.span12_vert_2 <X> T_19_33.lc_trk_g1_2
 (7 11)  (1001 538)  (1001 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_2 lc_trk_g1_2
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g1_2 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (6 4)  (1054 532)  (1054 532)  routing T_20_33.span4_vert_5 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (1056 532)  (1056 532)  routing T_20_33.span4_vert_5 <X> T_20_33.lc_trk_g0_5
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.fabout
 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (5 11)  (1053 538)  (1053 538)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1054 540)  (1054 540)  routing T_20_33.span4_vert_5 <X> T_20_33.lc_trk_g1_5
 (7 12)  (1055 540)  (1055 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_5 lc_trk_g1_5
 (8 12)  (1056 540)  (1056 540)  routing T_20_33.span4_vert_5 <X> T_20_33.lc_trk_g1_5
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (11 6)  (1177 535)  (1177 535)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_l_14
 (12 6)  (1178 535)  (1178 535)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_l_14


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (5 6)  (1365 535)  (1365 535)  routing T_26_33.span4_vert_31 <X> T_26_33.lc_trk_g0_7
 (6 6)  (1366 535)  (1366 535)  routing T_26_33.span4_vert_31 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (1368 534)  (1368 534)  routing T_26_33.span4_vert_31 <X> T_26_33.lc_trk_g0_7
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (4 4)  (1418 532)  (1418 532)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (11 0)  (1489 528)  (1489 528)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_l_12
 (12 0)  (1490 528)  (1490 528)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_l_12
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (13 3)  (1491 530)  (1491 530)  routing T_28_33.span4_vert_31 <X> T_28_33.span4_horz_r_1
 (4 8)  (1472 536)  (1472 536)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g1_0
 (4 9)  (1472 537)  (1472 537)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g1_0
 (5 9)  (1473 537)  (1473 537)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g1_0
 (7 9)  (1475 537)  (1475 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_0 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (1530 533)  (1530 533)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (8 1)  (1584 529)  (1584 529)  routing T_30_33.span4_vert_9 <X> T_30_33.lc_trk_g0_1
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 2)  (1635 531)  (1635 531)  routing T_31_33.span12_vert_3 <X> T_31_33.lc_trk_g0_3
 (7 2)  (1637 531)  (1637 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (1638 531)  (1638 531)  routing T_31_33.span12_vert_3 <X> T_31_33.lc_trk_g0_3
 (8 3)  (1638 530)  (1638 530)  routing T_31_33.span12_vert_3 <X> T_31_33.lc_trk_g0_3
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_3 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_0_32

 (13 1)  (4 513)  (4 513)  routing T_0_32.span4_horz_1 <X> T_0_32.span4_vert_b_0
 (14 1)  (3 513)  (3 513)  routing T_0_32.span4_horz_1 <X> T_0_32.span4_vert_b_0


LogicTile_1_32

 (19 13)  (37 525)  (37 525)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_32

 (19 1)  (91 513)  (91 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_5_32

 (8 8)  (242 520)  (242 520)  routing T_5_32.sp4_v_b_1 <X> T_5_32.sp4_h_r_7
 (9 8)  (243 520)  (243 520)  routing T_5_32.sp4_v_b_1 <X> T_5_32.sp4_h_r_7
 (10 8)  (244 520)  (244 520)  routing T_5_32.sp4_v_b_1 <X> T_5_32.sp4_h_r_7


LogicTile_7_32

 (8 0)  (350 512)  (350 512)  routing T_7_32.sp4_v_b_1 <X> T_7_32.sp4_h_r_1
 (9 0)  (351 512)  (351 512)  routing T_7_32.sp4_v_b_1 <X> T_7_32.sp4_h_r_1


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 513)  (418 513)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (419 513)  (419 513)  routing T_8_32.sp12_h_r_10 <X> T_8_32.lc_trk_g0_2
 (26 1)  (422 513)  (422 513)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_0
 (28 1)  (424 513)  (424 513)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (423 515)  (423 515)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input0_1
 (28 3)  (424 515)  (424 515)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (17 4)  (413 516)  (413 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 5)  (418 517)  (418 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 517)  (419 517)  routing T_8_32.sp4_v_t_7 <X> T_8_32.lc_trk_g1_2
 (24 5)  (420 517)  (420 517)  routing T_8_32.sp4_v_t_7 <X> T_8_32.lc_trk_g1_2
 (27 5)  (423 517)  (423 517)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_2
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (14 6)  (410 518)  (410 518)  routing T_8_32.sp4_h_r_12 <X> T_8_32.lc_trk_g1_4
 (15 7)  (411 519)  (411 519)  routing T_8_32.sp4_h_r_12 <X> T_8_32.lc_trk_g1_4
 (16 7)  (412 519)  (412 519)  routing T_8_32.sp4_h_r_12 <X> T_8_32.lc_trk_g1_4
 (17 7)  (413 519)  (413 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (26 7)  (422 519)  (422 519)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_3
 (27 7)  (423 519)  (423 519)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_3
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (25 8)  (421 520)  (421 520)  routing T_8_32.sp4_h_r_42 <X> T_8_32.lc_trk_g2_2
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 520)  (426 520)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.wire_bram/ram/WDATA_3
 (22 9)  (418 521)  (418 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 521)  (419 521)  routing T_8_32.sp4_h_r_42 <X> T_8_32.lc_trk_g2_2
 (24 9)  (420 521)  (420 521)  routing T_8_32.sp4_h_r_42 <X> T_8_32.lc_trk_g2_2
 (25 9)  (421 521)  (421 521)  routing T_8_32.sp4_h_r_42 <X> T_8_32.lc_trk_g2_2
 (27 9)  (423 521)  (423 521)  routing T_8_32.lc_trk_g1_1 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (37 9)  (433 521)  (433 521)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (410 522)  (410 522)  routing T_8_32.sp4_h_r_44 <X> T_8_32.lc_trk_g2_4
 (16 10)  (412 522)  (412 522)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g2_5
 (17 10)  (413 522)  (413 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (414 522)  (414 522)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g2_5
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_5
 (14 11)  (410 523)  (410 523)  routing T_8_32.sp4_h_r_44 <X> T_8_32.lc_trk_g2_4
 (15 11)  (411 523)  (411 523)  routing T_8_32.sp4_h_r_44 <X> T_8_32.lc_trk_g2_4
 (16 11)  (412 523)  (412 523)  routing T_8_32.sp4_h_r_44 <X> T_8_32.lc_trk_g2_4
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (414 523)  (414 523)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g2_5
 (27 11)  (423 523)  (423 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_5
 (28 11)  (424 523)  (424 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (430 523)  (430 523)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input2_5
 (35 11)  (431 523)  (431 523)  routing T_8_32.lc_trk_g1_2 <X> T_8_32.input2_5
 (15 12)  (411 524)  (411 524)  routing T_8_32.sp4_h_r_25 <X> T_8_32.lc_trk_g3_1
 (16 12)  (412 524)  (412 524)  routing T_8_32.sp4_h_r_25 <X> T_8_32.lc_trk_g3_1
 (17 12)  (413 524)  (413 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (35 12)  (431 524)  (431 524)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (14 13)  (410 525)  (410 525)  routing T_8_32.sp4_r_v_b_40 <X> T_8_32.lc_trk_g3_0
 (17 13)  (413 525)  (413 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (414 525)  (414 525)  routing T_8_32.sp4_h_r_25 <X> T_8_32.lc_trk_g3_1
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 525)  (421 525)  routing T_8_32.sp4_r_v_b_42 <X> T_8_32.lc_trk_g3_2
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g0_2 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (429 525)  (429 525)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (34 13)  (430 525)  (430 525)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (35 13)  (431 525)  (431 525)  routing T_8_32.lc_trk_g3_7 <X> T_8_32.input2_6
 (0 14)  (396 526)  (396 526)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (22 14)  (418 526)  (418 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (422 526)  (422 526)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_7
 (35 14)  (431 526)  (431 526)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input2_7
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (15 15)  (411 527)  (411 527)  routing T_8_32.sp4_v_t_33 <X> T_8_32.lc_trk_g3_4
 (16 15)  (412 527)  (412 527)  routing T_8_32.sp4_v_t_33 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (417 527)  (417 527)  routing T_8_32.sp4_r_v_b_47 <X> T_8_32.lc_trk_g3_7
 (22 15)  (418 527)  (418 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (419 527)  (419 527)  routing T_8_32.sp12_v_t_21 <X> T_8_32.lc_trk_g3_6
 (25 15)  (421 527)  (421 527)  routing T_8_32.sp12_v_t_21 <X> T_8_32.lc_trk_g3_6
 (26 15)  (422 527)  (422 527)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_7
 (27 15)  (423 527)  (423 527)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g1_4 <X> T_8_32.input2_7


LogicTile_9_32

 (5 14)  (443 526)  (443 526)  routing T_9_32.sp4_v_b_9 <X> T_9_32.sp4_h_l_44


LogicTile_10_32

 (4 0)  (496 512)  (496 512)  routing T_10_32.sp4_h_l_37 <X> T_10_32.sp4_v_b_0
 (5 1)  (497 513)  (497 513)  routing T_10_32.sp4_h_l_37 <X> T_10_32.sp4_v_b_0
 (9 2)  (501 514)  (501 514)  routing T_10_32.sp4_v_b_1 <X> T_10_32.sp4_h_l_36


LogicTile_13_32

 (3 3)  (657 515)  (657 515)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_l_23


LogicTile_14_32

 (19 1)  (727 513)  (727 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_15_32

 (3 11)  (765 523)  (765 523)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_l_22
 (3 12)  (765 524)  (765 524)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1
 (3 13)  (765 525)  (765 525)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1


RAM_Tile_25_32

 (3 0)  (1309 512)  (1309 512)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (3 1)  (1309 513)  (1309 513)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 514)  (1332 514)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_1
 (0 3)  (1306 515)  (1306 515)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 515)  (1328 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 515)  (1331 515)  routing T_25_32.sp4_r_v_b_30 <X> T_25_32.lc_trk_g0_6
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (26 4)  (1332 516)  (1332 516)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (16 6)  (1322 518)  (1322 518)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g1_5
 (17 6)  (1323 518)  (1323 518)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (1324 519)  (1324 519)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g1_5
 (26 7)  (1332 519)  (1332 519)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_3
 (27 7)  (1333 519)  (1333 519)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (15 8)  (1321 520)  (1321 520)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g2_1
 (16 8)  (1322 520)  (1322 520)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 520)  (1329 520)  routing T_25_32.sp4_v_t_30 <X> T_25_32.lc_trk_g2_3
 (24 8)  (1330 520)  (1330 520)  routing T_25_32.sp4_v_t_30 <X> T_25_32.lc_trk_g2_3
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_4
 (28 8)  (1334 520)  (1334 520)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (1343 520)  (1343 520)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (18 9)  (1324 521)  (1324 521)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g2_1
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (30 9)  (1336 521)  (1336 521)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.wire_bram/ram/WDATA_3
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input2_5
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 523)  (1324 523)  routing T_25_32.sp4_r_v_b_37 <X> T_25_32.lc_trk_g2_5
 (21 11)  (1327 523)  (1327 523)  routing T_25_32.sp4_r_v_b_39 <X> T_25_32.lc_trk_g2_7
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input2_5
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_6
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (22 13)  (1328 525)  (1328 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 525)  (1329 525)  routing T_25_32.sp4_v_t_31 <X> T_25_32.lc_trk_g3_2
 (24 13)  (1330 525)  (1330 525)  routing T_25_32.sp4_v_t_31 <X> T_25_32.lc_trk_g3_2
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 526)  (1322 526)  routing T_25_32.sp4_v_b_29 <X> T_25_32.lc_trk_g3_5
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 526)  (1324 526)  routing T_25_32.sp4_v_b_29 <X> T_25_32.lc_trk_g3_5
 (22 14)  (1328 526)  (1328 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 526)  (1329 526)  routing T_25_32.sp4_v_b_47 <X> T_25_32.lc_trk_g3_7
 (24 14)  (1330 526)  (1330 526)  routing T_25_32.sp4_v_b_47 <X> T_25_32.lc_trk_g3_7
 (25 14)  (1331 526)  (1331 526)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g3_6
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (0 15)  (1306 527)  (1306 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1329 527)  (1329 527)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g3_6
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (27 15)  (1333 527)  (1333 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input2_7


LogicTile_26_32

 (19 6)  (1367 518)  (1367 518)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_27_32

 (9 2)  (1411 514)  (1411 514)  routing T_27_32.sp4_v_b_1 <X> T_27_32.sp4_h_l_36


LogicTile_3_31

 (11 6)  (137 502)  (137 502)  routing T_3_31.sp4_v_b_9 <X> T_3_31.sp4_v_t_40
 (13 6)  (139 502)  (139 502)  routing T_3_31.sp4_v_b_9 <X> T_3_31.sp4_v_t_40


LogicTile_5_31

 (19 1)  (253 497)  (253 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_6_31

 (2 0)  (290 496)  (290 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_7_31

 (19 1)  (361 497)  (361 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_31

 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 497)  (410 497)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g0_0
 (15 1)  (411 497)  (411 497)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g0_0
 (16 1)  (412 497)  (412 497)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (422 497)  (422 497)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input0_0
 (27 1)  (423 497)  (423 497)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (4 2)  (400 498)  (400 498)  routing T_8_31.sp4_v_b_4 <X> T_8_31.sp4_v_t_37
 (6 2)  (402 498)  (402 498)  routing T_8_31.sp4_v_b_4 <X> T_8_31.sp4_v_t_37
 (17 2)  (413 498)  (413 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (418 498)  (418 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (422 498)  (422 498)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_1
 (2 3)  (398 499)  (398 499)  routing T_8_31.lc_trk_g0_0 <X> T_8_31.wire_bram/ram/RCLK
 (18 3)  (414 499)  (414 499)  routing T_8_31.sp4_r_v_b_29 <X> T_8_31.lc_trk_g0_5
 (21 3)  (417 499)  (417 499)  routing T_8_31.sp4_r_v_b_31 <X> T_8_31.lc_trk_g0_7
 (27 3)  (423 499)  (423 499)  routing T_8_31.lc_trk_g1_4 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (17 4)  (413 500)  (413 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (418 500)  (418 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (422 500)  (422 500)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_2
 (17 5)  (413 501)  (413 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (423 501)  (423 501)  routing T_8_31.lc_trk_g1_5 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (17 6)  (413 502)  (413 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (14 7)  (410 503)  (410 503)  routing T_8_31.sp12_h_r_20 <X> T_8_31.lc_trk_g1_4
 (16 7)  (412 503)  (412 503)  routing T_8_31.sp12_h_r_20 <X> T_8_31.lc_trk_g1_4
 (17 7)  (413 503)  (413 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (423 503)  (423 503)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input0_3
 (28 7)  (424 503)  (424 503)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (16 8)  (412 504)  (412 504)  routing T_8_31.sp12_v_t_14 <X> T_8_31.lc_trk_g2_1
 (17 8)  (413 504)  (413 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (418 504)  (418 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 504)  (426 504)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.wire_bram/ram/WDATA_11
 (17 9)  (413 505)  (413 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (414 505)  (414 505)  routing T_8_31.sp12_v_t_14 <X> T_8_31.lc_trk_g2_1
 (22 9)  (418 505)  (418 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 505)  (422 505)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_4
 (28 9)  (424 505)  (424 505)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (30 9)  (426 505)  (426 505)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.wire_bram/ram/WDATA_11
 (40 9)  (436 505)  (436 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (27 11)  (423 507)  (423 507)  routing T_8_31.lc_trk_g1_0 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 507)  (429 507)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input2_5
 (35 11)  (431 507)  (431 507)  routing T_8_31.lc_trk_g2_3 <X> T_8_31.input2_5
 (14 12)  (410 508)  (410 508)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (14 13)  (410 509)  (410 509)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (15 13)  (411 509)  (411 509)  routing T_8_31.sp12_v_b_0 <X> T_8_31.lc_trk_g3_0
 (17 13)  (413 509)  (413 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (27 13)  (423 509)  (423 509)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (429 509)  (429 509)  routing T_8_31.lc_trk_g2_0 <X> T_8_31.input2_6
 (0 14)  (396 510)  (396 510)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 510)  (399 510)  routing T_8_31.sp12_v_b_1 <X> T_8_31.sp12_v_t_22
 (4 14)  (400 510)  (400 510)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_44
 (16 14)  (412 510)  (412 510)  routing T_8_31.sp4_v_b_29 <X> T_8_31.lc_trk_g3_5
 (17 14)  (413 510)  (413 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 510)  (414 510)  routing T_8_31.sp4_v_b_29 <X> T_8_31.lc_trk_g3_5
 (35 14)  (431 510)  (431 510)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.input2_7
 (0 15)  (396 511)  (396 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.wire_bram/ram/RE
 (5 15)  (401 511)  (401 511)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_44
 (28 15)  (424 511)  (424 511)  routing T_8_31.lc_trk_g2_1 <X> T_8_31.input0_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7


LogicTile_9_31

 (19 1)  (457 497)  (457 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (12 7)  (450 503)  (450 503)  routing T_9_31.sp4_h_l_40 <X> T_9_31.sp4_v_t_40
 (19 9)  (457 505)  (457 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (8 11)  (446 507)  (446 507)  routing T_9_31.sp4_h_r_7 <X> T_9_31.sp4_v_t_42
 (9 11)  (447 507)  (447 507)  routing T_9_31.sp4_h_r_7 <X> T_9_31.sp4_v_t_42
 (8 15)  (446 511)  (446 511)  routing T_9_31.sp4_v_b_7 <X> T_9_31.sp4_v_t_47
 (10 15)  (448 511)  (448 511)  routing T_9_31.sp4_v_b_7 <X> T_9_31.sp4_v_t_47


LogicTile_10_31

 (19 1)  (511 497)  (511 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 3)  (495 499)  (495 499)  routing T_10_31.sp12_v_b_0 <X> T_10_31.sp12_h_l_23
 (2 4)  (494 500)  (494 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_31

 (4 3)  (604 499)  (604 499)  routing T_12_31.sp4_h_r_4 <X> T_12_31.sp4_h_l_37
 (6 3)  (606 499)  (606 499)  routing T_12_31.sp4_h_r_4 <X> T_12_31.sp4_h_l_37
 (4 15)  (604 511)  (604 511)  routing T_12_31.sp4_h_r_1 <X> T_12_31.sp4_h_l_44
 (6 15)  (606 511)  (606 511)  routing T_12_31.sp4_h_r_1 <X> T_12_31.sp4_h_l_44


LogicTile_14_31

 (3 3)  (711 499)  (711 499)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_l_23


LogicTile_15_31

 (0 2)  (762 498)  (762 498)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (2 2)  (764 498)  (764 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 498)  (776 498)  routing T_15_31.sp4_v_b_4 <X> T_15_31.lc_trk_g0_4
 (0 3)  (762 499)  (762 499)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (16 3)  (778 499)  (778 499)  routing T_15_31.sp4_v_b_4 <X> T_15_31.lc_trk_g0_4
 (17 3)  (779 499)  (779 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 4)  (788 500)  (788 500)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 500)  (790 500)  routing T_15_31.lc_trk_g2_7 <X> T_15_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 500)  (791 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 500)  (792 500)  routing T_15_31.lc_trk_g2_7 <X> T_15_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 500)  (794 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 500)  (795 500)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 500)  (796 500)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 500)  (797 500)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.input_2_2
 (36 4)  (798 500)  (798 500)  LC_2 Logic Functioning bit
 (38 4)  (800 500)  (800 500)  LC_2 Logic Functioning bit
 (43 4)  (805 500)  (805 500)  LC_2 Logic Functioning bit
 (45 4)  (807 500)  (807 500)  LC_2 Logic Functioning bit
 (46 4)  (808 500)  (808 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (813 500)  (813 500)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (788 501)  (788 501)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 501)  (789 501)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 501)  (790 501)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 501)  (791 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 501)  (792 501)  routing T_15_31.lc_trk_g2_7 <X> T_15_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 501)  (793 501)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 501)  (794 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 501)  (795 501)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.input_2_2
 (36 5)  (798 501)  (798 501)  LC_2 Logic Functioning bit
 (38 5)  (800 501)  (800 501)  LC_2 Logic Functioning bit
 (39 5)  (801 501)  (801 501)  LC_2 Logic Functioning bit
 (41 5)  (803 501)  (803 501)  LC_2 Logic Functioning bit
 (43 5)  (805 501)  (805 501)  LC_2 Logic Functioning bit
 (47 5)  (809 501)  (809 501)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 10)  (784 506)  (784 506)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (785 506)  (785 506)  routing T_15_31.sp12_v_t_12 <X> T_15_31.lc_trk_g2_7
 (17 11)  (779 507)  (779 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (25 12)  (787 508)  (787 508)  routing T_15_31.wire_logic_cluster/lc_2/out <X> T_15_31.lc_trk_g3_2
 (22 13)  (784 509)  (784 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (763 510)  (763 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 510)  (784 510)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 510)  (785 510)  routing T_15_31.sp12_v_b_23 <X> T_15_31.lc_trk_g3_7
 (1 15)  (763 511)  (763 511)  routing T_15_31.lc_trk_g0_4 <X> T_15_31.wire_logic_cluster/lc_7/s_r
 (21 15)  (783 511)  (783 511)  routing T_15_31.sp12_v_b_23 <X> T_15_31.lc_trk_g3_7


LogicTile_16_31

 (19 1)  (835 497)  (835 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 3)  (819 499)  (819 499)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_l_23
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (9 4)  (825 500)  (825 500)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_r_4
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (8 6)  (824 502)  (824 502)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_41
 (9 6)  (825 502)  (825 502)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_41


LogicTile_18_31

 (6 13)  (934 509)  (934 509)  routing T_18_31.sp4_h_l_44 <X> T_18_31.sp4_h_r_9


LogicTile_20_31

 (3 4)  (1039 500)  (1039 500)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0
 (8 4)  (1044 500)  (1044 500)  routing T_20_31.sp4_h_l_41 <X> T_20_31.sp4_h_r_4
 (3 5)  (1039 501)  (1039 501)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0
 (3 12)  (1039 508)  (1039 508)  routing T_20_31.sp12_v_b_1 <X> T_20_31.sp12_h_r_1
 (3 13)  (1039 509)  (1039 509)  routing T_20_31.sp12_v_b_1 <X> T_20_31.sp12_h_r_1


LogicTile_22_31

 (2 4)  (1146 500)  (1146 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 13)  (1150 509)  (1150 509)  routing T_22_31.sp4_h_l_44 <X> T_22_31.sp4_h_r_9


LogicTile_23_31

 (19 14)  (1217 510)  (1217 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_31

 (8 4)  (1260 500)  (1260 500)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_4
 (8 5)  (1260 501)  (1260 501)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_v_b_4
 (9 5)  (1261 501)  (1261 501)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_v_b_4
 (9 8)  (1261 504)  (1261 504)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_7
 (10 8)  (1262 504)  (1262 504)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_7


RAM_Tile_25_31

 (3 0)  (1309 496)  (1309 496)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (14 0)  (1320 496)  (1320 496)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g0_0
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp12_h_r_11 <X> T_25_31.lc_trk_g0_3
 (25 0)  (1331 496)  (1331 496)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (3 1)  (1309 497)  (1309 497)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1328 497)  (1328 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 497)  (1329 497)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (25 1)  (1331 497)  (1331 497)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g0_2
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1329 498)  (1329 498)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g0_7
 (24 2)  (1330 498)  (1330 498)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g0_7
 (25 2)  (1331 498)  (1331 498)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (0 3)  (1306 499)  (1306 499)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 3)  (1308 499)  (1308 499)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.wire_bram/ram/RCLK
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1329 499)  (1329 499)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (15 4)  (1321 500)  (1321 500)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 500)  (1324 500)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (21 4)  (1327 500)  (1327 500)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g1_3
 (22 4)  (1328 500)  (1328 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 500)  (1329 500)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g1_3
 (25 4)  (1331 500)  (1331 500)  routing T_25_31.sp4_v_b_2 <X> T_25_31.lc_trk_g1_2
 (26 4)  (1332 500)  (1332 500)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_2
 (18 5)  (1324 501)  (1324 501)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (21 5)  (1327 501)  (1327 501)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g1_3
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp4_v_b_2 <X> T_25_31.lc_trk_g1_2
 (26 5)  (1332 501)  (1332 501)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (14 6)  (1320 502)  (1320 502)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g1_4
 (16 6)  (1322 502)  (1322 502)  routing T_25_31.sp4_v_b_5 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 502)  (1324 502)  routing T_25_31.sp4_v_b_5 <X> T_25_31.lc_trk_g1_5
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (1328 503)  (1328 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 503)  (1331 503)  routing T_25_31.sp4_r_v_b_30 <X> T_25_31.lc_trk_g1_6
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 504)  (1336 504)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.wire_bram/ram/WDATA_11
 (37 8)  (1343 504)  (1343 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (26 9)  (1332 505)  (1332 505)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_4
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.wire_bram/ram/WDATA_11
 (6 10)  (1312 506)  (1312 506)  routing T_25_31.sp4_v_b_3 <X> T_25_31.sp4_v_t_43
 (21 10)  (1327 506)  (1327 506)  routing T_25_31.sp12_v_t_4 <X> T_25_31.lc_trk_g2_7
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_4 lc_trk_g2_7
 (24 10)  (1330 506)  (1330 506)  routing T_25_31.sp12_v_t_4 <X> T_25_31.lc_trk_g2_7
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (5 11)  (1311 507)  (1311 507)  routing T_25_31.sp4_v_b_3 <X> T_25_31.sp4_v_t_43
 (8 11)  (1314 507)  (1314 507)  routing T_25_31.sp4_h_l_42 <X> T_25_31.sp4_v_t_42
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.sp12_v_t_4 <X> T_25_31.lc_trk_g2_7
 (26 11)  (1332 507)  (1332 507)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_5
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g0_2 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (1309 510)  (1309 510)  routing T_25_31.sp12_v_b_1 <X> T_25_31.sp12_v_t_22
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_7
 (35 14)  (1341 510)  (1341 510)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (8 15)  (1314 511)  (1314 511)  routing T_25_31.sp4_v_b_7 <X> T_25_31.sp4_v_t_47
 (10 15)  (1316 511)  (1316 511)  routing T_25_31.sp4_v_b_7 <X> T_25_31.sp4_v_t_47
 (15 15)  (1321 511)  (1321 511)  routing T_25_31.sp4_v_b_44 <X> T_25_31.lc_trk_g3_4
 (16 15)  (1322 511)  (1322 511)  routing T_25_31.sp4_v_b_44 <X> T_25_31.lc_trk_g3_4
 (17 15)  (1323 511)  (1323 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (18 15)  (1324 511)  (1324 511)  routing T_25_31.sp4_r_v_b_45 <X> T_25_31.lc_trk_g3_5
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_7
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_7
 (35 15)  (1341 511)  (1341 511)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_7


LogicTile_26_31

 (4 2)  (1352 498)  (1352 498)  routing T_26_31.sp4_v_b_0 <X> T_26_31.sp4_v_t_37
 (11 2)  (1359 498)  (1359 498)  routing T_26_31.sp4_h_l_44 <X> T_26_31.sp4_v_t_39
 (10 11)  (1358 507)  (1358 507)  routing T_26_31.sp4_h_l_39 <X> T_26_31.sp4_v_t_42


LogicTile_27_31

 (19 1)  (1421 497)  (1421 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_28_31

 (8 11)  (1464 507)  (1464 507)  routing T_28_31.sp4_h_l_42 <X> T_28_31.sp4_v_t_42


IO_Tile_0_30

 (4 0)  (13 480)  (13 480)  routing T_0_30.span4_vert_b_8 <X> T_0_30.lc_trk_g0_0
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 481)  (12 481)  routing T_0_30.span4_vert_b_8 <X> T_0_30.lc_trk_g0_0
 (7 1)  (10 481)  (10 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (5 4)  (12 484)  (12 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 484)  (9 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 486)  (6 486)  routing T_0_30.span4_vert_b_2 <X> T_0_30.span4_vert_t_14
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (4 2)  (76 482)  (76 482)  routing T_2_30.sp4_v_b_4 <X> T_2_30.sp4_v_t_37
 (6 2)  (78 482)  (78 482)  routing T_2_30.sp4_v_b_4 <X> T_2_30.sp4_v_t_37


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 483)  (410 483)  routing T_8_30.sp4_r_v_b_28 <X> T_8_30.lc_trk_g0_4
 (17 3)  (413 483)  (413 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (16 8)  (412 488)  (412 488)  routing T_8_30.sp12_v_b_17 <X> T_8_30.lc_trk_g2_1
 (17 8)  (413 488)  (413 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_17 lc_trk_g2_1
 (28 8)  (424 488)  (424 488)  routing T_8_30.lc_trk_g2_1 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (18 9)  (414 489)  (414 489)  routing T_8_30.sp12_v_b_17 <X> T_8_30.lc_trk_g2_1
 (38 9)  (434 489)  (434 489)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g0_4 <X> T_8_30.wire_bram/ram/WE


LogicTile_9_30

 (19 0)  (457 480)  (457 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_14_30

 (4 0)  (712 480)  (712 480)  routing T_14_30.sp4_v_t_37 <X> T_14_30.sp4_v_b_0


LogicTile_15_30

 (19 4)  (781 484)  (781 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 6)  (765 486)  (765 486)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_v_t_23
 (11 8)  (773 488)  (773 488)  routing T_15_30.sp4_v_t_37 <X> T_15_30.sp4_v_b_8
 (13 8)  (775 488)  (775 488)  routing T_15_30.sp4_v_t_37 <X> T_15_30.sp4_v_b_8
 (3 12)  (765 492)  (765 492)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_h_r_1
 (3 13)  (765 493)  (765 493)  routing T_15_30.sp12_v_b_1 <X> T_15_30.sp12_h_r_1


LogicTile_16_30

 (9 1)  (825 481)  (825 481)  routing T_16_30.sp4_v_t_36 <X> T_16_30.sp4_v_b_1
 (3 12)  (819 492)  (819 492)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_h_r_1
 (3 13)  (819 493)  (819 493)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_h_r_1


LogicTile_17_30

 (3 12)  (877 492)  (877 492)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (3 13)  (877 493)  (877 493)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1


LogicTile_20_30

 (36 8)  (1072 488)  (1072 488)  LC_4 Logic Functioning bit
 (37 8)  (1073 488)  (1073 488)  LC_4 Logic Functioning bit
 (38 8)  (1074 488)  (1074 488)  LC_4 Logic Functioning bit
 (39 8)  (1075 488)  (1075 488)  LC_4 Logic Functioning bit
 (40 8)  (1076 488)  (1076 488)  LC_4 Logic Functioning bit
 (41 8)  (1077 488)  (1077 488)  LC_4 Logic Functioning bit
 (42 8)  (1078 488)  (1078 488)  LC_4 Logic Functioning bit
 (43 8)  (1079 488)  (1079 488)  LC_4 Logic Functioning bit
 (46 8)  (1082 488)  (1082 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1087 488)  (1087 488)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (1072 489)  (1072 489)  LC_4 Logic Functioning bit
 (37 9)  (1073 489)  (1073 489)  LC_4 Logic Functioning bit
 (38 9)  (1074 489)  (1074 489)  LC_4 Logic Functioning bit
 (39 9)  (1075 489)  (1075 489)  LC_4 Logic Functioning bit
 (40 9)  (1076 489)  (1076 489)  LC_4 Logic Functioning bit
 (41 9)  (1077 489)  (1077 489)  LC_4 Logic Functioning bit
 (42 9)  (1078 489)  (1078 489)  LC_4 Logic Functioning bit
 (43 9)  (1079 489)  (1079 489)  LC_4 Logic Functioning bit


LogicTile_22_30

 (4 2)  (1148 482)  (1148 482)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_v_t_37
 (6 2)  (1150 482)  (1150 482)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_v_t_37
 (1 3)  (1145 483)  (1145 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (2 6)  (1146 486)  (1146 486)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (11 9)  (1155 489)  (1155 489)  routing T_22_30.sp4_h_l_37 <X> T_22_30.sp4_h_r_8
 (13 9)  (1157 489)  (1157 489)  routing T_22_30.sp4_h_l_37 <X> T_22_30.sp4_h_r_8


LogicTile_23_30

 (2 6)  (1200 486)  (1200 486)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 483)  (1306 483)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (19 5)  (1325 485)  (1325 485)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (13 6)  (1319 486)  (1319 486)  routing T_25_30.sp4_v_b_5 <X> T_25_30.sp4_v_t_40
 (16 6)  (1322 486)  (1322 486)  routing T_25_30.sp4_v_b_5 <X> T_25_30.lc_trk_g1_5
 (17 6)  (1323 486)  (1323 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 486)  (1324 486)  routing T_25_30.sp4_v_b_5 <X> T_25_30.lc_trk_g1_5
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (8 7)  (1314 487)  (1314 487)  routing T_25_30.sp4_h_l_41 <X> T_25_30.sp4_v_t_41
 (22 8)  (1328 488)  (1328 488)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1329 488)  (1329 488)  routing T_25_30.sp12_v_b_11 <X> T_25_30.lc_trk_g2_3
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g2_3 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g2_3 <X> T_25_30.wire_bram/ram/WDATA_3
 (39 9)  (1345 489)  (1345 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_h_l_43 <X> T_25_30.sp4_v_t_43
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (6 14)  (1312 494)  (1312 494)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_v_t_44
 (0 15)  (1306 495)  (1306 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE
 (5 15)  (1311 495)  (1311 495)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_v_t_44


LogicTile_26_30

 (19 0)  (1367 480)  (1367 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (13 8)  (1361 488)  (1361 488)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_v_b_8
 (12 9)  (1360 489)  (1360 489)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_v_b_8
 (5 11)  (1353 491)  (1353 491)  routing T_26_30.sp4_h_l_43 <X> T_26_30.sp4_v_t_43
 (12 11)  (1360 491)  (1360 491)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_v_t_45


IO_Tile_0_29

 (12 2)  (5 466)  (5 466)  routing T_0_29.span4_horz_31 <X> T_0_29.span4_vert_t_13


LogicTile_2_29

 (19 4)  (91 468)  (91 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 10)  (80 474)  (80 474)  routing T_2_29.sp4_h_r_7 <X> T_2_29.sp4_h_l_42


LogicTile_5_29

 (9 11)  (243 475)  (243 475)  routing T_5_29.sp4_v_b_7 <X> T_5_29.sp4_v_t_42


LogicTile_6_29

 (8 10)  (296 474)  (296 474)  routing T_6_29.sp4_h_r_7 <X> T_6_29.sp4_h_l_42


RAM_Tile_8_29

 (5 1)  (401 465)  (401 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.sp4_v_b_0
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 465)  (410 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (15 1)  (411 465)  (411 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (16 1)  (412 465)  (412 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (22 2)  (418 466)  (418 466)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_20 lc_trk_g0_7
 (23 2)  (419 466)  (419 466)  routing T_8_29.sp12_h_l_20 <X> T_8_29.lc_trk_g0_7
 (2 3)  (398 467)  (398 467)  routing T_8_29.lc_trk_g0_0 <X> T_8_29.wire_bram/ram/RCLK
 (21 3)  (417 467)  (417 467)  routing T_8_29.sp12_h_l_20 <X> T_8_29.lc_trk_g0_7
 (12 5)  (408 469)  (408 469)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_b_5
 (13 6)  (409 470)  (409 470)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_40
 (15 6)  (411 470)  (411 470)  routing T_8_29.sp4_h_r_5 <X> T_8_29.lc_trk_g1_5
 (16 6)  (412 470)  (412 470)  routing T_8_29.sp4_h_r_5 <X> T_8_29.lc_trk_g1_5
 (17 6)  (413 470)  (413 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (12 7)  (408 471)  (408 471)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_t_40
 (18 7)  (414 471)  (414 471)  routing T_8_29.sp4_h_r_5 <X> T_8_29.lc_trk_g1_5
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 472)  (426 472)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.wire_bram/ram/WDATA_11
 (30 9)  (426 473)  (426 473)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.wire_bram/ram/WDATA_11
 (38 9)  (434 473)  (434 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (8 11)  (404 475)  (404 475)  routing T_8_29.sp4_h_r_7 <X> T_8_29.sp4_v_t_42
 (9 11)  (405 475)  (405 475)  routing T_8_29.sp4_h_r_7 <X> T_8_29.sp4_v_t_42
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 479)  (396 479)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_bram/ram/RE


LogicTile_9_29

 (3 3)  (441 467)  (441 467)  routing T_9_29.sp12_v_b_0 <X> T_9_29.sp12_h_l_23
 (2 4)  (440 468)  (440 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 6)  (449 470)  (449 470)  routing T_9_29.sp4_v_b_2 <X> T_9_29.sp4_v_t_40
 (12 7)  (450 471)  (450 471)  routing T_9_29.sp4_v_b_2 <X> T_9_29.sp4_v_t_40
 (9 11)  (447 475)  (447 475)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_v_t_42
 (10 11)  (448 475)  (448 475)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_v_t_42
 (13 14)  (451 478)  (451 478)  routing T_9_29.sp4_h_r_11 <X> T_9_29.sp4_v_t_46
 (12 15)  (450 479)  (450 479)  routing T_9_29.sp4_h_r_11 <X> T_9_29.sp4_v_t_46


LogicTile_10_29

 (11 6)  (503 470)  (503 470)  routing T_10_29.sp4_v_b_2 <X> T_10_29.sp4_v_t_40
 (12 7)  (504 471)  (504 471)  routing T_10_29.sp4_v_b_2 <X> T_10_29.sp4_v_t_40
 (10 10)  (502 474)  (502 474)  routing T_10_29.sp4_v_b_2 <X> T_10_29.sp4_h_l_42


LogicTile_12_29

 (3 1)  (603 465)  (603 465)  routing T_12_29.sp12_h_l_23 <X> T_12_29.sp12_v_b_0
 (4 3)  (604 467)  (604 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (6 3)  (606 467)  (606 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (12 6)  (612 470)  (612 470)  routing T_12_29.sp4_h_r_2 <X> T_12_29.sp4_h_l_40
 (13 7)  (613 471)  (613 471)  routing T_12_29.sp4_h_r_2 <X> T_12_29.sp4_h_l_40


LogicTile_13_29

 (8 11)  (662 475)  (662 475)  routing T_13_29.sp4_v_b_4 <X> T_13_29.sp4_v_t_42
 (10 11)  (664 475)  (664 475)  routing T_13_29.sp4_v_b_4 <X> T_13_29.sp4_v_t_42
 (12 14)  (666 478)  (666 478)  routing T_13_29.sp4_h_r_8 <X> T_13_29.sp4_h_l_46
 (13 15)  (667 479)  (667 479)  routing T_13_29.sp4_h_r_8 <X> T_13_29.sp4_h_l_46


LogicTile_15_29

 (3 3)  (765 467)  (765 467)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_l_23
 (3 4)  (765 468)  (765 468)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (3 5)  (765 469)  (765 469)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0


LogicTile_16_29

 (12 2)  (828 466)  (828 466)  routing T_16_29.sp4_h_r_11 <X> T_16_29.sp4_h_l_39
 (9 3)  (825 467)  (825 467)  routing T_16_29.sp4_v_b_5 <X> T_16_29.sp4_v_t_36
 (10 3)  (826 467)  (826 467)  routing T_16_29.sp4_v_b_5 <X> T_16_29.sp4_v_t_36
 (13 3)  (829 467)  (829 467)  routing T_16_29.sp4_h_r_11 <X> T_16_29.sp4_h_l_39
 (9 4)  (825 468)  (825 468)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_r_4
 (9 5)  (825 469)  (825 469)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_v_b_4
 (8 6)  (824 470)  (824 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41
 (9 6)  (825 470)  (825 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41
 (3 12)  (819 476)  (819 476)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_h_r_1
 (3 13)  (819 477)  (819 477)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_h_r_1


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_v_b_0
 (3 1)  (877 465)  (877 465)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_v_b_0
 (13 11)  (887 475)  (887 475)  routing T_17_29.sp4_v_b_3 <X> T_17_29.sp4_h_l_45


LogicTile_20_29

 (8 4)  (1044 468)  (1044 468)  routing T_20_29.sp4_h_l_41 <X> T_20_29.sp4_h_r_4
 (10 12)  (1046 476)  (1046 476)  routing T_20_29.sp4_v_t_40 <X> T_20_29.sp4_h_r_10
 (12 14)  (1048 478)  (1048 478)  routing T_20_29.sp4_v_t_40 <X> T_20_29.sp4_h_l_46
 (11 15)  (1047 479)  (1047 479)  routing T_20_29.sp4_v_t_40 <X> T_20_29.sp4_h_l_46
 (13 15)  (1049 479)  (1049 479)  routing T_20_29.sp4_v_t_40 <X> T_20_29.sp4_h_l_46


LogicTile_22_29

 (19 4)  (1163 468)  (1163 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_23_29

 (2 8)  (1200 472)  (1200 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_29

 (9 0)  (1261 464)  (1261 464)  routing T_24_29.sp4_h_l_47 <X> T_24_29.sp4_h_r_1
 (10 0)  (1262 464)  (1262 464)  routing T_24_29.sp4_h_l_47 <X> T_24_29.sp4_h_r_1
 (8 4)  (1260 468)  (1260 468)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_h_r_4
 (8 5)  (1260 469)  (1260 469)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_v_b_4
 (9 5)  (1261 469)  (1261 469)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_v_b_4


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (14 2)  (1320 466)  (1320 466)  routing T_25_29.sp4_h_l_1 <X> T_25_29.lc_trk_g0_4
 (0 3)  (1306 467)  (1306 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 3)  (1308 467)  (1308 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (15 3)  (1321 467)  (1321 467)  routing T_25_29.sp4_h_l_1 <X> T_25_29.lc_trk_g0_4
 (16 3)  (1322 467)  (1322 467)  routing T_25_29.sp4_h_l_1 <X> T_25_29.lc_trk_g0_4
 (17 3)  (1323 467)  (1323 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (1320 468)  (1320 468)  routing T_25_29.sp4_v_b_0 <X> T_25_29.lc_trk_g1_0
 (15 4)  (1321 468)  (1321 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (16 4)  (1322 468)  (1322 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (17 4)  (1323 468)  (1323 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 468)  (1324 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (16 5)  (1322 469)  (1322 469)  routing T_25_29.sp4_v_b_0 <X> T_25_29.lc_trk_g1_0
 (17 5)  (1323 469)  (1323 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (1324 469)  (1324 469)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_0 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (38 9)  (1344 473)  (1344 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (2 10)  (1308 474)  (1308 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g0_4 <X> T_25_29.wire_bram/ram/RE


LogicTile_26_29

 (5 15)  (1353 479)  (1353 479)  routing T_26_29.sp4_h_l_44 <X> T_26_29.sp4_v_t_44


LogicTile_28_29

 (10 3)  (1466 467)  (1466 467)  routing T_28_29.sp4_h_l_45 <X> T_28_29.sp4_v_t_36


LogicTile_30_29

 (6 14)  (1570 478)  (1570 478)  routing T_30_29.sp4_v_b_6 <X> T_30_29.sp4_v_t_44
 (5 15)  (1569 479)  (1569 479)  routing T_30_29.sp4_v_b_6 <X> T_30_29.sp4_v_t_44


LogicTile_5_28

 (19 7)  (253 455)  (253 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (423 456)  (423 456)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_bram/ram/WDATA_3
 (28 8)  (424 456)  (424 456)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 456)  (426 456)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_bram/ram/WDATA_3
 (37 8)  (433 456)  (433 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (14 10)  (410 458)  (410 458)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (15 11)  (411 459)  (411 459)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (16 11)  (412 459)  (412 459)  routing T_8_28.sp4_h_r_36 <X> T_8_28.lc_trk_g2_4
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (15 15)  (411 463)  (411 463)  routing T_8_28.sp4_v_t_33 <X> T_8_28.lc_trk_g3_4
 (16 15)  (412 463)  (412 463)  routing T_8_28.sp4_v_t_33 <X> T_8_28.lc_trk_g3_4
 (17 15)  (413 463)  (413 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_9_28

 (9 2)  (447 450)  (447 450)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_h_l_36
 (8 7)  (446 455)  (446 455)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_v_t_41
 (10 7)  (448 455)  (448 455)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_v_t_41


LogicTile_10_28

 (11 8)  (503 456)  (503 456)  routing T_10_28.sp4_v_t_37 <X> T_10_28.sp4_v_b_8
 (13 8)  (505 456)  (505 456)  routing T_10_28.sp4_v_t_37 <X> T_10_28.sp4_v_b_8


LogicTile_20_28

 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_l_23 <X> T_20_28.sp12_v_b_0


RAM_Tile_25_28

 (3 0)  (1309 448)  (1309 448)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 448)  (1328 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 448)  (1329 448)  routing T_25_28.sp4_v_b_19 <X> T_25_28.lc_trk_g0_3
 (24 0)  (1330 448)  (1330 448)  routing T_25_28.sp4_v_b_19 <X> T_25_28.lc_trk_g0_3
 (3 1)  (1309 449)  (1309 449)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 451)  (1306 451)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (1343 456)  (1343 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g0_3 <X> T_25_28.wire_bram/ram/WDATA_3
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 462)  (1322 462)  routing T_25_28.sp4_v_b_29 <X> T_25_28.lc_trk_g3_5
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 462)  (1324 462)  routing T_25_28.sp4_v_b_29 <X> T_25_28.lc_trk_g3_5
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (9 15)  (1315 463)  (1315 463)  routing T_25_28.sp4_v_b_10 <X> T_25_28.sp4_v_t_47


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (5 5)  (12 437)  (12 437)  routing T_0_27.span4_horz_20 <X> T_0_27.lc_trk_g0_4
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_20 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (6 6)  (11 438)  (11 438)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_horz_31 <X> T_0_27.lc_trk_g0_7
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (9 10)  (81 442)  (81 442)  routing T_2_27.sp4_v_b_7 <X> T_2_27.sp4_h_l_42


LogicTile_3_27

 (4 14)  (130 446)  (130 446)  routing T_3_27.sp4_h_r_9 <X> T_3_27.sp4_v_t_44
 (5 15)  (131 447)  (131 447)  routing T_3_27.sp4_h_r_9 <X> T_3_27.sp4_v_t_44
 (6 15)  (132 447)  (132 447)  routing T_3_27.sp4_h_r_9 <X> T_3_27.sp4_h_l_44


LogicTile_7_27

 (5 14)  (347 446)  (347 446)  routing T_7_27.sp4_v_b_9 <X> T_7_27.sp4_h_l_44


RAM_Tile_8_27

 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 434)  (396 434)  routing T_8_27.lc_trk_g2_0 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 435)  (398 435)  routing T_8_27.lc_trk_g2_0 <X> T_8_27.wire_bram/ram/RCLK
 (9 7)  (405 439)  (405 439)  routing T_8_27.sp4_v_b_8 <X> T_8_27.sp4_v_t_41
 (10 7)  (406 439)  (406 439)  routing T_8_27.sp4_v_b_8 <X> T_8_27.sp4_v_t_41
 (14 8)  (410 440)  (410 440)  routing T_8_27.sp4_v_t_13 <X> T_8_27.lc_trk_g2_0
 (27 8)  (423 440)  (423 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_bram/ram/WDATA_11
 (28 8)  (424 440)  (424 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 440)  (426 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_bram/ram/WDATA_11
 (40 8)  (436 440)  (436 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (16 9)  (412 441)  (412 441)  routing T_8_27.sp4_v_t_13 <X> T_8_27.lc_trk_g2_0
 (17 9)  (413 441)  (413 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 446)  (399 446)  routing T_8_27.sp12_v_b_1 <X> T_8_27.sp12_v_t_22
 (6 14)  (402 446)  (402 446)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_v_t_44
 (14 14)  (410 446)  (410 446)  routing T_8_27.sp12_v_b_4 <X> T_8_27.lc_trk_g3_4
 (16 14)  (412 446)  (412 446)  routing T_8_27.sp4_v_b_29 <X> T_8_27.lc_trk_g3_5
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 446)  (414 446)  routing T_8_27.sp4_v_b_29 <X> T_8_27.lc_trk_g3_5
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (5 15)  (401 447)  (401 447)  routing T_8_27.sp4_v_b_6 <X> T_8_27.sp4_v_t_44
 (14 15)  (410 447)  (410 447)  routing T_8_27.sp12_v_b_4 <X> T_8_27.lc_trk_g3_4
 (15 15)  (411 447)  (411 447)  routing T_8_27.sp12_v_b_4 <X> T_8_27.lc_trk_g3_4
 (17 15)  (413 447)  (413 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4


LogicTile_9_27

 (19 1)  (457 433)  (457 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (9 3)  (447 435)  (447 435)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_36
 (4 6)  (442 438)  (442 438)  routing T_9_27.sp4_v_b_3 <X> T_9_27.sp4_v_t_38
 (13 6)  (451 438)  (451 438)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_v_t_40
 (12 7)  (450 439)  (450 439)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_v_t_40
 (11 10)  (449 442)  (449 442)  routing T_9_27.sp4_v_b_0 <X> T_9_27.sp4_v_t_45
 (13 10)  (451 442)  (451 442)  routing T_9_27.sp4_v_b_0 <X> T_9_27.sp4_v_t_45
 (8 11)  (446 443)  (446 443)  routing T_9_27.sp4_h_r_7 <X> T_9_27.sp4_v_t_42
 (9 11)  (447 443)  (447 443)  routing T_9_27.sp4_h_r_7 <X> T_9_27.sp4_v_t_42
 (3 14)  (441 446)  (441 446)  routing T_9_27.sp12_v_b_1 <X> T_9_27.sp12_v_t_22
 (11 14)  (449 446)  (449 446)  routing T_9_27.sp4_v_b_8 <X> T_9_27.sp4_v_t_46
 (8 15)  (446 447)  (446 447)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_v_t_47
 (9 15)  (447 447)  (447 447)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_v_t_47
 (12 15)  (450 447)  (450 447)  routing T_9_27.sp4_v_b_8 <X> T_9_27.sp4_v_t_46


LogicTile_10_27

 (2 4)  (494 436)  (494 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_27

 (13 7)  (667 439)  (667 439)  routing T_13_27.sp4_v_b_0 <X> T_13_27.sp4_h_l_40
 (10 14)  (664 446)  (664 446)  routing T_13_27.sp4_v_b_5 <X> T_13_27.sp4_h_l_47


LogicTile_14_27

 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0
 (3 5)  (711 437)  (711 437)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_r_0


LogicTile_16_27

 (3 3)  (819 435)  (819 435)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_l_23
 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 5)  (819 437)  (819 437)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0


LogicTile_17_27

 (3 0)  (877 432)  (877 432)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (3 1)  (877 433)  (877 433)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0


LogicTile_22_27

 (2 4)  (1146 436)  (1146 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_27

 (9 4)  (1261 436)  (1261 436)  routing T_24_27.sp4_v_t_41 <X> T_24_27.sp4_h_r_4


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (4 2)  (1310 434)  (1310 434)  routing T_25_27.sp4_v_b_0 <X> T_25_27.sp4_v_t_37
 (13 2)  (1319 434)  (1319 434)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_39
 (0 3)  (1306 435)  (1306 435)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.wire_bram/ram/RCLK
 (2 3)  (1308 435)  (1308 435)  routing T_25_27.lc_trk_g1_1 <X> T_25_27.wire_bram/ram/RCLK
 (15 4)  (1321 436)  (1321 436)  routing T_25_27.sp4_h_r_17 <X> T_25_27.lc_trk_g1_1
 (16 4)  (1322 436)  (1322 436)  routing T_25_27.sp4_h_r_17 <X> T_25_27.lc_trk_g1_1
 (17 4)  (1323 436)  (1323 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 436)  (1324 436)  routing T_25_27.sp4_h_r_17 <X> T_25_27.lc_trk_g1_1
 (18 5)  (1324 437)  (1324 437)  routing T_25_27.sp4_h_r_17 <X> T_25_27.lc_trk_g1_1
 (4 6)  (1310 438)  (1310 438)  routing T_25_27.sp4_v_b_7 <X> T_25_27.sp4_v_t_38
 (6 6)  (1312 438)  (1312 438)  routing T_25_27.sp4_v_b_7 <X> T_25_27.sp4_v_t_38
 (9 7)  (1315 439)  (1315 439)  routing T_25_27.sp4_v_b_4 <X> T_25_27.sp4_v_t_41
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (38 9)  (1344 441)  (1344 441)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (6 10)  (1312 442)  (1312 442)  routing T_25_27.sp4_v_b_3 <X> T_25_27.sp4_v_t_43
 (5 11)  (1311 443)  (1311 443)  routing T_25_27.sp4_v_b_3 <X> T_25_27.sp4_v_t_43
 (8 11)  (1314 443)  (1314 443)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_t_42
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (13 14)  (1319 446)  (1319 446)  routing T_25_27.sp4_v_b_11 <X> T_25_27.sp4_v_t_46
 (17 14)  (1323 446)  (1323 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (9 15)  (1315 447)  (1315 447)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_47
 (14 15)  (1320 447)  (1320 447)  routing T_25_27.sp12_v_b_20 <X> T_25_27.lc_trk_g3_4
 (16 15)  (1322 447)  (1322 447)  routing T_25_27.sp12_v_b_20 <X> T_25_27.lc_trk_g3_4
 (17 15)  (1323 447)  (1323 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (1324 447)  (1324 447)  routing T_25_27.sp4_r_v_b_45 <X> T_25_27.lc_trk_g3_5


LogicTile_26_27

 (3 7)  (1351 439)  (1351 439)  routing T_26_27.sp12_h_l_23 <X> T_26_27.sp12_v_t_23


IO_Tile_0_26

 (11 6)  (6 422)  (6 422)  routing T_0_26.span4_vert_b_2 <X> T_0_26.span4_vert_t_14


LogicTile_2_26

 (19 7)  (91 423)  (91 423)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_7_26

 (19 9)  (361 425)  (361 425)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 416)  (418 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (419 416)  (419 416)  routing T_8_26.sp4_v_b_19 <X> T_8_26.lc_trk_g0_3
 (24 0)  (420 416)  (420 416)  routing T_8_26.sp4_v_b_19 <X> T_8_26.lc_trk_g0_3
 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (16 6)  (412 422)  (412 422)  routing T_8_26.sp4_v_b_5 <X> T_8_26.lc_trk_g1_5
 (17 6)  (413 422)  (413 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 422)  (414 422)  routing T_8_26.sp4_v_b_5 <X> T_8_26.lc_trk_g1_5
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g0_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (41 9)  (437 425)  (437 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (3 14)  (399 430)  (399 430)  routing T_8_26.sp12_h_r_1 <X> T_8_26.sp12_v_t_22
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (3 15)  (399 431)  (399 431)  routing T_8_26.sp12_h_r_1 <X> T_8_26.sp12_v_t_22


LogicTile_13_26

 (19 0)  (673 416)  (673 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 5)  (662 421)  (662 421)  routing T_13_26.sp4_h_r_4 <X> T_13_26.sp4_v_b_4
 (19 5)  (673 421)  (673 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_14_26

 (4 0)  (712 416)  (712 416)  routing T_14_26.sp4_v_t_37 <X> T_14_26.sp4_v_b_0


LogicTile_15_26

 (3 6)  (765 422)  (765 422)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_v_t_23
 (13 8)  (775 424)  (775 424)  routing T_15_26.sp4_v_t_45 <X> T_15_26.sp4_v_b_8
 (3 12)  (765 428)  (765 428)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1
 (3 13)  (765 429)  (765 429)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1


LogicTile_16_26

 (22 3)  (838 419)  (838 419)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (8 5)  (824 421)  (824 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (10 5)  (826 421)  (826 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (19 8)  (835 424)  (835 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (51 8)  (867 424)  (867 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (868 424)  (868 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 425)  (853 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (40 9)  (856 425)  (856 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (0 10)  (816 426)  (816 426)  routing T_16_26.glb_netwk_3 <X> T_16_26.glb2local_2
 (1 10)  (817 426)  (817 426)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_3 glb2local_2
 (0 11)  (816 427)  (816 427)  routing T_16_26.glb_netwk_3 <X> T_16_26.glb2local_2


LogicTile_17_26

 (12 0)  (886 416)  (886 416)  routing T_17_26.sp4_v_b_8 <X> T_17_26.sp4_h_r_2
 (11 1)  (885 417)  (885 417)  routing T_17_26.sp4_v_b_8 <X> T_17_26.sp4_h_r_2
 (13 1)  (887 417)  (887 417)  routing T_17_26.sp4_v_b_8 <X> T_17_26.sp4_h_r_2
 (8 6)  (882 422)  (882 422)  routing T_17_26.sp4_h_r_4 <X> T_17_26.sp4_h_l_41


LogicTile_20_26

 (3 11)  (1039 427)  (1039 427)  routing T_20_26.sp12_v_b_1 <X> T_20_26.sp12_h_l_22


LogicTile_21_26

 (12 4)  (1102 420)  (1102 420)  routing T_21_26.sp4_h_l_39 <X> T_21_26.sp4_h_r_5
 (13 5)  (1103 421)  (1103 421)  routing T_21_26.sp4_h_l_39 <X> T_21_26.sp4_h_r_5
 (8 6)  (1098 422)  (1098 422)  routing T_21_26.sp4_h_r_8 <X> T_21_26.sp4_h_l_41
 (10 6)  (1100 422)  (1100 422)  routing T_21_26.sp4_h_r_8 <X> T_21_26.sp4_h_l_41


LogicTile_22_26

 (2 6)  (1146 422)  (1146 422)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 418)  (1320 418)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g0_4
 (0 3)  (1306 419)  (1306 419)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 419)  (1320 419)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g0_4
 (16 3)  (1322 419)  (1322 419)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (19 5)  (1325 421)  (1325 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (12 7)  (1318 423)  (1318 423)  routing T_25_26.sp4_h_l_40 <X> T_25_26.sp4_v_t_40
 (15 7)  (1321 423)  (1321 423)  routing T_25_26.sp4_v_b_20 <X> T_25_26.lc_trk_g1_4
 (16 7)  (1322 423)  (1322 423)  routing T_25_26.sp4_v_b_20 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_3
 (38 8)  (1344 424)  (1344 424)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (12 10)  (1318 426)  (1318 426)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_h_l_45
 (5 11)  (1311 427)  (1311 427)  routing T_25_26.sp4_h_l_43 <X> T_25_26.sp4_v_t_43
 (11 11)  (1317 427)  (1317 427)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_h_l_45
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (13 8)  (1361 424)  (1361 424)  routing T_26_26.sp4_v_t_45 <X> T_26_26.sp4_v_b_8


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 406)  (12 406)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g0_7
 (6 6)  (11 406)  (11 406)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g0_7
 (7 6)  (10 406)  (10 406)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (9 406)  (9 406)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g0_7
 (4 7)  (13 407)  (13 407)  routing T_0_25.span4_vert_b_6 <X> T_0_25.lc_trk_g0_6
 (5 7)  (12 407)  (12 407)  routing T_0_25.span4_vert_b_6 <X> T_0_25.lc_trk_g0_6
 (7 7)  (10 407)  (10 407)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (8 7)  (9 407)  (9 407)  routing T_0_25.span4_horz_47 <X> T_0_25.lc_trk_g0_7
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25

 (8 14)  (26 414)  (26 414)  routing T_1_25.sp4_h_r_2 <X> T_1_25.sp4_h_l_47
 (10 14)  (28 414)  (28 414)  routing T_1_25.sp4_h_r_2 <X> T_1_25.sp4_h_l_47


LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (12 2)  (246 402)  (246 402)  routing T_5_25.sp4_h_r_11 <X> T_5_25.sp4_h_l_39
 (13 3)  (247 403)  (247 403)  routing T_5_25.sp4_h_r_11 <X> T_5_25.sp4_h_l_39


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (5 0)  (401 400)  (401 400)  routing T_8_25.sp4_v_t_37 <X> T_8_25.sp4_h_r_0
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 401)  (410 401)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g0_0
 (15 1)  (411 401)  (411 401)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g0_0
 (16 1)  (412 401)  (412 401)  routing T_8_25.sp4_h_r_0 <X> T_8_25.lc_trk_g0_0
 (17 1)  (413 401)  (413 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 403)  (398 403)  routing T_8_25.lc_trk_g0_0 <X> T_8_25.wire_bram/ram/RCLK
 (12 4)  (408 404)  (408 404)  routing T_8_25.sp4_v_t_40 <X> T_8_25.sp4_h_r_5
 (12 5)  (408 405)  (408 405)  routing T_8_25.sp4_h_r_5 <X> T_8_25.sp4_v_b_5
 (15 6)  (411 406)  (411 406)  routing T_8_25.sp4_h_r_5 <X> T_8_25.lc_trk_g1_5
 (16 6)  (412 406)  (412 406)  routing T_8_25.sp4_h_r_5 <X> T_8_25.lc_trk_g1_5
 (17 6)  (413 406)  (413 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (414 407)  (414 407)  routing T_8_25.sp4_h_r_5 <X> T_8_25.lc_trk_g1_5
 (27 8)  (423 408)  (423 408)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.wire_bram/ram/WDATA_11
 (28 8)  (424 408)  (424 408)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (41 9)  (437 409)  (437 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (7 10)  (403 410)  (403 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (16 13)  (412 413)  (412 413)  routing T_8_25.sp12_v_t_7 <X> T_8_25.lc_trk_g3_0
 (17 13)  (413 413)  (413 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g1_5 <X> T_8_25.wire_bram/ram/RE


LogicTile_9_25

 (9 0)  (447 400)  (447 400)  routing T_9_25.sp4_v_t_36 <X> T_9_25.sp4_h_r_1
 (11 2)  (449 402)  (449 402)  routing T_9_25.sp4_v_b_11 <X> T_9_25.sp4_v_t_39
 (12 3)  (450 403)  (450 403)  routing T_9_25.sp4_v_b_11 <X> T_9_25.sp4_v_t_39
 (11 14)  (449 414)  (449 414)  routing T_9_25.sp4_v_b_3 <X> T_9_25.sp4_v_t_46
 (13 14)  (451 414)  (451 414)  routing T_9_25.sp4_v_b_3 <X> T_9_25.sp4_v_t_46
 (11 15)  (449 415)  (449 415)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_h_l_46
 (13 15)  (451 415)  (451 415)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_h_l_46


LogicTile_10_25

 (13 2)  (505 402)  (505 402)  routing T_10_25.sp4_h_r_2 <X> T_10_25.sp4_v_t_39
 (12 3)  (504 403)  (504 403)  routing T_10_25.sp4_h_r_2 <X> T_10_25.sp4_v_t_39


LogicTile_11_25

 (19 14)  (565 414)  (565 414)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_12_25

 (16 0)  (616 400)  (616 400)  routing T_12_25.sp4_v_b_9 <X> T_12_25.lc_trk_g0_1
 (17 0)  (617 400)  (617 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 400)  (618 400)  routing T_12_25.sp4_v_b_9 <X> T_12_25.lc_trk_g0_1
 (26 0)  (626 400)  (626 400)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 400)  (629 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 400)  (631 400)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 400)  (632 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 400)  (633 400)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 400)  (634 400)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 400)  (636 400)  LC_0 Logic Functioning bit
 (37 0)  (637 400)  (637 400)  LC_0 Logic Functioning bit
 (38 0)  (638 400)  (638 400)  LC_0 Logic Functioning bit
 (39 0)  (639 400)  (639 400)  LC_0 Logic Functioning bit
 (41 0)  (641 400)  (641 400)  LC_0 Logic Functioning bit
 (43 0)  (643 400)  (643 400)  LC_0 Logic Functioning bit
 (48 0)  (648 400)  (648 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (618 401)  (618 401)  routing T_12_25.sp4_v_b_9 <X> T_12_25.lc_trk_g0_1
 (26 1)  (626 401)  (626 401)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 401)  (627 401)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 401)  (629 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 401)  (637 401)  LC_0 Logic Functioning bit
 (39 1)  (639 401)  (639 401)  LC_0 Logic Functioning bit
 (22 6)  (622 406)  (622 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (623 406)  (623 406)  routing T_12_25.sp12_h_l_12 <X> T_12_25.lc_trk_g1_7
 (14 14)  (614 414)  (614 414)  routing T_12_25.sp4_h_r_36 <X> T_12_25.lc_trk_g3_4
 (15 15)  (615 415)  (615 415)  routing T_12_25.sp4_h_r_36 <X> T_12_25.lc_trk_g3_4
 (16 15)  (616 415)  (616 415)  routing T_12_25.sp4_h_r_36 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_13_25

 (4 7)  (658 407)  (658 407)  routing T_13_25.sp4_h_r_7 <X> T_13_25.sp4_h_l_38
 (6 7)  (660 407)  (660 407)  routing T_13_25.sp4_h_r_7 <X> T_13_25.sp4_h_l_38
 (8 7)  (662 407)  (662 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41
 (10 7)  (664 407)  (664 407)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_41


LogicTile_14_25



LogicTile_15_25

 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_25

 (9 5)  (825 405)  (825 405)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_4
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_25

 (3 2)  (877 402)  (877 402)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23
 (3 3)  (877 403)  (877 403)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23
 (4 6)  (878 406)  (878 406)  routing T_17_25.sp4_v_b_7 <X> T_17_25.sp4_v_t_38
 (6 6)  (880 406)  (880 406)  routing T_17_25.sp4_v_b_7 <X> T_17_25.sp4_v_t_38
 (9 10)  (883 410)  (883 410)  routing T_17_25.sp4_v_b_7 <X> T_17_25.sp4_h_l_42


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25

 (8 4)  (1044 404)  (1044 404)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_r_4
 (9 4)  (1045 404)  (1045 404)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_r_4
 (3 11)  (1039 411)  (1039 411)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_l_22
 (3 12)  (1039 412)  (1039 412)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_r_1
 (3 13)  (1039 413)  (1039 413)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_r_1


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (9 4)  (1261 404)  (1261 404)  routing T_24_25.sp4_v_t_41 <X> T_24_25.sp4_h_r_4
 (9 8)  (1261 408)  (1261 408)  routing T_24_25.sp4_h_l_41 <X> T_24_25.sp4_h_r_7
 (10 8)  (1262 408)  (1262 408)  routing T_24_25.sp4_h_l_41 <X> T_24_25.sp4_h_r_7


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (4 2)  (1310 402)  (1310 402)  routing T_25_25.sp4_v_b_4 <X> T_25_25.sp4_v_t_37
 (6 2)  (1312 402)  (1312 402)  routing T_25_25.sp4_v_b_4 <X> T_25_25.sp4_v_t_37
 (0 3)  (1306 403)  (1306 403)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 3)  (1308 403)  (1308 403)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.wire_bram/ram/RCLK
 (15 4)  (1321 404)  (1321 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (16 4)  (1322 404)  (1322 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (17 4)  (1323 404)  (1323 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 404)  (1324 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (25 4)  (1331 404)  (1331 404)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g1_2
 (18 5)  (1324 405)  (1324 405)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (22 5)  (1328 405)  (1328 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_18 lc_trk_g1_2
 (23 5)  (1329 405)  (1329 405)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g1_2
 (24 5)  (1330 405)  (1330 405)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g1_2
 (25 5)  (1331 405)  (1331 405)  routing T_25_25.sp4_h_r_18 <X> T_25_25.lc_trk_g1_2
 (3 6)  (1309 406)  (1309 406)  routing T_25_25.sp12_v_b_0 <X> T_25_25.sp12_v_t_23
 (27 8)  (1333 408)  (1333 408)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_11
 (38 9)  (1344 409)  (1344 409)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 10)  (1310 410)  (1310 410)  routing T_25_25.sp4_v_b_6 <X> T_25_25.sp4_v_t_43
 (7 10)  (1313 410)  (1313 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE


LogicTile_26_25



LogicTile_27_25

 (2 6)  (1404 406)  (1404 406)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (5 11)  (1569 411)  (1569 411)  routing T_30_25.sp4_h_l_43 <X> T_30_25.sp4_v_t_43


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 8)  (418 392)  (418 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 392)  (419 392)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g2_3
 (24 8)  (420 392)  (420 392)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g2_3
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 392)  (433 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 393)  (426 393)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_bram/ram/WDATA_3
 (7 10)  (403 394)  (403 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE


LogicTile_9_24



LogicTile_10_24

 (13 8)  (505 392)  (505 392)  routing T_10_24.sp4_v_t_45 <X> T_10_24.sp4_v_b_8


LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24

 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_24

 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_24

 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24

 (3 1)  (1039 385)  (1039 385)  routing T_20_24.sp12_h_l_23 <X> T_20_24.sp12_v_b_0
 (19 4)  (1055 388)  (1055 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 7)  (1051 391)  (1051 391)  routing T_20_24.sp4_v_t_9 <X> T_20_24.lc_trk_g1_4
 (16 7)  (1052 391)  (1052 391)  routing T_20_24.sp4_v_t_9 <X> T_20_24.lc_trk_g1_4
 (17 7)  (1053 391)  (1053 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 8)  (1062 392)  (1062 392)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 392)  (1063 392)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 392)  (1064 392)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 392)  (1065 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 392)  (1067 392)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 392)  (1068 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 392)  (1070 392)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 392)  (1072 392)  LC_4 Logic Functioning bit
 (38 8)  (1074 392)  (1074 392)  LC_4 Logic Functioning bit
 (41 8)  (1077 392)  (1077 392)  LC_4 Logic Functioning bit
 (43 8)  (1079 392)  (1079 392)  LC_4 Logic Functioning bit
 (26 9)  (1062 393)  (1062 393)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 393)  (1063 393)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 393)  (1064 393)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 393)  (1065 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 393)  (1073 393)  LC_4 Logic Functioning bit
 (39 9)  (1075 393)  (1075 393)  LC_4 Logic Functioning bit
 (41 9)  (1077 393)  (1077 393)  LC_4 Logic Functioning bit
 (43 9)  (1079 393)  (1079 393)  LC_4 Logic Functioning bit
 (48 9)  (1084 393)  (1084 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (16 13)  (1052 397)  (1052 397)  routing T_20_24.sp12_v_b_8 <X> T_20_24.lc_trk_g3_0
 (17 13)  (1053 397)  (1053 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 14)  (1057 398)  (1057 398)  routing T_20_24.sp4_h_r_39 <X> T_20_24.lc_trk_g3_7
 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 398)  (1059 398)  routing T_20_24.sp4_h_r_39 <X> T_20_24.lc_trk_g3_7
 (24 14)  (1060 398)  (1060 398)  routing T_20_24.sp4_h_r_39 <X> T_20_24.lc_trk_g3_7


LogicTile_21_24

 (11 3)  (1101 387)  (1101 387)  routing T_21_24.sp4_h_r_6 <X> T_21_24.sp4_h_l_39
 (13 3)  (1103 387)  (1103 387)  routing T_21_24.sp4_h_r_6 <X> T_21_24.sp4_h_l_39


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (41 9)  (1347 393)  (1347 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (5 10)  (1311 394)  (1311 394)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_h_l_43
 (7 10)  (1313 394)  (1313 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (4 11)  (1310 395)  (1310 395)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_h_l_43
 (6 11)  (1312 395)  (1312 395)  routing T_25_24.sp4_v_t_37 <X> T_25_24.sp4_h_l_43
 (22 13)  (1328 397)  (1328 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 397)  (1329 397)  routing T_25_24.sp4_v_t_31 <X> T_25_24.lc_trk_g3_2
 (24 13)  (1330 397)  (1330 397)  routing T_25_24.sp4_v_t_31 <X> T_25_24.lc_trk_g3_2
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 398)  (1322 398)  routing T_25_24.sp12_v_t_10 <X> T_25_24.lc_trk_g3_5
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (9 15)  (1315 399)  (1315 399)  routing T_25_24.sp4_v_b_10 <X> T_25_24.sp4_v_t_47


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 369)  (412 369)  routing T_8_23.sp12_h_r_8 <X> T_8_23.lc_trk_g0_0
 (17 1)  (413 369)  (413 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 371)  (398 371)  routing T_8_23.lc_trk_g0_0 <X> T_8_23.wire_bram/ram/RCLK
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (27 8)  (423 376)  (423 376)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.wire_bram/ram/WDATA_11
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 376)  (426 376)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.wire_bram/ram/WDATA_11
 (38 8)  (434 376)  (434 376)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (6 10)  (402 378)  (402 378)  routing T_8_23.sp4_v_b_3 <X> T_8_23.sp4_v_t_43
 (13 10)  (409 378)  (409 378)  routing T_8_23.sp4_v_b_8 <X> T_8_23.sp4_v_t_45
 (5 11)  (401 379)  (401 379)  routing T_8_23.sp4_v_b_3 <X> T_8_23.sp4_v_t_43
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 382)  (412 382)  routing T_8_23.sp4_v_b_29 <X> T_8_23.lc_trk_g3_5
 (17 14)  (413 382)  (413 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 382)  (414 382)  routing T_8_23.sp4_v_b_29 <X> T_8_23.lc_trk_g3_5
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (16 15)  (412 383)  (412 383)  routing T_8_23.sp12_v_t_11 <X> T_8_23.lc_trk_g3_4
 (17 15)  (413 383)  (413 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4


LogicTile_9_23

 (4 2)  (442 370)  (442 370)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_v_t_37
 (6 2)  (444 370)  (444 370)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_v_t_37
 (8 3)  (446 371)  (446 371)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_36
 (9 3)  (447 371)  (447 371)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_36
 (4 6)  (442 374)  (442 374)  routing T_9_23.sp4_v_b_7 <X> T_9_23.sp4_v_t_38
 (6 6)  (444 374)  (444 374)  routing T_9_23.sp4_v_b_7 <X> T_9_23.sp4_v_t_38
 (11 10)  (449 378)  (449 378)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_45
 (12 11)  (450 379)  (450 379)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_45
 (10 13)  (448 381)  (448 381)  routing T_9_23.sp4_h_r_5 <X> T_9_23.sp4_v_b_10


LogicTile_13_23

 (5 0)  (659 368)  (659 368)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_h_r_0
 (9 2)  (663 370)  (663 370)  routing T_13_23.sp4_v_b_1 <X> T_13_23.sp4_h_l_36
 (12 4)  (666 372)  (666 372)  routing T_13_23.sp4_v_t_40 <X> T_13_23.sp4_h_r_5
 (11 7)  (665 375)  (665 375)  routing T_13_23.sp4_h_r_9 <X> T_13_23.sp4_h_l_40
 (13 7)  (667 375)  (667 375)  routing T_13_23.sp4_h_r_9 <X> T_13_23.sp4_h_l_40


LogicTile_15_23

 (3 6)  (765 374)  (765 374)  routing T_15_23.sp12_v_b_0 <X> T_15_23.sp12_v_t_23


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0
 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (21 2)  (837 370)  (837 370)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 370)  (839 370)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (15 3)  (831 371)  (831 371)  routing T_16_23.sp4_v_t_9 <X> T_16_23.lc_trk_g0_4
 (16 3)  (832 371)  (832 371)  routing T_16_23.sp4_v_t_9 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (837 371)  (837 371)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0
 (16 6)  (832 374)  (832 374)  routing T_16_23.sp4_v_b_13 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.sp4_v_b_13 <X> T_16_23.lc_trk_g1_5
 (18 7)  (834 375)  (834 375)  routing T_16_23.sp4_v_b_13 <X> T_16_23.lc_trk_g1_5
 (16 8)  (832 376)  (832 376)  routing T_16_23.sp12_v_t_14 <X> T_16_23.lc_trk_g2_1
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (834 377)  (834 377)  routing T_16_23.sp12_v_t_14 <X> T_16_23.lc_trk_g2_1
 (11 12)  (827 380)  (827 380)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_11
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 380)  (851 380)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.input_2_6
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (12 13)  (828 381)  (828 381)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_11
 (27 13)  (843 381)  (843 381)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (47 13)  (863 381)  (863 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (869 381)  (869 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_17_23

 (6 1)  (880 369)  (880 369)  routing T_17_23.sp4_h_l_37 <X> T_17_23.sp4_h_r_0
 (10 5)  (884 373)  (884 373)  routing T_17_23.sp4_h_r_11 <X> T_17_23.sp4_v_b_4
 (11 8)  (885 376)  (885 376)  routing T_17_23.sp4_h_r_3 <X> T_17_23.sp4_v_b_8
 (12 8)  (886 376)  (886 376)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8
 (13 9)  (887 377)  (887 377)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8


LogicTile_18_23

 (2 12)  (930 380)  (930 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 15)  (947 383)  (947 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_23

 (5 4)  (1095 372)  (1095 372)  routing T_21_23.sp4_h_l_37 <X> T_21_23.sp4_h_r_3
 (8 4)  (1098 372)  (1098 372)  routing T_21_23.sp4_v_b_4 <X> T_21_23.sp4_h_r_4
 (9 4)  (1099 372)  (1099 372)  routing T_21_23.sp4_v_b_4 <X> T_21_23.sp4_h_r_4
 (4 5)  (1094 373)  (1094 373)  routing T_21_23.sp4_h_l_37 <X> T_21_23.sp4_h_r_3
 (12 12)  (1102 380)  (1102 380)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_h_r_11
 (13 13)  (1103 381)  (1103 381)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_h_r_11


LogicTile_23_23

 (5 13)  (1203 381)  (1203 381)  routing T_23_23.sp4_h_r_9 <X> T_23_23.sp4_v_b_9


LogicTile_24_23

 (2 8)  (1254 376)  (1254 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_23

 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 369)  (1315 369)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_v_b_1
 (10 1)  (1316 369)  (1316 369)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_v_b_1
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (6 2)  (1312 370)  (1312 370)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_v_t_37
 (11 2)  (1317 370)  (1317 370)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (22 2)  (1328 370)  (1328 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1329 370)  (1329 370)  routing T_25_23.sp4_v_b_23 <X> T_25_23.lc_trk_g0_7
 (24 2)  (1330 370)  (1330 370)  routing T_25_23.sp4_v_b_23 <X> T_25_23.lc_trk_g0_7
 (0 3)  (1306 371)  (1306 371)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 3)  (1308 371)  (1308 371)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (5 3)  (1311 371)  (1311 371)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_v_t_37
 (9 3)  (1315 371)  (1315 371)  routing T_25_23.sp4_v_b_1 <X> T_25_23.sp4_v_t_36
 (12 3)  (1318 371)  (1318 371)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (3 6)  (1309 374)  (1309 374)  routing T_25_23.sp12_v_b_0 <X> T_25_23.sp12_v_t_23
 (5 7)  (1311 375)  (1311 375)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_v_t_38
 (9 7)  (1315 375)  (1315 375)  routing T_25_23.sp4_v_b_8 <X> T_25_23.sp4_v_t_41
 (10 7)  (1316 375)  (1316 375)  routing T_25_23.sp4_v_b_8 <X> T_25_23.sp4_v_t_41
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g0_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (38 8)  (1344 376)  (1344 376)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g0_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (9 11)  (1315 379)  (1315 379)  routing T_25_23.sp4_v_b_7 <X> T_25_23.sp4_v_t_42
 (15 12)  (1321 380)  (1321 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (16 12)  (1322 380)  (1322 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 380)  (1324 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (6 14)  (1312 382)  (1312 382)  routing T_25_23.sp4_h_l_41 <X> T_25_23.sp4_v_t_44
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (9 15)  (1315 383)  (1315 383)  routing T_25_23.sp4_v_b_10 <X> T_25_23.sp4_v_t_47
 (12 15)  (1318 383)  (1318 383)  routing T_25_23.sp4_h_l_46 <X> T_25_23.sp4_v_t_46
 (18 15)  (1324 383)  (1324 383)  routing T_25_23.sp4_r_v_b_45 <X> T_25_23.lc_trk_g3_5


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (4 4)  (13 356)  (13 356)  routing T_0_22.span12_horz_4 <X> T_0_22.lc_trk_g0_4
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (4 5)  (13 357)  (13 357)  routing T_0_22.span12_horz_4 <X> T_0_22.lc_trk_g0_4
 (5 5)  (12 357)  (12 357)  routing T_0_22.span12_horz_4 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 358)  (6 358)  routing T_0_22.span4_horz_13 <X> T_0_22.span4_vert_t_14
 (12 6)  (5 358)  (5 358)  routing T_0_22.span4_horz_13 <X> T_0_22.span4_vert_t_14
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 365)  (13 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 6)  (75 358)  (75 358)  routing T_2_22.sp12_h_r_0 <X> T_2_22.sp12_v_t_23
 (3 7)  (75 359)  (75 359)  routing T_2_22.sp12_h_r_0 <X> T_2_22.sp12_v_t_23


LogicTile_3_22

 (6 3)  (132 355)  (132 355)  routing T_3_22.sp4_h_r_0 <X> T_3_22.sp4_h_l_37


LogicTile_4_22

 (19 12)  (199 364)  (199 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_22

 (3 14)  (237 366)  (237 366)  routing T_5_22.sp12_h_r_1 <X> T_5_22.sp12_v_t_22
 (3 15)  (237 367)  (237 367)  routing T_5_22.sp12_h_r_1 <X> T_5_22.sp12_v_t_22


LogicTile_7_22

 (3 14)  (345 366)  (345 366)  routing T_7_22.sp12_h_r_1 <X> T_7_22.sp12_v_t_22
 (3 15)  (345 367)  (345 367)  routing T_7_22.sp12_h_r_1 <X> T_7_22.sp12_v_t_22


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (13 6)  (409 358)  (409 358)  routing T_8_22.sp4_v_b_5 <X> T_8_22.sp4_v_t_40
 (25 6)  (421 358)  (421 358)  routing T_8_22.sp4_v_b_14 <X> T_8_22.lc_trk_g1_6
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 7)  (418 359)  (418 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (419 359)  (419 359)  routing T_8_22.sp4_v_b_14 <X> T_8_22.lc_trk_g1_6
 (25 7)  (421 359)  (421 359)  routing T_8_22.sp4_v_b_14 <X> T_8_22.lc_trk_g1_6
 (27 8)  (423 360)  (423 360)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 360)  (426 360)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_bram/ram/WDATA_3
 (37 8)  (433 360)  (433 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.wire_bram/ram/WDATA_3
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 366)  (412 366)  routing T_8_22.sp4_v_b_29 <X> T_8_22.lc_trk_g3_5
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 366)  (414 366)  routing T_8_22.sp4_v_b_29 <X> T_8_22.lc_trk_g3_5
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE


LogicTile_9_22

 (4 12)  (442 364)  (442 364)  routing T_9_22.sp4_v_t_44 <X> T_9_22.sp4_v_b_9


LogicTile_10_22

 (3 2)  (495 354)  (495 354)  routing T_10_22.sp12_h_r_0 <X> T_10_22.sp12_h_l_23
 (3 3)  (495 355)  (495 355)  routing T_10_22.sp12_h_r_0 <X> T_10_22.sp12_h_l_23
 (8 9)  (500 361)  (500 361)  routing T_10_22.sp4_h_r_7 <X> T_10_22.sp4_v_b_7


LogicTile_11_22

 (2 4)  (548 356)  (548 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (563 356)  (563 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 360)  (579 360)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (37 8)  (583 360)  (583 360)  LC_4 Logic Functioning bit
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g1_1 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 361)  (577 361)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (25 12)  (571 364)  (571 364)  routing T_11_22.sp4_h_r_34 <X> T_11_22.lc_trk_g3_2
 (22 13)  (568 365)  (568 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 365)  (569 365)  routing T_11_22.sp4_h_r_34 <X> T_11_22.lc_trk_g3_2
 (24 13)  (570 365)  (570 365)  routing T_11_22.sp4_h_r_34 <X> T_11_22.lc_trk_g3_2
 (14 15)  (560 367)  (560 367)  routing T_11_22.sp4_r_v_b_44 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_12_22

 (5 1)  (605 353)  (605 353)  routing T_12_22.sp4_h_r_0 <X> T_12_22.sp4_v_b_0
 (14 1)  (614 353)  (614 353)  routing T_12_22.sp4_h_r_0 <X> T_12_22.lc_trk_g0_0
 (15 1)  (615 353)  (615 353)  routing T_12_22.sp4_h_r_0 <X> T_12_22.lc_trk_g0_0
 (16 1)  (616 353)  (616 353)  routing T_12_22.sp4_h_r_0 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (602 355)  (602 355)  routing T_12_22.lc_trk_g0_0 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (8 5)  (608 357)  (608 357)  routing T_12_22.sp4_h_r_4 <X> T_12_22.sp4_v_b_4
 (21 8)  (621 360)  (621 360)  routing T_12_22.bnl_op_3 <X> T_12_22.lc_trk_g2_3
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (621 361)  (621 361)  routing T_12_22.bnl_op_3 <X> T_12_22.lc_trk_g2_3
 (14 10)  (614 362)  (614 362)  routing T_12_22.sp4_v_t_17 <X> T_12_22.lc_trk_g2_4
 (16 11)  (616 363)  (616 363)  routing T_12_22.sp4_v_t_17 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (47 12)  (647 364)  (647 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (648 364)  (648 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (37 13)  (637 365)  (637 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (39 13)  (639 365)  (639 365)  LC_6 Logic Functioning bit
 (0 14)  (600 366)  (600 366)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 367)  (601 367)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_7/s_r


LogicTile_13_22

 (19 1)  (673 353)  (673 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 355)  (654 355)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 3)  (656 355)  (656 355)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (3 4)  (657 356)  (657 356)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_r_0
 (15 4)  (669 356)  (669 356)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (16 4)  (670 356)  (670 356)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 356)  (672 356)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (47 4)  (701 356)  (701 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (706 356)  (706 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (657 357)  (657 357)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_r_0
 (18 5)  (672 357)  (672 357)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (51 5)  (705 357)  (705 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 359)  (678 359)  routing T_13_22.bot_op_6 <X> T_13_22.lc_trk_g1_6
 (14 11)  (668 363)  (668 363)  routing T_13_22.sp4_h_l_17 <X> T_13_22.lc_trk_g2_4
 (15 11)  (669 363)  (669 363)  routing T_13_22.sp4_h_l_17 <X> T_13_22.lc_trk_g2_4
 (16 11)  (670 363)  (670 363)  routing T_13_22.sp4_h_l_17 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (3 12)  (657 364)  (657 364)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (3 13)  (657 365)  (657 365)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (0 14)  (654 366)  (654 366)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (662 366)  (662 366)  routing T_13_22.sp4_v_t_41 <X> T_13_22.sp4_h_l_47
 (9 14)  (663 366)  (663 366)  routing T_13_22.sp4_v_t_41 <X> T_13_22.sp4_h_l_47
 (10 14)  (664 366)  (664 366)  routing T_13_22.sp4_v_t_41 <X> T_13_22.sp4_h_l_47
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r


LogicTile_14_22

 (4 0)  (712 352)  (712 352)  routing T_14_22.sp4_v_t_37 <X> T_14_22.sp4_v_b_0


LogicTile_15_22

 (4 1)  (766 353)  (766 353)  routing T_15_22.sp4_h_l_41 <X> T_15_22.sp4_h_r_0
 (6 1)  (768 353)  (768 353)  routing T_15_22.sp4_h_l_41 <X> T_15_22.sp4_h_r_0
 (10 6)  (772 358)  (772 358)  routing T_15_22.sp4_v_b_11 <X> T_15_22.sp4_h_l_41
 (13 8)  (775 360)  (775 360)  routing T_15_22.sp4_v_t_45 <X> T_15_22.sp4_v_b_8
 (3 10)  (765 362)  (765 362)  routing T_15_22.sp12_h_r_1 <X> T_15_22.sp12_h_l_22
 (19 10)  (781 362)  (781 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 11)  (765 363)  (765 363)  routing T_15_22.sp12_h_r_1 <X> T_15_22.sp12_h_l_22


LogicTile_16_22

 (4 0)  (820 352)  (820 352)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_0
 (6 0)  (822 352)  (822 352)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_0
 (0 2)  (816 354)  (816 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (821 354)  (821 354)  routing T_16_22.sp4_h_r_9 <X> T_16_22.sp4_h_l_37
 (0 3)  (816 355)  (816 355)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 3)  (818 355)  (818 355)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (4 3)  (820 355)  (820 355)  routing T_16_22.sp4_h_r_9 <X> T_16_22.sp4_h_l_37
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 355)  (840 355)  routing T_16_22.bot_op_6 <X> T_16_22.lc_trk_g0_6
 (8 6)  (824 358)  (824 358)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_l_41
 (9 6)  (825 358)  (825 358)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_l_41
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_h_r_13 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_h_r_13 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.sp4_h_r_13 <X> T_16_22.lc_trk_g1_5
 (15 12)  (831 364)  (831 364)  routing T_16_22.sp4_v_t_28 <X> T_16_22.lc_trk_g3_1
 (16 12)  (832 364)  (832 364)  routing T_16_22.sp4_v_t_28 <X> T_16_22.lc_trk_g3_1
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (4 13)  (820 365)  (820 365)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_r_9
 (5 13)  (821 365)  (821 365)  routing T_16_22.sp4_h_r_9 <X> T_16_22.sp4_v_b_9
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (31 14)  (847 366)  (847 366)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 366)  (852 366)  LC_7 Logic Functioning bit
 (37 14)  (853 366)  (853 366)  LC_7 Logic Functioning bit
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (39 14)  (855 366)  (855 366)  LC_7 Logic Functioning bit
 (45 14)  (861 366)  (861 366)  LC_7 Logic Functioning bit
 (48 14)  (864 366)  (864 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (867 366)  (867 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (868 366)  (868 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 367)  (816 367)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (31 15)  (847 367)  (847 367)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 367)  (852 367)  LC_7 Logic Functioning bit
 (37 15)  (853 367)  (853 367)  LC_7 Logic Functioning bit
 (38 15)  (854 367)  (854 367)  LC_7 Logic Functioning bit
 (39 15)  (855 367)  (855 367)  LC_7 Logic Functioning bit


LogicTile_17_22

 (3 2)  (877 354)  (877 354)  routing T_17_22.sp12_h_r_0 <X> T_17_22.sp12_h_l_23
 (3 3)  (877 355)  (877 355)  routing T_17_22.sp12_h_r_0 <X> T_17_22.sp12_h_l_23


LogicTile_18_22

 (0 2)  (928 354)  (928 354)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 355)  (928 355)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 3)  (930 355)  (930 355)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (25 8)  (953 360)  (953 360)  routing T_18_22.sp12_v_t_1 <X> T_18_22.lc_trk_g2_2
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.sp12_v_t_1 <X> T_18_22.lc_trk_g2_2
 (25 9)  (953 361)  (953 361)  routing T_18_22.sp12_v_t_1 <X> T_18_22.lc_trk_g2_2
 (2 12)  (930 364)  (930 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (943 364)  (943 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (16 12)  (944 364)  (944 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (0 14)  (928 366)  (928 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 366)  (943 366)  routing T_18_22.sp4_h_l_24 <X> T_18_22.lc_trk_g3_5
 (16 14)  (944 366)  (944 366)  routing T_18_22.sp4_h_l_24 <X> T_18_22.lc_trk_g3_5
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.sp4_h_l_24 <X> T_18_22.lc_trk_g3_5
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (38 14)  (966 366)  (966 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (48 14)  (976 366)  (976 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (928 367)  (928 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 367)  (929 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (31 15)  (959 367)  (959 367)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (38 15)  (966 367)  (966 367)  LC_7 Logic Functioning bit
 (39 15)  (967 367)  (967 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (3 5)  (985 357)  (985 357)  routing T_19_22.sp12_h_l_23 <X> T_19_22.sp12_h_r_0
 (11 9)  (993 361)  (993 361)  routing T_19_22.sp4_h_l_37 <X> T_19_22.sp4_h_r_8
 (13 9)  (995 361)  (995 361)  routing T_19_22.sp4_h_l_37 <X> T_19_22.sp4_h_r_8
 (3 15)  (985 367)  (985 367)  routing T_19_22.sp12_h_l_22 <X> T_19_22.sp12_v_t_22


LogicTile_20_22

 (5 0)  (1041 352)  (1041 352)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_0
 (4 1)  (1040 353)  (1040 353)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_0
 (14 1)  (1050 353)  (1050 353)  routing T_20_22.sp4_h_r_0 <X> T_20_22.lc_trk_g0_0
 (15 1)  (1051 353)  (1051 353)  routing T_20_22.sp4_h_r_0 <X> T_20_22.lc_trk_g0_0
 (16 1)  (1052 353)  (1052 353)  routing T_20_22.sp4_h_r_0 <X> T_20_22.lc_trk_g0_0
 (17 1)  (1053 353)  (1053 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (47 2)  (1083 354)  (1083 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1088 354)  (1088 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (1038 355)  (1038 355)  routing T_20_22.lc_trk_g0_0 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 355)  (1051 355)  routing T_20_22.bot_op_4 <X> T_20_22.lc_trk_g0_4
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (38 3)  (1074 355)  (1074 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (16 4)  (1052 356)  (1052 356)  routing T_20_22.sp4_v_b_9 <X> T_20_22.lc_trk_g1_1
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1054 356)  (1054 356)  routing T_20_22.sp4_v_b_9 <X> T_20_22.lc_trk_g1_1
 (18 5)  (1054 357)  (1054 357)  routing T_20_22.sp4_v_b_9 <X> T_20_22.lc_trk_g1_1
 (15 6)  (1051 358)  (1051 358)  routing T_20_22.sp4_h_r_21 <X> T_20_22.lc_trk_g1_5
 (16 6)  (1052 358)  (1052 358)  routing T_20_22.sp4_h_r_21 <X> T_20_22.lc_trk_g1_5
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1054 358)  (1054 358)  routing T_20_22.sp4_h_r_21 <X> T_20_22.lc_trk_g1_5
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (51 6)  (1087 358)  (1087 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1054 359)  (1054 359)  routing T_20_22.sp4_h_r_21 <X> T_20_22.lc_trk_g1_5
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 367)  (1036 367)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 367)  (1037 367)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_7/s_r


LogicTile_21_22

 (11 4)  (1101 356)  (1101 356)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_b_5
 (13 4)  (1103 356)  (1103 356)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_b_5
 (19 4)  (1109 356)  (1109 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 5)  (1102 357)  (1102 357)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_b_5


LogicTile_22_22

 (3 7)  (1147 359)  (1147 359)  routing T_22_22.sp12_h_l_23 <X> T_22_22.sp12_v_t_23


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 354)  (1320 354)  routing T_25_22.sp4_v_t_1 <X> T_25_22.lc_trk_g0_4
 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 355)  (1320 355)  routing T_25_22.sp4_v_t_1 <X> T_25_22.lc_trk_g0_4
 (16 3)  (1322 355)  (1322 355)  routing T_25_22.sp4_v_t_1 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (3 7)  (1309 359)  (1309 359)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_t_23
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (21 8)  (1327 360)  (1327 360)  routing T_25_22.sp12_v_t_0 <X> T_25_22.lc_trk_g2_3
 (22 8)  (1328 360)  (1328 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1330 360)  (1330 360)  routing T_25_22.sp12_v_t_0 <X> T_25_22.lc_trk_g2_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 361)  (1327 361)  routing T_25_22.sp12_v_t_0 <X> T_25_22.lc_trk_g2_3
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.wire_bram/ram/WDATA_3
 (38 9)  (1344 361)  (1344 361)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE
 (3 15)  (1309 367)  (1309 367)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_t_22


LogicTile_26_22

 (13 8)  (1361 360)  (1361 360)  routing T_26_22.sp4_v_t_45 <X> T_26_22.sp4_v_b_8


LogicTile_31_22

 (3 7)  (1621 359)  (1621 359)  routing T_31_22.sp12_h_l_23 <X> T_31_22.sp12_v_t_23


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (13 4)  (4 340)  (4 340)  routing T_0_21.lc_trk_g0_4 <X> T_0_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (4 5)  (13 341)  (13 341)  routing T_0_21.span4_vert_b_4 <X> T_0_21.lc_trk_g0_4
 (5 5)  (12 341)  (12 341)  routing T_0_21.span4_vert_b_4 <X> T_0_21.lc_trk_g0_4
 (7 5)  (10 341)  (10 341)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 346)  (13 346)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g1_2
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (4 11)  (13 347)  (13 347)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g1_2
 (6 11)  (11 347)  (11 347)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g1_2
 (7 11)  (10 347)  (10 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_4_21

 (8 14)  (188 350)  (188 350)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_h_l_47
 (10 14)  (190 350)  (190 350)  routing T_4_21.sp4_h_r_2 <X> T_4_21.sp4_h_l_47


RAM_Tile_8_21

 (5 0)  (401 336)  (401 336)  routing T_8_21.sp4_v_t_37 <X> T_8_21.sp4_h_r_0
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (12 2)  (408 338)  (408 338)  routing T_8_21.sp4_h_r_11 <X> T_8_21.sp4_h_l_39
 (0 3)  (396 339)  (396 339)  routing T_8_21.lc_trk_g1_1 <X> T_8_21.wire_bram/ram/RCLK
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g1_1 <X> T_8_21.wire_bram/ram/RCLK
 (13 3)  (409 339)  (409 339)  routing T_8_21.sp4_h_r_11 <X> T_8_21.sp4_h_l_39
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_b_0 <X> T_8_21.sp12_h_r_0
 (12 4)  (408 340)  (408 340)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_h_r_5
 (15 4)  (411 340)  (411 340)  routing T_8_21.sp4_h_r_1 <X> T_8_21.lc_trk_g1_1
 (16 4)  (412 340)  (412 340)  routing T_8_21.sp4_h_r_1 <X> T_8_21.lc_trk_g1_1
 (17 4)  (413 340)  (413 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (3 5)  (399 341)  (399 341)  routing T_8_21.sp12_v_b_0 <X> T_8_21.sp12_h_r_0
 (12 5)  (408 341)  (408 341)  routing T_8_21.sp4_h_r_5 <X> T_8_21.sp4_v_b_5
 (18 5)  (414 341)  (414 341)  routing T_8_21.sp4_h_r_1 <X> T_8_21.lc_trk_g1_1
 (15 6)  (411 342)  (411 342)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g1_5
 (16 6)  (412 342)  (412 342)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g1_5
 (17 6)  (413 342)  (413 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (414 343)  (414 343)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g1_5
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_bram/ram/WDATA_11
 (28 8)  (424 344)  (424 344)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (36 9)  (432 345)  (432 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (14 13)  (410 349)  (410 349)  routing T_8_21.sp12_v_b_16 <X> T_8_21.lc_trk_g3_0
 (16 13)  (412 349)  (412 349)  routing T_8_21.sp12_v_b_16 <X> T_8_21.lc_trk_g3_0
 (17 13)  (413 349)  (413 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE


LogicTile_9_21

 (6 0)  (444 336)  (444 336)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_0
 (5 1)  (443 337)  (443 337)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_0
 (8 3)  (446 339)  (446 339)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_v_t_36
 (9 3)  (447 339)  (447 339)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_v_t_36
 (10 3)  (448 339)  (448 339)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_v_t_36
 (4 6)  (442 342)  (442 342)  routing T_9_21.sp4_v_b_7 <X> T_9_21.sp4_v_t_38
 (6 6)  (444 342)  (444 342)  routing T_9_21.sp4_v_b_7 <X> T_9_21.sp4_v_t_38
 (11 14)  (449 350)  (449 350)  routing T_9_21.sp4_h_r_5 <X> T_9_21.sp4_v_t_46
 (13 14)  (451 350)  (451 350)  routing T_9_21.sp4_h_r_5 <X> T_9_21.sp4_v_t_46
 (12 15)  (450 351)  (450 351)  routing T_9_21.sp4_h_r_5 <X> T_9_21.sp4_v_t_46


LogicTile_10_21

 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 337)  (515 337)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g0_2
 (24 1)  (516 337)  (516 337)  routing T_10_21.sp4_v_b_18 <X> T_10_21.lc_trk_g0_2
 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 10)  (507 346)  (507 346)  routing T_10_21.sp4_v_t_32 <X> T_10_21.lc_trk_g2_5
 (16 10)  (508 346)  (508 346)  routing T_10_21.sp4_v_t_32 <X> T_10_21.lc_trk_g2_5
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (515 351)  (515 351)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g3_6
 (24 15)  (516 351)  (516 351)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g3_6
 (25 15)  (517 351)  (517 351)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g3_6


LogicTile_11_21

 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (564 337)  (564 337)  routing T_11_21.sp4_r_v_b_34 <X> T_11_21.lc_trk_g0_1
 (0 2)  (546 338)  (546 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (25 2)  (571 338)  (571 338)  routing T_11_21.lft_op_6 <X> T_11_21.lc_trk_g0_6
 (0 3)  (546 339)  (546 339)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 3)  (548 339)  (548 339)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_r_v_b_28 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.lft_op_6 <X> T_11_21.lc_trk_g0_6
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 340)  (576 340)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 340)  (581 340)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.input_2_2
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (45 6)  (591 342)  (591 342)  LC_3 Logic Functioning bit
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 343)  (560 343)  routing T_11_21.top_op_4 <X> T_11_21.lc_trk_g1_4
 (15 7)  (561 343)  (561 343)  routing T_11_21.top_op_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (560 348)  (560 348)  routing T_11_21.sp12_v_b_0 <X> T_11_21.lc_trk_g3_0
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (560 349)  (560 349)  routing T_11_21.sp12_v_b_0 <X> T_11_21.lc_trk_g3_0
 (15 13)  (561 349)  (561 349)  routing T_11_21.sp12_v_b_0 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_12_21

 (8 0)  (608 336)  (608 336)  routing T_12_21.sp4_v_b_1 <X> T_12_21.sp4_h_r_1
 (9 0)  (609 336)  (609 336)  routing T_12_21.sp4_v_b_1 <X> T_12_21.sp4_h_r_1
 (11 0)  (611 336)  (611 336)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_2
 (13 0)  (613 336)  (613 336)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_2
 (6 1)  (606 337)  (606 337)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_h_r_0
 (12 1)  (612 337)  (612 337)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_2
 (9 2)  (609 338)  (609 338)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_h_l_36
 (10 2)  (610 338)  (610 338)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_h_l_36
 (13 5)  (613 341)  (613 341)  routing T_12_21.sp4_v_t_37 <X> T_12_21.sp4_h_r_5
 (4 11)  (604 347)  (604 347)  routing T_12_21.sp4_v_b_1 <X> T_12_21.sp4_h_l_43
 (4 14)  (604 350)  (604 350)  routing T_12_21.sp4_v_b_1 <X> T_12_21.sp4_v_t_44
 (6 14)  (606 350)  (606 350)  routing T_12_21.sp4_v_b_1 <X> T_12_21.sp4_v_t_44
 (11 15)  (611 351)  (611 351)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_46


LogicTile_13_21

 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 338)  (668 338)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (15 2)  (669 338)  (669 338)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g0_5
 (16 2)  (670 338)  (670 338)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g0_5
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 338)  (672 338)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g0_5
 (0 3)  (654 339)  (654 339)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 3)  (656 339)  (656 339)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (15 3)  (669 339)  (669 339)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (668 340)  (668 340)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g1_0
 (15 4)  (669 340)  (669 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (14 5)  (668 341)  (668 341)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g1_0
 (15 5)  (669 341)  (669 341)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g1_0
 (16 5)  (670 341)  (670 341)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g1_0
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (12 6)  (666 342)  (666 342)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_h_l_40
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (14 11)  (668 347)  (668 347)  routing T_13_21.sp12_v_b_20 <X> T_13_21.lc_trk_g2_4
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp12_v_b_20 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (41 11)  (695 347)  (695 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (681 348)  (681 348)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (50 12)  (704 348)  (704 348)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 349)  (675 349)  routing T_13_21.sp4_r_v_b_43 <X> T_13_21.lc_trk_g3_3
 (26 13)  (680 349)  (680 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 349)  (681 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 349)  (682 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (41 13)  (695 349)  (695 349)  LC_6 Logic Functioning bit
 (43 13)  (697 349)  (697 349)  LC_6 Logic Functioning bit
 (14 14)  (668 350)  (668 350)  routing T_13_21.bnl_op_4 <X> T_13_21.lc_trk_g3_4
 (14 15)  (668 351)  (668 351)  routing T_13_21.bnl_op_4 <X> T_13_21.lc_trk_g3_4
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_15_21

 (5 0)  (767 336)  (767 336)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_r_0
 (4 1)  (766 337)  (766 337)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_r_0
 (6 1)  (768 337)  (768 337)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_r_0
 (3 12)  (765 348)  (765 348)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_h_r_1
 (3 13)  (765 349)  (765 349)  routing T_15_21.sp12_v_b_1 <X> T_15_21.sp12_h_r_1


LogicTile_16_21

 (15 0)  (831 336)  (831 336)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g0_1
 (16 0)  (832 336)  (832 336)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (834 337)  (834 337)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g0_1
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.bot_op_7 <X> T_16_21.lc_trk_g0_7
 (0 3)  (816 339)  (816 339)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 3)  (818 339)  (818 339)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23
 (15 4)  (831 340)  (831 340)  routing T_16_21.sp4_h_r_9 <X> T_16_21.lc_trk_g1_1
 (16 4)  (832 340)  (832 340)  routing T_16_21.sp4_h_r_9 <X> T_16_21.lc_trk_g1_1
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (834 340)  (834 340)  routing T_16_21.sp4_h_r_9 <X> T_16_21.lc_trk_g1_1
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.bot_op_3 <X> T_16_21.lc_trk_g1_3
 (8 6)  (824 342)  (824 342)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_41
 (9 6)  (825 342)  (825 342)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_41
 (14 7)  (830 343)  (830 343)  routing T_16_21.sp4_r_v_b_28 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (2 8)  (818 344)  (818 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 8)  (832 344)  (832 344)  routing T_16_21.sp4_v_t_12 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.sp4_v_t_12 <X> T_16_21.lc_trk_g2_1
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 346)  (851 346)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.input_2_5
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.input_2_5
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (15 12)  (831 348)  (831 348)  routing T_16_21.sp12_v_b_1 <X> T_16_21.lc_trk_g3_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.sp12_v_b_1 <X> T_16_21.lc_trk_g3_1
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (50 12)  (866 348)  (866 348)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 349)  (820 349)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_r_9
 (5 13)  (821 349)  (821 349)  routing T_16_21.sp4_h_r_9 <X> T_16_21.sp4_v_b_9
 (8 13)  (824 349)  (824 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (9 13)  (825 349)  (825 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (10 13)  (826 349)  (826 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (18 13)  (834 349)  (834 349)  routing T_16_21.sp12_v_b_1 <X> T_16_21.lc_trk_g3_1
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (8 14)  (824 350)  (824 350)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_47
 (9 14)  (825 350)  (825 350)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_47
 (10 14)  (826 350)  (826 350)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_47
 (12 14)  (828 350)  (828 350)  routing T_16_21.sp4_v_t_46 <X> T_16_21.sp4_h_l_46
 (11 15)  (827 351)  (827 351)  routing T_16_21.sp4_v_t_46 <X> T_16_21.sp4_h_l_46


LogicTile_17_21

 (8 11)  (882 347)  (882 347)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_42
 (9 11)  (883 347)  (883 347)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_42
 (10 11)  (884 347)  (884 347)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_42
 (19 13)  (893 349)  (893 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_21

 (0 2)  (928 338)  (928 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 339)  (928 339)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 3)  (930 339)  (930 339)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (15 12)  (943 348)  (943 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 348)  (961 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (45 12)  (973 348)  (973 348)  LC_6 Logic Functioning bit
 (47 12)  (975 348)  (975 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (38 13)  (966 349)  (966 349)  LC_6 Logic Functioning bit
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (46 13)  (974 349)  (974 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 350)  (928 350)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 350)  (943 350)  routing T_18_21.sp4_h_l_24 <X> T_18_21.lc_trk_g3_5
 (16 14)  (944 350)  (944 350)  routing T_18_21.sp4_h_l_24 <X> T_18_21.lc_trk_g3_5
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 350)  (946 350)  routing T_18_21.sp4_h_l_24 <X> T_18_21.lc_trk_g3_5
 (25 14)  (953 350)  (953 350)  routing T_18_21.sp12_v_b_6 <X> T_18_21.lc_trk_g3_6
 (0 15)  (928 351)  (928 351)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (952 351)  (952 351)  routing T_18_21.sp12_v_b_6 <X> T_18_21.lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp12_v_b_6 <X> T_18_21.lc_trk_g3_6


LogicTile_19_21

 (4 4)  (986 340)  (986 340)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_b_3
 (6 4)  (988 340)  (988 340)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_b_3
 (5 5)  (987 341)  (987 341)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_b_3


LogicTile_20_21

 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 338)  (1060 338)  routing T_20_21.bot_op_7 <X> T_20_21.lc_trk_g0_7
 (0 3)  (1036 339)  (1036 339)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 339)  (1038 339)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (15 4)  (1051 340)  (1051 340)  routing T_20_21.sp4_h_r_9 <X> T_20_21.lc_trk_g1_1
 (16 4)  (1052 340)  (1052 340)  routing T_20_21.sp4_h_r_9 <X> T_20_21.lc_trk_g1_1
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1054 340)  (1054 340)  routing T_20_21.sp4_h_r_9 <X> T_20_21.lc_trk_g1_1
 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 341)  (1060 341)  routing T_20_21.bot_op_2 <X> T_20_21.lc_trk_g1_2
 (26 8)  (1062 344)  (1062 344)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 344)  (1063 344)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (41 8)  (1077 344)  (1077 344)  LC_4 Logic Functioning bit
 (45 8)  (1081 344)  (1081 344)  LC_4 Logic Functioning bit
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 345)  (1068 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1069 345)  (1069 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.input_2_4
 (34 9)  (1070 345)  (1070 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.input_2_4
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (40 9)  (1076 345)  (1076 345)  LC_4 Logic Functioning bit
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.sp4_v_t_28 <X> T_20_21.lc_trk_g3_1
 (16 12)  (1052 348)  (1052 348)  routing T_20_21.sp4_v_t_28 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (6 13)  (1042 349)  (1042 349)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_h_r_9
 (6 14)  (1042 350)  (1042 350)  routing T_20_21.sp4_v_b_6 <X> T_20_21.sp4_v_t_44
 (15 14)  (1051 350)  (1051 350)  routing T_20_21.sp4_v_t_32 <X> T_20_21.lc_trk_g3_5
 (16 14)  (1052 350)  (1052 350)  routing T_20_21.sp4_v_t_32 <X> T_20_21.lc_trk_g3_5
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (5 15)  (1041 351)  (1041 351)  routing T_20_21.sp4_v_b_6 <X> T_20_21.sp4_v_t_44


LogicTile_21_21

 (5 9)  (1095 345)  (1095 345)  routing T_21_21.sp4_h_r_6 <X> T_21_21.sp4_v_b_6


LogicTile_24_21

 (11 5)  (1263 341)  (1263 341)  routing T_24_21.sp4_h_l_44 <X> T_24_21.sp4_h_r_5
 (13 5)  (1265 341)  (1265 341)  routing T_24_21.sp4_h_l_44 <X> T_24_21.sp4_h_r_5


RAM_Tile_25_21

 (14 0)  (1320 336)  (1320 336)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 337)  (1320 337)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (15 1)  (1321 337)  (1321 337)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (16 1)  (1322 337)  (1322 337)  routing T_25_21.sp4_h_r_16 <X> T_25_21.lc_trk_g0_0
 (17 1)  (1323 337)  (1323 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (16 2)  (1322 338)  (1322 338)  routing T_25_21.sp12_h_r_21 <X> T_25_21.lc_trk_g0_5
 (17 2)  (1323 338)  (1323 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (2 3)  (1308 339)  (1308 339)  routing T_25_21.lc_trk_g0_0 <X> T_25_21.wire_bram/ram/RCLK
 (18 3)  (1324 339)  (1324 339)  routing T_25_21.sp12_h_r_21 <X> T_25_21.lc_trk_g0_5
 (8 7)  (1314 343)  (1314 343)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_v_t_41
 (9 7)  (1315 343)  (1315 343)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_v_t_41
 (10 7)  (1316 343)  (1316 343)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_v_t_41
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 344)  (1336 344)  routing T_25_21.lc_trk_g0_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (38 9)  (1344 345)  (1344 345)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 10)  (1310 346)  (1310 346)  routing T_25_21.sp4_v_b_10 <X> T_25_21.sp4_v_t_43
 (5 10)  (1311 346)  (1311 346)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_h_l_43
 (6 10)  (1312 346)  (1312 346)  routing T_25_21.sp4_v_b_10 <X> T_25_21.sp4_v_t_43
 (4 11)  (1310 347)  (1310 347)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_h_l_43
 (6 11)  (1312 347)  (1312 347)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_h_l_43
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 350)  (1323 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (2 14)  (1350 350)  (1350 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_21

 (3 7)  (1459 343)  (1459 343)  routing T_28_21.sp12_h_l_23 <X> T_28_21.sp12_v_t_23


IO_Tile_0_20

 (5 4)  (12 324)  (12 324)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (9 325)  (9 325)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 14)  (75 334)  (75 334)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22
 (3 15)  (75 335)  (75 335)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (13 6)  (409 326)  (409 326)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_40
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (12 7)  (408 327)  (408 327)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_40
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_bram/ram/WDATA_3
 (22 10)  (418 330)  (418 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 334)  (412 334)  routing T_8_20.sp4_v_b_29 <X> T_8_20.lc_trk_g3_5
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 334)  (414 334)  routing T_8_20.sp4_v_b_29 <X> T_8_20.lc_trk_g3_5
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE


LogicTile_9_20

 (16 2)  (454 322)  (454 322)  routing T_9_20.sp4_v_b_13 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (456 322)  (456 322)  routing T_9_20.sp4_v_b_13 <X> T_9_20.lc_trk_g0_5
 (19 2)  (457 322)  (457 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (18 3)  (456 323)  (456 323)  routing T_9_20.sp4_v_b_13 <X> T_9_20.lc_trk_g0_5
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (41 4)  (479 324)  (479 324)  LC_2 Logic Functioning bit
 (43 4)  (481 324)  (481 324)  LC_2 Logic Functioning bit
 (47 4)  (485 324)  (485 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (16 8)  (454 328)  (454 328)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g2_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (38 8)  (476 328)  (476 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (43 8)  (481 328)  (481 328)  LC_4 Logic Functioning bit
 (18 9)  (456 329)  (456 329)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g2_1
 (27 9)  (465 329)  (465 329)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (46 9)  (484 329)  (484 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 12)  (452 332)  (452 332)  routing T_9_20.sp4_v_b_24 <X> T_9_20.lc_trk_g3_0
 (15 12)  (453 332)  (453 332)  routing T_9_20.sp4_h_r_25 <X> T_9_20.lc_trk_g3_1
 (16 12)  (454 332)  (454 332)  routing T_9_20.sp4_h_r_25 <X> T_9_20.lc_trk_g3_1
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (16 13)  (454 333)  (454 333)  routing T_9_20.sp4_v_b_24 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (456 333)  (456 333)  routing T_9_20.sp4_h_r_25 <X> T_9_20.lc_trk_g3_1


LogicTile_11_20

 (8 2)  (554 322)  (554 322)  routing T_11_20.sp4_h_r_1 <X> T_11_20.sp4_h_l_36


LogicTile_12_20

 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (8 7)  (608 327)  (608 327)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_v_t_41
 (9 7)  (609 327)  (609 327)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_v_t_41
 (10 7)  (610 327)  (610 327)  routing T_12_20.sp4_h_r_10 <X> T_12_20.sp4_v_t_41
 (11 7)  (611 327)  (611 327)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_h_l_40
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.bot_op_6 <X> T_12_20.lc_trk_g1_6
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 328)  (635 328)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_4
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 329)  (634 329)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_4
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (15 10)  (615 330)  (615 330)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5
 (16 10)  (616 330)  (616 330)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 330)  (618 330)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5
 (18 11)  (618 331)  (618 331)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g2_5


LogicTile_14_20

 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g0_2
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (47 2)  (755 322)  (755 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (761 322)  (761 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (47 3)  (755 323)  (755 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (761 323)  (761 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 10)  (711 330)  (711 330)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_h_l_22
 (4 10)  (712 330)  (712 330)  routing T_14_20.sp4_v_b_6 <X> T_14_20.sp4_v_t_43
 (3 11)  (711 331)  (711 331)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_h_l_22
 (3 14)  (711 334)  (711 334)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_v_t_22
 (3 15)  (711 335)  (711 335)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_v_t_22


LogicTile_15_20

 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (9 2)  (771 322)  (771 322)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_l_36
 (2 3)  (764 323)  (764 323)  routing T_15_20.lc_trk_g0_0 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (3 5)  (765 325)  (765 325)  routing T_15_20.sp12_h_l_23 <X> T_15_20.sp12_h_r_0
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp12_h_r_13 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (47 10)  (809 330)  (809 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (765 334)  (765 334)  routing T_15_20.sp12_v_b_1 <X> T_15_20.sp12_v_t_22
 (21 14)  (783 334)  (783 334)  routing T_15_20.sp4_v_t_18 <X> T_15_20.lc_trk_g3_7
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp4_v_t_18 <X> T_15_20.lc_trk_g3_7
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r


LogicTile_16_20

 (14 0)  (830 320)  (830 320)  routing T_16_20.sp4_v_b_0 <X> T_16_20.lc_trk_g0_0
 (16 1)  (832 321)  (832 321)  routing T_16_20.sp4_v_b_0 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (4 2)  (820 322)  (820 322)  routing T_16_20.sp4_v_b_4 <X> T_16_20.sp4_v_t_37
 (6 2)  (822 322)  (822 322)  routing T_16_20.sp4_v_b_4 <X> T_16_20.sp4_v_t_37
 (13 2)  (829 322)  (829 322)  routing T_16_20.sp4_v_b_2 <X> T_16_20.sp4_v_t_39
 (14 2)  (830 322)  (830 322)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g0_4
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (14 3)  (830 323)  (830 323)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g0_4
 (16 3)  (832 323)  (832 323)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (837 323)  (837 323)  routing T_16_20.sp4_r_v_b_31 <X> T_16_20.lc_trk_g0_7
 (12 6)  (828 326)  (828 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_l_40
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 327)  (849 327)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_3
 (34 7)  (850 327)  (850 327)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_3
 (35 7)  (851 327)  (851 327)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 10)  (841 330)  (841 330)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (25 12)  (841 332)  (841 332)  routing T_16_20.sp12_v_t_1 <X> T_16_20.lc_trk_g3_2
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_r_v_b_40 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (840 333)  (840 333)  routing T_16_20.sp12_v_t_1 <X> T_16_20.lc_trk_g3_2
 (25 13)  (841 333)  (841 333)  routing T_16_20.sp12_v_t_1 <X> T_16_20.lc_trk_g3_2
 (6 14)  (822 334)  (822 334)  routing T_16_20.sp4_v_b_6 <X> T_16_20.sp4_v_t_44
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (5 15)  (821 335)  (821 335)  routing T_16_20.sp4_v_b_6 <X> T_16_20.sp4_v_t_44
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 335)  (849 335)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.input_2_7
 (34 15)  (850 335)  (850 335)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (16 2)  (890 322)  (890 322)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g0_5
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 322)  (892 322)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g0_5
 (18 3)  (892 323)  (892 323)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g0_5
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp12_v_b_19 <X> T_17_20.lc_trk_g2_3
 (21 9)  (895 329)  (895 329)  routing T_17_20.sp12_v_b_19 <X> T_17_20.lc_trk_g2_3
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 332)  (904 332)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 332)  (909 332)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_6
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (43 12)  (917 332)  (917 332)  LC_6 Logic Functioning bit
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 333)  (901 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (908 333)  (908 333)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_6
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (40 13)  (914 333)  (914 333)  LC_6 Logic Functioning bit
 (21 14)  (895 334)  (895 334)  routing T_17_20.sp4_v_t_18 <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp4_v_t_18 <X> T_17_20.lc_trk_g3_7


LogicTile_18_20

 (11 4)  (939 324)  (939 324)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_b_5
 (8 8)  (936 328)  (936 328)  routing T_18_20.sp4_v_b_7 <X> T_18_20.sp4_h_r_7
 (9 8)  (937 328)  (937 328)  routing T_18_20.sp4_v_b_7 <X> T_18_20.sp4_h_r_7


LogicTile_19_20

 (5 0)  (987 320)  (987 320)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_h_r_0
 (6 1)  (988 321)  (988 321)  routing T_19_20.sp4_v_b_0 <X> T_19_20.sp4_h_r_0
 (4 4)  (986 324)  (986 324)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (6 4)  (988 324)  (988 324)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (5 5)  (987 325)  (987 325)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3


LogicTile_20_20

 (16 0)  (1052 320)  (1052 320)  routing T_20_20.sp4_v_b_1 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1054 320)  (1054 320)  routing T_20_20.sp4_v_b_1 <X> T_20_20.lc_trk_g0_1
 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 320)  (1059 320)  routing T_20_20.sp4_v_b_19 <X> T_20_20.lc_trk_g0_3
 (24 0)  (1060 320)  (1060 320)  routing T_20_20.sp4_v_b_19 <X> T_20_20.lc_trk_g0_3
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 324)  (1059 324)  routing T_20_20.sp12_h_r_11 <X> T_20_20.lc_trk_g1_3
 (27 4)  (1063 324)  (1063 324)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (41 5)  (1077 325)  (1077 325)  LC_2 Logic Functioning bit
 (43 5)  (1079 325)  (1079 325)  LC_2 Logic Functioning bit
 (8 7)  (1044 327)  (1044 327)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_v_t_41
 (10 7)  (1046 327)  (1046 327)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_v_t_41
 (14 7)  (1050 327)  (1050 327)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g1_4
 (15 7)  (1051 327)  (1051 327)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g1_4
 (16 7)  (1052 327)  (1052 327)  routing T_20_20.sp4_h_r_4 <X> T_20_20.lc_trk_g1_4
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (16 9)  (1052 329)  (1052 329)  routing T_20_20.sp12_v_b_8 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 330)  (1059 330)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (24 10)  (1060 330)  (1060 330)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (21 11)  (1057 331)  (1057 331)  routing T_20_20.sp4_h_r_31 <X> T_20_20.lc_trk_g2_7
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.rgt_op_3 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.rgt_op_3 <X> T_20_20.lc_trk_g3_3
 (5 13)  (1041 333)  (1041 333)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_v_b_9
 (26 14)  (1062 334)  (1062 334)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 334)  (1063 334)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 334)  (1069 334)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 334)  (1070 334)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (41 14)  (1077 334)  (1077 334)  LC_7 Logic Functioning bit
 (43 14)  (1079 334)  (1079 334)  LC_7 Logic Functioning bit
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 335)  (1064 335)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 335)  (1066 335)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 335)  (1067 335)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 335)  (1068 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (40 15)  (1076 335)  (1076 335)  LC_7 Logic Functioning bit


LogicTile_21_20

 (15 6)  (1105 326)  (1105 326)  routing T_21_20.sp4_h_r_5 <X> T_21_20.lc_trk_g1_5
 (16 6)  (1106 326)  (1106 326)  routing T_21_20.sp4_h_r_5 <X> T_21_20.lc_trk_g1_5
 (17 6)  (1107 326)  (1107 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 326)  (1118 326)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 326)  (1121 326)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 326)  (1124 326)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (37 6)  (1127 326)  (1127 326)  LC_3 Logic Functioning bit
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (39 6)  (1129 326)  (1129 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (18 7)  (1108 327)  (1108 327)  routing T_21_20.sp4_h_r_5 <X> T_21_20.lc_trk_g1_5
 (27 7)  (1117 327)  (1117 327)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 327)  (1118 327)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (2 8)  (1092 328)  (1092 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 13)  (1104 333)  (1104 333)  routing T_21_20.sp4_h_r_24 <X> T_21_20.lc_trk_g3_0
 (15 13)  (1105 333)  (1105 333)  routing T_21_20.sp4_h_r_24 <X> T_21_20.lc_trk_g3_0
 (16 13)  (1106 333)  (1106 333)  routing T_21_20.sp4_h_r_24 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (16 14)  (1106 334)  (1106 334)  routing T_21_20.sp4_v_t_16 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.sp4_v_t_16 <X> T_21_20.lc_trk_g3_5


LogicTile_22_20

 (5 2)  (1149 322)  (1149 322)  routing T_22_20.sp4_h_r_9 <X> T_22_20.sp4_h_l_37
 (4 3)  (1148 323)  (1148 323)  routing T_22_20.sp4_h_r_9 <X> T_22_20.sp4_h_l_37


LogicTile_24_20

 (9 6)  (1261 326)  (1261 326)  routing T_24_20.sp4_h_r_1 <X> T_24_20.sp4_h_l_41
 (10 6)  (1262 326)  (1262 326)  routing T_24_20.sp4_h_r_1 <X> T_24_20.sp4_h_l_41


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 322)  (1309 322)  routing T_25_20.sp12_v_t_23 <X> T_25_20.sp12_h_l_23
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 322)  (1328 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 322)  (1329 322)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g0_7
 (24 2)  (1330 322)  (1330 322)  routing T_25_20.sp4_v_t_10 <X> T_25_20.lc_trk_g0_7
 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (3 4)  (1309 324)  (1309 324)  routing T_25_20.sp12_v_b_0 <X> T_25_20.sp12_h_r_0
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (3 5)  (1309 325)  (1309 325)  routing T_25_20.sp12_v_b_0 <X> T_25_20.sp12_h_r_0
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (12 6)  (1318 326)  (1318 326)  routing T_25_20.sp4_v_b_5 <X> T_25_20.sp4_h_l_40
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (38 8)  (1344 328)  (1344 328)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g0_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (19 13)  (1325 333)  (1325 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp12_v_b_21 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (9 15)  (1315 335)  (1315 335)  routing T_25_20.sp4_v_b_2 <X> T_25_20.sp4_v_t_47
 (10 15)  (1316 335)  (1316 335)  routing T_25_20.sp4_v_b_2 <X> T_25_20.sp4_v_t_47
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp12_v_b_21 <X> T_25_20.lc_trk_g3_5


LogicTile_26_20

 (5 14)  (1353 334)  (1353 334)  routing T_26_20.sp4_v_t_44 <X> T_26_20.sp4_h_l_44
 (6 15)  (1354 335)  (1354 335)  routing T_26_20.sp4_v_t_44 <X> T_26_20.sp4_h_l_44


IO_Tile_0_19

 (12 0)  (5 304)  (5 304)  routing T_0_19.span4_horz_25 <X> T_0_19.span4_vert_t_12


LogicTile_2_19

 (8 2)  (80 306)  (80 306)  routing T_2_19.sp4_h_r_1 <X> T_2_19.sp4_h_l_36


LogicTile_5_19

 (3 14)  (237 318)  (237 318)  routing T_5_19.sp12_h_r_1 <X> T_5_19.sp12_v_t_22
 (3 15)  (237 319)  (237 319)  routing T_5_19.sp12_h_r_1 <X> T_5_19.sp12_v_t_22


LogicTile_6_19

 (8 2)  (296 306)  (296 306)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_h_l_36


LogicTile_7_19

 (3 14)  (345 318)  (345 318)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22
 (3 15)  (345 319)  (345 319)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22


RAM_Tile_8_19

 (14 0)  (410 304)  (410 304)  routing T_8_19.sp4_h_r_8 <X> T_8_19.lc_trk_g0_0
 (22 0)  (418 304)  (418 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 305)  (411 305)  routing T_8_19.sp4_h_r_8 <X> T_8_19.lc_trk_g0_0
 (16 1)  (412 305)  (412 305)  routing T_8_19.sp4_h_r_8 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 307)  (398 307)  routing T_8_19.lc_trk_g0_0 <X> T_8_19.wire_bram/ram/RCLK
 (3 6)  (399 310)  (399 310)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (4 6)  (400 310)  (400 310)  routing T_8_19.sp4_v_b_7 <X> T_8_19.sp4_v_t_38
 (6 6)  (402 310)  (402 310)  routing T_8_19.sp4_v_b_7 <X> T_8_19.sp4_v_t_38
 (3 7)  (399 311)  (399 311)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (38 9)  (434 313)  (434 313)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (13 10)  (409 314)  (409 314)  routing T_8_19.sp4_v_b_8 <X> T_8_19.sp4_v_t_45
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 318)  (399 318)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22
 (16 14)  (412 318)  (412 318)  routing T_8_19.sp4_v_b_29 <X> T_8_19.lc_trk_g3_5
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 318)  (414 318)  routing T_8_19.sp4_v_b_29 <X> T_8_19.lc_trk_g3_5
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (3 15)  (399 319)  (399 319)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_t_22


LogicTile_9_19

 (8 1)  (446 305)  (446 305)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_v_b_1
 (10 1)  (448 305)  (448 305)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_v_b_1
 (3 6)  (441 310)  (441 310)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (11 6)  (449 310)  (449 310)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_40
 (13 6)  (451 310)  (451 310)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_40
 (3 7)  (441 311)  (441 311)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (8 7)  (446 311)  (446 311)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_v_t_41
 (9 7)  (447 311)  (447 311)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_v_t_41
 (12 7)  (450 311)  (450 311)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_40
 (8 11)  (446 315)  (446 315)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_t_42
 (9 11)  (447 315)  (447 315)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_t_42
 (10 11)  (448 315)  (448 315)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_t_42
 (3 14)  (441 318)  (441 318)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (3 15)  (441 319)  (441 319)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22


LogicTile_10_19

 (10 2)  (502 306)  (502 306)  routing T_10_19.sp4_v_b_8 <X> T_10_19.sp4_h_l_36
 (3 6)  (495 310)  (495 310)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (3 7)  (495 311)  (495 311)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (12 9)  (504 313)  (504 313)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_v_b_8
 (3 14)  (495 318)  (495 318)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_v_t_22
 (3 15)  (495 319)  (495 319)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_v_t_22


LogicTile_11_19

 (0 2)  (546 306)  (546 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 307)  (546 307)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 3)  (548 307)  (548 307)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (0 4)  (546 308)  (546 308)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (1 4)  (547 308)  (547 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 309)  (547 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (15 6)  (561 310)  (561 310)  routing T_11_19.sp4_h_r_21 <X> T_11_19.lc_trk_g1_5
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_h_r_21 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.sp4_h_r_21 <X> T_11_19.lc_trk_g1_5
 (18 7)  (564 311)  (564 311)  routing T_11_19.sp4_h_r_21 <X> T_11_19.lc_trk_g1_5
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (51 8)  (597 312)  (597 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_r_v_b_41 <X> T_11_19.lc_trk_g3_1
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 319)  (546 319)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 319)  (547 319)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 319)  (569 319)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.sp4_h_r_30 <X> T_11_19.lc_trk_g3_6


LogicTile_12_19

 (4 2)  (604 306)  (604 306)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_t_37
 (5 3)  (605 307)  (605 307)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_t_37
 (3 5)  (603 309)  (603 309)  routing T_12_19.sp12_h_l_23 <X> T_12_19.sp12_h_r_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (8 7)  (608 311)  (608 311)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_41
 (9 7)  (609 311)  (609 311)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_41
 (10 7)  (610 311)  (610 311)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_41
 (12 10)  (612 314)  (612 314)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_h_l_45
 (13 11)  (613 315)  (613 315)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_h_l_45
 (16 12)  (616 316)  (616 316)  routing T_12_19.sp4_v_t_12 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.sp4_v_t_12 <X> T_12_19.lc_trk_g3_1
 (25 12)  (625 316)  (625 316)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g3_2
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (8 15)  (608 319)  (608 319)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_47
 (9 15)  (609 319)  (609 319)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_47


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (21 0)  (675 304)  (675 304)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.input_2_0
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (47 0)  (701 304)  (701 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (15 1)  (669 305)  (669 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (675 305)  (675 305)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp4_r_v_b_33 <X> T_13_19.lc_trk_g0_2
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.input_2_0
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (46 1)  (700 305)  (700 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (8 2)  (662 306)  (662 306)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_h_l_36
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (16 2)  (670 306)  (670 306)  routing T_13_19.sp4_v_b_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.sp4_v_b_5 <X> T_13_19.lc_trk_g0_5
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (2 3)  (656 307)  (656 307)  routing T_13_19.lc_trk_g0_0 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_r_v_b_31 <X> T_13_19.lc_trk_g0_7
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (52 3)  (706 307)  (706 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (655 308)  (655 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (662 308)  (662 308)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_r_4
 (9 4)  (663 308)  (663 308)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_r_4
 (21 4)  (675 308)  (675 308)  routing T_13_19.sp4_v_b_3 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_v_b_3 <X> T_13_19.lc_trk_g1_3
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (1 5)  (655 309)  (655 309)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (52 5)  (706 309)  (706 309)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (657 310)  (657 310)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_v_t_23
 (9 6)  (663 310)  (663 310)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_l_41
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (14 8)  (668 312)  (668 312)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g2_0
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g2_1
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (14 9)  (668 313)  (668 313)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (48 9)  (702 313)  (702 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (659 314)  (659 314)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_l_43
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 315)  (672 315)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (14 12)  (668 316)  (668 316)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g3_0
 (21 12)  (675 316)  (675 316)  routing T_13_19.sp12_v_t_0 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.sp12_v_t_0 <X> T_13_19.lc_trk_g3_3
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (14 13)  (668 317)  (668 317)  routing T_13_19.bnl_op_0 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (675 317)  (675 317)  routing T_13_19.sp12_v_t_0 <X> T_13_19.lc_trk_g3_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 318)  (679 318)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g3_6
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (665 319)  (665 319)  routing T_13_19.sp4_h_r_3 <X> T_13_19.sp4_h_l_46
 (13 15)  (667 319)  (667 319)  routing T_13_19.sp4_h_r_3 <X> T_13_19.sp4_h_l_46
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.sp4_v_b_8 <X> T_14_19.lc_trk_g0_0
 (21 0)  (729 304)  (729 304)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 304)  (731 304)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g0_3
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (47 0)  (755 304)  (755 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (760 304)  (760 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (722 305)  (722 305)  routing T_14_19.sp4_v_b_8 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_v_b_8 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (729 305)  (729 305)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g0_3
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (15 2)  (723 306)  (723 306)  routing T_14_19.bot_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (733 306)  (733 306)  routing T_14_19.sp4_v_b_6 <X> T_14_19.lc_trk_g0_6
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (48 2)  (756 306)  (756 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp4_v_b_6 <X> T_14_19.lc_trk_g0_6
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (15 4)  (723 308)  (723 308)  routing T_14_19.bot_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (729 308)  (729 308)  routing T_14_19.bnr_op_3 <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (47 4)  (755 308)  (755 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (758 308)  (758 308)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (723 309)  (723 309)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g1_0
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (19 5)  (727 309)  (727 309)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (729 309)  (729 309)  routing T_14_19.bnr_op_3 <X> T_14_19.lc_trk_g1_3
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (3 6)  (711 310)  (711 310)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (14 6)  (722 310)  (722 310)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g1_4
 (3 7)  (711 311)  (711 311)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (14 7)  (722 311)  (722 311)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g1_4
 (16 7)  (724 311)  (724 311)  routing T_14_19.sp4_v_t_1 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.bot_op_6 <X> T_14_19.lc_trk_g1_6
 (15 8)  (723 312)  (723 312)  routing T_14_19.sp12_v_b_1 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.sp12_v_b_1 <X> T_14_19.lc_trk_g2_1
 (18 9)  (726 313)  (726 313)  routing T_14_19.sp12_v_b_1 <X> T_14_19.lc_trk_g2_1
 (12 10)  (720 314)  (720 314)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_l_45
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp12_v_b_6 <X> T_14_19.lc_trk_g2_6
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp12_v_b_6 <X> T_14_19.lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.sp12_v_b_6 <X> T_14_19.lc_trk_g2_6
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (48 11)  (756 315)  (756 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp12_v_t_6 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 317)  (722 317)  routing T_14_19.sp4_r_v_b_40 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (46 13)  (754 317)  (754 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g3_5
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 318)  (743 318)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_7
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (18 15)  (726 319)  (726 319)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g3_5
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_r_v_b_47 <X> T_14_19.lc_trk_g3_7
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_7
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (46 15)  (754 319)  (754 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_19

 (8 0)  (770 304)  (770 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (9 0)  (771 304)  (771 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (10 0)  (772 304)  (772 304)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g0_1
 (21 0)  (783 304)  (783 304)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_v_b_1
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_v_b_1
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_v_b_4 <X> T_15_19.lc_trk_g0_4
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (51 2)  (813 306)  (813 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_b_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (52 3)  (814 307)  (814 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (5 4)  (767 308)  (767 308)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_3
 (8 4)  (770 308)  (770 308)  routing T_15_19.sp4_v_b_4 <X> T_15_19.sp4_h_r_4
 (9 4)  (771 308)  (771 308)  routing T_15_19.sp4_v_b_4 <X> T_15_19.sp4_h_r_4
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (52 4)  (814 308)  (814 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (766 309)  (766 309)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_3
 (6 5)  (768 309)  (768 309)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_3
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (48 5)  (810 309)  (810 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (47 6)  (809 310)  (809 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (810 310)  (810 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (814 310)  (814 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (776 311)  (776 311)  routing T_15_19.sp4_r_v_b_28 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (3 8)  (765 312)  (765 312)  routing T_15_19.sp12_h_r_1 <X> T_15_19.sp12_v_b_1
 (3 9)  (765 313)  (765 313)  routing T_15_19.sp12_h_r_1 <X> T_15_19.sp12_v_b_1
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp12_v_b_11 <X> T_15_19.lc_trk_g3_3
 (14 13)  (776 317)  (776 317)  routing T_15_19.sp12_v_b_16 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp12_v_b_16 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 318)  (778 318)  routing T_15_19.sp12_v_t_10 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp12_h_r_0 <X> T_16_19.lc_trk_g0_0
 (21 0)  (837 304)  (837 304)  routing T_16_19.sp4_v_b_11 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp4_v_b_11 <X> T_16_19.lc_trk_g0_3
 (25 0)  (841 304)  (841 304)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (48 0)  (864 304)  (864 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (830 305)  (830 305)  routing T_16_19.sp12_h_r_0 <X> T_16_19.lc_trk_g0_0
 (15 1)  (831 305)  (831 305)  routing T_16_19.sp12_h_r_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (837 305)  (837 305)  routing T_16_19.sp4_v_b_11 <X> T_16_19.lc_trk_g0_3
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 306)  (830 306)  routing T_16_19.sp4_v_b_4 <X> T_16_19.lc_trk_g0_4
 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (4 3)  (820 307)  (820 307)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_h_l_37
 (9 3)  (825 307)  (825 307)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_v_t_36
 (10 3)  (826 307)  (826 307)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_v_t_36
 (16 3)  (832 307)  (832 307)  routing T_16_19.sp4_v_b_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 308)  (834 308)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 308)  (841 308)  routing T_16_19.sp4_v_b_2 <X> T_16_19.lc_trk_g1_2
 (18 5)  (834 309)  (834 309)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (839 309)  (839 309)  routing T_16_19.sp4_v_b_2 <X> T_16_19.lc_trk_g1_2
 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (12 6)  (828 310)  (828 310)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_40
 (15 6)  (831 310)  (831 310)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g1_5
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 310)  (841 310)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g1_6
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (47 6)  (863 310)  (863 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (868 310)  (868 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (11 7)  (827 311)  (827 311)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_40
 (13 7)  (829 311)  (829 311)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_40
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g1_6
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (48 7)  (864 311)  (864 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (824 312)  (824 312)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_h_r_7
 (9 8)  (825 312)  (825 312)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_h_r_7
 (14 8)  (830 312)  (830 312)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g2_0
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp12_v_b_1 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.sp12_v_b_1 <X> T_16_19.lc_trk_g2_1
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (47 8)  (863 312)  (863 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (834 313)  (834 313)  routing T_16_19.sp12_v_b_1 <X> T_16_19.lc_trk_g2_1
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (48 9)  (864 313)  (864 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (830 314)  (830 314)  routing T_16_19.sp4_v_t_17 <X> T_16_19.lc_trk_g2_4
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (47 10)  (863 314)  (863 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (864 314)  (864 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_v_t_17 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 315)  (849 315)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (47 12)  (863 316)  (863 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (52 13)  (868 317)  (868 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (819 318)  (819 318)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_v_t_22
 (10 14)  (826 318)  (826 318)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_l_47
 (14 14)  (830 318)  (830 318)  routing T_16_19.sp4_v_t_17 <X> T_16_19.lc_trk_g3_4
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g3_5
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (47 14)  (863 318)  (863 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (864 318)  (864 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (816 319)  (816 319)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp4_v_t_17 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (843 319)  (843 319)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_7
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (48 15)  (864 319)  (864 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_19

 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 307)  (874 307)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (6 5)  (880 309)  (880 309)  routing T_17_19.sp4_h_l_38 <X> T_17_19.sp4_h_r_3
 (11 6)  (885 310)  (885 310)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (47 6)  (921 310)  (921 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (926 310)  (926 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (927 310)  (927 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (886 311)  (886 311)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (9 8)  (883 312)  (883 312)  routing T_17_19.sp4_h_l_41 <X> T_17_19.sp4_h_r_7
 (10 8)  (884 312)  (884 312)  routing T_17_19.sp4_h_l_41 <X> T_17_19.sp4_h_r_7
 (13 8)  (887 312)  (887 312)  routing T_17_19.sp4_v_t_45 <X> T_17_19.sp4_v_b_8
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_v_b_33 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.sp4_v_b_33 <X> T_17_19.lc_trk_g2_1
 (11 9)  (885 313)  (885 313)  routing T_17_19.sp4_h_l_37 <X> T_17_19.sp4_h_r_8
 (13 9)  (887 313)  (887 313)  routing T_17_19.sp4_h_l_37 <X> T_17_19.sp4_h_r_8
 (18 9)  (892 313)  (892 313)  routing T_17_19.sp4_v_b_33 <X> T_17_19.lc_trk_g2_1
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g2_4
 (15 11)  (889 315)  (889 315)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_h_l_17 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (4 13)  (878 317)  (878 317)  routing T_17_19.sp4_h_l_36 <X> T_17_19.sp4_h_r_9
 (6 13)  (880 317)  (880 317)  routing T_17_19.sp4_h_l_36 <X> T_17_19.sp4_h_r_9
 (18 13)  (892 317)  (892 317)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (0 14)  (874 318)  (874 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_18_19

 (26 2)  (954 306)  (954 306)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (16 3)  (944 307)  (944 307)  routing T_18_19.sp12_h_r_12 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (962 307)  (962 307)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 308)  (951 308)  routing T_18_19.sp12_h_r_11 <X> T_18_19.lc_trk_g1_3
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 309)  (951 309)  routing T_18_19.sp4_v_b_18 <X> T_18_19.lc_trk_g1_2
 (24 5)  (952 309)  (952 309)  routing T_18_19.sp4_v_b_18 <X> T_18_19.lc_trk_g1_2
 (21 6)  (949 310)  (949 310)  routing T_18_19.sp4_h_l_2 <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 310)  (951 310)  routing T_18_19.sp4_h_l_2 <X> T_18_19.lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.sp4_h_l_2 <X> T_18_19.lc_trk_g1_7
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 310)  (963 310)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 311)  (960 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 311)  (961 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_3
 (34 7)  (962 311)  (962 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (14 10)  (942 314)  (942 314)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g2_4
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (943 315)  (943 315)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_r_v_b_44 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_19

 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1007 307)  (1007 307)  routing T_19_19.sp4_r_v_b_30 <X> T_19_19.lc_trk_g0_6
 (25 6)  (1007 310)  (1007 310)  routing T_19_19.sp4_v_t_3 <X> T_19_19.lc_trk_g1_6
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 311)  (1005 311)  routing T_19_19.sp4_v_t_3 <X> T_19_19.lc_trk_g1_6
 (25 7)  (1007 311)  (1007 311)  routing T_19_19.sp4_v_t_3 <X> T_19_19.lc_trk_g1_6
 (25 8)  (1007 312)  (1007 312)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g2_2
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (41 8)  (1023 312)  (1023 312)  LC_4 Logic Functioning bit
 (43 8)  (1025 312)  (1025 312)  LC_4 Logic Functioning bit
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g2_2
 (24 9)  (1006 313)  (1006 313)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g2_2
 (25 9)  (1007 313)  (1007 313)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g2_2
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1015 313)  (1015 313)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.input_2_4
 (35 9)  (1017 313)  (1017 313)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.input_2_4
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (40 9)  (1022 313)  (1022 313)  LC_4 Logic Functioning bit
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_20_19

 (3 7)  (1039 311)  (1039 311)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_v_t_23


LogicTile_21_19

 (11 3)  (1101 307)  (1101 307)  routing T_21_19.sp4_h_r_6 <X> T_21_19.sp4_h_l_39
 (13 3)  (1103 307)  (1103 307)  routing T_21_19.sp4_h_r_6 <X> T_21_19.sp4_h_l_39
 (6 5)  (1096 309)  (1096 309)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_h_r_3
 (9 12)  (1099 316)  (1099 316)  routing T_21_19.sp4_h_l_42 <X> T_21_19.sp4_h_r_10
 (10 12)  (1100 316)  (1100 316)  routing T_21_19.sp4_h_l_42 <X> T_21_19.sp4_h_r_10
 (12 12)  (1102 316)  (1102 316)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_h_r_11
 (6 13)  (1096 317)  (1096 317)  routing T_21_19.sp4_h_l_44 <X> T_21_19.sp4_h_r_9
 (13 13)  (1103 317)  (1103 317)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_h_r_11


LogicTile_23_19

 (4 12)  (1202 316)  (1202 316)  routing T_23_19.sp4_v_t_44 <X> T_23_19.sp4_v_b_9
 (5 12)  (1203 316)  (1203 316)  routing T_23_19.sp4_v_t_44 <X> T_23_19.sp4_h_r_9


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (3 2)  (1309 306)  (1309 306)  routing T_25_19.sp12_v_t_23 <X> T_25_19.sp12_h_l_23
 (19 2)  (1325 306)  (1325 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (0 3)  (1306 307)  (1306 307)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.wire_bram/ram/RCLK
 (2 3)  (1308 307)  (1308 307)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.wire_bram/ram/RCLK
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (38 8)  (1344 312)  (1344 312)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (11 10)  (1317 314)  (1317 314)  routing T_25_19.sp4_h_l_38 <X> T_25_19.sp4_v_t_45
 (4 11)  (1310 315)  (1310 315)  routing T_25_19.sp4_v_b_1 <X> T_25_19.sp4_h_l_43
 (9 11)  (1315 315)  (1315 315)  routing T_25_19.sp4_v_b_7 <X> T_25_19.sp4_v_t_42
 (15 12)  (1321 316)  (1321 316)  routing T_25_19.sp4_h_r_33 <X> T_25_19.lc_trk_g3_1
 (16 12)  (1322 316)  (1322 316)  routing T_25_19.sp4_h_r_33 <X> T_25_19.lc_trk_g3_1
 (17 12)  (1323 316)  (1323 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 316)  (1324 316)  routing T_25_19.sp4_h_r_33 <X> T_25_19.lc_trk_g3_1
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (3 15)  (1309 319)  (1309 319)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_t_22
 (5 15)  (1311 319)  (1311 319)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_v_t_44
 (8 15)  (1314 319)  (1314 319)  routing T_25_19.sp4_h_l_47 <X> T_25_19.sp4_v_t_47
 (12 15)  (1318 319)  (1318 319)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_t_46
 (16 15)  (1322 319)  (1322 319)  routing T_25_19.sp12_v_t_11 <X> T_25_19.lc_trk_g3_4
 (17 15)  (1323 319)  (1323 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (18 15)  (1324 319)  (1324 319)  routing T_25_19.sp4_r_v_b_45 <X> T_25_19.lc_trk_g3_5


LogicTile_26_19

 (3 7)  (1351 311)  (1351 311)  routing T_26_19.sp12_h_l_23 <X> T_26_19.sp12_v_t_23


LogicTile_27_19

 (3 15)  (1405 319)  (1405 319)  routing T_27_19.sp12_h_l_22 <X> T_27_19.sp12_v_t_22


IO_Tile_0_18

 (11 0)  (6 288)  (6 288)  routing T_0_18.span4_vert_b_0 <X> T_0_18.span4_vert_t_12
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (5 6)  (12 294)  (12 294)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g0_7
 (7 6)  (10 294)  (10 294)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 294)  (9 294)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g0_7
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (5 14)  (12 302)  (12 302)  routing T_0_18.span4_vert_b_7 <X> T_0_18.lc_trk_g1_7
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit
 (8 15)  (9 303)  (9 303)  routing T_0_18.span4_vert_b_7 <X> T_0_18.lc_trk_g1_7


LogicTile_3_18

 (19 0)  (145 288)  (145 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (6 8)  (132 296)  (132 296)  routing T_3_18.sp4_h_r_1 <X> T_3_18.sp4_v_b_6


LogicTile_4_18

 (19 13)  (199 301)  (199 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 290)  (411 290)  routing T_8_18.sp4_v_t_8 <X> T_8_18.lc_trk_g0_5
 (16 2)  (412 290)  (412 290)  routing T_8_18.sp4_v_t_8 <X> T_8_18.lc_trk_g0_5
 (17 2)  (413 290)  (413 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (13 6)  (409 294)  (409 294)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_v_t_40
 (15 6)  (411 294)  (411 294)  routing T_8_18.sp4_h_r_5 <X> T_8_18.lc_trk_g1_5
 (16 6)  (412 294)  (412 294)  routing T_8_18.sp4_h_r_5 <X> T_8_18.lc_trk_g1_5
 (17 6)  (413 294)  (413 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (12 7)  (408 295)  (408 295)  routing T_8_18.sp4_h_r_5 <X> T_8_18.sp4_v_t_40
 (18 7)  (414 295)  (414 295)  routing T_8_18.sp4_h_r_5 <X> T_8_18.lc_trk_g1_5
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g0_5 <X> T_8_18.wire_bram/ram/WDATA_3
 (36 9)  (432 297)  (432 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (4 2)  (442 290)  (442 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37
 (6 2)  (444 290)  (444 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37


LogicTile_10_18

 (5 1)  (497 289)  (497 289)  routing T_10_18.sp4_h_r_0 <X> T_10_18.sp4_v_b_0
 (14 1)  (506 289)  (506 289)  routing T_10_18.sp4_h_r_0 <X> T_10_18.lc_trk_g0_0
 (15 1)  (507 289)  (507 289)  routing T_10_18.sp4_h_r_0 <X> T_10_18.lc_trk_g0_0
 (16 1)  (508 289)  (508 289)  routing T_10_18.sp4_h_r_0 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_v_b_18 <X> T_10_18.lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.sp4_v_b_18 <X> T_10_18.lc_trk_g0_2
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (2 3)  (494 291)  (494 291)  routing T_10_18.lc_trk_g0_0 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (0 4)  (492 292)  (492 292)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (503 292)  (503 292)  routing T_10_18.sp4_h_r_0 <X> T_10_18.sp4_v_b_5
 (21 4)  (513 292)  (513 292)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (493 293)  (493 293)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (15 6)  (507 294)  (507 294)  routing T_10_18.sp4_v_b_21 <X> T_10_18.lc_trk_g1_5
 (16 6)  (508 294)  (508 294)  routing T_10_18.sp4_v_b_21 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (45 6)  (537 294)  (537 294)  LC_3 Logic Functioning bit
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (39 7)  (531 295)  (531 295)  LC_3 Logic Functioning bit
 (44 7)  (536 295)  (536 295)  LC_3 Logic Functioning bit
 (25 8)  (517 296)  (517 296)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 297)  (515 297)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (25 9)  (517 297)  (517 297)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (0 15)  (492 303)  (492 303)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 303)  (493 303)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit
 (44 15)  (536 303)  (536 303)  LC_7 Logic Functioning bit
 (46 15)  (538 303)  (538 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_18

 (10 12)  (556 300)  (556 300)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_r_10


LogicTile_12_18

 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (648 288)  (648 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (614 289)  (614 289)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g0_0
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (44 1)  (644 289)  (644 289)  LC_0 Logic Functioning bit
 (48 1)  (648 289)  (648 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 289)  (651 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 290)  (614 290)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g0_4
 (2 3)  (602 291)  (602 291)  routing T_12_18.lc_trk_g0_0 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (10 3)  (610 291)  (610 291)  routing T_12_18.sp4_h_l_45 <X> T_12_18.sp4_v_t_36
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0
 (0 5)  (600 293)  (600 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (9 5)  (609 293)  (609 293)  routing T_12_18.sp4_v_t_41 <X> T_12_18.sp4_v_b_4
 (4 6)  (604 294)  (604 294)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_v_t_38
 (11 7)  (611 295)  (611 295)  routing T_12_18.sp4_h_r_9 <X> T_12_18.sp4_h_l_40
 (13 7)  (613 295)  (613 295)  routing T_12_18.sp4_h_r_9 <X> T_12_18.sp4_h_l_40
 (11 8)  (611 296)  (611 296)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_v_b_8
 (13 8)  (613 296)  (613 296)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_v_b_8
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g2_5
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (44 11)  (644 299)  (644 299)  LC_5 Logic Functioning bit
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g3_3
 (0 14)  (600 302)  (600 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 302)  (615 302)  routing T_12_18.sp4_v_t_32 <X> T_12_18.lc_trk_g3_5
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp4_v_t_32 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (625 302)  (625 302)  routing T_12_18.sp4_h_r_38 <X> T_12_18.lc_trk_g3_6
 (0 15)  (600 303)  (600 303)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 303)  (601 303)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 303)  (623 303)  routing T_12_18.sp4_h_r_38 <X> T_12_18.lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.sp4_h_r_38 <X> T_12_18.lc_trk_g3_6


LogicTile_13_18

 (8 0)  (662 288)  (662 288)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_h_r_1
 (9 0)  (663 288)  (663 288)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_h_r_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (679 288)  (679 288)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g0_2
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (21 2)  (675 290)  (675 290)  routing T_13_18.sp4_v_b_7 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_v_b_7 <X> T_13_18.lc_trk_g0_7
 (14 4)  (668 292)  (668 292)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (25 4)  (679 292)  (679 292)  routing T_13_18.bnr_op_2 <X> T_13_18.lc_trk_g1_2
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (15 5)  (669 293)  (669 293)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.bnr_op_2 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.bot_op_7 <X> T_13_18.lc_trk_g1_7
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (50 8)  (704 296)  (704 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 296)  (706 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (9 11)  (663 299)  (663 299)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_v_t_42
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.sp4_r_v_b_42 <X> T_13_18.lc_trk_g3_2


LogicTile_14_18

 (4 0)  (712 288)  (712 288)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_v_b_0
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g0_3
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g0_2
 (5 2)  (713 290)  (713 290)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_l_37
 (14 2)  (722 290)  (722 290)  routing T_14_18.sp4_v_t_1 <X> T_14_18.lc_trk_g0_4
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (6 3)  (714 291)  (714 291)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_l_37
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp4_v_t_1 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_v_t_1 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (14 8)  (722 296)  (722 296)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (52 11)  (760 299)  (760 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (722 300)  (722 300)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp12_v_t_1 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp12_v_t_1 <X> T_14_18.lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp12_v_t_1 <X> T_14_18.lc_trk_g3_2
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (52 13)  (760 301)  (760 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (722 302)  (722 302)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (15 14)  (723 302)  (723 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (21 14)  (729 302)  (729 302)  routing T_14_18.bnl_op_7 <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (15 15)  (723 303)  (723 303)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (729 303)  (729 303)  routing T_14_18.bnl_op_7 <X> T_14_18.lc_trk_g3_7


LogicTile_15_18

 (0 2)  (762 290)  (762 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (764 291)  (764 291)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (19 4)  (781 292)  (781 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (3 6)  (765 294)  (765 294)  routing T_15_18.sp12_v_b_0 <X> T_15_18.sp12_v_t_23
 (21 6)  (783 294)  (783 294)  routing T_15_18.sp4_v_b_7 <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp4_v_b_7 <X> T_15_18.lc_trk_g1_7
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (12 7)  (774 295)  (774 295)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_t_40
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (13 8)  (775 296)  (775 296)  routing T_15_18.sp4_v_t_45 <X> T_15_18.sp4_v_b_8
 (15 8)  (777 296)  (777 296)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (16 8)  (778 296)  (778 296)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (780 297)  (780 297)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (14 10)  (776 298)  (776 298)  routing T_15_18.sp4_v_t_17 <X> T_15_18.lc_trk_g2_4
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (8 11)  (770 299)  (770 299)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_42
 (9 11)  (771 299)  (771 299)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_42
 (10 11)  (772 299)  (772 299)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_42
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_v_t_17 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp12_v_t_10 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (770 303)  (770 303)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_v_t_47
 (10 15)  (772 303)  (772 303)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_v_t_47


LogicTile_16_18

 (8 0)  (824 288)  (824 288)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_1
 (9 0)  (825 288)  (825 288)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_1
 (10 0)  (826 288)  (826 288)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_1
 (3 2)  (819 290)  (819 290)  routing T_16_18.sp12_v_t_23 <X> T_16_18.sp12_h_l_23
 (5 2)  (821 290)  (821 290)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (827 296)  (827 296)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_8
 (13 8)  (829 296)  (829 296)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_8
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp12_v_t_1 <X> T_16_18.lc_trk_g2_2
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp12_v_t_1 <X> T_16_18.lc_trk_g2_2
 (25 9)  (841 297)  (841 297)  routing T_16_18.sp12_v_t_1 <X> T_16_18.lc_trk_g2_2
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.bnl_op_5 <X> T_16_18.lc_trk_g2_5
 (18 11)  (834 299)  (834 299)  routing T_16_18.bnl_op_5 <X> T_16_18.lc_trk_g2_5
 (4 12)  (820 300)  (820 300)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_v_b_9
 (5 12)  (821 300)  (821 300)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_r_9
 (21 12)  (837 300)  (837 300)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (837 301)  (837 301)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g3_3
 (14 14)  (830 302)  (830 302)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 302)  (851 302)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_7
 (47 14)  (863 302)  (863 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (820 303)  (820 303)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_h_l_44
 (6 15)  (822 303)  (822 303)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_h_l_44
 (14 15)  (830 303)  (830 303)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_7
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (19 2)  (893 290)  (893 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 11)  (883 299)  (883 299)  routing T_17_18.sp4_v_b_11 <X> T_17_18.sp4_v_t_42
 (10 11)  (884 299)  (884 299)  routing T_17_18.sp4_v_b_11 <X> T_17_18.sp4_v_t_42


LogicTile_18_18

 (15 0)  (943 288)  (943 288)  routing T_18_18.top_op_1 <X> T_18_18.lc_trk_g0_1
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 288)  (952 288)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g0_3
 (15 1)  (943 289)  (943 289)  routing T_18_18.bot_op_0 <X> T_18_18.lc_trk_g0_0
 (17 1)  (945 289)  (945 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (946 289)  (946 289)  routing T_18_18.top_op_1 <X> T_18_18.lc_trk_g0_1
 (21 1)  (949 289)  (949 289)  routing T_18_18.top_op_3 <X> T_18_18.lc_trk_g0_3
 (0 2)  (928 290)  (928 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 291)  (928 291)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 3)  (930 291)  (930 291)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (21 4)  (949 292)  (949 292)  routing T_18_18.sp4_h_r_19 <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 292)  (951 292)  routing T_18_18.sp4_h_r_19 <X> T_18_18.lc_trk_g1_3
 (24 4)  (952 292)  (952 292)  routing T_18_18.sp4_h_r_19 <X> T_18_18.lc_trk_g1_3
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 292)  (959 292)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 292)  (962 292)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (45 4)  (973 292)  (973 292)  LC_2 Logic Functioning bit
 (21 5)  (949 293)  (949 293)  routing T_18_18.sp4_h_r_19 <X> T_18_18.lc_trk_g1_3
 (28 5)  (956 293)  (956 293)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (38 5)  (966 293)  (966 293)  LC_2 Logic Functioning bit
 (47 5)  (975 293)  (975 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 7)  (943 295)  (943 295)  routing T_18_18.bot_op_4 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (14 8)  (942 296)  (942 296)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g2_0
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (16 9)  (944 297)  (944 297)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 297)  (962 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.input_2_4
 (35 9)  (963 297)  (963 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.input_2_4
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (21 10)  (949 298)  (949 298)  routing T_18_18.sp4_v_t_18 <X> T_18_18.lc_trk_g2_7
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (951 298)  (951 298)  routing T_18_18.sp4_v_t_18 <X> T_18_18.lc_trk_g2_7
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 298)  (961 298)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (50 10)  (978 298)  (978 298)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (980 298)  (980 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp4_r_v_b_38 <X> T_18_18.lc_trk_g2_6
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (15 12)  (943 300)  (943 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (16 12)  (944 300)  (944 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g3_1


LogicTile_19_18

 (5 15)  (987 303)  (987 303)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_t_44


LogicTile_20_18

 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 288)  (1063 288)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (41 0)  (1077 288)  (1077 288)  LC_0 Logic Functioning bit
 (43 0)  (1079 288)  (1079 288)  LC_0 Logic Functioning bit
 (48 0)  (1084 288)  (1084 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 289)  (1064 289)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (39 1)  (1075 289)  (1075 289)  LC_0 Logic Functioning bit
 (41 1)  (1077 289)  (1077 289)  LC_0 Logic Functioning bit
 (43 1)  (1079 289)  (1079 289)  LC_0 Logic Functioning bit
 (14 5)  (1050 293)  (1050 293)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g1_0
 (16 5)  (1052 293)  (1052 293)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g1_0
 (17 5)  (1053 293)  (1053 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1059 296)  (1059 296)  routing T_20_18.sp4_v_t_30 <X> T_20_18.lc_trk_g2_3
 (24 8)  (1060 296)  (1060 296)  routing T_20_18.sp4_v_t_30 <X> T_20_18.lc_trk_g2_3
 (4 14)  (1040 302)  (1040 302)  routing T_20_18.sp4_v_b_9 <X> T_20_18.sp4_v_t_44
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp4_h_r_39 <X> T_20_18.lc_trk_g3_7


LogicTile_21_18

 (11 3)  (1101 291)  (1101 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_h_l_39
 (13 3)  (1103 291)  (1103 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_h_l_39
 (4 11)  (1094 299)  (1094 299)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_h_l_43
 (6 11)  (1096 299)  (1096 299)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_h_l_43


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (22 5)  (1328 293)  (1328 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 293)  (1329 293)  routing T_25_18.sp4_v_t_7 <X> T_25_18.lc_trk_g1_2
 (24 5)  (1330 293)  (1330 293)  routing T_25_18.sp4_v_t_7 <X> T_25_18.lc_trk_g1_2
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 294)  (1324 294)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_v_b_13 <X> T_25_18.lc_trk_g1_5
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 296)  (1345 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g1_2 <X> T_25_18.wire_bram/ram/WDATA_3
 (5 10)  (1311 298)  (1311 298)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (4 11)  (1310 299)  (1310 299)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (6 11)  (1312 299)  (1312 299)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (10 14)  (1316 302)  (1316 302)  routing T_25_18.sp4_v_b_5 <X> T_25_18.sp4_h_l_47
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22


LogicTile_26_18

 (13 8)  (1361 296)  (1361 296)  routing T_26_18.sp4_v_t_45 <X> T_26_18.sp4_v_b_8


IO_Tile_0_17

 (11 2)  (6 274)  (6 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (12 2)  (5 274)  (5 274)  routing T_0_17.span4_horz_7 <X> T_0_17.span4_vert_t_13
 (12 12)  (5 284)  (5 284)  routing T_0_17.span4_horz_43 <X> T_0_17.span4_vert_t_15


LogicTile_1_17

 (5 10)  (23 282)  (23 282)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43
 (4 11)  (22 283)  (22 283)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43


LogicTile_2_17

 (19 15)  (91 287)  (91 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_17

 (10 10)  (190 282)  (190 282)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_h_l_42


RAM_Tile_8_17

 (5 1)  (401 273)  (401 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_b_0
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 273)  (410 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (15 1)  (411 273)  (411 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (16 1)  (412 273)  (412 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 275)  (398 275)  routing T_8_17.lc_trk_g0_0 <X> T_8_17.wire_bram/ram/RCLK
 (12 4)  (408 276)  (408 276)  routing T_8_17.sp4_v_t_40 <X> T_8_17.sp4_h_r_5
 (12 5)  (408 277)  (408 277)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_b_5
 (3 6)  (399 278)  (399 278)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_v_t_23
 (15 6)  (411 278)  (411 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.lc_trk_g1_5
 (16 6)  (412 278)  (412 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.lc_trk_g1_5
 (17 6)  (413 278)  (413 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (17 7)  (413 279)  (413 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (414 279)  (414 279)  routing T_8_17.sp4_h_r_5 <X> T_8_17.lc_trk_g1_5
 (12 8)  (408 280)  (408 280)  routing T_8_17.sp4_v_b_2 <X> T_8_17.sp4_h_r_8
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g1_4 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 280)  (426 280)  routing T_8_17.lc_trk_g1_4 <X> T_8_17.wire_bram/ram/WDATA_11
 (37 8)  (433 280)  (433 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (11 9)  (407 281)  (407 281)  routing T_8_17.sp4_v_b_2 <X> T_8_17.sp4_h_r_8
 (13 9)  (409 281)  (409 281)  routing T_8_17.sp4_v_b_2 <X> T_8_17.sp4_h_r_8
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE


LogicTile_9_17

 (3 6)  (441 278)  (441 278)  routing T_9_17.sp12_v_b_0 <X> T_9_17.sp12_v_t_23
 (6 6)  (444 278)  (444 278)  routing T_9_17.sp4_v_b_0 <X> T_9_17.sp4_v_t_38
 (5 7)  (443 279)  (443 279)  routing T_9_17.sp4_v_b_0 <X> T_9_17.sp4_v_t_38
 (8 11)  (446 283)  (446 283)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_v_t_42
 (10 11)  (448 283)  (448 283)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_v_t_42


LogicTile_12_17

 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (44 0)  (644 272)  (644 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (49 1)  (649 273)  (649 273)  Carry_In_Mux bit 

 (52 1)  (652 273)  (652 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (605 274)  (605 274)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_h_l_37
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (44 2)  (644 274)  (644 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (0 3)  (600 275)  (600 275)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 3)  (602 275)  (602 275)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (3 3)  (603 275)  (603 275)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_l_23
 (4 3)  (604 275)  (604 275)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_h_l_37
 (8 3)  (608 275)  (608 275)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_t_36
 (9 3)  (609 275)  (609 275)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_t_36
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (48 3)  (648 275)  (648 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (652 275)  (652 275)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_t_23 <X> T_12_17.sp12_h_r_0
 (15 4)  (615 276)  (615 276)  routing T_12_17.sp4_h_r_9 <X> T_12_17.lc_trk_g1_1
 (16 4)  (616 276)  (616 276)  routing T_12_17.sp4_h_r_9 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 276)  (618 276)  routing T_12_17.sp4_h_r_9 <X> T_12_17.lc_trk_g1_1
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 276)  (625 276)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g1_2
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (44 4)  (644 276)  (644 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (48 4)  (648 276)  (648 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (48 5)  (648 277)  (648 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (48 7)  (648 279)  (648 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (652 279)  (652 279)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (6 8)  (606 280)  (606 280)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_b_6
 (11 9)  (611 281)  (611 281)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_h_r_8
 (4 10)  (604 282)  (604 282)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_v_t_43
 (6 10)  (606 282)  (606 282)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_v_t_43
 (13 10)  (613 282)  (613 282)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_v_t_45
 (14 12)  (614 284)  (614 284)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g3_0
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (15 0)  (669 272)  (669 272)  routing T_13_17.bot_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (15 1)  (669 273)  (669 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp4_r_v_b_32 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (2 3)  (656 275)  (656 275)  routing T_13_17.lc_trk_g0_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.bot_op_6 <X> T_13_17.lc_trk_g0_6
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 275)  (687 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_1
 (34 3)  (688 275)  (688 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_1
 (35 3)  (689 275)  (689 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g1_1
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 276)  (706 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (669 277)  (669 277)  routing T_13_17.bot_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (672 277)  (672 277)  routing T_13_17.bnr_op_1 <X> T_13_17.lc_trk_g1_1
 (21 5)  (675 277)  (675 277)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g1_2
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (14 6)  (668 278)  (668 278)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g1_4
 (15 6)  (669 278)  (669 278)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 279)  (672 279)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_3
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (14 9)  (668 281)  (668 281)  routing T_13_17.sp4_r_v_b_32 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (21 10)  (675 282)  (675 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (15 12)  (669 284)  (669 284)  routing T_13_17.tnr_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 285)  (668 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (15 13)  (669 285)  (669 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (51 13)  (705 285)  (705 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_7
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (51 15)  (705 287)  (705 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_17

 (21 0)  (729 272)  (729 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (48 0)  (756 272)  (756 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (0 3)  (708 275)  (708 275)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 3)  (710 275)  (710 275)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (0 4)  (708 276)  (708 276)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 276)  (731 276)  routing T_14_17.sp4_v_b_19 <X> T_14_17.lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.sp4_v_b_19 <X> T_14_17.lc_trk_g1_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_v_b_36 <X> T_14_17.lc_trk_g2_4
 (21 10)  (729 282)  (729 282)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g2_7
 (25 10)  (733 282)  (733 282)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g2_6
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (9 11)  (717 283)  (717 283)  routing T_14_17.sp4_v_b_7 <X> T_14_17.sp4_v_t_42
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_v_b_36 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_v_b_36 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g2_7
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g2_6
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (53 11)  (761 283)  (761 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_v_t_30 <X> T_14_17.lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.sp4_v_t_30 <X> T_14_17.lc_trk_g3_3
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 286)  (712 286)  routing T_14_17.sp4_v_b_9 <X> T_14_17.sp4_v_t_44
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (25 0)  (787 272)  (787 272)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (44 0)  (806 272)  (806 272)  LC_0 Logic Functioning bit
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (49 1)  (811 273)  (811 273)  Carry_In_Mux bit 

 (53 1)  (815 273)  (815 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (44 2)  (806 274)  (806 274)  LC_1 Logic Functioning bit
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (53 3)  (815 275)  (815 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (44 4)  (806 276)  (806 276)  LC_2 Logic Functioning bit
 (52 4)  (814 276)  (814 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (14 6)  (776 278)  (776 278)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g1_4
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (44 6)  (806 278)  (806 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (48 6)  (810 278)  (810 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (815 278)  (815 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (53 7)  (815 279)  (815 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 8)  (765 280)  (765 280)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_b_1
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (44 8)  (806 280)  (806 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (3 9)  (765 281)  (765 281)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_b_1
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (52 9)  (814 281)  (814 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (815 281)  (815 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (777 282)  (777 282)  routing T_15_17.sp12_v_t_2 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.sp12_v_t_2 <X> T_15_17.lc_trk_g2_5
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (46 10)  (808 282)  (808 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp12_v_b_12 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (780 283)  (780 283)  routing T_15_17.sp12_v_t_2 <X> T_15_17.lc_trk_g2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (53 11)  (815 283)  (815 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 13)  (772 285)  (772 285)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_10
 (0 14)  (762 286)  (762 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g3_5
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_16_17

 (4 0)  (820 272)  (820 272)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_b_0
 (8 0)  (824 272)  (824 272)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_h_r_1
 (9 0)  (825 272)  (825 272)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_h_r_1
 (10 0)  (826 272)  (826 272)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_h_r_1
 (21 0)  (837 272)  (837 272)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g0_3
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (40 0)  (856 272)  (856 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (46 0)  (862 272)  (862 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (821 273)  (821 273)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_b_0
 (8 1)  (824 273)  (824 273)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_v_b_1
 (10 1)  (826 273)  (826 273)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_v_b_1
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (41 1)  (857 273)  (857 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (8 2)  (824 274)  (824 274)  routing T_16_17.sp4_h_r_1 <X> T_16_17.sp4_h_l_36
 (14 2)  (830 274)  (830 274)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 274)  (851 274)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_1
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (10 3)  (826 275)  (826 275)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_t_36
 (15 3)  (831 275)  (831 275)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 275)  (850 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_1
 (35 3)  (851 275)  (851 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_1
 (48 3)  (864 275)  (864 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (827 276)  (827 276)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_5
 (13 4)  (829 276)  (829 276)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_5
 (14 4)  (830 276)  (830 276)  routing T_16_17.sp4_v_b_8 <X> T_16_17.lc_trk_g1_0
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp4_v_b_8 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp4_v_b_8 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_b_11 <X> T_16_17.sp4_h_l_41
 (15 6)  (831 278)  (831 278)  routing T_16_17.lft_op_5 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.lft_op_5 <X> T_16_17.lc_trk_g1_5
 (9 7)  (825 279)  (825 279)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_v_t_41
 (10 7)  (826 279)  (826 279)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_v_t_41
 (11 7)  (827 279)  (827 279)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_h_l_40
 (13 7)  (829 279)  (829 279)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_h_l_40
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.input_2_4
 (51 8)  (867 280)  (867 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 281)  (850 281)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (52 9)  (868 281)  (868 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 12)  (821 284)  (821 284)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_r_9
 (5 14)  (821 286)  (821 286)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_44
 (6 15)  (822 287)  (822 287)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_44


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (14 1)  (888 273)  (888 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (15 1)  (889 273)  (889 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_t_37
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_v_b_17 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_v_b_17 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 278)  (909 278)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 279)  (907 279)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (11 8)  (885 280)  (885 280)  routing T_17_17.sp4_h_l_39 <X> T_17_17.sp4_v_b_8
 (13 8)  (887 280)  (887 280)  routing T_17_17.sp4_h_l_39 <X> T_17_17.sp4_v_b_8
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.bnl_op_1 <X> T_17_17.lc_trk_g2_1
 (12 9)  (886 281)  (886 281)  routing T_17_17.sp4_h_l_39 <X> T_17_17.sp4_v_b_8
 (18 9)  (892 281)  (892 281)  routing T_17_17.bnl_op_1 <X> T_17_17.lc_trk_g2_1
 (13 10)  (887 282)  (887 282)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_t_45
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.bnl_op_5 <X> T_17_17.lc_trk_g2_5
 (12 11)  (886 283)  (886 283)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_v_t_45
 (18 11)  (892 283)  (892 283)  routing T_17_17.bnl_op_5 <X> T_17_17.lc_trk_g2_5
 (6 14)  (880 286)  (880 286)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_v_t_44
 (5 15)  (879 287)  (879 287)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_v_t_44


LogicTile_18_17

 (21 0)  (949 272)  (949 272)  routing T_18_17.lft_op_3 <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.lft_op_3 <X> T_18_17.lc_trk_g0_3
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (42 0)  (970 272)  (970 272)  LC_0 Logic Functioning bit
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 273)  (962 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.input_2_0
 (35 1)  (963 273)  (963 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.input_2_0
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (38 1)  (966 273)  (966 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (42 1)  (970 273)  (970 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (942 274)  (942 274)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (25 2)  (953 274)  (953 274)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (0 3)  (928 275)  (928 275)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 3)  (930 275)  (930 275)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (15 3)  (943 275)  (943 275)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (16 3)  (944 275)  (944 275)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (24 3)  (952 275)  (952 275)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_h_l_11 <X> T_18_17.lc_trk_g0_6
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp12_h_r_11 <X> T_18_17.lc_trk_g1_3
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g1_2
 (15 6)  (943 278)  (943 278)  routing T_18_17.sp4_h_r_13 <X> T_18_17.lc_trk_g1_5
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_h_r_13 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp4_h_r_13 <X> T_18_17.lc_trk_g1_5
 (21 6)  (949 278)  (949 278)  routing T_18_17.sp4_h_l_2 <X> T_18_17.lc_trk_g1_7
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 278)  (951 278)  routing T_18_17.sp4_h_l_2 <X> T_18_17.lc_trk_g1_7
 (24 6)  (952 278)  (952 278)  routing T_18_17.sp4_h_l_2 <X> T_18_17.lc_trk_g1_7
 (27 6)  (955 278)  (955 278)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (16 7)  (944 279)  (944 279)  routing T_18_17.sp12_h_r_12 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 279)  (960 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 279)  (961 279)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_3
 (34 7)  (962 279)  (962 279)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_3
 (35 7)  (963 279)  (963 279)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (15 8)  (943 280)  (943 280)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (16 8)  (944 280)  (944 280)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (50 8)  (978 280)  (978 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (946 281)  (946 281)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 281)  (951 281)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g2_2
 (24 9)  (952 281)  (952 281)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g2_2
 (26 9)  (954 281)  (954 281)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (40 9)  (968 281)  (968 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (15 12)  (943 284)  (943 284)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g3_1
 (16 12)  (944 284)  (944 284)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g3_1
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 284)  (946 284)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g3_1
 (21 12)  (949 284)  (949 284)  routing T_18_17.bnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (954 284)  (954 284)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (15 13)  (943 285)  (943 285)  routing T_18_17.sp4_v_t_29 <X> T_18_17.lc_trk_g3_0
 (16 13)  (944 285)  (944 285)  routing T_18_17.sp4_v_t_29 <X> T_18_17.lc_trk_g3_0
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (949 285)  (949 285)  routing T_18_17.bnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 285)  (951 285)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g3_2
 (24 13)  (952 285)  (952 285)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g3_2
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 285)  (960 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (961 285)  (961 285)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.input_2_6
 (35 13)  (963 285)  (963 285)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.input_2_6
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (16 14)  (944 286)  (944 286)  routing T_18_17.sp4_v_b_37 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.sp4_v_b_37 <X> T_18_17.lc_trk_g3_5
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (37 14)  (965 286)  (965 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (42 14)  (970 286)  (970 286)  LC_7 Logic Functioning bit
 (45 14)  (973 286)  (973 286)  LC_7 Logic Functioning bit
 (50 14)  (978 286)  (978 286)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (980 286)  (980 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (946 287)  (946 287)  routing T_18_17.sp4_v_b_37 <X> T_18_17.lc_trk_g3_5
 (21 15)  (949 287)  (949 287)  routing T_18_17.sp4_r_v_b_47 <X> T_18_17.lc_trk_g3_7
 (31 15)  (959 287)  (959 287)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (42 15)  (970 287)  (970 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (25 0)  (1061 272)  (1061 272)  routing T_20_17.wire_logic_cluster/lc_2/out <X> T_20_17.lc_trk_g0_2
 (8 1)  (1044 273)  (1044 273)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_b_1
 (9 1)  (1045 273)  (1045 273)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_b_1
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (45 2)  (1081 274)  (1081 274)  LC_1 Logic Functioning bit
 (47 2)  (1083 274)  (1083 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1087 274)  (1087 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1088 274)  (1088 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (11 5)  (1047 277)  (1047 277)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_5
 (13 5)  (1049 277)  (1049 277)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_5
 (14 5)  (1050 277)  (1050 277)  routing T_20_17.sp4_h_r_0 <X> T_20_17.lc_trk_g1_0
 (15 5)  (1051 277)  (1051 277)  routing T_20_17.sp4_h_r_0 <X> T_20_17.lc_trk_g1_0
 (16 5)  (1052 277)  (1052 277)  routing T_20_17.sp4_h_r_0 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_v_t_23
 (6 10)  (1042 282)  (1042 282)  routing T_20_17.sp4_h_l_36 <X> T_20_17.sp4_v_t_43
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.wire_logic_cluster/lc_5/out <X> T_20_17.lc_trk_g2_5
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (45 10)  (1081 282)  (1081 282)  LC_5 Logic Functioning bit
 (27 11)  (1063 283)  (1063 283)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (42 11)  (1078 283)  (1078 283)  LC_5 Logic Functioning bit
 (4 12)  (1040 284)  (1040 284)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_v_b_9
 (5 13)  (1041 285)  (1041 285)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_v_b_9


LogicTile_21_17

 (5 2)  (1095 274)  (1095 274)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_37
 (8 2)  (1098 274)  (1098 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (10 2)  (1100 274)  (1100 274)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_36
 (4 3)  (1094 275)  (1094 275)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_37
 (6 3)  (1096 275)  (1096 275)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_37
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_h_r_6 <X> T_21_17.sp4_h_l_39
 (13 3)  (1103 275)  (1103 275)  routing T_21_17.sp4_h_r_6 <X> T_21_17.sp4_h_l_39
 (11 11)  (1101 283)  (1101 283)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_h_l_45
 (13 11)  (1103 283)  (1103 283)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_h_l_45
 (12 14)  (1102 286)  (1102 286)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_h_l_46
 (13 15)  (1103 287)  (1103 287)  routing T_21_17.sp4_h_r_8 <X> T_21_17.sp4_h_l_46


LogicTile_24_17

 (5 2)  (1257 274)  (1257 274)  routing T_24_17.sp4_v_b_0 <X> T_24_17.sp4_h_l_37
 (11 5)  (1263 277)  (1263 277)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_h_r_5


RAM_Tile_25_17

 (14 0)  (1320 272)  (1320 272)  routing T_25_17.sp4_h_r_16 <X> T_25_17.lc_trk_g0_0
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 273)  (1320 273)  routing T_25_17.sp4_h_r_16 <X> T_25_17.lc_trk_g0_0
 (15 1)  (1321 273)  (1321 273)  routing T_25_17.sp4_h_r_16 <X> T_25_17.lc_trk_g0_0
 (16 1)  (1322 273)  (1322 273)  routing T_25_17.sp4_h_r_16 <X> T_25_17.lc_trk_g0_0
 (17 1)  (1323 273)  (1323 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (5 2)  (1311 274)  (1311 274)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_h_l_37
 (2 3)  (1308 275)  (1308 275)  routing T_25_17.lc_trk_g0_0 <X> T_25_17.wire_bram/ram/RCLK
 (3 3)  (1309 275)  (1309 275)  routing T_25_17.sp12_v_b_0 <X> T_25_17.sp12_h_l_23
 (12 6)  (1318 278)  (1318 278)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_40
 (11 7)  (1317 279)  (1317 279)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_40
 (4 8)  (1310 280)  (1310 280)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_6
 (6 8)  (1312 280)  (1312 280)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_6
 (22 8)  (1328 280)  (1328 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_8 lc_trk_g2_3
 (23 8)  (1329 280)  (1329 280)  routing T_25_17.sp12_v_t_8 <X> T_25_17.lc_trk_g2_3
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_11
 (38 9)  (1344 281)  (1344 281)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (5 10)  (1311 282)  (1311 282)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (12 10)  (1318 282)  (1318 282)  routing T_25_17.sp4_v_b_8 <X> T_25_17.sp4_h_l_45
 (4 11)  (1310 283)  (1310 283)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (6 11)  (1312 283)  (1312 283)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (8 15)  (1314 287)  (1314 287)  routing T_25_17.sp4_h_r_10 <X> T_25_17.sp4_v_t_47
 (9 15)  (1315 287)  (1315 287)  routing T_25_17.sp4_h_r_10 <X> T_25_17.sp4_v_t_47


LogicTile_26_17

 (2 14)  (1350 286)  (1350 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_1 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (6 8)  (11 264)  (11 264)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g1_1
 (7 8)  (10 264)  (10 264)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 264)  (9 264)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g1_1
 (8 9)  (9 265)  (9 265)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g1_1


LogicTile_4_16

 (19 2)  (199 258)  (199 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 15)  (184 271)  (184 271)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_44
 (6 15)  (186 271)  (186 271)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_44


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (8 2)  (404 258)  (404 258)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_h_l_36
 (19 2)  (415 258)  (415 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (30 9)  (426 265)  (426 265)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (37 9)  (433 265)  (433 265)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 11)  (410 267)  (410 267)  routing T_8_16.sp4_r_v_b_36 <X> T_8_16.lc_trk_g2_4
 (17 11)  (413 267)  (413 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (12 12)  (408 268)  (408 268)  routing T_8_16.sp4_v_b_5 <X> T_8_16.sp4_h_r_11
 (11 13)  (407 269)  (407 269)  routing T_8_16.sp4_v_b_5 <X> T_8_16.sp4_h_r_11
 (13 13)  (409 269)  (409 269)  routing T_8_16.sp4_v_b_5 <X> T_8_16.sp4_h_r_11
 (22 13)  (418 269)  (418 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (419 269)  (419 269)  routing T_8_16.sp4_v_t_31 <X> T_8_16.lc_trk_g3_2
 (24 13)  (420 269)  (420 269)  routing T_8_16.sp4_v_t_31 <X> T_8_16.lc_trk_g3_2
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_10_16

 (25 0)  (517 256)  (517 256)  routing T_10_16.sp4_h_r_10 <X> T_10_16.lc_trk_g0_2
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 257)  (515 257)  routing T_10_16.sp4_h_r_10 <X> T_10_16.lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.sp4_h_r_10 <X> T_10_16.lc_trk_g0_2
 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (5 3)  (497 259)  (497 259)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_v_t_37
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (14 8)  (506 264)  (506 264)  routing T_10_16.sp4_v_b_24 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_v_b_24 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (45 10)  (537 266)  (537 266)  LC_5 Logic Functioning bit
 (51 10)  (543 266)  (543 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (44 11)  (536 267)  (536 267)  LC_5 Logic Functioning bit
 (21 12)  (513 268)  (513 268)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g3_3
 (21 13)  (513 269)  (513 269)  routing T_10_16.sp12_v_t_0 <X> T_10_16.lc_trk_g3_3
 (0 14)  (492 270)  (492 270)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 270)  (507 270)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g3_5
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (492 271)  (492 271)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (8 15)  (500 271)  (500 271)  routing T_10_16.sp4_h_r_10 <X> T_10_16.sp4_v_t_47
 (9 15)  (501 271)  (501 271)  routing T_10_16.sp4_h_r_10 <X> T_10_16.sp4_v_t_47


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (0 4)  (546 260)  (546 260)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (571 260)  (571 260)  routing T_11_16.sp4_h_r_10 <X> T_11_16.lc_trk_g1_2
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (8 5)  (554 261)  (554 261)  routing T_11_16.sp4_h_r_4 <X> T_11_16.sp4_v_b_4
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 261)  (569 261)  routing T_11_16.sp4_h_r_10 <X> T_11_16.lc_trk_g1_2
 (24 5)  (570 261)  (570 261)  routing T_11_16.sp4_h_r_10 <X> T_11_16.lc_trk_g1_2
 (25 8)  (571 264)  (571 264)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g2_2
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (14 9)  (560 265)  (560 265)  routing T_11_16.sp4_r_v_b_32 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 265)  (569 265)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g2_2
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (46 9)  (592 265)  (592 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 13)  (554 269)  (554 269)  routing T_11_16.sp4_h_r_10 <X> T_11_16.sp4_v_b_10
 (0 14)  (546 270)  (546 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (546 271)  (546 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 271)  (547 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (10 0)  (610 256)  (610 256)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_r_1
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (53 0)  (653 256)  (653 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (48 1)  (648 257)  (648 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (650 257)  (650 257)  Carry_In_Mux bit 

 (0 2)  (600 258)  (600 258)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (9 2)  (609 258)  (609 258)  routing T_12_16.sp4_h_r_10 <X> T_12_16.sp4_h_l_36
 (10 2)  (610 258)  (610 258)  routing T_12_16.sp4_h_r_10 <X> T_12_16.sp4_h_l_36
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (53 2)  (653 258)  (653 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (48 3)  (648 259)  (648 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 260)  (625 260)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g1_2
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (44 4)  (644 260)  (644 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (53 4)  (653 260)  (653 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (25 6)  (625 262)  (625 262)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g1_6
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (44 6)  (644 262)  (644 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (53 6)  (653 262)  (653 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (618 263)  (618 263)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (8 8)  (608 264)  (608 264)  routing T_12_16.sp4_h_l_46 <X> T_12_16.sp4_h_r_7
 (10 8)  (610 264)  (610 264)  routing T_12_16.sp4_h_l_46 <X> T_12_16.sp4_h_r_7
 (14 8)  (614 264)  (614 264)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (44 8)  (644 264)  (644 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (52 9)  (652 265)  (652 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (42 10)  (642 266)  (642 266)  LC_5 Logic Functioning bit
 (44 10)  (644 266)  (644 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (52 11)  (652 267)  (652 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (6 12)  (606 268)  (606 268)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_v_b_9
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (44 12)  (644 268)  (644 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (52 13)  (652 269)  (652 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g3_4
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g3_5
 (21 14)  (621 270)  (621 270)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g3_7
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (42 14)  (642 270)  (642 270)  LC_7 Logic Functioning bit
 (44 14)  (644 270)  (644 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit
 (52 15)  (652 271)  (652 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_16

 (15 0)  (669 256)  (669 256)  routing T_13_16.top_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (672 257)  (672 257)  routing T_13_16.top_op_1 <X> T_13_16.lc_trk_g0_1
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (15 2)  (669 258)  (669 258)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g0_0 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (9 3)  (663 259)  (663 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (10 3)  (664 259)  (664 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (672 259)  (672 259)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g0_5
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (21 4)  (675 260)  (675 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 260)  (679 260)  routing T_13_16.bnr_op_2 <X> T_13_16.lc_trk_g1_2
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 261)  (679 261)  routing T_13_16.bnr_op_2 <X> T_13_16.lc_trk_g1_2
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (53 5)  (707 261)  (707 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (667 262)  (667 262)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_v_t_40
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (666 263)  (666 263)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_v_t_40
 (14 7)  (668 263)  (668 263)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g1_4
 (15 7)  (669 263)  (669 263)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.sp4_r_v_b_30 <X> T_13_16.lc_trk_g1_6
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (51 7)  (705 263)  (705 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 264)  (672 264)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g2_1
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_4
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (51 8)  (705 264)  (705 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 264)  (706 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (658 265)  (658 265)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_h_r_6
 (6 9)  (660 265)  (660 265)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_h_r_6
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_4
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (15 10)  (669 266)  (669 266)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g2_5
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_r_v_b_38 <X> T_13_16.lc_trk_g2_6
 (15 12)  (669 268)  (669 268)  routing T_13_16.tnr_op_1 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_6
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_r_v_b_40 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 269)  (688 269)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_6
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (10 14)  (664 270)  (664 270)  routing T_13_16.sp4_v_b_5 <X> T_13_16.sp4_h_l_47
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_v_t_18 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_v_t_18 <X> T_13_16.lc_trk_g3_7
 (25 14)  (679 270)  (679 270)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g3_6
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g3_6
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (15 0)  (723 256)  (723 256)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g0_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (44 0)  (752 256)  (752 256)  LC_0 Logic Functioning bit
 (14 1)  (722 257)  (722 257)  routing T_14_16.sp4_h_r_0 <X> T_14_16.lc_trk_g0_0
 (15 1)  (723 257)  (723 257)  routing T_14_16.sp4_h_r_0 <X> T_14_16.lc_trk_g0_0
 (16 1)  (724 257)  (724 257)  routing T_14_16.sp4_h_r_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (49 1)  (757 257)  (757 257)  Carry_In_Mux bit 

 (51 1)  (759 257)  (759 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 258)  (708 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (13 2)  (721 258)  (721 258)  routing T_14_16.sp4_h_r_2 <X> T_14_16.sp4_v_t_39
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (44 2)  (752 258)  (752 258)  LC_1 Logic Functioning bit
 (2 3)  (710 259)  (710 259)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (9 3)  (717 259)  (717 259)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_v_t_36
 (10 3)  (718 259)  (718 259)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_v_t_36
 (12 3)  (720 259)  (720 259)  routing T_14_16.sp4_h_r_2 <X> T_14_16.sp4_v_t_39
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (720 260)  (720 260)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_h_r_5
 (21 4)  (729 260)  (729 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (44 4)  (752 260)  (752 260)  LC_2 Logic Functioning bit
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (11 5)  (719 261)  (719 261)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_h_r_5
 (21 5)  (729 261)  (729 261)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 261)  (731 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (51 5)  (759 261)  (759 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (724 262)  (724 262)  routing T_14_16.sp4_v_b_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.sp4_v_b_5 <X> T_14_16.lc_trk_g1_5
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (44 6)  (752 262)  (752 262)  LC_3 Logic Functioning bit
 (46 6)  (754 262)  (754 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (8 8)  (716 264)  (716 264)  routing T_14_16.sp4_v_b_7 <X> T_14_16.sp4_h_r_7
 (9 8)  (717 264)  (717 264)  routing T_14_16.sp4_v_b_7 <X> T_14_16.sp4_h_r_7
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (44 8)  (752 264)  (752 264)  LC_4 Logic Functioning bit
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_r_v_b_32 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (46 9)  (754 265)  (754 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (712 266)  (712 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (6 10)  (714 266)  (714 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 266)  (732 266)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (5 11)  (713 267)  (713 267)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (8 11)  (716 267)  (716 267)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_v_t_42
 (10 11)  (718 267)  (718 267)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_v_t_42
 (21 11)  (729 267)  (729 267)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (46 11)  (754 267)  (754 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (21 13)  (729 269)  (729 269)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (717 270)  (717 270)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_h_l_47
 (10 14)  (718 270)  (718 270)  routing T_14_16.sp4_h_r_7 <X> T_14_16.sp4_h_l_47
 (21 14)  (729 270)  (729 270)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 270)  (731 270)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7
 (0 15)  (708 271)  (708 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (21 15)  (729 271)  (729 271)  routing T_14_16.sp4_h_l_34 <X> T_14_16.lc_trk_g3_7


LogicTile_15_16

 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (44 0)  (806 256)  (806 256)  LC_0 Logic Functioning bit
 (52 0)  (814 256)  (814 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (50 1)  (812 257)  (812 257)  Carry_In_Mux bit 

 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (44 2)  (806 258)  (806 258)  LC_1 Logic Functioning bit
 (52 2)  (814 258)  (814 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (770 259)  (770 259)  routing T_15_16.sp4_h_r_7 <X> T_15_16.sp4_v_t_36
 (9 3)  (771 259)  (771 259)  routing T_15_16.sp4_h_r_7 <X> T_15_16.sp4_v_t_36
 (10 3)  (772 259)  (772 259)  routing T_15_16.sp4_h_r_7 <X> T_15_16.sp4_v_t_36
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (8 4)  (770 260)  (770 260)  routing T_15_16.sp4_h_l_45 <X> T_15_16.sp4_h_r_4
 (10 4)  (772 260)  (772 260)  routing T_15_16.sp4_h_l_45 <X> T_15_16.sp4_h_r_4
 (15 4)  (777 260)  (777 260)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (16 4)  (778 260)  (778 260)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 260)  (780 260)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (44 4)  (806 260)  (806 260)  LC_2 Logic Functioning bit
 (52 4)  (814 260)  (814 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (780 261)  (780 261)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g1_1
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (9 6)  (771 262)  (771 262)  routing T_15_16.sp4_v_b_4 <X> T_15_16.sp4_h_l_41
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (44 6)  (806 262)  (806 262)  LC_3 Logic Functioning bit
 (9 7)  (771 263)  (771 263)  routing T_15_16.sp4_v_b_4 <X> T_15_16.sp4_v_t_41
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (53 7)  (815 263)  (815 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (767 264)  (767 264)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_h_r_6
 (14 8)  (776 264)  (776 264)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g2_0
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_4
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (44 8)  (806 264)  (806 264)  LC_4 Logic Functioning bit
 (14 9)  (776 265)  (776 265)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g2_0
 (15 9)  (777 265)  (777 265)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g2_0
 (16 9)  (778 265)  (778 265)  routing T_15_16.sp4_h_r_40 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_4
 (34 9)  (796 265)  (796 265)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_4
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (53 9)  (815 265)  (815 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (776 266)  (776 266)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (44 10)  (806 266)  (806 266)  LC_5 Logic Functioning bit
 (51 10)  (813 266)  (813 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.sp4_r_v_b_38 <X> T_15_16.lc_trk_g2_6
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (44 12)  (806 268)  (806 268)  LC_6 Logic Functioning bit
 (51 12)  (813 268)  (813 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_h_r_24 <X> T_15_16.lc_trk_g3_0
 (15 13)  (777 269)  (777 269)  routing T_15_16.sp4_h_r_24 <X> T_15_16.lc_trk_g3_0
 (16 13)  (778 269)  (778 269)  routing T_15_16.sp4_h_r_24 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (9 14)  (771 270)  (771 270)  routing T_15_16.sp4_h_r_7 <X> T_15_16.sp4_h_l_47
 (10 14)  (772 270)  (772 270)  routing T_15_16.sp4_h_r_7 <X> T_15_16.sp4_h_l_47
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (44 14)  (806 270)  (806 270)  LC_7 Logic Functioning bit
 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_r_v_b_45 <X> T_15_16.lc_trk_g3_5
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (53 15)  (815 271)  (815 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_16

 (15 0)  (831 256)  (831 256)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g0_1
 (16 0)  (832 256)  (832 256)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g0_1
 (21 0)  (837 256)  (837 256)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 256)  (839 256)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (834 257)  (834 257)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g0_1
 (21 1)  (837 257)  (837 257)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (0 2)  (816 258)  (816 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (822 258)  (822 258)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_t_37
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g0_5
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (46 2)  (862 258)  (862 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 259)  (816 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 3)  (818 259)  (818 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (18 3)  (834 259)  (834 259)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g0_5
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (48 3)  (864 259)  (864 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (869 259)  (869 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (816 260)  (816 260)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (9 6)  (825 262)  (825 262)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_h_l_41
 (10 6)  (826 262)  (826 262)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_h_l_41
 (12 6)  (828 262)  (828 262)  routing T_16_16.sp4_v_t_46 <X> T_16_16.sp4_h_l_40
 (11 7)  (827 263)  (827 263)  routing T_16_16.sp4_v_t_46 <X> T_16_16.sp4_h_l_40
 (13 7)  (829 263)  (829 263)  routing T_16_16.sp4_v_t_46 <X> T_16_16.sp4_h_l_40
 (14 8)  (830 264)  (830 264)  routing T_16_16.sp4_h_l_21 <X> T_16_16.lc_trk_g2_0
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (46 8)  (862 264)  (862 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (867 264)  (867 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (831 265)  (831 265)  routing T_16_16.sp4_h_l_21 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_h_l_21 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (841 265)  (841 265)  routing T_16_16.sp4_r_v_b_34 <X> T_16_16.lc_trk_g2_2
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (863 265)  (863 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (11 10)  (827 266)  (827 266)  routing T_16_16.sp4_v_b_0 <X> T_16_16.sp4_v_t_45
 (13 10)  (829 266)  (829 266)  routing T_16_16.sp4_v_b_0 <X> T_16_16.sp4_v_t_45
 (25 10)  (841 266)  (841 266)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g2_6
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (46 10)  (862 266)  (862 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (867 266)  (867 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 267)  (839 267)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g2_6
 (24 11)  (840 267)  (840 267)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g2_6
 (25 11)  (841 267)  (841 267)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g2_6
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (47 11)  (863 267)  (863 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (16 12)  (832 268)  (832 268)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g3_1
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g3_1
 (25 12)  (841 268)  (841 268)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (18 13)  (834 269)  (834 269)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g3_1
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (24 13)  (840 269)  (840 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (0 14)  (816 270)  (816 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 270)  (821 270)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_44
 (8 14)  (824 270)  (824 270)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_h_l_47
 (9 14)  (825 270)  (825 270)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_h_l_47
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (816 271)  (816 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 271)  (820 271)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_44
 (6 15)  (822 271)  (822 271)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_44
 (9 15)  (825 271)  (825 271)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_v_t_47
 (10 15)  (826 271)  (826 271)  routing T_16_16.sp4_v_b_2 <X> T_16_16.sp4_v_t_47
 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5


LogicTile_17_16

 (5 2)  (879 258)  (879 258)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_l_37
 (16 2)  (890 258)  (890 258)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 258)  (892 258)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g0_5
 (19 2)  (893 258)  (893 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (895 258)  (895 258)  routing T_17_16.sp4_v_b_15 <X> T_17_16.lc_trk_g0_7
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp4_v_b_15 <X> T_17_16.lc_trk_g0_7
 (25 2)  (899 258)  (899 258)  routing T_17_16.sp4_v_t_3 <X> T_17_16.lc_trk_g0_6
 (6 3)  (880 259)  (880 259)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_l_37
 (18 3)  (892 259)  (892 259)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g0_5
 (21 3)  (895 259)  (895 259)  routing T_17_16.sp4_v_b_15 <X> T_17_16.lc_trk_g0_7
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp4_v_t_3 <X> T_17_16.lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.sp4_v_t_3 <X> T_17_16.lc_trk_g0_6
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 260)  (909 260)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_2
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (908 261)  (908 261)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_2
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (40 5)  (914 261)  (914 261)  LC_2 Logic Functioning bit
 (15 6)  (889 262)  (889 262)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g1_5
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (50 6)  (924 262)  (924 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (897 266)  (897 266)  routing T_17_16.sp12_v_b_23 <X> T_17_16.lc_trk_g2_7
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp12_v_b_23 <X> T_17_16.lc_trk_g2_7
 (19 13)  (893 269)  (893 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_h_r_31 <X> T_17_16.lc_trk_g3_7


LogicTile_18_16

 (5 3)  (933 259)  (933 259)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_v_t_37
 (8 6)  (936 262)  (936 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (9 6)  (937 262)  (937 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (10 6)  (938 262)  (938 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (10 11)  (938 267)  (938 267)  routing T_18_16.sp4_h_l_39 <X> T_18_16.sp4_v_t_42
 (4 14)  (932 270)  (932 270)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_v_t_44
 (6 14)  (934 270)  (934 270)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_v_t_44


LogicTile_19_16

 (6 2)  (988 258)  (988 258)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_v_t_37
 (8 9)  (990 265)  (990 265)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_v_b_7
 (9 9)  (991 265)  (991 265)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_v_b_7
 (9 12)  (991 268)  (991 268)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_h_r_10
 (10 12)  (992 268)  (992 268)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_h_r_10
 (9 15)  (991 271)  (991 271)  routing T_19_16.sp4_v_b_2 <X> T_19_16.sp4_v_t_47
 (10 15)  (992 271)  (992 271)  routing T_19_16.sp4_v_b_2 <X> T_19_16.sp4_v_t_47


LogicTile_20_16

 (11 0)  (1047 256)  (1047 256)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_2
 (13 0)  (1049 256)  (1049 256)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_2
 (12 1)  (1048 257)  (1048 257)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_2
 (10 3)  (1046 259)  (1046 259)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_t_36


LogicTile_21_16

 (14 1)  (1104 257)  (1104 257)  routing T_21_16.sp12_h_r_16 <X> T_21_16.lc_trk_g0_0
 (16 1)  (1106 257)  (1106 257)  routing T_21_16.sp12_h_r_16 <X> T_21_16.lc_trk_g0_0
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (14 10)  (1104 266)  (1104 266)  routing T_21_16.sp4_v_t_17 <X> T_21_16.lc_trk_g2_4
 (16 11)  (1106 267)  (1106 267)  routing T_21_16.sp4_v_t_17 <X> T_21_16.lc_trk_g2_4
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (25 12)  (1115 268)  (1115 268)  routing T_21_16.sp4_h_r_34 <X> T_21_16.lc_trk_g3_2
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1113 269)  (1113 269)  routing T_21_16.sp4_h_r_34 <X> T_21_16.lc_trk_g3_2
 (24 13)  (1114 269)  (1114 269)  routing T_21_16.sp4_h_r_34 <X> T_21_16.lc_trk_g3_2
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (26 15)  (1116 271)  (1116 271)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 271)  (1117 271)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 271)  (1118 271)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (1126 271)  (1126 271)  LC_7 Logic Functioning bit
 (37 15)  (1127 271)  (1127 271)  LC_7 Logic Functioning bit
 (38 15)  (1128 271)  (1128 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (41 15)  (1131 271)  (1131 271)  LC_7 Logic Functioning bit
 (43 15)  (1133 271)  (1133 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (19 0)  (1271 256)  (1271 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 258)  (1309 258)  routing T_25_16.sp12_v_t_23 <X> T_25_16.sp12_h_l_23
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (11 6)  (1317 262)  (1317 262)  routing T_25_16.sp4_v_b_2 <X> T_25_16.sp4_v_t_40
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (12 7)  (1318 263)  (1318 263)  routing T_25_16.sp4_v_b_2 <X> T_25_16.sp4_v_t_40
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 264)  (1336 264)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (38 9)  (1344 265)  (1344 265)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (22 10)  (1328 266)  (1328 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 266)  (1329 266)  routing T_25_16.sp12_v_t_12 <X> T_25_16.lc_trk_g2_7
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 270)  (1322 270)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 270)  (1324 270)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_v_b_37 <X> T_25_16.lc_trk_g3_5


IO_Tile_0_15

 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_v_t_37 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_v_t_37 <X> T_3_15.sp4_h_l_43
 (6 11)  (132 251)  (132 251)  routing T_3_15.sp4_v_t_37 <X> T_3_15.sp4_h_l_43


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 242)  (396 242)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 243)  (398 243)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.wire_bram/ram/RCLK
 (14 8)  (410 248)  (410 248)  routing T_8_15.sp4_v_t_13 <X> T_8_15.lc_trk_g2_0
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (28 8)  (424 248)  (424 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 248)  (426 248)  routing T_8_15.lc_trk_g3_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (16 9)  (412 249)  (412 249)  routing T_8_15.sp4_v_t_13 <X> T_8_15.lc_trk_g2_0
 (17 9)  (413 249)  (413 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (13 10)  (409 250)  (409 250)  routing T_8_15.sp4_v_b_8 <X> T_8_15.sp4_v_t_45
 (8 11)  (404 251)  (404 251)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_v_t_42
 (9 11)  (405 251)  (405 251)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_v_t_42
 (10 11)  (406 251)  (406 251)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_v_t_42
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 254)  (399 254)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_t_22
 (14 14)  (410 254)  (410 254)  routing T_8_15.sp12_v_b_4 <X> T_8_15.lc_trk_g3_4
 (16 14)  (412 254)  (412 254)  routing T_8_15.sp4_v_b_29 <X> T_8_15.lc_trk_g3_5
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 254)  (414 254)  routing T_8_15.sp4_v_b_29 <X> T_8_15.lc_trk_g3_5
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (3 15)  (399 255)  (399 255)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_t_22
 (14 15)  (410 255)  (410 255)  routing T_8_15.sp12_v_b_4 <X> T_8_15.lc_trk_g3_4
 (15 15)  (411 255)  (411 255)  routing T_8_15.sp12_v_b_4 <X> T_8_15.lc_trk_g3_4
 (17 15)  (413 255)  (413 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4


LogicTile_9_15

 (14 0)  (452 240)  (452 240)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g0_0
 (15 1)  (453 241)  (453 241)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g0_0
 (16 1)  (454 241)  (454 241)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g0_0 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (0 4)  (438 244)  (438 244)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 244)  (462 244)  routing T_9_15.bot_op_3 <X> T_9_15.lc_trk_g1_3
 (31 4)  (469 244)  (469 244)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 244)  (471 244)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (45 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (0 5)  (438 245)  (438 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (31 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (44 5)  (482 245)  (482 245)  LC_2 Logic Functioning bit
 (48 5)  (486 245)  (486 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 9)  (450 249)  (450 249)  routing T_9_15.sp4_h_r_8 <X> T_9_15.sp4_v_b_8
 (21 12)  (459 252)  (459 252)  routing T_9_15.sp4_v_t_22 <X> T_9_15.lc_trk_g3_3
 (22 12)  (460 252)  (460 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 252)  (461 252)  routing T_9_15.sp4_v_t_22 <X> T_9_15.lc_trk_g3_3
 (19 13)  (457 253)  (457 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (459 253)  (459 253)  routing T_9_15.sp4_v_t_22 <X> T_9_15.lc_trk_g3_3
 (0 14)  (438 254)  (438 254)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 254)  (441 254)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (15 14)  (453 254)  (453 254)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g3_5
 (16 14)  (454 254)  (454 254)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g3_5
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 254)  (456 254)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g3_5
 (25 14)  (463 254)  (463 254)  routing T_9_15.rgt_op_6 <X> T_9_15.lc_trk_g3_6
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 254)  (472 254)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (39 14)  (477 254)  (477 254)  LC_7 Logic Functioning bit
 (45 14)  (483 254)  (483 254)  LC_7 Logic Functioning bit
 (0 15)  (438 255)  (438 255)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (441 255)  (441 255)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (22 15)  (460 255)  (460 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 255)  (462 255)  routing T_9_15.rgt_op_6 <X> T_9_15.lc_trk_g3_6
 (31 15)  (469 255)  (469 255)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit
 (38 15)  (476 255)  (476 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit
 (44 15)  (482 255)  (482 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 240)  (525 240)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (37 0)  (529 240)  (529 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (38 1)  (530 241)  (530 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (44 1)  (536 241)  (536 241)  LC_0 Logic Functioning bit
 (0 2)  (492 242)  (492 242)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 242)  (506 242)  routing T_10_15.wire_logic_cluster/lc_4/out <X> T_10_15.lc_trk_g0_4
 (21 2)  (513 242)  (513 242)  routing T_10_15.lft_op_7 <X> T_10_15.lc_trk_g0_7
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 242)  (516 242)  routing T_10_15.lft_op_7 <X> T_10_15.lc_trk_g0_7
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (6 3)  (498 243)  (498 243)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_h_l_37
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (523 243)  (523 243)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (44 3)  (536 243)  (536 243)  LC_1 Logic Functioning bit
 (0 4)  (492 244)  (492 244)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (506 244)  (506 244)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g1_0
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 244)  (516 244)  routing T_10_15.bot_op_3 <X> T_10_15.lc_trk_g1_3
 (0 5)  (492 245)  (492 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (507 246)  (507 246)  routing T_10_15.sp4_h_r_5 <X> T_10_15.lc_trk_g1_5
 (16 6)  (508 246)  (508 246)  routing T_10_15.sp4_h_r_5 <X> T_10_15.lc_trk_g1_5
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (510 247)  (510 247)  routing T_10_15.sp4_h_r_5 <X> T_10_15.lc_trk_g1_5
 (25 8)  (517 248)  (517 248)  routing T_10_15.rgt_op_2 <X> T_10_15.lc_trk_g2_2
 (31 8)  (523 248)  (523 248)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (15 9)  (507 249)  (507 249)  routing T_10_15.sp4_v_t_29 <X> T_10_15.lc_trk_g2_0
 (16 9)  (508 249)  (508 249)  routing T_10_15.sp4_v_t_29 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 249)  (516 249)  routing T_10_15.rgt_op_2 <X> T_10_15.lc_trk_g2_2
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (39 9)  (531 249)  (531 249)  LC_4 Logic Functioning bit
 (44 9)  (536 249)  (536 249)  LC_4 Logic Functioning bit
 (17 10)  (509 250)  (509 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 250)  (510 250)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g2_5
 (31 10)  (523 250)  (523 250)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (37 10)  (529 250)  (529 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (38 11)  (530 251)  (530 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (37 12)  (529 252)  (529 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (39 12)  (531 252)  (531 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (21 13)  (513 253)  (513 253)  routing T_10_15.sp4_r_v_b_43 <X> T_10_15.lc_trk_g3_3
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 254)  (525 254)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (37 14)  (529 254)  (529 254)  LC_7 Logic Functioning bit
 (38 14)  (530 254)  (530 254)  LC_7 Logic Functioning bit
 (39 14)  (531 254)  (531 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (0 15)  (492 255)  (492 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (37 15)  (529 255)  (529 255)  LC_7 Logic Functioning bit
 (38 15)  (530 255)  (530 255)  LC_7 Logic Functioning bit
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit
 (44 15)  (536 255)  (536 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (15 0)  (561 240)  (561 240)  routing T_11_15.lft_op_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.lft_op_1 <X> T_11_15.lc_trk_g0_1
 (0 2)  (546 242)  (546 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (0 3)  (546 243)  (546 243)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 244)  (567 244)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (0 5)  (546 245)  (546 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (31 5)  (577 245)  (577 245)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (15 6)  (561 246)  (561 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (16 6)  (562 246)  (562 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (44 7)  (590 247)  (590 247)  LC_3 Logic Functioning bit
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (21 10)  (567 250)  (567 250)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g2_7
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (18 13)  (564 253)  (564 253)  routing T_11_15.sp4_r_v_b_41 <X> T_11_15.lc_trk_g3_1
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (0 15)  (546 255)  (546 255)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 255)  (547 255)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 255)  (582 255)  LC_7 Logic Functioning bit
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (38 15)  (584 255)  (584 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (44 15)  (590 255)  (590 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (15 3)  (615 243)  (615 243)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g0_4
 (16 3)  (616 243)  (616 243)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (11 7)  (611 247)  (611 247)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_h_l_40
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (51 7)  (651 247)  (651 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp12_v_t_12 <X> T_12_15.lc_trk_g2_7
 (25 10)  (625 250)  (625 250)  routing T_12_15.sp4_v_b_30 <X> T_12_15.lc_trk_g2_6
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp4_v_b_30 <X> T_12_15.lc_trk_g2_6
 (10 12)  (610 252)  (610 252)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_r_10
 (10 15)  (610 255)  (610 255)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_t_47


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g0_1
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (46 0)  (700 240)  (700 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (707 240)  (707 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g0_1
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (48 1)  (702 241)  (702 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (707 241)  (707 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_39
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.bnr_op_5 <X> T_13_15.lc_trk_g0_5
 (21 2)  (675 242)  (675 242)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 242)  (677 242)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g0_7
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g0_0 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (18 3)  (672 243)  (672 243)  routing T_13_15.bnr_op_5 <X> T_13_15.lc_trk_g0_5
 (21 3)  (675 243)  (675 243)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g0_7
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (18 5)  (672 245)  (672 245)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 245)  (687 245)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.input_2_2
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (47 5)  (701 245)  (701 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (705 245)  (705 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g1_7
 (21 7)  (675 247)  (675 247)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g1_7
 (15 8)  (669 248)  (669 248)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g2_1
 (12 9)  (666 249)  (666 249)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_b_8
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g2_0
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g2_2
 (25 9)  (679 249)  (679 249)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g2_2
 (21 10)  (675 250)  (675 250)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 250)  (677 250)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g2_6
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (11 11)  (665 251)  (665 251)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_h_l_45
 (21 11)  (675 251)  (675 251)  routing T_13_15.sp4_h_l_34 <X> T_13_15.lc_trk_g2_7
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_5
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (53 11)  (707 251)  (707 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (669 252)  (669 252)  routing T_13_15.tnl_op_1 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 253)  (672 253)  routing T_13_15.tnl_op_1 <X> T_13_15.lc_trk_g3_1
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (13 14)  (667 254)  (667 254)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g3_5
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (706 254)  (706 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (666 255)  (666 255)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (12 0)  (720 240)  (720 240)  routing T_14_15.sp4_v_t_39 <X> T_14_15.sp4_h_r_2
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (5 2)  (713 242)  (713 242)  routing T_14_15.sp4_v_b_0 <X> T_14_15.sp4_h_l_37
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (14 4)  (722 244)  (722 244)  routing T_14_15.bnr_op_0 <X> T_14_15.lc_trk_g1_0
 (25 4)  (733 244)  (733 244)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (14 5)  (722 245)  (722 245)  routing T_14_15.bnr_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (15 6)  (723 246)  (723 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (721 247)  (721 247)  routing T_14_15.sp4_v_b_0 <X> T_14_15.sp4_h_l_40
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (12 8)  (720 248)  (720 248)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_h_r_8
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.tnl_op_3 <X> T_14_15.lc_trk_g2_3
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (11 9)  (719 249)  (719 249)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_h_r_8
 (13 9)  (721 249)  (721 249)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_h_r_8
 (21 9)  (729 249)  (729 249)  routing T_14_15.tnl_op_3 <X> T_14_15.lc_trk_g2_3
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (6 10)  (714 250)  (714 250)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_t_43
 (11 10)  (719 250)  (719 250)  routing T_14_15.sp4_v_b_0 <X> T_14_15.sp4_v_t_45
 (13 10)  (721 250)  (721 250)  routing T_14_15.sp4_v_b_0 <X> T_14_15.sp4_v_t_45
 (15 10)  (723 250)  (723 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (25 10)  (733 250)  (733 250)  routing T_14_15.rgt_op_6 <X> T_14_15.lc_trk_g2_6
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 250)  (743 250)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_5
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (51 10)  (759 250)  (759 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (716 251)  (716 251)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_v_t_42
 (9 11)  (717 251)  (717 251)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_v_t_42
 (14 11)  (722 251)  (722 251)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g2_4
 (15 11)  (723 251)  (723 251)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.rgt_op_6 <X> T_14_15.lc_trk_g2_6
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_5
 (35 11)  (743 251)  (743 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (15 12)  (723 252)  (723 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 253)  (741 253)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_6
 (34 13)  (742 253)  (742 253)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_6
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (8 14)  (716 254)  (716 254)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_h_l_47
 (9 14)  (717 254)  (717 254)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_h_l_47
 (11 14)  (719 254)  (719 254)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (13 14)  (721 254)  (721 254)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (44 14)  (752 254)  (752 254)  LC_7 Logic Functioning bit
 (52 14)  (760 254)  (760 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (720 255)  (720 255)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 255)  (732 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 255)  (742 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_7
 (35 15)  (743 255)  (743 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_7
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (15 0)  (777 240)  (777 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (16 0)  (778 240)  (778 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (46 0)  (808 240)  (808 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (767 242)  (767 242)  routing T_15_15.sp4_v_t_37 <X> T_15_15.sp4_h_l_37
 (11 2)  (773 242)  (773 242)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_39
 (13 2)  (775 242)  (775 242)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_39
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (46 2)  (808 242)  (808 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (814 242)  (814 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 243)  (762 243)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 3)  (764 243)  (764 243)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (6 3)  (768 243)  (768 243)  routing T_15_15.sp4_v_t_37 <X> T_15_15.sp4_h_l_37
 (12 3)  (774 243)  (774 243)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_39
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (14 4)  (776 244)  (776 244)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (15 5)  (777 245)  (777 245)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (780 245)  (780 245)  routing T_15_15.sp4_r_v_b_25 <X> T_15_15.lc_trk_g1_1
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (14 6)  (776 246)  (776 246)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (21 6)  (783 246)  (783 246)  routing T_15_15.sp4_h_l_2 <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 246)  (785 246)  routing T_15_15.sp4_h_l_2 <X> T_15_15.lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.sp4_h_l_2 <X> T_15_15.lc_trk_g1_7
 (25 6)  (787 246)  (787 246)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g1_6
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (47 6)  (809 246)  (809 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (812 246)  (812 246)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 246)  (814 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (777 247)  (777 247)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g1_6
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (14 8)  (776 248)  (776 248)  routing T_15_15.bnl_op_0 <X> T_15_15.lc_trk_g2_0
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (14 9)  (776 249)  (776 249)  routing T_15_15.bnl_op_0 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (46 9)  (808 249)  (808 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g2_5
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (813 250)  (813 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_v_b_46 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_v_b_46 <X> T_15_15.lc_trk_g2_6
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.bnl_op_1 <X> T_15_15.lc_trk_g3_1
 (25 12)  (787 252)  (787 252)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g3_2
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (51 12)  (813 252)  (813 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (780 253)  (780 253)  routing T_15_15.bnl_op_1 <X> T_15_15.lc_trk_g3_1
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.input_2_6
 (34 13)  (796 253)  (796 253)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.input_2_6
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.bnl_op_5 <X> T_15_15.lc_trk_g3_5
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (18 15)  (780 255)  (780 255)  routing T_15_15.bnl_op_5 <X> T_15_15.lc_trk_g3_5
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_15

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (4 1)  (820 241)  (820 241)  routing T_16_15.sp4_v_t_42 <X> T_16_15.sp4_h_r_0
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp4_r_v_b_32 <X> T_16_15.lc_trk_g0_3
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_h_l_36
 (10 2)  (826 242)  (826 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_h_l_36
 (15 2)  (831 242)  (831 242)  routing T_16_15.bot_op_5 <X> T_16_15.lc_trk_g0_5
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (3 4)  (819 244)  (819 244)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0
 (3 5)  (819 245)  (819 245)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0
 (11 5)  (827 245)  (827 245)  routing T_16_15.sp4_h_l_40 <X> T_16_15.sp4_h_r_5
 (15 6)  (831 246)  (831 246)  routing T_16_15.bot_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (47 6)  (863 246)  (863 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.input_2_3
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (16 8)  (832 248)  (832 248)  routing T_16_15.sp4_v_b_33 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 248)  (834 248)  routing T_16_15.sp4_v_b_33 <X> T_16_15.lc_trk_g2_1
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp4_r_v_b_32 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (834 249)  (834 249)  routing T_16_15.sp4_v_b_33 <X> T_16_15.lc_trk_g2_1
 (6 10)  (822 250)  (822 250)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_t_43
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.input_2_5
 (47 11)  (863 251)  (863 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (52 12)  (868 252)  (868 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 253)  (849 253)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.input_2_6
 (48 13)  (864 253)  (864 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7
 (24 14)  (840 254)  (840 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7


LogicTile_17_15

 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (14 4)  (888 244)  (888 244)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g1_0
 (21 4)  (895 244)  (895 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (895 245)  (895 245)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (8 8)  (882 248)  (882 248)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_h_r_7
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (48 8)  (922 248)  (922 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (927 248)  (927 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (12 10)  (886 250)  (886 250)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_45
 (11 11)  (885 251)  (885 251)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_45
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (25 14)  (899 254)  (899 254)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g3_6
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_15

 (14 2)  (942 242)  (942 242)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (15 3)  (943 243)  (943 243)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (16 3)  (944 243)  (944 243)  routing T_18_15.sp4_h_l_1 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (13 8)  (941 248)  (941 248)  routing T_18_15.sp4_h_l_45 <X> T_18_15.sp4_v_b_8
 (12 9)  (940 249)  (940 249)  routing T_18_15.sp4_h_l_45 <X> T_18_15.sp4_v_b_8
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (51 10)  (979 250)  (979 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (954 251)  (954 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 251)  (955 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 251)  (961 251)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.input_2_5
 (34 11)  (962 251)  (962 251)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.input_2_5
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (14 13)  (942 253)  (942 253)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g3_0
 (15 13)  (943 253)  (943 253)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g3_0
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_20_15

 (16 0)  (1052 240)  (1052 240)  routing T_20_15.sp4_v_b_9 <X> T_20_15.lc_trk_g0_1
 (17 0)  (1053 240)  (1053 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1054 240)  (1054 240)  routing T_20_15.sp4_v_b_9 <X> T_20_15.lc_trk_g0_1
 (18 1)  (1054 241)  (1054 241)  routing T_20_15.sp4_v_b_9 <X> T_20_15.lc_trk_g0_1
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 242)  (1057 242)  routing T_20_15.sp4_v_b_15 <X> T_20_15.lc_trk_g0_7
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 242)  (1059 242)  routing T_20_15.sp4_v_b_15 <X> T_20_15.lc_trk_g0_7
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 243)  (1038 243)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (21 3)  (1057 243)  (1057 243)  routing T_20_15.sp4_v_b_15 <X> T_20_15.lc_trk_g0_7
 (14 4)  (1050 244)  (1050 244)  routing T_20_15.sp4_h_r_8 <X> T_20_15.lc_trk_g1_0
 (16 4)  (1052 244)  (1052 244)  routing T_20_15.sp4_v_b_1 <X> T_20_15.lc_trk_g1_1
 (17 4)  (1053 244)  (1053 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1054 244)  (1054 244)  routing T_20_15.sp4_v_b_1 <X> T_20_15.lc_trk_g1_1
 (15 5)  (1051 245)  (1051 245)  routing T_20_15.sp4_h_r_8 <X> T_20_15.lc_trk_g1_0
 (16 5)  (1052 245)  (1052 245)  routing T_20_15.sp4_h_r_8 <X> T_20_15.lc_trk_g1_0
 (17 5)  (1053 245)  (1053 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 6)  (1057 246)  (1057 246)  routing T_20_15.sp4_v_b_15 <X> T_20_15.lc_trk_g1_7
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 246)  (1059 246)  routing T_20_15.sp4_v_b_15 <X> T_20_15.lc_trk_g1_7
 (21 7)  (1057 247)  (1057 247)  routing T_20_15.sp4_v_b_15 <X> T_20_15.lc_trk_g1_7
 (11 9)  (1047 249)  (1047 249)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_h_r_8
 (13 9)  (1049 249)  (1049 249)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_h_r_8
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 250)  (1054 250)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 250)  (1071 250)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.input_2_5
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (37 10)  (1073 250)  (1073 250)  LC_5 Logic Functioning bit
 (38 10)  (1074 250)  (1074 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (18 11)  (1054 251)  (1054 251)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (27 11)  (1063 251)  (1063 251)  routing T_20_15.lc_trk_g1_0 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 251)  (1066 251)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1071 251)  (1071 251)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.input_2_5
 (36 11)  (1072 251)  (1072 251)  LC_5 Logic Functioning bit
 (39 11)  (1075 251)  (1075 251)  LC_5 Logic Functioning bit
 (40 11)  (1076 251)  (1076 251)  LC_5 Logic Functioning bit
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp4_v_b_33 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 252)  (1054 252)  routing T_20_15.sp4_v_b_33 <X> T_20_15.lc_trk_g3_1
 (26 12)  (1062 252)  (1062 252)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 252)  (1067 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (39 12)  (1075 252)  (1075 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (45 12)  (1081 252)  (1081 252)  LC_6 Logic Functioning bit
 (50 12)  (1086 252)  (1086 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 252)  (1087 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (1054 253)  (1054 253)  routing T_20_15.sp4_v_b_33 <X> T_20_15.lc_trk_g3_1
 (26 13)  (1062 253)  (1062 253)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 253)  (1072 253)  LC_6 Logic Functioning bit
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (38 13)  (1074 253)  (1074 253)  LC_6 Logic Functioning bit
 (42 13)  (1078 253)  (1078 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 254)  (1060 254)  routing T_20_15.tnr_op_7 <X> T_20_15.lc_trk_g3_7


LogicTile_21_15

 (3 0)  (1093 240)  (1093 240)  routing T_21_15.sp12_v_t_23 <X> T_21_15.sp12_v_b_0
 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_h_l_36
 (10 2)  (1100 242)  (1100 242)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_h_l_36
 (3 7)  (1093 247)  (1093 247)  routing T_21_15.sp12_h_l_23 <X> T_21_15.sp12_v_t_23
 (8 8)  (1098 248)  (1098 248)  routing T_21_15.sp4_h_l_42 <X> T_21_15.sp4_h_r_7
 (3 9)  (1093 249)  (1093 249)  routing T_21_15.sp12_h_l_22 <X> T_21_15.sp12_v_b_1


LogicTile_23_15

 (5 12)  (1203 252)  (1203 252)  routing T_23_15.sp4_v_t_44 <X> T_23_15.sp4_h_r_9


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 241)  (1314 241)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_b_1
 (9 1)  (1315 241)  (1315 241)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_b_1
 (10 1)  (1316 241)  (1316 241)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_b_1
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.lc_trk_g3_1 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (6 2)  (1312 242)  (1312 242)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_t_37
 (19 2)  (1325 242)  (1325 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (0 3)  (1306 243)  (1306 243)  routing T_25_15.lc_trk_g3_1 <X> T_25_15.wire_bram/ram/RCLK
 (2 3)  (1308 243)  (1308 243)  routing T_25_15.lc_trk_g3_1 <X> T_25_15.wire_bram/ram/RCLK
 (9 3)  (1315 243)  (1315 243)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_v_t_36
 (10 3)  (1316 243)  (1316 243)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_v_t_36
 (13 7)  (1319 247)  (1319 247)  routing T_25_15.sp4_v_b_0 <X> T_25_15.sp4_h_l_40
 (21 8)  (1327 248)  (1327 248)  routing T_25_15.sp4_v_b_35 <X> T_25_15.lc_trk_g2_3
 (22 8)  (1328 248)  (1328 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 248)  (1329 248)  routing T_25_15.sp4_v_b_35 <X> T_25_15.lc_trk_g2_3
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 248)  (1344 248)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (21 9)  (1327 249)  (1327 249)  routing T_25_15.sp4_v_b_35 <X> T_25_15.lc_trk_g2_3
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.wire_bram/ram/WDATA_11
 (8 11)  (1314 251)  (1314 251)  routing T_25_15.sp4_v_b_4 <X> T_25_15.sp4_v_t_42
 (10 11)  (1316 251)  (1316 251)  routing T_25_15.sp4_v_b_4 <X> T_25_15.sp4_v_t_42
 (15 12)  (1321 252)  (1321 252)  routing T_25_15.sp4_h_r_33 <X> T_25_15.lc_trk_g3_1
 (16 12)  (1322 252)  (1322 252)  routing T_25_15.sp4_h_r_33 <X> T_25_15.lc_trk_g3_1
 (17 12)  (1323 252)  (1323 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 252)  (1324 252)  routing T_25_15.sp4_h_r_33 <X> T_25_15.lc_trk_g3_1
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (18 15)  (1324 255)  (1324 255)  routing T_25_15.sp4_r_v_b_45 <X> T_25_15.lc_trk_g3_5


IO_Tile_0_14

 (11 0)  (6 224)  (6 224)  routing T_0_14.span4_horz_1 <X> T_0_14.span4_vert_t_12
 (12 0)  (5 224)  (5 224)  routing T_0_14.span4_horz_1 <X> T_0_14.span4_vert_t_12
 (13 7)  (4 231)  (4 231)  routing T_0_14.span4_horz_13 <X> T_0_14.span4_vert_b_2
 (14 7)  (3 231)  (3 231)  routing T_0_14.span4_horz_13 <X> T_0_14.span4_vert_b_2


LogicTile_1_14

 (19 13)  (37 237)  (37 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_3_14

 (5 2)  (131 226)  (131 226)  routing T_3_14.sp4_v_t_43 <X> T_3_14.sp4_h_l_37
 (4 3)  (130 227)  (130 227)  routing T_3_14.sp4_v_t_43 <X> T_3_14.sp4_h_l_37
 (6 3)  (132 227)  (132 227)  routing T_3_14.sp4_v_t_43 <X> T_3_14.sp4_h_l_37


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 224)  (411 224)  routing T_8_14.sp12_h_r_1 <X> T_8_14.lc_trk_g0_1
 (17 0)  (413 224)  (413 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 224)  (414 224)  routing T_8_14.sp12_h_r_1 <X> T_8_14.lc_trk_g0_1
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (414 225)  (414 225)  routing T_8_14.sp12_h_r_1 <X> T_8_14.lc_trk_g0_1
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 227)  (410 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (15 3)  (411 227)  (411 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (16 3)  (412 227)  (412 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (17 3)  (413 227)  (413 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (3 8)  (399 232)  (399 232)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_v_b_1
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (37 8)  (433 232)  (433 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (3 9)  (399 233)  (399 233)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_v_b_1
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (14 0)  (452 224)  (452 224)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (25 0)  (463 224)  (463 224)  routing T_9_14.wire_logic_cluster/lc_2/out <X> T_9_14.lc_trk_g0_2
 (14 1)  (452 225)  (452 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (15 1)  (453 225)  (453 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (16 1)  (454 225)  (454 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (460 225)  (460 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (452 226)  (452 226)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g0_4
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (45 2)  (483 226)  (483 226)  LC_1 Logic Functioning bit
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g0_0 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (38 3)  (476 227)  (476 227)  LC_1 Logic Functioning bit
 (39 3)  (477 227)  (477 227)  LC_1 Logic Functioning bit
 (44 3)  (482 227)  (482 227)  LC_1 Logic Functioning bit
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (446 228)  (446 228)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_4
 (9 4)  (447 228)  (447 228)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_4
 (15 4)  (453 228)  (453 228)  routing T_9_14.bot_op_1 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (459 228)  (459 228)  routing T_9_14.sp4_h_r_11 <X> T_9_14.lc_trk_g1_3
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 228)  (461 228)  routing T_9_14.sp4_h_r_11 <X> T_9_14.lc_trk_g1_3
 (24 4)  (462 228)  (462 228)  routing T_9_14.sp4_h_r_11 <X> T_9_14.lc_trk_g1_3
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 228)  (471 228)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (39 4)  (477 228)  (477 228)  LC_2 Logic Functioning bit
 (45 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (0 5)  (438 229)  (438 229)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (31 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (37 5)  (475 229)  (475 229)  LC_2 Logic Functioning bit
 (38 5)  (476 229)  (476 229)  LC_2 Logic Functioning bit
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (44 5)  (482 229)  (482 229)  LC_2 Logic Functioning bit
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 230)  (472 230)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (37 6)  (475 230)  (475 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (39 6)  (477 230)  (477 230)  LC_3 Logic Functioning bit
 (45 6)  (483 230)  (483 230)  LC_3 Logic Functioning bit
 (18 7)  (456 231)  (456 231)  routing T_9_14.sp4_r_v_b_29 <X> T_9_14.lc_trk_g1_5
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (37 7)  (475 231)  (475 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (39 7)  (477 231)  (477 231)  LC_3 Logic Functioning bit
 (31 8)  (469 232)  (469 232)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 232)  (471 232)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 232)  (472 232)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 232)  (474 232)  LC_4 Logic Functioning bit
 (37 8)  (475 232)  (475 232)  LC_4 Logic Functioning bit
 (38 8)  (476 232)  (476 232)  LC_4 Logic Functioning bit
 (39 8)  (477 232)  (477 232)  LC_4 Logic Functioning bit
 (45 8)  (483 232)  (483 232)  LC_4 Logic Functioning bit
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 233)  (474 233)  LC_4 Logic Functioning bit
 (37 9)  (475 233)  (475 233)  LC_4 Logic Functioning bit
 (38 9)  (476 233)  (476 233)  LC_4 Logic Functioning bit
 (39 9)  (477 233)  (477 233)  LC_4 Logic Functioning bit
 (44 9)  (482 233)  (482 233)  LC_4 Logic Functioning bit
 (21 10)  (459 234)  (459 234)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g2_7
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 234)  (474 234)  LC_5 Logic Functioning bit
 (37 10)  (475 234)  (475 234)  LC_5 Logic Functioning bit
 (38 10)  (476 234)  (476 234)  LC_5 Logic Functioning bit
 (39 10)  (477 234)  (477 234)  LC_5 Logic Functioning bit
 (45 10)  (483 234)  (483 234)  LC_5 Logic Functioning bit
 (36 11)  (474 235)  (474 235)  LC_5 Logic Functioning bit
 (37 11)  (475 235)  (475 235)  LC_5 Logic Functioning bit
 (38 11)  (476 235)  (476 235)  LC_5 Logic Functioning bit
 (39 11)  (477 235)  (477 235)  LC_5 Logic Functioning bit
 (44 11)  (482 235)  (482 235)  LC_5 Logic Functioning bit
 (26 12)  (464 236)  (464 236)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (36 12)  (474 236)  (474 236)  LC_6 Logic Functioning bit
 (38 12)  (476 236)  (476 236)  LC_6 Logic Functioning bit
 (41 12)  (479 236)  (479 236)  LC_6 Logic Functioning bit
 (43 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (45 12)  (483 236)  (483 236)  LC_6 Logic Functioning bit
 (12 13)  (450 237)  (450 237)  routing T_9_14.sp4_h_r_11 <X> T_9_14.sp4_v_b_11
 (26 13)  (464 237)  (464 237)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 237)  (465 237)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 237)  (466 237)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 237)  (467 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 237)  (475 237)  LC_6 Logic Functioning bit
 (39 13)  (477 237)  (477 237)  LC_6 Logic Functioning bit
 (40 13)  (478 237)  (478 237)  LC_6 Logic Functioning bit
 (42 13)  (480 237)  (480 237)  LC_6 Logic Functioning bit
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 238)  (456 238)  routing T_9_14.wire_logic_cluster/lc_5/out <X> T_9_14.lc_trk_g3_5
 (22 14)  (460 238)  (460 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (462 238)  (462 238)  routing T_9_14.tnr_op_7 <X> T_9_14.lc_trk_g3_7
 (25 14)  (463 238)  (463 238)  routing T_9_14.wire_logic_cluster/lc_6/out <X> T_9_14.lc_trk_g3_6
 (31 14)  (469 238)  (469 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 238)  (470 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 238)  (471 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 238)  (472 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 238)  (474 238)  LC_7 Logic Functioning bit
 (37 14)  (475 238)  (475 238)  LC_7 Logic Functioning bit
 (38 14)  (476 238)  (476 238)  LC_7 Logic Functioning bit
 (39 14)  (477 238)  (477 238)  LC_7 Logic Functioning bit
 (45 14)  (483 238)  (483 238)  LC_7 Logic Functioning bit
 (0 15)  (438 239)  (438 239)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 239)  (439 239)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (474 239)  (474 239)  LC_7 Logic Functioning bit
 (37 15)  (475 239)  (475 239)  LC_7 Logic Functioning bit
 (38 15)  (476 239)  (476 239)  LC_7 Logic Functioning bit
 (39 15)  (477 239)  (477 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (15 0)  (507 224)  (507 224)  routing T_10_14.lft_op_1 <X> T_10_14.lc_trk_g0_1
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 224)  (510 224)  routing T_10_14.lft_op_1 <X> T_10_14.lc_trk_g0_1
 (25 0)  (517 224)  (517 224)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g0_2
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (5 1)  (497 225)  (497 225)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_v_b_0
 (14 1)  (506 225)  (506 225)  routing T_10_14.sp4_h_r_0 <X> T_10_14.lc_trk_g0_0
 (15 1)  (507 225)  (507 225)  routing T_10_14.sp4_h_r_0 <X> T_10_14.lc_trk_g0_0
 (16 1)  (508 225)  (508 225)  routing T_10_14.sp4_h_r_0 <X> T_10_14.lc_trk_g0_0
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (41 1)  (533 225)  (533 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 226)  (525 226)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g0_0 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (14 3)  (506 227)  (506 227)  routing T_10_14.sp4_r_v_b_28 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (44 3)  (536 227)  (536 227)  LC_1 Logic Functioning bit
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 228)  (515 228)  routing T_10_14.sp12_h_r_11 <X> T_10_14.lc_trk_g1_3
 (31 4)  (523 228)  (523 228)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 228)  (525 228)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (37 4)  (529 228)  (529 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (0 5)  (492 229)  (492 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.bot_op_2 <X> T_10_14.lc_trk_g1_2
 (31 5)  (523 229)  (523 229)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (38 7)  (530 231)  (530 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (44 7)  (536 231)  (536 231)  LC_3 Logic Functioning bit
 (21 8)  (513 232)  (513 232)  routing T_10_14.rgt_op_3 <X> T_10_14.lc_trk_g2_3
 (22 8)  (514 232)  (514 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 232)  (516 232)  routing T_10_14.rgt_op_3 <X> T_10_14.lc_trk_g2_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (44 9)  (536 233)  (536 233)  LC_4 Logic Functioning bit
 (14 10)  (506 234)  (506 234)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g2_4
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g3_1
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (44 13)  (536 237)  (536 237)  LC_6 Logic Functioning bit
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 238)  (517 238)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g3_6
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 238)  (525 238)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 238)  (526 238)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (39 14)  (531 238)  (531 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (37 15)  (529 239)  (529 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (11 0)  (557 224)  (557 224)  routing T_11_14.sp4_v_t_43 <X> T_11_14.sp4_v_b_2
 (13 0)  (559 224)  (559 224)  routing T_11_14.sp4_v_t_43 <X> T_11_14.sp4_v_b_2
 (14 0)  (560 224)  (560 224)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g0_0
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (15 1)  (561 225)  (561 225)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g0_0
 (16 1)  (562 225)  (562 225)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (44 1)  (590 225)  (590 225)  LC_0 Logic Functioning bit
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 226)  (560 226)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g0_4
 (15 2)  (561 226)  (561 226)  routing T_11_14.bot_op_5 <X> T_11_14.lc_trk_g0_5
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (45 2)  (591 226)  (591 226)  LC_1 Logic Functioning bit
 (2 3)  (548 227)  (548 227)  routing T_11_14.lc_trk_g0_0 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (44 3)  (590 227)  (590 227)  LC_1 Logic Functioning bit
 (0 4)  (546 228)  (546 228)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (560 228)  (560 228)  routing T_11_14.lft_op_0 <X> T_11_14.lc_trk_g1_0
 (0 5)  (546 229)  (546 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (8 5)  (554 229)  (554 229)  routing T_11_14.sp4_h_r_4 <X> T_11_14.sp4_v_b_4
 (15 5)  (561 229)  (561 229)  routing T_11_14.lft_op_0 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 230)  (564 230)  routing T_11_14.wire_logic_cluster/lc_5/out <X> T_11_14.lc_trk_g1_5
 (21 6)  (567 230)  (567 230)  routing T_11_14.lft_op_7 <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.lft_op_7 <X> T_11_14.lc_trk_g1_7
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (4 8)  (550 232)  (550 232)  routing T_11_14.sp4_v_t_43 <X> T_11_14.sp4_v_b_6
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g2_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (4 10)  (550 234)  (550 234)  routing T_11_14.sp4_h_r_0 <X> T_11_14.sp4_v_t_43
 (6 10)  (552 234)  (552 234)  routing T_11_14.sp4_h_r_0 <X> T_11_14.sp4_v_t_43
 (21 10)  (567 234)  (567 234)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g2_7
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (39 10)  (585 234)  (585 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (5 11)  (551 235)  (551 235)  routing T_11_14.sp4_h_r_0 <X> T_11_14.sp4_v_t_43
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (44 11)  (590 235)  (590 235)  LC_5 Logic Functioning bit
 (6 12)  (552 236)  (552 236)  routing T_11_14.sp4_h_r_4 <X> T_11_14.sp4_v_b_9
 (21 12)  (567 236)  (567 236)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g3_3
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g3_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (44 13)  (590 237)  (590 237)  LC_6 Logic Functioning bit
 (0 14)  (546 238)  (546 238)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (0 15)  (546 239)  (546 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 239)  (547 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 239)  (564 239)  routing T_11_14.sp4_r_v_b_45 <X> T_11_14.lc_trk_g3_5
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (44 15)  (590 239)  (590 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (4 1)  (604 225)  (604 225)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_h_r_0
 (13 1)  (613 225)  (613 225)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_h_r_2
 (14 1)  (614 225)  (614 225)  routing T_12_14.sp4_r_v_b_35 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.sp4_r_v_b_33 <X> T_12_14.lc_trk_g0_2
 (21 2)  (621 226)  (621 226)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g0_7
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (10 4)  (610 228)  (610 228)  routing T_12_14.sp4_v_t_46 <X> T_12_14.sp4_h_r_4
 (13 5)  (613 229)  (613 229)  routing T_12_14.sp4_v_t_37 <X> T_12_14.sp4_h_r_5
 (9 6)  (609 230)  (609 230)  routing T_12_14.sp4_h_r_1 <X> T_12_14.sp4_h_l_41
 (10 6)  (610 230)  (610 230)  routing T_12_14.sp4_h_r_1 <X> T_12_14.sp4_h_l_41
 (11 7)  (611 231)  (611 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_40
 (13 7)  (613 231)  (613 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_40
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (18 9)  (618 233)  (618 233)  routing T_12_14.sp4_r_v_b_33 <X> T_12_14.lc_trk_g2_1
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (633 233)  (633 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (34 9)  (634 233)  (634 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (35 9)  (635 233)  (635 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_4
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (50 10)  (650 234)  (650 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (618 235)  (618 235)  routing T_12_14.sp4_r_v_b_37 <X> T_12_14.lc_trk_g2_5
 (21 11)  (621 235)  (621 235)  routing T_12_14.sp4_r_v_b_39 <X> T_12_14.lc_trk_g2_7
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (15 12)  (615 236)  (615 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 237)  (615 237)  routing T_12_14.sp4_v_t_29 <X> T_12_14.lc_trk_g3_0
 (16 13)  (616 237)  (616 237)  routing T_12_14.sp4_v_t_29 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp4_v_b_42 <X> T_12_14.lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.sp4_v_b_42 <X> T_12_14.lc_trk_g3_2
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_r_v_b_45 <X> T_12_14.lc_trk_g3_5
 (21 15)  (621 239)  (621 239)  routing T_12_14.sp4_r_v_b_47 <X> T_12_14.lc_trk_g3_7
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.input_2_7
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.bnr_op_0 <X> T_13_14.lc_trk_g0_0
 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (40 0)  (694 224)  (694 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (51 0)  (705 224)  (705 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (668 225)  (668 225)  routing T_13_14.bnr_op_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (40 1)  (694 225)  (694 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.bnr_op_4 <X> T_13_14.lc_trk_g0_4
 (19 2)  (673 226)  (673 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (3 3)  (657 227)  (657 227)  routing T_13_14.sp12_v_b_0 <X> T_13_14.sp12_h_l_23
 (14 3)  (668 227)  (668 227)  routing T_13_14.bnr_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (8 4)  (662 228)  (662 228)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_h_r_4
 (14 4)  (668 228)  (668 228)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g1_0
 (15 4)  (669 228)  (669 228)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 229)  (672 229)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (25 6)  (679 230)  (679 230)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (14 8)  (668 232)  (668 232)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (15 8)  (669 232)  (669 232)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g2_1
 (16 8)  (670 232)  (670 232)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g2_3
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 232)  (689 232)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.input_2_4
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (46 8)  (700 232)  (700 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (702 232)  (702 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (705 232)  (705 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g2_2
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (46 9)  (700 233)  (700 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g2_5
 (21 10)  (675 234)  (675 234)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 234)  (677 234)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (8 11)  (662 235)  (662 235)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_42
 (9 11)  (663 235)  (663 235)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_42
 (18 11)  (672 235)  (672 235)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g2_5
 (21 11)  (675 235)  (675 235)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g2_7
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_v_b_33 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.sp4_v_b_33 <X> T_13_14.lc_trk_g3_1
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (18 13)  (672 237)  (672 237)  routing T_13_14.sp4_v_b_33 <X> T_13_14.lc_trk_g3_1
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (12 14)  (666 238)  (666 238)  routing T_13_14.sp4_h_r_8 <X> T_13_14.sp4_h_l_46
 (14 14)  (668 238)  (668 238)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (15 14)  (669 238)  (669 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 238)  (677 238)  routing T_13_14.sp4_v_b_47 <X> T_13_14.lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.sp4_v_b_47 <X> T_13_14.lc_trk_g3_7
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (13 15)  (667 239)  (667 239)  routing T_13_14.sp4_h_r_8 <X> T_13_14.sp4_h_l_46
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (4 0)  (712 224)  (712 224)  routing T_14_14.sp4_v_t_37 <X> T_14_14.sp4_v_b_0
 (14 0)  (722 224)  (722 224)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g0_0
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (15 1)  (723 225)  (723 225)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (713 226)  (713 226)  routing T_14_14.sp4_v_t_37 <X> T_14_14.sp4_h_l_37
 (14 2)  (722 226)  (722 226)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g0_4
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 226)  (726 226)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g0_5
 (21 2)  (729 226)  (729 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (46 2)  (754 226)  (754 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (760 226)  (760 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (708 227)  (708 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (6 3)  (714 227)  (714 227)  routing T_14_14.sp4_v_t_37 <X> T_14_14.sp4_h_l_37
 (14 3)  (722 227)  (722 227)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (21 4)  (729 228)  (729 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (48 4)  (756 228)  (756 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (758 228)  (758 228)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (759 228)  (759 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (723 229)  (723 229)  routing T_14_14.bot_op_0 <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g1_2
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (52 5)  (760 229)  (760 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g2_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (15 9)  (723 233)  (723 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (50 10)  (758 234)  (758 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 234)  (759 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (760 234)  (760 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (722 235)  (722 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (15 11)  (723 235)  (723 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (16 11)  (724 235)  (724 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.input_2_6
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 237)  (742 237)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.input_2_6
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (46 13)  (754 237)  (754 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (14 15)  (722 239)  (722 239)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g3_4
 (15 15)  (723 239)  (723 239)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g3_4
 (16 15)  (724 239)  (724 239)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (726 239)  (726 239)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnr_op_6 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (10 0)  (772 224)  (772 224)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_r_1
 (14 0)  (776 224)  (776 224)  routing T_15_14.sp4_v_b_0 <X> T_15_14.lc_trk_g0_0
 (25 0)  (787 224)  (787 224)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (46 0)  (808 224)  (808 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (16 1)  (778 225)  (778 225)  routing T_15_14.sp4_v_b_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (44 1)  (806 225)  (806 225)  LC_0 Logic Functioning bit
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g0_4
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 228)  (777 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (16 4)  (778 228)  (778 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (9 5)  (771 229)  (771 229)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_v_b_4
 (10 5)  (772 229)  (772 229)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_v_b_4
 (18 5)  (780 229)  (780 229)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (44 5)  (806 229)  (806 229)  LC_2 Logic Functioning bit
 (48 5)  (810 229)  (810 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (771 230)  (771 230)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_41
 (10 6)  (772 230)  (772 230)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_41
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (44 7)  (806 231)  (806 231)  LC_3 Logic Functioning bit
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g2_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (44 9)  (806 233)  (806 233)  LC_4 Logic Functioning bit
 (12 10)  (774 234)  (774 234)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_l_45
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g2_5
 (21 10)  (783 234)  (783 234)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (11 11)  (773 235)  (773 235)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_l_45
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (38 11)  (800 235)  (800 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (12 12)  (774 236)  (774 236)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_11
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (11 13)  (773 237)  (773 237)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_11
 (13 13)  (775 237)  (775 237)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_11
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (44 13)  (806 237)  (806 237)  LC_6 Logic Functioning bit
 (0 14)  (762 238)  (762 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.bnl_op_5 <X> T_15_14.lc_trk_g3_5
 (25 14)  (787 238)  (787 238)  routing T_15_14.sp4_v_b_30 <X> T_15_14.lc_trk_g3_6
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 239)  (780 239)  routing T_15_14.bnl_op_5 <X> T_15_14.lc_trk_g3_5
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (785 239)  (785 239)  routing T_15_14.sp4_v_b_30 <X> T_15_14.lc_trk_g3_6
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 224)  (840 224)  routing T_16_14.bot_op_3 <X> T_16_14.lc_trk_g0_3
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (824 226)  (824 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (9 2)  (825 226)  (825 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (10 2)  (826 226)  (826 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (16 2)  (832 226)  (832 226)  routing T_16_14.sp4_v_b_5 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (834 226)  (834 226)  routing T_16_14.sp4_v_b_5 <X> T_16_14.lc_trk_g0_5
 (21 2)  (837 226)  (837 226)  routing T_16_14.sp4_v_b_7 <X> T_16_14.lc_trk_g0_7
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (839 226)  (839 226)  routing T_16_14.sp4_v_b_7 <X> T_16_14.lc_trk_g0_7
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (16 4)  (832 228)  (832 228)  routing T_16_14.sp4_v_b_9 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 228)  (834 228)  routing T_16_14.sp4_v_b_9 <X> T_16_14.lc_trk_g1_1
 (21 4)  (837 228)  (837 228)  routing T_16_14.sp4_v_b_3 <X> T_16_14.lc_trk_g1_3
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 228)  (839 228)  routing T_16_14.sp4_v_b_3 <X> T_16_14.lc_trk_g1_3
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 228)  (851 228)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_2
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (18 5)  (834 229)  (834 229)  routing T_16_14.sp4_v_b_9 <X> T_16_14.lc_trk_g1_1
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (850 229)  (850 229)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_2
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (50 6)  (866 230)  (866 230)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_8
 (14 8)  (830 232)  (830 232)  routing T_16_14.sp12_v_b_0 <X> T_16_14.lc_trk_g2_0
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (40 8)  (856 232)  (856 232)  LC_4 Logic Functioning bit
 (42 8)  (858 232)  (858 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (50 8)  (866 232)  (866 232)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (829 233)  (829 233)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_8
 (14 9)  (830 233)  (830 233)  routing T_16_14.sp12_v_b_0 <X> T_16_14.lc_trk_g2_0
 (15 9)  (831 233)  (831 233)  routing T_16_14.sp12_v_b_0 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 233)  (846 233)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (43 9)  (859 233)  (859 233)  LC_4 Logic Functioning bit
 (21 10)  (837 234)  (837 234)  routing T_16_14.sp4_v_t_26 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 234)  (839 234)  routing T_16_14.sp4_v_t_26 <X> T_16_14.lc_trk_g2_7
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (50 10)  (866 234)  (866 234)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 234)  (868 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (837 235)  (837 235)  routing T_16_14.sp4_v_t_26 <X> T_16_14.lc_trk_g2_7
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (41 11)  (857 235)  (857 235)  LC_5 Logic Functioning bit
 (51 11)  (867 235)  (867 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (869 235)  (869 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (821 236)  (821 236)  routing T_16_14.sp4_v_t_44 <X> T_16_14.sp4_h_r_9
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp12_v_t_6 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (5 14)  (821 238)  (821 238)  routing T_16_14.sp4_v_t_44 <X> T_16_14.sp4_h_l_44
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (6 15)  (822 239)  (822 239)  routing T_16_14.sp4_v_t_44 <X> T_16_14.sp4_h_l_44


LogicTile_17_14

 (0 2)  (874 226)  (874 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (880 226)  (880 226)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_t_37
 (0 3)  (874 227)  (874 227)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 3)  (876 227)  (876 227)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (883 228)  (883 228)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_4
 (10 4)  (884 228)  (884 228)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_4
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (8 7)  (882 231)  (882 231)  routing T_17_14.sp4_h_l_41 <X> T_17_14.sp4_v_t_41
 (14 8)  (888 232)  (888 232)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g2_0
 (14 9)  (888 233)  (888 233)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g2_0
 (15 9)  (889 233)  (889 233)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (15 12)  (889 236)  (889 236)  routing T_17_14.sp4_h_r_25 <X> T_17_14.lc_trk_g3_1
 (16 12)  (890 236)  (890 236)  routing T_17_14.sp4_h_r_25 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (895 236)  (895 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_h_r_35 <X> T_17_14.lc_trk_g3_3
 (18 13)  (892 237)  (892 237)  routing T_17_14.sp4_h_r_25 <X> T_17_14.lc_trk_g3_1
 (0 14)  (874 238)  (874 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (0 15)  (874 239)  (874 239)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 239)  (882 239)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_47
 (9 15)  (883 239)  (883 239)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_47
 (10 15)  (884 239)  (884 239)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_47
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (44 15)  (918 239)  (918 239)  LC_7 Logic Functioning bit
 (48 15)  (922 239)  (922 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_14

 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 225)  (951 225)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g0_2
 (0 2)  (928 226)  (928 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 3)  (930 227)  (930 227)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 232)  (961 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (2 12)  (930 236)  (930 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (942 236)  (942 236)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g3_0
 (15 12)  (943 236)  (943 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (15 13)  (943 237)  (943 237)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g3_0
 (16 13)  (944 237)  (944 237)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (928 238)  (928 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 238)  (943 238)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g3_5
 (16 14)  (944 238)  (944 238)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (928 239)  (928 239)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/s_r


LogicTile_19_14

 (8 0)  (990 224)  (990 224)  routing T_19_14.sp4_h_l_36 <X> T_19_14.sp4_h_r_1
 (8 1)  (990 225)  (990 225)  routing T_19_14.sp4_h_l_36 <X> T_19_14.sp4_v_b_1
 (9 1)  (991 225)  (991 225)  routing T_19_14.sp4_h_l_36 <X> T_19_14.sp4_v_b_1


LogicTile_20_14

 (6 0)  (1042 224)  (1042 224)  routing T_20_14.sp4_h_r_7 <X> T_20_14.sp4_v_b_0
 (19 1)  (1055 225)  (1055 225)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 10)  (1039 234)  (1039 234)  routing T_20_14.sp12_v_t_22 <X> T_20_14.sp12_h_l_22


LogicTile_21_14

 (25 0)  (1115 224)  (1115 224)  routing T_21_14.wire_logic_cluster/lc_2/out <X> T_21_14.lc_trk_g0_2
 (22 1)  (1112 225)  (1112 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (38 2)  (1128 226)  (1128 226)  LC_1 Logic Functioning bit
 (39 2)  (1129 226)  (1129 226)  LC_1 Logic Functioning bit
 (45 2)  (1135 226)  (1135 226)  LC_1 Logic Functioning bit
 (46 2)  (1136 226)  (1136 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 227)  (1092 227)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (31 3)  (1121 227)  (1121 227)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (38 3)  (1128 227)  (1128 227)  LC_1 Logic Functioning bit
 (39 3)  (1129 227)  (1129 227)  LC_1 Logic Functioning bit
 (44 3)  (1134 227)  (1134 227)  LC_1 Logic Functioning bit
 (0 4)  (1090 228)  (1090 228)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (1121 228)  (1121 228)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 228)  (1123 228)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (37 4)  (1127 228)  (1127 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (39 4)  (1129 228)  (1129 228)  LC_2 Logic Functioning bit
 (45 4)  (1135 228)  (1135 228)  LC_2 Logic Functioning bit
 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1112 229)  (1112 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 229)  (1114 229)  routing T_21_14.bot_op_2 <X> T_21_14.lc_trk_g1_2
 (36 5)  (1126 229)  (1126 229)  LC_2 Logic Functioning bit
 (37 5)  (1127 229)  (1127 229)  LC_2 Logic Functioning bit
 (38 5)  (1128 229)  (1128 229)  LC_2 Logic Functioning bit
 (39 5)  (1129 229)  (1129 229)  LC_2 Logic Functioning bit
 (44 5)  (1134 229)  (1134 229)  LC_2 Logic Functioning bit
 (10 7)  (1100 231)  (1100 231)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_t_41
 (22 9)  (1112 233)  (1112 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 233)  (1113 233)  routing T_21_14.sp4_v_b_42 <X> T_21_14.lc_trk_g2_2
 (24 9)  (1114 233)  (1114 233)  routing T_21_14.sp4_v_b_42 <X> T_21_14.lc_trk_g2_2
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 234)  (1108 234)  routing T_21_14.wire_logic_cluster/lc_5/out <X> T_21_14.lc_trk_g2_5
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (41 10)  (1131 234)  (1131 234)  LC_5 Logic Functioning bit
 (43 10)  (1133 234)  (1133 234)  LC_5 Logic Functioning bit
 (45 10)  (1135 234)  (1135 234)  LC_5 Logic Functioning bit
 (14 11)  (1104 235)  (1104 235)  routing T_21_14.sp4_r_v_b_36 <X> T_21_14.lc_trk_g2_4
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 235)  (1117 235)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1127 235)  (1127 235)  LC_5 Logic Functioning bit
 (39 11)  (1129 235)  (1129 235)  LC_5 Logic Functioning bit
 (40 11)  (1130 235)  (1130 235)  LC_5 Logic Functioning bit
 (42 11)  (1132 235)  (1132 235)  LC_5 Logic Functioning bit
 (15 12)  (1105 236)  (1105 236)  routing T_21_14.sp4_h_r_25 <X> T_21_14.lc_trk_g3_1
 (16 12)  (1106 236)  (1106 236)  routing T_21_14.sp4_h_r_25 <X> T_21_14.lc_trk_g3_1
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1108 237)  (1108 237)  routing T_21_14.sp4_h_r_25 <X> T_21_14.lc_trk_g3_1
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 239)  (1091 239)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 226)  (1320 226)  routing T_25_14.sp4_v_t_1 <X> T_25_14.lc_trk_g0_4
 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 227)  (1320 227)  routing T_25_14.sp4_v_t_1 <X> T_25_14.lc_trk_g0_4
 (16 3)  (1322 227)  (1322 227)  routing T_25_14.sp4_v_t_1 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (13 6)  (1319 230)  (1319 230)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_v_t_40
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 8)  (1328 232)  (1328 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1329 232)  (1329 232)  routing T_25_14.sp4_v_t_30 <X> T_25_14.lc_trk_g2_3
 (24 8)  (1330 232)  (1330 232)  routing T_25_14.sp4_v_t_30 <X> T_25_14.lc_trk_g2_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (38 8)  (1344 232)  (1344 232)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (13 8)  (1361 232)  (1361 232)  routing T_26_14.sp4_v_t_45 <X> T_26_14.sp4_v_b_8


RAM_Tile_8_13

 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 210)  (396 210)  routing T_8_13.lc_trk_g2_0 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (22 2)  (418 210)  (418 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 210)  (419 210)  routing T_8_13.sp12_h_l_12 <X> T_8_13.lc_trk_g0_7
 (2 3)  (398 211)  (398 211)  routing T_8_13.lc_trk_g2_0 <X> T_8_13.wire_bram/ram/RCLK
 (12 4)  (408 212)  (408 212)  routing T_8_13.sp4_v_t_40 <X> T_8_13.sp4_h_r_5
 (12 5)  (408 213)  (408 213)  routing T_8_13.sp4_h_r_5 <X> T_8_13.sp4_v_b_5
 (15 6)  (411 214)  (411 214)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g1_5
 (16 6)  (412 214)  (412 214)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g1_5
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (414 215)  (414 215)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g1_5
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 216)  (426 216)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_bram/ram/WDATA_11
 (37 8)  (433 216)  (433 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (14 9)  (410 217)  (410 217)  routing T_8_13.sp4_r_v_b_32 <X> T_8_13.lc_trk_g2_0
 (17 9)  (413 217)  (413 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_bram/ram/WDATA_11
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE


LogicTile_9_13

 (0 2)  (438 210)  (438 210)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (444 210)  (444 210)  routing T_9_13.sp4_v_b_9 <X> T_9_13.sp4_v_t_37
 (31 2)  (469 210)  (469 210)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 210)  (471 210)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (37 2)  (475 210)  (475 210)  LC_1 Logic Functioning bit
 (38 2)  (476 210)  (476 210)  LC_1 Logic Functioning bit
 (39 2)  (477 210)  (477 210)  LC_1 Logic Functioning bit
 (45 2)  (483 210)  (483 210)  LC_1 Logic Functioning bit
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (5 3)  (443 211)  (443 211)  routing T_9_13.sp4_v_b_9 <X> T_9_13.sp4_v_t_37
 (36 3)  (474 211)  (474 211)  LC_1 Logic Functioning bit
 (37 3)  (475 211)  (475 211)  LC_1 Logic Functioning bit
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (39 3)  (477 211)  (477 211)  LC_1 Logic Functioning bit
 (44 3)  (482 211)  (482 211)  LC_1 Logic Functioning bit
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (459 212)  (459 212)  routing T_9_13.sp4_h_r_11 <X> T_9_13.lc_trk_g1_3
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 212)  (461 212)  routing T_9_13.sp4_h_r_11 <X> T_9_13.lc_trk_g1_3
 (24 4)  (462 212)  (462 212)  routing T_9_13.sp4_h_r_11 <X> T_9_13.lc_trk_g1_3
 (0 5)  (438 213)  (438 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 5)  (439 213)  (439 213)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (12 5)  (450 213)  (450 213)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_b_5
 (15 6)  (453 214)  (453 214)  routing T_9_13.sp4_h_r_21 <X> T_9_13.lc_trk_g1_5
 (16 6)  (454 214)  (454 214)  routing T_9_13.sp4_h_r_21 <X> T_9_13.lc_trk_g1_5
 (17 6)  (455 214)  (455 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 214)  (456 214)  routing T_9_13.sp4_h_r_21 <X> T_9_13.lc_trk_g1_5
 (9 7)  (447 215)  (447 215)  routing T_9_13.sp4_v_b_8 <X> T_9_13.sp4_v_t_41
 (10 7)  (448 215)  (448 215)  routing T_9_13.sp4_v_b_8 <X> T_9_13.sp4_v_t_41
 (18 7)  (456 215)  (456 215)  routing T_9_13.sp4_h_r_21 <X> T_9_13.lc_trk_g1_5
 (14 8)  (452 216)  (452 216)  routing T_9_13.sp4_v_t_21 <X> T_9_13.lc_trk_g2_0
 (14 9)  (452 217)  (452 217)  routing T_9_13.sp4_v_t_21 <X> T_9_13.lc_trk_g2_0
 (16 9)  (454 217)  (454 217)  routing T_9_13.sp4_v_t_21 <X> T_9_13.lc_trk_g2_0
 (17 9)  (455 217)  (455 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 10)  (452 218)  (452 218)  routing T_9_13.rgt_op_4 <X> T_9_13.lc_trk_g2_4
 (15 11)  (453 219)  (453 219)  routing T_9_13.rgt_op_4 <X> T_9_13.lc_trk_g2_4
 (17 11)  (455 219)  (455 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (31 12)  (469 220)  (469 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 220)  (471 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 220)  (472 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (37 12)  (475 220)  (475 220)  LC_6 Logic Functioning bit
 (38 12)  (476 220)  (476 220)  LC_6 Logic Functioning bit
 (39 12)  (477 220)  (477 220)  LC_6 Logic Functioning bit
 (45 12)  (483 220)  (483 220)  LC_6 Logic Functioning bit
 (36 13)  (474 221)  (474 221)  LC_6 Logic Functioning bit
 (37 13)  (475 221)  (475 221)  LC_6 Logic Functioning bit
 (38 13)  (476 221)  (476 221)  LC_6 Logic Functioning bit
 (39 13)  (477 221)  (477 221)  LC_6 Logic Functioning bit
 (44 13)  (482 221)  (482 221)  LC_6 Logic Functioning bit
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (451 222)  (451 222)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_t_46
 (0 15)  (438 223)  (438 223)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 223)  (439 223)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (450 223)  (450 223)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_t_46
 (15 15)  (453 223)  (453 223)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g3_4
 (16 15)  (454 223)  (454 223)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_10_13

 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 210)  (526 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (0 3)  (492 211)  (492 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (14 3)  (506 211)  (506 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (15 3)  (507 211)  (507 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (16 3)  (508 211)  (508 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (0 4)  (492 212)  (492 212)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 212)  (526 212)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (0 5)  (492 213)  (492 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (21 6)  (513 214)  (513 214)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g1_7
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (44 9)  (536 217)  (536 217)  LC_4 Logic Functioning bit
 (25 10)  (517 218)  (517 218)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g2_6
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 220)  (526 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (37 12)  (529 220)  (529 220)  LC_6 Logic Functioning bit
 (38 12)  (530 220)  (530 220)  LC_6 Logic Functioning bit
 (39 12)  (531 220)  (531 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (15 13)  (507 221)  (507 221)  routing T_10_13.tnr_op_0 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (31 13)  (523 221)  (523 221)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 221)  (528 221)  LC_6 Logic Functioning bit
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (38 13)  (530 221)  (530 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 222)  (517 222)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g3_6
 (31 14)  (523 222)  (523 222)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 222)  (525 222)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (1 15)  (493 223)  (493 223)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 223)  (516 223)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g3_6
 (31 15)  (523 223)  (523 223)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (38 15)  (530 223)  (530 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (44 15)  (536 223)  (536 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g0_4
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (0 3)  (546 211)  (546 211)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (0 4)  (546 212)  (546 212)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (561 212)  (561 212)  routing T_11_13.sp4_v_b_17 <X> T_11_13.lc_trk_g1_1
 (16 4)  (562 212)  (562 212)  routing T_11_13.sp4_v_b_17 <X> T_11_13.lc_trk_g1_1
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (567 212)  (567 212)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (546 213)  (546 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (14 6)  (560 214)  (560 214)  routing T_11_13.sp12_h_l_3 <X> T_11_13.lc_trk_g1_4
 (15 6)  (561 214)  (561 214)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g1_5
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (14 7)  (560 215)  (560 215)  routing T_11_13.sp12_h_l_3 <X> T_11_13.lc_trk_g1_4
 (15 7)  (561 215)  (561 215)  routing T_11_13.sp12_h_l_3 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (564 215)  (564 215)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g1_5
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 215)  (570 215)  routing T_11_13.top_op_6 <X> T_11_13.lc_trk_g1_6
 (25 7)  (571 215)  (571 215)  routing T_11_13.top_op_6 <X> T_11_13.lc_trk_g1_6
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (44 7)  (590 215)  (590 215)  LC_3 Logic Functioning bit
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (44 9)  (590 217)  (590 217)  LC_4 Logic Functioning bit
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (44 11)  (590 219)  (590 219)  LC_5 Logic Functioning bit
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g3_1
 (21 12)  (567 220)  (567 220)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g3_3
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g3_3
 (24 12)  (570 220)  (570 220)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g3_3
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (44 13)  (590 221)  (590 221)  LC_6 Logic Functioning bit
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 223)  (546 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r


LogicTile_12_13

 (15 0)  (615 208)  (615 208)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g0_1
 (16 0)  (616 208)  (616 208)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g0_1
 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (621 208)  (621 208)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (605 209)  (605 209)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_v_b_0
 (18 1)  (618 209)  (618 209)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g0_1
 (0 2)  (600 210)  (600 210)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (604 210)  (604 210)  routing T_12_13.sp4_h_r_6 <X> T_12_13.sp4_v_t_37
 (6 2)  (606 210)  (606 210)  routing T_12_13.sp4_h_r_6 <X> T_12_13.sp4_v_t_37
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (5 3)  (605 211)  (605 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.sp4_v_t_37
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (3 4)  (603 212)  (603 212)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (9 4)  (609 212)  (609 212)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_r_4
 (11 4)  (611 212)  (611 212)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_v_b_5
 (3 5)  (603 213)  (603 213)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g1_5
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 215)  (623 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (10 9)  (610 217)  (610 217)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_v_b_7
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_r_v_b_32 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (11 11)  (611 219)  (611 219)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_h_l_45
 (12 11)  (612 219)  (612 219)  routing T_12_13.sp4_h_l_45 <X> T_12_13.sp4_v_t_45
 (13 11)  (613 219)  (613 219)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_h_l_45
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 15)  (608 223)  (608 223)  routing T_12_13.sp4_v_b_7 <X> T_12_13.sp4_v_t_47
 (10 15)  (610 223)  (610 223)  routing T_12_13.sp4_v_b_7 <X> T_12_13.sp4_v_t_47


LogicTile_13_13

 (9 0)  (663 208)  (663 208)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_1
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (44 0)  (698 208)  (698 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (4 1)  (658 209)  (658 209)  routing T_13_13.sp4_v_t_42 <X> T_13_13.sp4_h_r_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (49 1)  (703 209)  (703 209)  Carry_In_Mux bit 

 (0 2)  (654 210)  (654 210)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (44 2)  (698 210)  (698 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (46 2)  (700 210)  (700 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (3 3)  (657 211)  (657 211)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_l_23
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 212)  (657 212)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_r_0
 (21 4)  (675 212)  (675 212)  routing T_13_13.sp4_h_r_19 <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 212)  (677 212)  routing T_13_13.sp4_h_r_19 <X> T_13_13.lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.sp4_h_r_19 <X> T_13_13.lc_trk_g1_3
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (44 4)  (698 212)  (698 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (46 4)  (700 212)  (700 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (3 5)  (657 213)  (657 213)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_r_0
 (21 5)  (675 213)  (675 213)  routing T_13_13.sp4_h_r_19 <X> T_13_13.lc_trk_g1_3
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (14 6)  (668 214)  (668 214)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (46 6)  (700 214)  (700 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (665 215)  (665 215)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_h_l_40
 (13 7)  (667 215)  (667 215)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_h_l_40
 (14 7)  (668 215)  (668 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (15 7)  (669 215)  (669 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (16 7)  (670 215)  (670 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (14 8)  (668 216)  (668 216)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g2_0
 (13 9)  (667 217)  (667 217)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_r_8
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g2_0
 (16 9)  (670 217)  (670 217)  routing T_13_13.sp4_v_t_21 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 12)  (668 220)  (668 220)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g3_0
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (654 222)  (654 222)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 222)  (666 222)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_46
 (15 14)  (669 222)  (669 222)  routing T_13_13.sp4_v_t_32 <X> T_13_13.lc_trk_g3_5
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_v_t_32 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (654 223)  (654 223)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 223)  (655 223)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (665 223)  (665 223)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_46
 (13 15)  (667 223)  (667 223)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_h_l_46


LogicTile_14_13

 (14 0)  (722 208)  (722 208)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g0_0
 (15 0)  (723 208)  (723 208)  routing T_14_13.bot_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.bot_op_3 <X> T_14_13.lc_trk_g0_3
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (15 1)  (723 209)  (723 209)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 210)  (722 210)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g0_4
 (15 2)  (723 210)  (723 210)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g0_5
 (16 2)  (724 210)  (724 210)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g0_5
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (0 3)  (708 211)  (708 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 211)  (731 211)  routing T_14_13.sp4_v_b_22 <X> T_14_13.lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.sp4_v_b_22 <X> T_14_13.lc_trk_g0_6
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (2 4)  (710 212)  (710 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (722 212)  (722 212)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (716 214)  (716 214)  routing T_14_13.sp4_h_r_8 <X> T_14_13.sp4_h_l_41
 (10 6)  (718 214)  (718 214)  routing T_14_13.sp4_h_r_8 <X> T_14_13.sp4_h_l_41
 (14 6)  (722 214)  (722 214)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g1_4
 (15 6)  (723 214)  (723 214)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (16 6)  (724 214)  (724 214)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (46 6)  (754 214)  (754 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (723 215)  (723 215)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g1_4
 (16 7)  (724 215)  (724 215)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (726 215)  (726 215)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 215)  (742 215)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (53 7)  (761 215)  (761 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g2_3
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.input_2_4
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (46 8)  (754 216)  (754 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 216)  (759 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 217)  (722 217)  routing T_14_13.tnl_op_0 <X> T_14_13.lc_trk_g2_0
 (15 9)  (723 217)  (723 217)  routing T_14_13.tnl_op_0 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (729 217)  (729 217)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g2_3
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g2_2
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 217)  (743 217)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.input_2_4
 (46 9)  (754 217)  (754 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (755 217)  (755 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (756 217)  (756 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (759 217)  (759 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (761 217)  (761 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (46 10)  (754 218)  (754 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (759 218)  (759 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (761 218)  (761 218)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (722 219)  (722 219)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g2_4
 (15 11)  (723 219)  (723 219)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g2_4
 (16 11)  (724 219)  (724 219)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 219)  (742 219)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (51 11)  (759 219)  (759 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (722 220)  (722 220)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g3_0
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g3_3
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (14 13)  (722 221)  (722 221)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (14 14)  (722 222)  (722 222)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g3_4
 (15 14)  (723 222)  (723 222)  routing T_14_13.tnl_op_5 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (729 222)  (729 222)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (46 14)  (754 222)  (754 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (723 223)  (723 223)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (726 223)  (726 223)  routing T_14_13.tnl_op_5 <X> T_14_13.lc_trk_g3_5
 (19 15)  (727 223)  (727 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (729 223)  (729 223)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g3_7
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (51 15)  (759 223)  (759 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_13

 (8 0)  (770 208)  (770 208)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_h_r_1
 (10 0)  (772 208)  (772 208)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_h_r_1
 (15 0)  (777 208)  (777 208)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g0_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 212)  (802 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (48 4)  (810 212)  (810 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (814 212)  (814 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (815 212)  (815 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (53 5)  (815 213)  (815 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.bot_op_6 <X> T_15_13.lc_trk_g1_6
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (5 8)  (767 216)  (767 216)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_r_6
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (50 8)  (812 216)  (812 216)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 217)  (790 217)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (14 10)  (776 218)  (776 218)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (25 10)  (787 218)  (787 218)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (25 12)  (787 220)  (787 220)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 221)  (785 221)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (24 13)  (786 221)  (786 221)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (25 13)  (787 221)  (787 221)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g3_2
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.bnl_op_5 <X> T_15_13.lc_trk_g3_5
 (18 15)  (780 223)  (780 223)  routing T_15_13.bnl_op_5 <X> T_15_13.lc_trk_g3_5


LogicTile_16_13

 (9 0)  (825 208)  (825 208)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_r_1
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 209)  (839 209)  routing T_16_13.sp4_v_b_18 <X> T_16_13.lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.sp4_v_b_18 <X> T_16_13.lc_trk_g0_2
 (9 2)  (825 210)  (825 210)  routing T_16_13.sp4_v_b_1 <X> T_16_13.sp4_h_l_36
 (11 2)  (827 210)  (827 210)  routing T_16_13.sp4_v_b_11 <X> T_16_13.sp4_v_t_39
 (12 3)  (828 211)  (828 211)  routing T_16_13.sp4_v_b_11 <X> T_16_13.sp4_v_t_39
 (12 4)  (828 212)  (828 212)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_h_r_5
 (15 4)  (831 212)  (831 212)  routing T_16_13.bot_op_1 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (841 212)  (841 212)  routing T_16_13.sp4_v_b_10 <X> T_16_13.lc_trk_g1_2
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 213)  (839 213)  routing T_16_13.sp4_v_b_10 <X> T_16_13.lc_trk_g1_2
 (25 5)  (841 213)  (841 213)  routing T_16_13.sp4_v_b_10 <X> T_16_13.lc_trk_g1_2
 (15 6)  (831 214)  (831 214)  routing T_16_13.bot_op_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 214)  (846 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.input_2_3
 (35 7)  (851 215)  (851 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.input_2_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (11 10)  (827 218)  (827 218)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_v_t_45
 (13 10)  (829 218)  (829 218)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_v_t_45
 (14 10)  (830 218)  (830 218)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g2_4
 (21 10)  (837 218)  (837 218)  routing T_16_13.bnl_op_7 <X> T_16_13.lc_trk_g2_7
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 218)  (846 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (14 11)  (830 219)  (830 219)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (837 219)  (837 219)  routing T_16_13.bnl_op_7 <X> T_16_13.lc_trk_g2_7
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (38 11)  (854 219)  (854 219)  LC_5 Logic Functioning bit
 (5 12)  (821 220)  (821 220)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_r_9
 (11 14)  (827 222)  (827 222)  routing T_16_13.sp4_h_l_43 <X> T_16_13.sp4_v_t_46


LogicTile_17_13

 (12 0)  (886 208)  (886 208)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_h_r_2
 (14 0)  (888 208)  (888 208)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g0_0
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (13 1)  (887 209)  (887 209)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_h_r_2
 (15 1)  (889 209)  (889 209)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g0_0
 (16 1)  (890 209)  (890 209)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (46 1)  (920 209)  (920 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (6 2)  (880 210)  (880 210)  routing T_17_13.sp4_h_l_42 <X> T_17_13.sp4_v_t_37
 (14 2)  (888 210)  (888 210)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g0_4
 (14 3)  (888 211)  (888 211)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g0_4
 (15 3)  (889 211)  (889 211)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g0_4
 (16 3)  (890 211)  (890 211)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (5 7)  (879 215)  (879 215)  routing T_17_13.sp4_h_l_38 <X> T_17_13.sp4_v_t_38
 (8 8)  (882 216)  (882 216)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_h_r_7
 (10 8)  (884 216)  (884 216)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_h_r_7
 (12 8)  (886 216)  (886 216)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_r_8
 (15 10)  (889 218)  (889 218)  routing T_17_13.tnl_op_5 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (892 219)  (892 219)  routing T_17_13.tnl_op_5 <X> T_17_13.lc_trk_g2_5
 (5 14)  (879 222)  (879 222)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_44
 (6 15)  (880 223)  (880 223)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_44
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 223)  (897 223)  routing T_17_13.sp4_h_r_30 <X> T_17_13.lc_trk_g3_6
 (24 15)  (898 223)  (898 223)  routing T_17_13.sp4_h_r_30 <X> T_17_13.lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.sp4_h_r_30 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (25 0)  (953 208)  (953 208)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (9 1)  (937 209)  (937 209)  routing T_18_13.sp4_v_t_36 <X> T_18_13.sp4_v_b_1
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (0 2)  (928 210)  (928 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (942 210)  (942 210)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g0_4
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 210)  (962 210)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (37 2)  (965 210)  (965 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 3)  (930 211)  (930 211)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (959 211)  (959 211)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (44 3)  (972 211)  (972 211)  LC_1 Logic Functioning bit
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (949 212)  (949 212)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (15 5)  (943 213)  (943 213)  routing T_18_13.bot_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (41 6)  (969 214)  (969 214)  LC_3 Logic Functioning bit
 (43 6)  (971 214)  (971 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (14 7)  (942 215)  (942 215)  routing T_18_13.top_op_4 <X> T_18_13.lc_trk_g1_4
 (15 7)  (943 215)  (943 215)  routing T_18_13.top_op_4 <X> T_18_13.lc_trk_g1_4
 (17 7)  (945 215)  (945 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (40 7)  (968 215)  (968 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (44 7)  (972 215)  (972 215)  LC_3 Logic Functioning bit
 (13 8)  (941 216)  (941 216)  routing T_18_13.sp4_h_l_45 <X> T_18_13.sp4_v_b_8
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 216)  (961 216)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (11 9)  (939 217)  (939 217)  routing T_18_13.sp4_h_l_45 <X> T_18_13.sp4_h_r_8
 (12 9)  (940 217)  (940 217)  routing T_18_13.sp4_h_l_45 <X> T_18_13.sp4_v_b_8
 (31 9)  (959 217)  (959 217)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (44 9)  (972 217)  (972 217)  LC_4 Logic Functioning bit
 (14 10)  (942 218)  (942 218)  routing T_18_13.sp4_h_r_36 <X> T_18_13.lc_trk_g2_4
 (21 10)  (949 218)  (949 218)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 218)  (953 218)  routing T_18_13.wire_logic_cluster/lc_6/out <X> T_18_13.lc_trk_g2_6
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (12 11)  (940 219)  (940 219)  routing T_18_13.sp4_h_l_45 <X> T_18_13.sp4_v_t_45
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp4_h_r_36 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_h_r_36 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (46 11)  (974 219)  (974 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (943 220)  (943 220)  routing T_18_13.sp4_h_r_25 <X> T_18_13.lc_trk_g3_1
 (16 12)  (944 220)  (944 220)  routing T_18_13.sp4_h_r_25 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (18 13)  (946 221)  (946 221)  routing T_18_13.sp4_h_r_25 <X> T_18_13.lc_trk_g3_1
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (1 15)  (929 223)  (929 223)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (44 15)  (972 223)  (972 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (0 2)  (982 210)  (982 210)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 210)  (1016 210)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (37 2)  (1019 210)  (1019 210)  LC_1 Logic Functioning bit
 (38 2)  (1020 210)  (1020 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (2 3)  (984 211)  (984 211)  routing T_19_13.lc_trk_g2_0 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (36 3)  (1018 211)  (1018 211)  LC_1 Logic Functioning bit
 (37 3)  (1019 211)  (1019 211)  LC_1 Logic Functioning bit
 (38 3)  (1020 211)  (1020 211)  LC_1 Logic Functioning bit
 (39 3)  (1021 211)  (1021 211)  LC_1 Logic Functioning bit
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (997 212)  (997 212)  routing T_19_13.lft_op_1 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 212)  (1000 212)  routing T_19_13.lft_op_1 <X> T_19_13.lc_trk_g1_1
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (15 6)  (997 214)  (997 214)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (16 6)  (998 214)  (998 214)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 214)  (1000 214)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (18 7)  (1000 215)  (1000 215)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (14 8)  (996 216)  (996 216)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 216)  (1000 216)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g2_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 216)  (1015 216)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 216)  (1018 216)  LC_4 Logic Functioning bit
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (45 8)  (1027 216)  (1027 216)  LC_4 Logic Functioning bit
 (14 9)  (996 217)  (996 217)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (15 9)  (997 217)  (997 217)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (16 9)  (998 217)  (998 217)  routing T_19_13.sp4_h_r_40 <X> T_19_13.lc_trk_g2_0
 (17 9)  (999 217)  (999 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 217)  (1005 217)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g2_2
 (24 9)  (1006 217)  (1006 217)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g2_2
 (25 9)  (1007 217)  (1007 217)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g2_2
 (36 9)  (1018 217)  (1018 217)  LC_4 Logic Functioning bit
 (37 9)  (1019 217)  (1019 217)  LC_4 Logic Functioning bit
 (38 9)  (1020 217)  (1020 217)  LC_4 Logic Functioning bit
 (39 9)  (1021 217)  (1021 217)  LC_4 Logic Functioning bit
 (44 9)  (1026 217)  (1026 217)  LC_4 Logic Functioning bit
 (14 10)  (996 218)  (996 218)  routing T_19_13.wire_logic_cluster/lc_4/out <X> T_19_13.lc_trk_g2_4
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 218)  (1016 218)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (39 10)  (1021 218)  (1021 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (31 11)  (1013 219)  (1013 219)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 219)  (1018 219)  LC_5 Logic Functioning bit
 (37 11)  (1019 219)  (1019 219)  LC_5 Logic Functioning bit
 (38 11)  (1020 219)  (1020 219)  LC_5 Logic Functioning bit
 (39 11)  (1021 219)  (1021 219)  LC_5 Logic Functioning bit
 (44 11)  (1026 219)  (1026 219)  LC_5 Logic Functioning bit
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (48 12)  (1030 220)  (1030 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (36 13)  (1018 221)  (1018 221)  LC_6 Logic Functioning bit
 (37 13)  (1019 221)  (1019 221)  LC_6 Logic Functioning bit
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 223)  (982 223)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 223)  (983 223)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r


LogicTile_20_13

 (9 1)  (1045 209)  (1045 209)  routing T_20_13.sp4_v_t_36 <X> T_20_13.sp4_v_b_1
 (11 5)  (1047 213)  (1047 213)  routing T_20_13.sp4_h_l_40 <X> T_20_13.sp4_h_r_5


LogicTile_21_13

 (14 0)  (1104 208)  (1104 208)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g0_0
 (6 1)  (1096 209)  (1096 209)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_h_r_0
 (14 1)  (1104 209)  (1104 209)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g0_0
 (15 1)  (1105 209)  (1105 209)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g0_0
 (16 1)  (1106 209)  (1106 209)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g0_0
 (17 1)  (1107 209)  (1107 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1092 211)  (1092 211)  routing T_21_13.lc_trk_g0_0 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1113 212)  (1113 212)  routing T_21_13.sp4_h_r_3 <X> T_21_13.lc_trk_g1_3
 (24 4)  (1114 212)  (1114 212)  routing T_21_13.sp4_h_r_3 <X> T_21_13.lc_trk_g1_3
 (31 4)  (1121 212)  (1121 212)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 212)  (1123 212)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (38 4)  (1128 212)  (1128 212)  LC_2 Logic Functioning bit
 (39 4)  (1129 212)  (1129 212)  LC_2 Logic Functioning bit
 (45 4)  (1135 212)  (1135 212)  LC_2 Logic Functioning bit
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 213)  (1091 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (4 5)  (1094 213)  (1094 213)  routing T_21_13.sp4_h_l_42 <X> T_21_13.sp4_h_r_3
 (6 5)  (1096 213)  (1096 213)  routing T_21_13.sp4_h_l_42 <X> T_21_13.sp4_h_r_3
 (21 5)  (1111 213)  (1111 213)  routing T_21_13.sp4_h_r_3 <X> T_21_13.lc_trk_g1_3
 (31 5)  (1121 213)  (1121 213)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 213)  (1126 213)  LC_2 Logic Functioning bit
 (37 5)  (1127 213)  (1127 213)  LC_2 Logic Functioning bit
 (38 5)  (1128 213)  (1128 213)  LC_2 Logic Functioning bit
 (39 5)  (1129 213)  (1129 213)  LC_2 Logic Functioning bit
 (44 5)  (1134 213)  (1134 213)  LC_2 Logic Functioning bit
 (21 10)  (1111 218)  (1111 218)  routing T_21_13.sp4_h_l_34 <X> T_21_13.lc_trk_g2_7
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1113 218)  (1113 218)  routing T_21_13.sp4_h_l_34 <X> T_21_13.lc_trk_g2_7
 (24 10)  (1114 218)  (1114 218)  routing T_21_13.sp4_h_l_34 <X> T_21_13.lc_trk_g2_7
 (10 11)  (1100 219)  (1100 219)  routing T_21_13.sp4_h_l_39 <X> T_21_13.sp4_v_t_42
 (21 11)  (1111 219)  (1111 219)  routing T_21_13.sp4_h_l_34 <X> T_21_13.lc_trk_g2_7
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1105 222)  (1105 222)  routing T_21_13.sp4_h_r_45 <X> T_21_13.lc_trk_g3_5
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_h_r_45 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.sp4_h_r_45 <X> T_21_13.lc_trk_g3_5
 (0 15)  (1090 223)  (1090 223)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 223)  (1091 223)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (1108 223)  (1108 223)  routing T_21_13.sp4_h_r_45 <X> T_21_13.lc_trk_g3_5


LogicTile_22_13

 (10 3)  (1154 211)  (1154 211)  routing T_22_13.sp4_h_l_45 <X> T_22_13.sp4_v_t_36


LogicTile_24_13

 (11 5)  (1263 213)  (1263 213)  routing T_24_13.sp4_h_l_40 <X> T_24_13.sp4_h_r_5


RAM_Tile_25_13

 (4 0)  (1310 208)  (1310 208)  routing T_25_13.sp4_h_l_37 <X> T_25_13.sp4_v_b_0
 (14 0)  (1320 208)  (1320 208)  routing T_25_13.sp4_h_r_16 <X> T_25_13.lc_trk_g0_0
 (5 1)  (1311 209)  (1311 209)  routing T_25_13.sp4_h_l_37 <X> T_25_13.sp4_v_b_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 209)  (1320 209)  routing T_25_13.sp4_h_r_16 <X> T_25_13.lc_trk_g0_0
 (15 1)  (1321 209)  (1321 209)  routing T_25_13.sp4_h_r_16 <X> T_25_13.lc_trk_g0_0
 (16 1)  (1322 209)  (1322 209)  routing T_25_13.sp4_h_r_16 <X> T_25_13.lc_trk_g0_0
 (17 1)  (1323 209)  (1323 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 211)  (1308 211)  routing T_25_13.lc_trk_g0_0 <X> T_25_13.wire_bram/ram/RCLK
 (3 7)  (1309 215)  (1309 215)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_t_23
 (4 8)  (1310 216)  (1310 216)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_v_b_6
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g3_0 <X> T_25_13.wire_bram/ram/WDATA_11
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g3_0 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (38 8)  (1344 216)  (1344 216)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (13 10)  (1319 218)  (1319 218)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_v_t_45
 (14 12)  (1320 220)  (1320 220)  routing T_25_13.sp12_v_b_0 <X> T_25_13.lc_trk_g3_0
 (14 13)  (1320 221)  (1320 221)  routing T_25_13.sp12_v_b_0 <X> T_25_13.lc_trk_g3_0
 (15 13)  (1321 221)  (1321 221)  routing T_25_13.sp12_v_b_0 <X> T_25_13.lc_trk_g3_0
 (17 13)  (1323 221)  (1323 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (13 14)  (1319 222)  (1319 222)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_46
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 195)  (410 195)  routing T_8_12.sp4_h_r_4 <X> T_8_12.lc_trk_g0_4
 (15 3)  (411 195)  (411 195)  routing T_8_12.sp4_h_r_4 <X> T_8_12.lc_trk_g0_4
 (16 3)  (412 195)  (412 195)  routing T_8_12.sp4_h_r_4 <X> T_8_12.lc_trk_g0_4
 (17 3)  (413 195)  (413 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (8 5)  (404 197)  (404 197)  routing T_8_12.sp4_h_r_4 <X> T_8_12.sp4_v_b_4
 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (13 6)  (409 198)  (409 198)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_v_t_40
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 200)  (426 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_3
 (37 8)  (433 200)  (433 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (410 206)  (410 206)  routing T_8_12.sp4_v_t_25 <X> T_8_12.lc_trk_g3_4
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g0_4 <X> T_8_12.wire_bram/ram/WE
 (14 15)  (410 207)  (410 207)  routing T_8_12.sp4_v_t_25 <X> T_8_12.lc_trk_g3_4
 (16 15)  (412 207)  (412 207)  routing T_8_12.sp4_v_t_25 <X> T_8_12.lc_trk_g3_4
 (17 15)  (413 207)  (413 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4


LogicTile_9_12

 (17 1)  (455 193)  (455 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (440 195)  (440 195)  routing T_9_12.lc_trk_g0_0 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (22 3)  (460 195)  (460 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 195)  (462 195)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g0_6
 (25 3)  (463 195)  (463 195)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g0_6
 (0 4)  (438 196)  (438 196)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 4)  (439 196)  (439 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 197)  (438 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 5)  (439 197)  (439 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (14 11)  (452 203)  (452 203)  routing T_9_12.sp4_h_l_17 <X> T_9_12.lc_trk_g2_4
 (15 11)  (453 203)  (453 203)  routing T_9_12.sp4_h_l_17 <X> T_9_12.lc_trk_g2_4
 (16 11)  (454 203)  (454 203)  routing T_9_12.sp4_h_l_17 <X> T_9_12.lc_trk_g2_4
 (17 11)  (455 203)  (455 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 12)  (459 204)  (459 204)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g3_3
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 204)  (461 204)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g3_3
 (21 13)  (459 205)  (459 205)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g3_3
 (0 14)  (438 206)  (438 206)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (469 206)  (469 206)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 206)  (470 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 206)  (474 206)  LC_7 Logic Functioning bit
 (37 14)  (475 206)  (475 206)  LC_7 Logic Functioning bit
 (38 14)  (476 206)  (476 206)  LC_7 Logic Functioning bit
 (39 14)  (477 206)  (477 206)  LC_7 Logic Functioning bit
 (45 14)  (483 206)  (483 206)  LC_7 Logic Functioning bit
 (1 15)  (439 207)  (439 207)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (31 15)  (469 207)  (469 207)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 207)  (474 207)  LC_7 Logic Functioning bit
 (37 15)  (475 207)  (475 207)  LC_7 Logic Functioning bit
 (38 15)  (476 207)  (476 207)  LC_7 Logic Functioning bit
 (39 15)  (477 207)  (477 207)  LC_7 Logic Functioning bit
 (46 15)  (484 207)  (484 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_12

 (13 6)  (505 198)  (505 198)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_v_t_40
 (12 7)  (504 199)  (504 199)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_v_t_40
 (11 8)  (503 200)  (503 200)  routing T_10_12.sp4_v_t_40 <X> T_10_12.sp4_v_b_8
 (12 9)  (504 201)  (504 201)  routing T_10_12.sp4_v_t_40 <X> T_10_12.sp4_v_b_8


LogicTile_11_12

 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 192)  (580 192)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (45 0)  (591 192)  (591 192)  LC_0 Logic Functioning bit
 (36 1)  (582 193)  (582 193)  LC_0 Logic Functioning bit
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (44 1)  (590 193)  (590 193)  LC_0 Logic Functioning bit
 (0 2)  (546 194)  (546 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 194)  (560 194)  routing T_11_12.sp4_v_b_4 <X> T_11_12.lc_trk_g0_4
 (0 3)  (546 195)  (546 195)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 3)  (548 195)  (548 195)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (16 3)  (562 195)  (562 195)  routing T_11_12.sp4_v_b_4 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (9 5)  (555 197)  (555 197)  routing T_11_12.sp4_v_t_41 <X> T_11_12.sp4_v_b_4
 (8 6)  (554 198)  (554 198)  routing T_11_12.sp4_v_t_41 <X> T_11_12.sp4_h_l_41
 (9 6)  (555 198)  (555 198)  routing T_11_12.sp4_v_t_41 <X> T_11_12.sp4_h_l_41
 (14 6)  (560 198)  (560 198)  routing T_11_12.wire_logic_cluster/lc_4/out <X> T_11_12.lc_trk_g1_4
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 198)  (564 198)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g1_5
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (44 7)  (590 199)  (590 199)  LC_3 Logic Functioning bit
 (14 8)  (560 200)  (560 200)  routing T_11_12.wire_logic_cluster/lc_0/out <X> T_11_12.lc_trk_g2_0
 (25 8)  (571 200)  (571 200)  routing T_11_12.sp4_v_b_26 <X> T_11_12.lc_trk_g2_2
 (31 8)  (577 200)  (577 200)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 200)  (579 200)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 201)  (569 201)  routing T_11_12.sp4_v_b_26 <X> T_11_12.lc_trk_g2_2
 (31 9)  (577 201)  (577 201)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (44 9)  (590 201)  (590 201)  LC_4 Logic Functioning bit
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (16 12)  (562 204)  (562 204)  routing T_11_12.sp4_v_b_33 <X> T_11_12.lc_trk_g3_1
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 204)  (564 204)  routing T_11_12.sp4_v_b_33 <X> T_11_12.lc_trk_g3_1
 (9 13)  (555 205)  (555 205)  routing T_11_12.sp4_v_t_47 <X> T_11_12.sp4_v_b_10
 (18 13)  (564 205)  (564 205)  routing T_11_12.sp4_v_b_33 <X> T_11_12.lc_trk_g3_1
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 206)  (571 206)  routing T_11_12.sp4_h_r_38 <X> T_11_12.lc_trk_g3_6
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 207)  (568 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 207)  (569 207)  routing T_11_12.sp4_h_r_38 <X> T_11_12.lc_trk_g3_6
 (24 15)  (570 207)  (570 207)  routing T_11_12.sp4_h_r_38 <X> T_11_12.lc_trk_g3_6


LogicTile_12_12

 (9 6)  (609 198)  (609 198)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_h_l_41
 (10 6)  (610 198)  (610 198)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_h_l_41


LogicTile_13_12

 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (44 0)  (698 192)  (698 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (50 1)  (704 193)  (704 193)  Carry_In_Mux bit 

 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp4_v_b_4 <X> T_13_12.lc_trk_g0_4
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (44 2)  (698 194)  (698 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g0_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_v_b_4 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (53 3)  (707 195)  (707 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 196)  (654 196)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 196)  (679 196)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g1_2
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (42 4)  (696 196)  (696 196)  LC_2 Logic Functioning bit
 (44 4)  (698 196)  (698 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (0 5)  (654 197)  (654 197)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (9 5)  (663 197)  (663 197)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_v_b_4
 (10 5)  (664 197)  (664 197)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_v_b_4
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (47 5)  (701 197)  (701 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g1_5
 (25 6)  (679 198)  (679 198)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g1_6
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (42 6)  (696 198)  (696 198)  LC_3 Logic Functioning bit
 (44 6)  (698 198)  (698 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (44 8)  (698 200)  (698 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (42 10)  (696 202)  (696 202)  LC_5 Logic Functioning bit
 (44 10)  (698 202)  (698 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (39 11)  (693 203)  (693 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (14 12)  (668 204)  (668 204)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g3_0
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (44 12)  (698 204)  (698 204)  LC_6 Logic Functioning bit
 (45 12)  (699 204)  (699 204)  LC_6 Logic Functioning bit
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_r_v_b_43 <X> T_13_12.lc_trk_g3_3
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 206)  (668 206)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g3_4
 (21 14)  (675 206)  (675 206)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (42 14)  (696 206)  (696 206)  LC_7 Logic Functioning bit
 (44 14)  (698 206)  (698 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (1 15)  (655 207)  (655 207)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (15 0)  (723 192)  (723 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (31 1)  (739 193)  (739 193)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (14 2)  (722 194)  (722 194)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (50 2)  (758 194)  (758 194)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 195)  (723 195)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (51 3)  (759 195)  (759 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (712 196)  (712 196)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_v_b_3
 (6 4)  (714 196)  (714 196)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_v_b_3
 (15 4)  (723 196)  (723 196)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (729 196)  (729 196)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 196)  (732 196)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g1_3
 (25 4)  (733 196)  (733 196)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (18 5)  (726 197)  (726 197)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g1_1
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (12 6)  (720 198)  (720 198)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_40
 (14 6)  (722 198)  (722 198)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (15 6)  (723 198)  (723 198)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g1_5
 (21 6)  (729 198)  (729 198)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 198)  (733 198)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g1_6
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (11 7)  (719 199)  (719 199)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_40
 (15 7)  (723 199)  (723 199)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g1_6
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (40 7)  (748 199)  (748 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (15 8)  (723 200)  (723 200)  routing T_14_12.tnl_op_1 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (18 9)  (726 201)  (726 201)  routing T_14_12.tnl_op_1 <X> T_14_12.lc_trk_g2_1
 (26 9)  (734 201)  (734 201)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 201)  (735 201)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (6 10)  (714 202)  (714 202)  routing T_14_12.sp4_h_l_36 <X> T_14_12.sp4_v_t_43
 (26 10)  (734 202)  (734 202)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (50 10)  (758 202)  (758 202)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g3_3
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (21 13)  (729 205)  (729 205)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g3_3
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g3_2
 (25 13)  (733 205)  (733 205)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g3_2
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (15 1)  (777 193)  (777 193)  routing T_15_12.sp4_v_t_5 <X> T_15_12.lc_trk_g0_0
 (16 1)  (778 193)  (778 193)  routing T_15_12.sp4_v_t_5 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (15 3)  (777 195)  (777 195)  routing T_15_12.sp4_v_t_9 <X> T_15_12.lc_trk_g0_4
 (16 3)  (778 195)  (778 195)  routing T_15_12.sp4_v_t_9 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (46 4)  (808 196)  (808 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 197)  (785 197)  routing T_15_12.sp4_v_b_18 <X> T_15_12.lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.sp4_v_b_18 <X> T_15_12.lc_trk_g1_2
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (25 6)  (787 198)  (787 198)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g1_6
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 199)  (785 199)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g1_6
 (25 7)  (787 199)  (787 199)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g1_6
 (10 8)  (772 200)  (772 200)  routing T_15_12.sp4_v_t_39 <X> T_15_12.sp4_h_r_7
 (25 8)  (787 200)  (787 200)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g2_2
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (792 201)  (792 201)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (38 9)  (800 201)  (800 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (43 9)  (805 201)  (805 201)  LC_4 Logic Functioning bit
 (4 10)  (766 202)  (766 202)  routing T_15_12.sp4_v_b_10 <X> T_15_12.sp4_v_t_43
 (6 10)  (768 202)  (768 202)  routing T_15_12.sp4_v_b_10 <X> T_15_12.sp4_v_t_43
 (25 10)  (787 202)  (787 202)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g2_6
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (46 11)  (808 203)  (808 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (815 203)  (815 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (787 204)  (787 204)  routing T_15_12.sp12_v_t_1 <X> T_15_12.lc_trk_g3_2
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (52 12)  (814 204)  (814 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (786 205)  (786 205)  routing T_15_12.sp12_v_t_1 <X> T_15_12.lc_trk_g3_2
 (25 13)  (787 205)  (787 205)  routing T_15_12.sp12_v_t_1 <X> T_15_12.lc_trk_g3_2
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (46 13)  (808 205)  (808 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (814 205)  (814 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (43 14)  (805 206)  (805 206)  LC_7 Logic Functioning bit
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (41 15)  (803 207)  (803 207)  LC_7 Logic Functioning bit
 (43 15)  (805 207)  (805 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (44 0)  (860 192)  (860 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (50 1)  (866 193)  (866 193)  Carry_In_Mux bit 

 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (824 194)  (824 194)  routing T_16_12.sp4_v_t_36 <X> T_16_12.sp4_h_l_36
 (9 2)  (825 194)  (825 194)  routing T_16_12.sp4_v_t_36 <X> T_16_12.sp4_h_l_36
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (42 2)  (858 194)  (858 194)  LC_1 Logic Functioning bit
 (44 2)  (860 194)  (860 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (827 196)  (827 196)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_v_b_5
 (21 4)  (837 196)  (837 196)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g1_2
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (44 4)  (860 196)  (860 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (12 5)  (828 197)  (828 197)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_v_b_5
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (16 6)  (832 198)  (832 198)  routing T_16_12.sp12_h_r_13 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (42 6)  (858 198)  (858 198)  LC_3 Logic Functioning bit
 (44 6)  (860 198)  (860 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (39 7)  (855 199)  (855 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (2 8)  (818 200)  (818 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (42 8)  (858 200)  (858 200)  LC_4 Logic Functioning bit
 (44 8)  (860 200)  (860 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (42 10)  (858 202)  (858 202)  LC_5 Logic Functioning bit
 (45 10)  (861 202)  (861 202)  LC_5 Logic Functioning bit
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (42 11)  (858 203)  (858 203)  LC_5 Logic Functioning bit
 (14 12)  (830 204)  (830 204)  routing T_16_12.wire_logic_cluster/lc_0/out <X> T_16_12.lc_trk_g3_0
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp4_v_t_30 <X> T_16_12.lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.sp4_v_t_30 <X> T_16_12.lc_trk_g3_3
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 206)  (830 206)  routing T_16_12.wire_logic_cluster/lc_4/out <X> T_16_12.lc_trk_g3_4
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 206)  (834 206)  routing T_16_12.wire_logic_cluster/lc_5/out <X> T_16_12.lc_trk_g3_5
 (0 15)  (816 207)  (816 207)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 207)  (817 207)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_17_12

 (14 0)  (888 192)  (888 192)  routing T_17_12.lft_op_0 <X> T_17_12.lc_trk_g0_0
 (21 0)  (895 192)  (895 192)  routing T_17_12.lft_op_3 <X> T_17_12.lc_trk_g0_3
 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 192)  (898 192)  routing T_17_12.lft_op_3 <X> T_17_12.lc_trk_g0_3
 (25 0)  (899 192)  (899 192)  routing T_17_12.lft_op_2 <X> T_17_12.lc_trk_g0_2
 (15 1)  (889 193)  (889 193)  routing T_17_12.lft_op_0 <X> T_17_12.lc_trk_g0_0
 (17 1)  (891 193)  (891 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.lft_op_2 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 194)  (888 194)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g0_4
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 194)  (904 194)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (40 2)  (914 194)  (914 194)  LC_1 Logic Functioning bit
 (42 2)  (916 194)  (916 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (15 3)  (889 195)  (889 195)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (31 3)  (905 195)  (905 195)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (37 3)  (911 195)  (911 195)  LC_1 Logic Functioning bit
 (38 3)  (912 195)  (912 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (40 3)  (914 195)  (914 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 196)  (905 196)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 196)  (907 196)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (40 4)  (914 196)  (914 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (50 4)  (924 196)  (924 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (37 5)  (911 197)  (911 197)  LC_2 Logic Functioning bit
 (38 5)  (912 197)  (912 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (21 6)  (895 198)  (895 198)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 198)  (900 198)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 198)  (907 198)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (47 6)  (921 198)  (921 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (924 198)  (924 198)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (901 199)  (901 199)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 199)  (902 199)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (25 8)  (899 200)  (899 200)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 201)  (897 201)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (14 10)  (888 202)  (888 202)  routing T_17_12.sp4_h_r_36 <X> T_17_12.lc_trk_g2_4
 (15 10)  (889 202)  (889 202)  routing T_17_12.tnl_op_5 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (15 11)  (889 203)  (889 203)  routing T_17_12.sp4_h_r_36 <X> T_17_12.lc_trk_g2_4
 (16 11)  (890 203)  (890 203)  routing T_17_12.sp4_h_r_36 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (892 203)  (892 203)  routing T_17_12.tnl_op_5 <X> T_17_12.lc_trk_g2_5
 (25 12)  (899 204)  (899 204)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g3_2
 (22 13)  (896 205)  (896 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (888 206)  (888 206)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g3_4
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (40 14)  (914 206)  (914 206)  LC_7 Logic Functioning bit
 (41 14)  (915 206)  (915 206)  LC_7 Logic Functioning bit
 (42 14)  (916 206)  (916 206)  LC_7 Logic Functioning bit
 (43 14)  (917 206)  (917 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (52 14)  (926 206)  (926 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (888 207)  (888 207)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g3_4
 (15 15)  (889 207)  (889 207)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g3_4
 (16 15)  (890 207)  (890 207)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g3_4
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (900 207)  (900 207)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 207)  (901 207)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 207)  (902 207)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1


LogicTile_18_12

 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (8 1)  (936 193)  (936 193)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_1
 (9 1)  (937 193)  (937 193)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_1
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (37 1)  (965 193)  (965 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (39 1)  (967 193)  (967 193)  LC_0 Logic Functioning bit
 (44 1)  (972 193)  (972 193)  LC_0 Logic Functioning bit
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 195)  (928 195)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 3)  (930 195)  (930 195)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (8 3)  (936 195)  (936 195)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_t_36
 (0 4)  (928 196)  (928 196)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (18 5)  (946 197)  (946 197)  routing T_18_12.sp4_r_v_b_25 <X> T_18_12.lc_trk_g1_1
 (15 6)  (943 198)  (943 198)  routing T_18_12.sp4_v_b_21 <X> T_18_12.lc_trk_g1_5
 (16 6)  (944 198)  (944 198)  routing T_18_12.sp4_v_b_21 <X> T_18_12.lc_trk_g1_5
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (25 9)  (953 201)  (953 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (15 10)  (943 202)  (943 202)  routing T_18_12.tnr_op_5 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (928 207)  (928 207)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 207)  (929 207)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r


LogicTile_19_12

 (11 2)  (993 194)  (993 194)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_t_39


LogicTile_20_12

 (14 6)  (1050 198)  (1050 198)  routing T_20_12.sp4_v_t_1 <X> T_20_12.lc_trk_g1_4
 (14 7)  (1050 199)  (1050 199)  routing T_20_12.sp4_v_t_1 <X> T_20_12.lc_trk_g1_4
 (16 7)  (1052 199)  (1052 199)  routing T_20_12.sp4_v_t_1 <X> T_20_12.lc_trk_g1_4
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (14 9)  (1050 201)  (1050 201)  routing T_20_12.sp12_v_b_16 <X> T_20_12.lc_trk_g2_0
 (16 9)  (1052 201)  (1052 201)  routing T_20_12.sp12_v_b_16 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (15 10)  (1051 202)  (1051 202)  routing T_20_12.sp4_h_l_24 <X> T_20_12.lc_trk_g2_5
 (16 10)  (1052 202)  (1052 202)  routing T_20_12.sp4_h_l_24 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 202)  (1054 202)  routing T_20_12.sp4_h_l_24 <X> T_20_12.lc_trk_g2_5
 (28 12)  (1064 204)  (1064 204)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 204)  (1067 204)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 204)  (1070 204)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (41 12)  (1077 204)  (1077 204)  LC_6 Logic Functioning bit
 (43 12)  (1079 204)  (1079 204)  LC_6 Logic Functioning bit
 (51 12)  (1087 204)  (1087 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (1064 205)  (1064 205)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 205)  (1073 205)  LC_6 Logic Functioning bit
 (39 13)  (1075 205)  (1075 205)  LC_6 Logic Functioning bit
 (41 13)  (1077 205)  (1077 205)  LC_6 Logic Functioning bit
 (43 13)  (1079 205)  (1079 205)  LC_6 Logic Functioning bit


LogicTile_21_12

 (6 3)  (1096 195)  (1096 195)  routing T_21_12.sp4_h_r_0 <X> T_21_12.sp4_h_l_37


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (5 2)  (1311 194)  (1311 194)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_h_l_37
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (6 3)  (1312 195)  (1312 195)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_h_l_37
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (16 6)  (1322 198)  (1322 198)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (17 6)  (1323 198)  (1323 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 198)  (1324 198)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (18 7)  (1324 199)  (1324 199)  routing T_25_12.sp4_v_b_13 <X> T_25_12.lc_trk_g1_5
 (15 8)  (1321 200)  (1321 200)  routing T_25_12.sp4_v_b_41 <X> T_25_12.lc_trk_g2_1
 (16 8)  (1322 200)  (1322 200)  routing T_25_12.sp4_v_b_41 <X> T_25_12.lc_trk_g2_1
 (17 8)  (1323 200)  (1323 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_1 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 8)  (1345 200)  (1345 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g1_5 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (4 2)  (13 178)  (13 178)  routing T_0_11.span4_vert_b_10 <X> T_0_11.lc_trk_g0_2
 (5 3)  (12 179)  (12 179)  routing T_0_11.span4_vert_b_10 <X> T_0_11.lc_trk_g0_2
 (7 3)  (10 179)  (10 179)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g0_2 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (4 14)  (13 190)  (13 190)  routing T_0_11.span4_vert_b_14 <X> T_0_11.lc_trk_g1_6
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit
 (5 15)  (12 191)  (12 191)  routing T_0_11.span4_vert_b_14 <X> T_0_11.lc_trk_g1_6
 (7 15)  (10 191)  (10 191)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


RAM_Tile_8_11

 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (404 177)  (404 177)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_b_1
 (16 1)  (412 177)  (412 177)  routing T_8_11.sp12_h_r_8 <X> T_8_11.lc_trk_g0_0
 (17 1)  (413 177)  (413 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 179)  (398 179)  routing T_8_11.lc_trk_g0_0 <X> T_8_11.wire_bram/ram/RCLK
 (8 3)  (404 179)  (404 179)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_36
 (9 3)  (405 179)  (405 179)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_36
 (17 8)  (413 184)  (413 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (424 184)  (424 184)  routing T_8_11.lc_trk_g2_1 <X> T_8_11.wire_bram/ram/WDATA_11
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (41 8)  (437 184)  (437 184)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (12 9)  (408 185)  (408 185)  routing T_8_11.sp4_h_r_8 <X> T_8_11.sp4_v_b_8
 (18 9)  (414 185)  (414 185)  routing T_8_11.sp4_r_v_b_33 <X> T_8_11.lc_trk_g2_1
 (13 10)  (409 186)  (409 186)  routing T_8_11.sp4_h_r_8 <X> T_8_11.sp4_v_t_45
 (12 11)  (408 187)  (408 187)  routing T_8_11.sp4_h_r_8 <X> T_8_11.sp4_v_t_45
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 190)  (412 190)  routing T_8_11.sp4_v_b_29 <X> T_8_11.lc_trk_g3_5
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 190)  (414 190)  routing T_8_11.sp4_v_b_29 <X> T_8_11.lc_trk_g3_5
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (14 0)  (452 176)  (452 176)  routing T_9_11.sp4_h_r_8 <X> T_9_11.lc_trk_g0_0
 (15 1)  (453 177)  (453 177)  routing T_9_11.sp4_h_r_8 <X> T_9_11.lc_trk_g0_0
 (16 1)  (454 177)  (454 177)  routing T_9_11.sp4_h_r_8 <X> T_9_11.lc_trk_g0_0
 (17 1)  (455 177)  (455 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (440 178)  (440 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (440 179)  (440 179)  routing T_9_11.lc_trk_g0_0 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (0 4)  (438 180)  (438 180)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (1 4)  (439 180)  (439 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 181)  (438 181)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (1 5)  (439 181)  (439 181)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (3 6)  (441 182)  (441 182)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23
 (32 6)  (470 182)  (470 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 182)  (471 182)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 182)  (472 182)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 182)  (474 182)  LC_3 Logic Functioning bit
 (37 6)  (475 182)  (475 182)  LC_3 Logic Functioning bit
 (38 6)  (476 182)  (476 182)  LC_3 Logic Functioning bit
 (39 6)  (477 182)  (477 182)  LC_3 Logic Functioning bit
 (45 6)  (483 182)  (483 182)  LC_3 Logic Functioning bit
 (52 6)  (490 182)  (490 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (441 183)  (441 183)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23
 (36 7)  (474 183)  (474 183)  LC_3 Logic Functioning bit
 (37 7)  (475 183)  (475 183)  LC_3 Logic Functioning bit
 (38 7)  (476 183)  (476 183)  LC_3 Logic Functioning bit
 (39 7)  (477 183)  (477 183)  LC_3 Logic Functioning bit
 (12 9)  (450 185)  (450 185)  routing T_9_11.sp4_h_r_8 <X> T_9_11.sp4_v_b_8
 (15 12)  (453 188)  (453 188)  routing T_9_11.rgt_op_1 <X> T_9_11.lc_trk_g3_1
 (17 12)  (455 188)  (455 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 188)  (456 188)  routing T_9_11.rgt_op_1 <X> T_9_11.lc_trk_g3_1
 (22 12)  (460 188)  (460 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 188)  (461 188)  routing T_9_11.sp4_h_r_27 <X> T_9_11.lc_trk_g3_3
 (24 12)  (462 188)  (462 188)  routing T_9_11.sp4_h_r_27 <X> T_9_11.lc_trk_g3_3
 (19 13)  (457 189)  (457 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (459 189)  (459 189)  routing T_9_11.sp4_h_r_27 <X> T_9_11.lc_trk_g3_3
 (0 14)  (438 190)  (438 190)  routing T_9_11.lc_trk_g3_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 190)  (439 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (455 190)  (455 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (438 191)  (438 191)  routing T_9_11.lc_trk_g3_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 191)  (439 191)  routing T_9_11.lc_trk_g3_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r


LogicTile_10_11

 (21 0)  (513 176)  (513 176)  routing T_10_11.wire_logic_cluster/lc_3/out <X> T_10_11.lc_trk_g0_3
 (22 0)  (514 176)  (514 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (514 177)  (514 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 177)  (515 177)  routing T_10_11.sp4_h_r_2 <X> T_10_11.lc_trk_g0_2
 (24 1)  (516 177)  (516 177)  routing T_10_11.sp4_h_r_2 <X> T_10_11.lc_trk_g0_2
 (25 1)  (517 177)  (517 177)  routing T_10_11.sp4_h_r_2 <X> T_10_11.lc_trk_g0_2
 (0 2)  (492 178)  (492 178)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 178)  (526 178)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 178)  (528 178)  LC_1 Logic Functioning bit
 (37 2)  (529 178)  (529 178)  LC_1 Logic Functioning bit
 (38 2)  (530 178)  (530 178)  LC_1 Logic Functioning bit
 (39 2)  (531 178)  (531 178)  LC_1 Logic Functioning bit
 (45 2)  (537 178)  (537 178)  LC_1 Logic Functioning bit
 (0 3)  (492 179)  (492 179)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 3)  (494 179)  (494 179)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (31 3)  (523 179)  (523 179)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 179)  (528 179)  LC_1 Logic Functioning bit
 (37 3)  (529 179)  (529 179)  LC_1 Logic Functioning bit
 (38 3)  (530 179)  (530 179)  LC_1 Logic Functioning bit
 (39 3)  (531 179)  (531 179)  LC_1 Logic Functioning bit
 (44 3)  (536 179)  (536 179)  LC_1 Logic Functioning bit
 (1 4)  (493 180)  (493 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (514 180)  (514 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 180)  (516 180)  routing T_10_11.bot_op_3 <X> T_10_11.lc_trk_g1_3
 (1 5)  (493 181)  (493 181)  routing T_10_11.lc_trk_g0_2 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (15 6)  (507 182)  (507 182)  routing T_10_11.sp4_v_b_21 <X> T_10_11.lc_trk_g1_5
 (16 6)  (508 182)  (508 182)  routing T_10_11.sp4_v_b_21 <X> T_10_11.lc_trk_g1_5
 (17 6)  (509 182)  (509 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (523 182)  (523 182)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 182)  (524 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 182)  (525 182)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 182)  (528 182)  LC_3 Logic Functioning bit
 (37 6)  (529 182)  (529 182)  LC_3 Logic Functioning bit
 (38 6)  (530 182)  (530 182)  LC_3 Logic Functioning bit
 (39 6)  (531 182)  (531 182)  LC_3 Logic Functioning bit
 (45 6)  (537 182)  (537 182)  LC_3 Logic Functioning bit
 (36 7)  (528 183)  (528 183)  LC_3 Logic Functioning bit
 (37 7)  (529 183)  (529 183)  LC_3 Logic Functioning bit
 (38 7)  (530 183)  (530 183)  LC_3 Logic Functioning bit
 (39 7)  (531 183)  (531 183)  LC_3 Logic Functioning bit
 (44 7)  (536 183)  (536 183)  LC_3 Logic Functioning bit
 (10 9)  (502 185)  (502 185)  routing T_10_11.sp4_h_r_2 <X> T_10_11.sp4_v_b_7
 (14 10)  (506 186)  (506 186)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g2_4
 (15 11)  (507 187)  (507 187)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g2_4
 (17 11)  (509 187)  (509 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (17 12)  (509 188)  (509 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (37 12)  (529 188)  (529 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (39 12)  (531 188)  (531 188)  LC_6 Logic Functioning bit
 (45 12)  (537 188)  (537 188)  LC_6 Logic Functioning bit
 (52 12)  (544 188)  (544 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (510 189)  (510 189)  routing T_10_11.sp4_r_v_b_41 <X> T_10_11.lc_trk_g3_1
 (31 13)  (523 189)  (523 189)  routing T_10_11.lc_trk_g0_3 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 189)  (528 189)  LC_6 Logic Functioning bit
 (37 13)  (529 189)  (529 189)  LC_6 Logic Functioning bit
 (38 13)  (530 189)  (530 189)  LC_6 Logic Functioning bit
 (39 13)  (531 189)  (531 189)  LC_6 Logic Functioning bit
 (1 14)  (493 190)  (493 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 191)  (492 191)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 191)  (493 191)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_7/s_r


LogicTile_11_11

 (22 0)  (568 176)  (568 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 176)  (570 176)  routing T_11_11.top_op_3 <X> T_11_11.lc_trk_g0_3
 (25 0)  (571 176)  (571 176)  routing T_11_11.wire_logic_cluster/lc_2/out <X> T_11_11.lc_trk_g0_2
 (21 1)  (567 177)  (567 177)  routing T_11_11.top_op_3 <X> T_11_11.lc_trk_g0_3
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 178)  (546 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 179)  (546 179)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 3)  (548 179)  (548 179)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 180)  (568 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 180)  (569 180)  routing T_11_11.sp4_h_r_3 <X> T_11_11.lc_trk_g1_3
 (24 4)  (570 180)  (570 180)  routing T_11_11.sp4_h_r_3 <X> T_11_11.lc_trk_g1_3
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 180)  (582 180)  LC_2 Logic Functioning bit
 (37 4)  (583 180)  (583 180)  LC_2 Logic Functioning bit
 (38 4)  (584 180)  (584 180)  LC_2 Logic Functioning bit
 (39 4)  (585 180)  (585 180)  LC_2 Logic Functioning bit
 (45 4)  (591 180)  (591 180)  LC_2 Logic Functioning bit
 (0 5)  (546 181)  (546 181)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (21 5)  (567 181)  (567 181)  routing T_11_11.sp4_h_r_3 <X> T_11_11.lc_trk_g1_3
 (31 5)  (577 181)  (577 181)  routing T_11_11.lc_trk_g0_3 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 181)  (582 181)  LC_2 Logic Functioning bit
 (37 5)  (583 181)  (583 181)  LC_2 Logic Functioning bit
 (38 5)  (584 181)  (584 181)  LC_2 Logic Functioning bit
 (39 5)  (585 181)  (585 181)  LC_2 Logic Functioning bit
 (17 6)  (563 182)  (563 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (571 182)  (571 182)  routing T_11_11.bnr_op_6 <X> T_11_11.lc_trk_g1_6
 (6 7)  (552 183)  (552 183)  routing T_11_11.sp4_h_r_3 <X> T_11_11.sp4_h_l_38
 (18 7)  (564 183)  (564 183)  routing T_11_11.sp4_r_v_b_29 <X> T_11_11.lc_trk_g1_5
 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 183)  (571 183)  routing T_11_11.bnr_op_6 <X> T_11_11.lc_trk_g1_6
 (31 8)  (577 184)  (577 184)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 184)  (580 184)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 184)  (582 184)  LC_4 Logic Functioning bit
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (38 8)  (584 184)  (584 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (45 8)  (591 184)  (591 184)  LC_4 Logic Functioning bit
 (31 9)  (577 185)  (577 185)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 185)  (582 185)  LC_4 Logic Functioning bit
 (37 9)  (583 185)  (583 185)  LC_4 Logic Functioning bit
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (44 9)  (590 185)  (590 185)  LC_4 Logic Functioning bit
 (21 10)  (567 186)  (567 186)  routing T_11_11.wire_logic_cluster/lc_7/out <X> T_11_11.lc_trk_g2_7
 (22 10)  (568 186)  (568 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 186)  (571 186)  routing T_11_11.wire_logic_cluster/lc_6/out <X> T_11_11.lc_trk_g2_6
 (31 10)  (577 186)  (577 186)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 186)  (579 186)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (38 10)  (584 186)  (584 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (45 10)  (591 186)  (591 186)  LC_5 Logic Functioning bit
 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (577 187)  (577 187)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 187)  (582 187)  LC_5 Logic Functioning bit
 (37 11)  (583 187)  (583 187)  LC_5 Logic Functioning bit
 (38 11)  (584 187)  (584 187)  LC_5 Logic Functioning bit
 (39 11)  (585 187)  (585 187)  LC_5 Logic Functioning bit
 (15 12)  (561 188)  (561 188)  routing T_11_11.sp4_v_t_28 <X> T_11_11.lc_trk_g3_1
 (16 12)  (562 188)  (562 188)  routing T_11_11.sp4_v_t_28 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 188)  (579 188)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (37 12)  (583 188)  (583 188)  LC_6 Logic Functioning bit
 (38 12)  (584 188)  (584 188)  LC_6 Logic Functioning bit
 (39 12)  (585 188)  (585 188)  LC_6 Logic Functioning bit
 (45 12)  (591 188)  (591 188)  LC_6 Logic Functioning bit
 (31 13)  (577 189)  (577 189)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 189)  (582 189)  LC_6 Logic Functioning bit
 (37 13)  (583 189)  (583 189)  LC_6 Logic Functioning bit
 (38 13)  (584 189)  (584 189)  LC_6 Logic Functioning bit
 (39 13)  (585 189)  (585 189)  LC_6 Logic Functioning bit
 (44 13)  (590 189)  (590 189)  LC_6 Logic Functioning bit
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 190)  (582 190)  LC_7 Logic Functioning bit
 (37 14)  (583 190)  (583 190)  LC_7 Logic Functioning bit
 (38 14)  (584 190)  (584 190)  LC_7 Logic Functioning bit
 (39 14)  (585 190)  (585 190)  LC_7 Logic Functioning bit
 (45 14)  (591 190)  (591 190)  LC_7 Logic Functioning bit
 (0 15)  (546 191)  (546 191)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 191)  (547 191)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (31 15)  (577 191)  (577 191)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 191)  (582 191)  LC_7 Logic Functioning bit
 (37 15)  (583 191)  (583 191)  LC_7 Logic Functioning bit
 (38 15)  (584 191)  (584 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (44 15)  (590 191)  (590 191)  LC_7 Logic Functioning bit


LogicTile_12_11

 (12 10)  (612 186)  (612 186)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_h_l_45
 (13 11)  (613 187)  (613 187)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_h_l_45


LogicTile_13_11

 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (38 0)  (692 176)  (692 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (46 0)  (700 176)  (700 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (705 176)  (705 176)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (37 1)  (691 177)  (691 177)  LC_0 Logic Functioning bit
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (3 4)  (657 180)  (657 180)  routing T_13_11.sp12_v_b_0 <X> T_13_11.sp12_h_r_0
 (14 4)  (668 180)  (668 180)  routing T_13_11.sp4_v_b_8 <X> T_13_11.lc_trk_g1_0
 (3 5)  (657 181)  (657 181)  routing T_13_11.sp12_v_b_0 <X> T_13_11.sp12_h_r_0
 (9 5)  (663 181)  (663 181)  routing T_13_11.sp4_v_t_45 <X> T_13_11.sp4_v_b_4
 (10 5)  (664 181)  (664 181)  routing T_13_11.sp4_v_t_45 <X> T_13_11.sp4_v_b_4
 (14 5)  (668 181)  (668 181)  routing T_13_11.sp4_v_b_8 <X> T_13_11.lc_trk_g1_0
 (16 5)  (670 181)  (670 181)  routing T_13_11.sp4_v_b_8 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (12 10)  (666 186)  (666 186)  routing T_13_11.sp4_v_t_45 <X> T_13_11.sp4_h_l_45
 (11 11)  (665 187)  (665 187)  routing T_13_11.sp4_v_t_45 <X> T_13_11.sp4_h_l_45


LogicTile_14_11

 (12 0)  (720 176)  (720 176)  routing T_14_11.sp4_v_t_39 <X> T_14_11.sp4_h_r_2
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (45 0)  (753 176)  (753 176)  LC_0 Logic Functioning bit
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (38 1)  (746 177)  (746 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (44 1)  (752 177)  (752 177)  LC_0 Logic Functioning bit
 (48 1)  (756 177)  (756 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 178)  (708 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (12 2)  (720 178)  (720 178)  routing T_14_11.sp4_v_t_39 <X> T_14_11.sp4_h_l_39
 (14 2)  (722 178)  (722 178)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (45 2)  (753 178)  (753 178)  LC_1 Logic Functioning bit
 (0 3)  (708 179)  (708 179)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 3)  (710 179)  (710 179)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (11 3)  (719 179)  (719 179)  routing T_14_11.sp4_v_t_39 <X> T_14_11.sp4_h_l_39
 (14 3)  (722 179)  (722 179)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (16 3)  (724 179)  (724 179)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (37 3)  (745 179)  (745 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (39 3)  (747 179)  (747 179)  LC_1 Logic Functioning bit
 (0 4)  (708 180)  (708 180)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 4)  (709 180)  (709 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (719 180)  (719 180)  routing T_14_11.sp4_v_t_39 <X> T_14_11.sp4_v_b_5
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (0 5)  (708 181)  (708 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 5)  (709 181)  (709 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (12 5)  (720 181)  (720 181)  routing T_14_11.sp4_v_t_39 <X> T_14_11.sp4_v_b_5
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (53 5)  (761 181)  (761 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 184)  (726 184)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g2_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 184)  (742 184)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (38 8)  (746 184)  (746 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (45 8)  (753 184)  (753 184)  LC_4 Logic Functioning bit
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (37 9)  (745 185)  (745 185)  LC_4 Logic Functioning bit
 (38 9)  (746 185)  (746 185)  LC_4 Logic Functioning bit
 (39 9)  (747 185)  (747 185)  LC_4 Logic Functioning bit
 (14 10)  (722 186)  (722 186)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (21 10)  (729 186)  (729 186)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (722 187)  (722 187)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (15 11)  (723 187)  (723 187)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (16 11)  (724 187)  (724 187)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 188)  (731 188)  routing T_14_11.sp12_v_b_11 <X> T_14_11.lc_trk_g3_3
 (18 13)  (726 189)  (726 189)  routing T_14_11.sp4_r_v_b_41 <X> T_14_11.lc_trk_g3_1
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 189)  (731 189)  routing T_14_11.sp12_v_b_18 <X> T_14_11.lc_trk_g3_2
 (25 13)  (733 189)  (733 189)  routing T_14_11.sp12_v_b_18 <X> T_14_11.lc_trk_g3_2
 (0 14)  (708 190)  (708 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 190)  (722 190)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g3_4
 (26 14)  (734 190)  (734 190)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (41 14)  (749 190)  (749 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (1 15)  (709 191)  (709 191)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (735 191)  (735 191)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 191)  (736 191)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 191)  (745 191)  LC_7 Logic Functioning bit
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit
 (40 15)  (748 191)  (748 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit
 (44 15)  (752 191)  (752 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (44 0)  (806 176)  (806 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (47 1)  (809 177)  (809 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (811 177)  (811 177)  Carry_In_Mux bit 

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (53 3)  (815 179)  (815 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (773 180)  (773 180)  routing T_15_11.sp4_v_t_44 <X> T_15_11.sp4_v_b_5
 (13 4)  (775 180)  (775 180)  routing T_15_11.sp4_v_t_44 <X> T_15_11.sp4_v_b_5
 (5 6)  (767 182)  (767 182)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_h_l_38
 (6 7)  (768 183)  (768 183)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_h_l_38
 (6 8)  (768 184)  (768 184)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_v_b_6
 (5 9)  (767 185)  (767 185)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_v_b_6
 (14 12)  (776 188)  (776 188)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g3_0
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (762 190)  (762 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 190)  (767 190)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_h_l_44
 (15 14)  (777 190)  (777 190)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5
 (16 14)  (778 190)  (778 190)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 190)  (780 190)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5
 (0 15)  (762 191)  (762 191)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 191)  (763 191)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 191)  (766 191)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_h_l_44
 (6 15)  (768 191)  (768 191)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_h_l_44
 (18 15)  (780 191)  (780 191)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5


LogicTile_16_11

 (3 2)  (819 178)  (819 178)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_h_l_23
 (3 4)  (819 180)  (819 180)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_h_r_0
 (14 8)  (830 184)  (830 184)  routing T_16_11.bnl_op_0 <X> T_16_11.lc_trk_g2_0
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 184)  (834 184)  routing T_16_11.bnl_op_1 <X> T_16_11.lc_trk_g2_1
 (25 8)  (841 184)  (841 184)  routing T_16_11.bnl_op_2 <X> T_16_11.lc_trk_g2_2
 (14 9)  (830 185)  (830 185)  routing T_16_11.bnl_op_0 <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (834 185)  (834 185)  routing T_16_11.bnl_op_1 <X> T_16_11.lc_trk_g2_1
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.bnl_op_2 <X> T_16_11.lc_trk_g2_2
 (28 10)  (844 186)  (844 186)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (51 10)  (867 186)  (867 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (829 187)  (829 187)  routing T_16_11.sp4_v_b_3 <X> T_16_11.sp4_h_l_45
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_1


LogicTile_17_11

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (895 178)  (895 178)  routing T_17_11.sp4_v_b_7 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (897 178)  (897 178)  routing T_17_11.sp4_v_b_7 <X> T_17_11.lc_trk_g0_7
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (31 8)  (905 184)  (905 184)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (37 8)  (911 184)  (911 184)  LC_4 Logic Functioning bit
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (39 8)  (913 184)  (913 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (48 8)  (922 184)  (922 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (37 9)  (911 185)  (911 185)  LC_4 Logic Functioning bit
 (38 9)  (912 185)  (912 185)  LC_4 Logic Functioning bit
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (46 9)  (920 185)  (920 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 11)  (886 187)  (886 187)  routing T_17_11.sp4_h_l_45 <X> T_17_11.sp4_v_t_45
 (5 14)  (879 190)  (879 190)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44
 (4 15)  (878 191)  (878 191)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44
 (6 15)  (880 191)  (880 191)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44


LogicTile_18_11

 (10 11)  (938 187)  (938 187)  routing T_18_11.sp4_h_l_39 <X> T_18_11.sp4_v_t_42


LogicTile_19_11

 (11 6)  (993 182)  (993 182)  routing T_19_11.sp4_v_b_9 <X> T_19_11.sp4_v_t_40
 (13 6)  (995 182)  (995 182)  routing T_19_11.sp4_v_b_9 <X> T_19_11.sp4_v_t_40


LogicTile_21_11

 (8 4)  (1098 180)  (1098 180)  routing T_21_11.sp4_h_l_45 <X> T_21_11.sp4_h_r_4
 (10 4)  (1100 180)  (1100 180)  routing T_21_11.sp4_h_l_45 <X> T_21_11.sp4_h_r_4


LogicTile_22_11

 (2 4)  (1146 180)  (1146 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_11

 (2 8)  (1254 184)  (1254 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_11

 (3 1)  (1309 177)  (1309 177)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 177)  (1314 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (9 1)  (1315 177)  (1315 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (10 1)  (1316 177)  (1316 177)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_v_b_1
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 179)  (1306 179)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 3)  (1308 179)  (1308 179)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.wire_bram/ram/RCLK
 (8 5)  (1314 181)  (1314 181)  routing T_25_11.sp4_h_l_41 <X> T_25_11.sp4_v_b_4
 (9 5)  (1315 181)  (1315 181)  routing T_25_11.sp4_h_l_41 <X> T_25_11.sp4_v_b_4
 (3 7)  (1309 183)  (1309 183)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_t_23
 (8 7)  (1314 183)  (1314 183)  routing T_25_11.sp4_h_l_41 <X> T_25_11.sp4_v_t_41
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_20 lc_trk_g2_7
 (23 10)  (1329 186)  (1329 186)  routing T_25_11.sp12_v_t_20 <X> T_25_11.lc_trk_g2_7
 (21 11)  (1327 187)  (1327 187)  routing T_25_11.sp12_v_t_20 <X> T_25_11.lc_trk_g2_7
 (4 12)  (1310 188)  (1310 188)  routing T_25_11.sp4_v_t_36 <X> T_25_11.sp4_v_b_9
 (6 12)  (1312 188)  (1312 188)  routing T_25_11.sp4_v_t_36 <X> T_25_11.sp4_v_b_9
 (15 12)  (1321 188)  (1321 188)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g3_1
 (16 12)  (1322 188)  (1322 188)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g3_1
 (17 12)  (1323 188)  (1323 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 188)  (1324 188)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g3_1
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (18 15)  (1324 191)  (1324 191)  routing T_25_11.sp4_r_v_b_45 <X> T_25_11.lc_trk_g3_5


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 162)  (411 162)  routing T_8_10.sp4_v_t_8 <X> T_8_10.lc_trk_g0_5
 (16 2)  (412 162)  (412 162)  routing T_8_10.sp4_v_t_8 <X> T_8_10.lc_trk_g0_5
 (17 2)  (413 162)  (413 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g0_5 <X> T_8_10.wire_bram/ram/WDATA_3
 (38 9)  (434 169)  (434 169)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (410 170)  (410 170)  routing T_8_10.sp4_v_b_28 <X> T_8_10.lc_trk_g2_4
 (16 11)  (412 171)  (412 171)  routing T_8_10.sp4_v_b_28 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE


LogicTile_9_10

 (3 12)  (441 172)  (441 172)  routing T_9_10.sp12_v_t_22 <X> T_9_10.sp12_h_r_1


LogicTile_10_10

 (14 1)  (506 161)  (506 161)  routing T_10_10.sp4_h_r_0 <X> T_10_10.lc_trk_g0_0
 (15 1)  (507 161)  (507 161)  routing T_10_10.sp4_h_r_0 <X> T_10_10.lc_trk_g0_0
 (16 1)  (508 161)  (508 161)  routing T_10_10.sp4_h_r_0 <X> T_10_10.lc_trk_g0_0
 (17 1)  (509 161)  (509 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (514 161)  (514 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 161)  (515 161)  routing T_10_10.sp4_v_b_18 <X> T_10_10.lc_trk_g0_2
 (24 1)  (516 161)  (516 161)  routing T_10_10.sp4_v_b_18 <X> T_10_10.lc_trk_g0_2
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 163)  (494 163)  routing T_10_10.lc_trk_g0_0 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (14 3)  (506 163)  (506 163)  routing T_10_10.sp4_r_v_b_28 <X> T_10_10.lc_trk_g0_4
 (17 3)  (509 163)  (509 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (493 164)  (493 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 165)  (493 165)  routing T_10_10.lc_trk_g0_2 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (31 6)  (523 166)  (523 166)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 166)  (524 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 166)  (525 166)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 166)  (526 166)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 166)  (528 166)  LC_3 Logic Functioning bit
 (37 6)  (529 166)  (529 166)  LC_3 Logic Functioning bit
 (38 6)  (530 166)  (530 166)  LC_3 Logic Functioning bit
 (39 6)  (531 166)  (531 166)  LC_3 Logic Functioning bit
 (45 6)  (537 166)  (537 166)  LC_3 Logic Functioning bit
 (36 7)  (528 167)  (528 167)  LC_3 Logic Functioning bit
 (37 7)  (529 167)  (529 167)  LC_3 Logic Functioning bit
 (38 7)  (530 167)  (530 167)  LC_3 Logic Functioning bit
 (39 7)  (531 167)  (531 167)  LC_3 Logic Functioning bit
 (44 7)  (536 167)  (536 167)  LC_3 Logic Functioning bit
 (1 14)  (493 174)  (493 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 174)  (507 174)  routing T_10_10.tnr_op_5 <X> T_10_10.lc_trk_g3_5
 (17 14)  (509 174)  (509 174)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (1 15)  (493 175)  (493 175)  routing T_10_10.lc_trk_g0_4 <X> T_10_10.wire_logic_cluster/lc_7/s_r


LogicTile_12_10

 (21 0)  (621 160)  (621 160)  routing T_12_10.wire_logic_cluster/lc_3/out <X> T_12_10.lc_trk_g0_3
 (22 0)  (622 160)  (622 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (631 160)  (631 160)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 160)  (636 160)  LC_0 Logic Functioning bit
 (37 0)  (637 160)  (637 160)  LC_0 Logic Functioning bit
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (39 0)  (639 160)  (639 160)  LC_0 Logic Functioning bit
 (45 0)  (645 160)  (645 160)  LC_0 Logic Functioning bit
 (36 1)  (636 161)  (636 161)  LC_0 Logic Functioning bit
 (37 1)  (637 161)  (637 161)  LC_0 Logic Functioning bit
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (39 1)  (639 161)  (639 161)  LC_0 Logic Functioning bit
 (44 1)  (644 161)  (644 161)  LC_0 Logic Functioning bit
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (600 163)  (600 163)  routing T_12_10.lc_trk_g1_1 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 3)  (602 163)  (602 163)  routing T_12_10.lc_trk_g1_1 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (0 4)  (600 164)  (600 164)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (1 4)  (601 164)  (601 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (615 164)  (615 164)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (16 4)  (616 164)  (616 164)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (17 4)  (617 164)  (617 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 164)  (618 164)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (1 5)  (601 165)  (601 165)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (18 5)  (618 165)  (618 165)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 166)  (633 166)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (37 6)  (637 166)  (637 166)  LC_3 Logic Functioning bit
 (38 6)  (638 166)  (638 166)  LC_3 Logic Functioning bit
 (39 6)  (639 166)  (639 166)  LC_3 Logic Functioning bit
 (45 6)  (645 166)  (645 166)  LC_3 Logic Functioning bit
 (3 7)  (603 167)  (603 167)  routing T_12_10.sp12_h_l_23 <X> T_12_10.sp12_v_t_23
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (37 7)  (637 167)  (637 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (44 7)  (644 167)  (644 167)  LC_3 Logic Functioning bit
 (14 8)  (614 168)  (614 168)  routing T_12_10.wire_logic_cluster/lc_0/out <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (622 169)  (622 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 169)  (623 169)  routing T_12_10.sp4_v_b_42 <X> T_12_10.lc_trk_g2_2
 (24 9)  (624 169)  (624 169)  routing T_12_10.sp4_v_b_42 <X> T_12_10.lc_trk_g2_2
 (15 10)  (615 170)  (615 170)  routing T_12_10.rgt_op_5 <X> T_12_10.lc_trk_g2_5
 (17 10)  (617 170)  (617 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 170)  (618 170)  routing T_12_10.rgt_op_5 <X> T_12_10.lc_trk_g2_5
 (6 12)  (606 172)  (606 172)  routing T_12_10.sp4_h_r_4 <X> T_12_10.sp4_v_b_9
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 172)  (636 172)  LC_6 Logic Functioning bit
 (37 12)  (637 172)  (637 172)  LC_6 Logic Functioning bit
 (38 12)  (638 172)  (638 172)  LC_6 Logic Functioning bit
 (39 12)  (639 172)  (639 172)  LC_6 Logic Functioning bit
 (45 12)  (645 172)  (645 172)  LC_6 Logic Functioning bit
 (31 13)  (631 173)  (631 173)  routing T_12_10.lc_trk_g0_3 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 173)  (636 173)  LC_6 Logic Functioning bit
 (37 13)  (637 173)  (637 173)  LC_6 Logic Functioning bit
 (38 13)  (638 173)  (638 173)  LC_6 Logic Functioning bit
 (39 13)  (639 173)  (639 173)  LC_6 Logic Functioning bit
 (0 14)  (600 174)  (600 174)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 174)  (601 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (616 174)  (616 174)  routing T_12_10.sp4_v_b_37 <X> T_12_10.lc_trk_g3_5
 (17 14)  (617 174)  (617 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 174)  (618 174)  routing T_12_10.sp4_v_b_37 <X> T_12_10.lc_trk_g3_5
 (0 15)  (600 175)  (600 175)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 175)  (601 175)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 175)  (618 175)  routing T_12_10.sp4_v_b_37 <X> T_12_10.lc_trk_g3_5


LogicTile_13_10

 (21 0)  (675 160)  (675 160)  routing T_13_10.wire_logic_cluster/lc_3/out <X> T_13_10.lc_trk_g0_3
 (22 0)  (676 160)  (676 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 160)  (687 160)  routing T_13_10.lc_trk_g2_1 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (37 0)  (691 160)  (691 160)  LC_0 Logic Functioning bit
 (38 0)  (692 160)  (692 160)  LC_0 Logic Functioning bit
 (39 0)  (693 160)  (693 160)  LC_0 Logic Functioning bit
 (45 0)  (699 160)  (699 160)  LC_0 Logic Functioning bit
 (36 1)  (690 161)  (690 161)  LC_0 Logic Functioning bit
 (37 1)  (691 161)  (691 161)  LC_0 Logic Functioning bit
 (38 1)  (692 161)  (692 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (44 1)  (698 161)  (698 161)  LC_0 Logic Functioning bit
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (31 2)  (685 162)  (685 162)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 162)  (688 162)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (37 2)  (691 162)  (691 162)  LC_1 Logic Functioning bit
 (38 2)  (692 162)  (692 162)  LC_1 Logic Functioning bit
 (39 2)  (693 162)  (693 162)  LC_1 Logic Functioning bit
 (45 2)  (699 162)  (699 162)  LC_1 Logic Functioning bit
 (0 3)  (654 163)  (654 163)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 3)  (656 163)  (656 163)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (31 3)  (685 163)  (685 163)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (37 3)  (691 163)  (691 163)  LC_1 Logic Functioning bit
 (38 3)  (692 163)  (692 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (44 3)  (698 163)  (698 163)  LC_1 Logic Functioning bit
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 164)  (657 164)  routing T_13_10.sp12_v_b_0 <X> T_13_10.sp12_h_r_0
 (15 4)  (669 164)  (669 164)  routing T_13_10.sp4_v_b_17 <X> T_13_10.lc_trk_g1_1
 (16 4)  (670 164)  (670 164)  routing T_13_10.sp4_v_b_17 <X> T_13_10.lc_trk_g1_1
 (17 4)  (671 164)  (671 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (654 165)  (654 165)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (3 5)  (657 165)  (657 165)  routing T_13_10.sp12_v_b_0 <X> T_13_10.sp12_h_r_0
 (21 5)  (675 165)  (675 165)  routing T_13_10.sp4_r_v_b_27 <X> T_13_10.lc_trk_g1_3
 (21 6)  (675 166)  (675 166)  routing T_13_10.wire_logic_cluster/lc_7/out <X> T_13_10.lc_trk_g1_7
 (22 6)  (676 166)  (676 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 166)  (687 166)  routing T_13_10.lc_trk_g2_0 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (38 6)  (692 166)  (692 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (45 6)  (699 166)  (699 166)  LC_3 Logic Functioning bit
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (37 7)  (691 167)  (691 167)  LC_3 Logic Functioning bit
 (38 7)  (692 167)  (692 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (14 8)  (668 168)  (668 168)  routing T_13_10.wire_logic_cluster/lc_0/out <X> T_13_10.lc_trk_g2_0
 (17 8)  (671 168)  (671 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 168)  (672 168)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g2_1
 (17 9)  (671 169)  (671 169)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (25 10)  (679 170)  (679 170)  routing T_13_10.wire_logic_cluster/lc_6/out <X> T_13_10.lc_trk_g2_6
 (31 10)  (685 170)  (685 170)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 170)  (687 170)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (37 10)  (691 170)  (691 170)  LC_5 Logic Functioning bit
 (38 10)  (692 170)  (692 170)  LC_5 Logic Functioning bit
 (39 10)  (693 170)  (693 170)  LC_5 Logic Functioning bit
 (45 10)  (699 170)  (699 170)  LC_5 Logic Functioning bit
 (22 11)  (676 171)  (676 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (685 171)  (685 171)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 171)  (690 171)  LC_5 Logic Functioning bit
 (37 11)  (691 171)  (691 171)  LC_5 Logic Functioning bit
 (38 11)  (692 171)  (692 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (21 12)  (675 172)  (675 172)  routing T_13_10.rgt_op_3 <X> T_13_10.lc_trk_g3_3
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 172)  (678 172)  routing T_13_10.rgt_op_3 <X> T_13_10.lc_trk_g3_3
 (32 12)  (686 172)  (686 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 172)  (690 172)  LC_6 Logic Functioning bit
 (37 12)  (691 172)  (691 172)  LC_6 Logic Functioning bit
 (38 12)  (692 172)  (692 172)  LC_6 Logic Functioning bit
 (39 12)  (693 172)  (693 172)  LC_6 Logic Functioning bit
 (45 12)  (699 172)  (699 172)  LC_6 Logic Functioning bit
 (31 13)  (685 173)  (685 173)  routing T_13_10.lc_trk_g0_3 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 173)  (690 173)  LC_6 Logic Functioning bit
 (37 13)  (691 173)  (691 173)  LC_6 Logic Functioning bit
 (38 13)  (692 173)  (692 173)  LC_6 Logic Functioning bit
 (39 13)  (693 173)  (693 173)  LC_6 Logic Functioning bit
 (44 13)  (698 173)  (698 173)  LC_6 Logic Functioning bit
 (0 14)  (654 174)  (654 174)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 174)  (671 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (32 14)  (686 174)  (686 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 174)  (687 174)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 174)  (688 174)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 174)  (690 174)  LC_7 Logic Functioning bit
 (37 14)  (691 174)  (691 174)  LC_7 Logic Functioning bit
 (38 14)  (692 174)  (692 174)  LC_7 Logic Functioning bit
 (39 14)  (693 174)  (693 174)  LC_7 Logic Functioning bit
 (45 14)  (699 174)  (699 174)  LC_7 Logic Functioning bit
 (0 15)  (654 175)  (654 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 175)  (655 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 175)  (672 175)  routing T_13_10.sp4_r_v_b_45 <X> T_13_10.lc_trk_g3_5
 (31 15)  (685 175)  (685 175)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 175)  (690 175)  LC_7 Logic Functioning bit
 (37 15)  (691 175)  (691 175)  LC_7 Logic Functioning bit
 (38 15)  (692 175)  (692 175)  LC_7 Logic Functioning bit
 (39 15)  (693 175)  (693 175)  LC_7 Logic Functioning bit


LogicTile_14_10

 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 160)  (741 160)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 160)  (742 160)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (45 0)  (753 160)  (753 160)  LC_0 Logic Functioning bit
 (31 1)  (739 161)  (739 161)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (44 1)  (752 161)  (752 161)  LC_0 Logic Functioning bit
 (0 2)  (708 162)  (708 162)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (713 162)  (713 162)  routing T_14_10.sp4_v_t_37 <X> T_14_10.sp4_h_l_37
 (14 2)  (722 162)  (722 162)  routing T_14_10.wire_logic_cluster/lc_4/out <X> T_14_10.lc_trk_g0_4
 (0 3)  (708 163)  (708 163)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 3)  (710 163)  (710 163)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (6 3)  (714 163)  (714 163)  routing T_14_10.sp4_v_t_37 <X> T_14_10.sp4_h_l_37
 (17 3)  (725 163)  (725 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (708 164)  (708 164)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 164)  (742 164)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 164)  (744 164)  LC_2 Logic Functioning bit
 (37 4)  (745 164)  (745 164)  LC_2 Logic Functioning bit
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (39 4)  (747 164)  (747 164)  LC_2 Logic Functioning bit
 (45 4)  (753 164)  (753 164)  LC_2 Logic Functioning bit
 (0 5)  (708 165)  (708 165)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 5)  (709 165)  (709 165)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (22 5)  (730 165)  (730 165)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (731 165)  (731 165)  routing T_14_10.sp12_h_r_10 <X> T_14_10.lc_trk_g1_2
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 165)  (744 165)  LC_2 Logic Functioning bit
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (38 5)  (746 165)  (746 165)  LC_2 Logic Functioning bit
 (39 5)  (747 165)  (747 165)  LC_2 Logic Functioning bit
 (44 5)  (752 165)  (752 165)  LC_2 Logic Functioning bit
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (37 6)  (745 166)  (745 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (39 6)  (747 166)  (747 166)  LC_3 Logic Functioning bit
 (45 6)  (753 166)  (753 166)  LC_3 Logic Functioning bit
 (36 7)  (744 167)  (744 167)  LC_3 Logic Functioning bit
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (38 7)  (746 167)  (746 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (44 7)  (752 167)  (752 167)  LC_3 Logic Functioning bit
 (14 8)  (722 168)  (722 168)  routing T_14_10.wire_logic_cluster/lc_0/out <X> T_14_10.lc_trk_g2_0
 (31 8)  (739 168)  (739 168)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 168)  (741 168)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 168)  (744 168)  LC_4 Logic Functioning bit
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (38 8)  (746 168)  (746 168)  LC_4 Logic Functioning bit
 (39 8)  (747 168)  (747 168)  LC_4 Logic Functioning bit
 (45 8)  (753 168)  (753 168)  LC_4 Logic Functioning bit
 (8 9)  (716 169)  (716 169)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_v_b_7
 (10 9)  (718 169)  (718 169)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_v_b_7
 (17 9)  (725 169)  (725 169)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (744 169)  (744 169)  LC_4 Logic Functioning bit
 (37 9)  (745 169)  (745 169)  LC_4 Logic Functioning bit
 (38 9)  (746 169)  (746 169)  LC_4 Logic Functioning bit
 (39 9)  (747 169)  (747 169)  LC_4 Logic Functioning bit
 (44 9)  (752 169)  (752 169)  LC_4 Logic Functioning bit
 (17 10)  (725 170)  (725 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 170)  (726 170)  routing T_14_10.wire_logic_cluster/lc_5/out <X> T_14_10.lc_trk_g2_5
 (21 10)  (729 170)  (729 170)  routing T_14_10.wire_logic_cluster/lc_7/out <X> T_14_10.lc_trk_g2_7
 (22 10)  (730 170)  (730 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 170)  (733 170)  routing T_14_10.wire_logic_cluster/lc_6/out <X> T_14_10.lc_trk_g2_6
 (31 10)  (739 170)  (739 170)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 170)  (741 170)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 170)  (744 170)  LC_5 Logic Functioning bit
 (37 10)  (745 170)  (745 170)  LC_5 Logic Functioning bit
 (38 10)  (746 170)  (746 170)  LC_5 Logic Functioning bit
 (39 10)  (747 170)  (747 170)  LC_5 Logic Functioning bit
 (45 10)  (753 170)  (753 170)  LC_5 Logic Functioning bit
 (22 11)  (730 171)  (730 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (739 171)  (739 171)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 171)  (744 171)  LC_5 Logic Functioning bit
 (37 11)  (745 171)  (745 171)  LC_5 Logic Functioning bit
 (38 11)  (746 171)  (746 171)  LC_5 Logic Functioning bit
 (39 11)  (747 171)  (747 171)  LC_5 Logic Functioning bit
 (15 12)  (723 172)  (723 172)  routing T_14_10.sp4_h_r_41 <X> T_14_10.lc_trk_g3_1
 (16 12)  (724 172)  (724 172)  routing T_14_10.sp4_h_r_41 <X> T_14_10.lc_trk_g3_1
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 172)  (726 172)  routing T_14_10.sp4_h_r_41 <X> T_14_10.lc_trk_g3_1
 (22 12)  (730 172)  (730 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (733 172)  (733 172)  routing T_14_10.wire_logic_cluster/lc_2/out <X> T_14_10.lc_trk_g3_2
 (31 12)  (739 172)  (739 172)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 172)  (741 172)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (37 12)  (745 172)  (745 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (45 12)  (753 172)  (753 172)  LC_6 Logic Functioning bit
 (18 13)  (726 173)  (726 173)  routing T_14_10.sp4_h_r_41 <X> T_14_10.lc_trk_g3_1
 (22 13)  (730 173)  (730 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (739 173)  (739 173)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 173)  (744 173)  LC_6 Logic Functioning bit
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (38 13)  (746 173)  (746 173)  LC_6 Logic Functioning bit
 (39 13)  (747 173)  (747 173)  LC_6 Logic Functioning bit
 (44 13)  (752 173)  (752 173)  LC_6 Logic Functioning bit
 (0 14)  (708 174)  (708 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 174)  (723 174)  routing T_14_10.sp4_v_t_32 <X> T_14_10.lc_trk_g3_5
 (16 14)  (724 174)  (724 174)  routing T_14_10.sp4_v_t_32 <X> T_14_10.lc_trk_g3_5
 (17 14)  (725 174)  (725 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (740 174)  (740 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 174)  (741 174)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 174)  (744 174)  LC_7 Logic Functioning bit
 (37 14)  (745 174)  (745 174)  LC_7 Logic Functioning bit
 (38 14)  (746 174)  (746 174)  LC_7 Logic Functioning bit
 (39 14)  (747 174)  (747 174)  LC_7 Logic Functioning bit
 (45 14)  (753 174)  (753 174)  LC_7 Logic Functioning bit
 (0 15)  (708 175)  (708 175)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 175)  (709 175)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (36 15)  (744 175)  (744 175)  LC_7 Logic Functioning bit
 (37 15)  (745 175)  (745 175)  LC_7 Logic Functioning bit
 (38 15)  (746 175)  (746 175)  LC_7 Logic Functioning bit
 (39 15)  (747 175)  (747 175)  LC_7 Logic Functioning bit


LogicTile_15_10

 (27 0)  (789 160)  (789 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 160)  (790 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 160)  (798 160)  LC_0 Logic Functioning bit
 (39 0)  (801 160)  (801 160)  LC_0 Logic Functioning bit
 (41 0)  (803 160)  (803 160)  LC_0 Logic Functioning bit
 (42 0)  (804 160)  (804 160)  LC_0 Logic Functioning bit
 (44 0)  (806 160)  (806 160)  LC_0 Logic Functioning bit
 (45 0)  (807 160)  (807 160)  LC_0 Logic Functioning bit
 (36 1)  (798 161)  (798 161)  LC_0 Logic Functioning bit
 (39 1)  (801 161)  (801 161)  LC_0 Logic Functioning bit
 (41 1)  (803 161)  (803 161)  LC_0 Logic Functioning bit
 (42 1)  (804 161)  (804 161)  LC_0 Logic Functioning bit
 (50 1)  (812 161)  (812 161)  Carry_In_Mux bit 

 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 162)  (789 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 162)  (790 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (39 2)  (801 162)  (801 162)  LC_1 Logic Functioning bit
 (41 2)  (803 162)  (803 162)  LC_1 Logic Functioning bit
 (42 2)  (804 162)  (804 162)  LC_1 Logic Functioning bit
 (44 2)  (806 162)  (806 162)  LC_1 Logic Functioning bit
 (45 2)  (807 162)  (807 162)  LC_1 Logic Functioning bit
 (0 3)  (762 163)  (762 163)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (36 3)  (798 163)  (798 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (41 3)  (803 163)  (803 163)  LC_1 Logic Functioning bit
 (42 3)  (804 163)  (804 163)  LC_1 Logic Functioning bit
 (21 4)  (783 164)  (783 164)  routing T_15_10.wire_logic_cluster/lc_3/out <X> T_15_10.lc_trk_g1_3
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 164)  (787 164)  routing T_15_10.wire_logic_cluster/lc_2/out <X> T_15_10.lc_trk_g1_2
 (27 4)  (789 164)  (789 164)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (41 4)  (803 164)  (803 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (44 4)  (806 164)  (806 164)  LC_2 Logic Functioning bit
 (45 4)  (807 164)  (807 164)  LC_2 Logic Functioning bit
 (9 5)  (771 165)  (771 165)  routing T_15_10.sp4_v_t_41 <X> T_15_10.sp4_v_b_4
 (22 5)  (784 165)  (784 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 165)  (792 165)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 165)  (798 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (41 5)  (803 165)  (803 165)  LC_2 Logic Functioning bit
 (42 5)  (804 165)  (804 165)  LC_2 Logic Functioning bit
 (8 6)  (770 166)  (770 166)  routing T_15_10.sp4_v_t_41 <X> T_15_10.sp4_h_l_41
 (9 6)  (771 166)  (771 166)  routing T_15_10.sp4_v_t_41 <X> T_15_10.sp4_h_l_41
 (15 6)  (777 166)  (777 166)  routing T_15_10.sp12_h_r_5 <X> T_15_10.lc_trk_g1_5
 (17 6)  (779 166)  (779 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 166)  (780 166)  routing T_15_10.sp12_h_r_5 <X> T_15_10.lc_trk_g1_5
 (25 6)  (787 166)  (787 166)  routing T_15_10.wire_logic_cluster/lc_6/out <X> T_15_10.lc_trk_g1_6
 (27 6)  (789 166)  (789 166)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 166)  (798 166)  LC_3 Logic Functioning bit
 (39 6)  (801 166)  (801 166)  LC_3 Logic Functioning bit
 (41 6)  (803 166)  (803 166)  LC_3 Logic Functioning bit
 (42 6)  (804 166)  (804 166)  LC_3 Logic Functioning bit
 (44 6)  (806 166)  (806 166)  LC_3 Logic Functioning bit
 (45 6)  (807 166)  (807 166)  LC_3 Logic Functioning bit
 (18 7)  (780 167)  (780 167)  routing T_15_10.sp12_h_r_5 <X> T_15_10.lc_trk_g1_5
 (22 7)  (784 167)  (784 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 167)  (792 167)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 167)  (798 167)  LC_3 Logic Functioning bit
 (39 7)  (801 167)  (801 167)  LC_3 Logic Functioning bit
 (41 7)  (803 167)  (803 167)  LC_3 Logic Functioning bit
 (42 7)  (804 167)  (804 167)  LC_3 Logic Functioning bit
 (47 7)  (809 167)  (809 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (813 167)  (813 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (789 168)  (789 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 168)  (790 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 168)  (792 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (42 8)  (804 168)  (804 168)  LC_4 Logic Functioning bit
 (44 8)  (806 168)  (806 168)  LC_4 Logic Functioning bit
 (45 8)  (807 168)  (807 168)  LC_4 Logic Functioning bit
 (46 8)  (808 168)  (808 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 168)  (813 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (41 9)  (803 169)  (803 169)  LC_4 Logic Functioning bit
 (42 9)  (804 169)  (804 169)  LC_4 Logic Functioning bit
 (27 10)  (789 170)  (789 170)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 170)  (790 170)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 170)  (792 170)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 170)  (798 170)  LC_5 Logic Functioning bit
 (39 10)  (801 170)  (801 170)  LC_5 Logic Functioning bit
 (41 10)  (803 170)  (803 170)  LC_5 Logic Functioning bit
 (42 10)  (804 170)  (804 170)  LC_5 Logic Functioning bit
 (44 10)  (806 170)  (806 170)  LC_5 Logic Functioning bit
 (45 10)  (807 170)  (807 170)  LC_5 Logic Functioning bit
 (46 10)  (808 170)  (808 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (813 170)  (813 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (798 171)  (798 171)  LC_5 Logic Functioning bit
 (39 11)  (801 171)  (801 171)  LC_5 Logic Functioning bit
 (41 11)  (803 171)  (803 171)  LC_5 Logic Functioning bit
 (42 11)  (804 171)  (804 171)  LC_5 Logic Functioning bit
 (14 12)  (776 172)  (776 172)  routing T_15_10.wire_logic_cluster/lc_0/out <X> T_15_10.lc_trk_g3_0
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 172)  (780 172)  routing T_15_10.wire_logic_cluster/lc_1/out <X> T_15_10.lc_trk_g3_1
 (27 12)  (789 172)  (789 172)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 172)  (791 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 172)  (792 172)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 172)  (794 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 172)  (798 172)  LC_6 Logic Functioning bit
 (39 12)  (801 172)  (801 172)  LC_6 Logic Functioning bit
 (41 12)  (803 172)  (803 172)  LC_6 Logic Functioning bit
 (42 12)  (804 172)  (804 172)  LC_6 Logic Functioning bit
 (44 12)  (806 172)  (806 172)  LC_6 Logic Functioning bit
 (45 12)  (807 172)  (807 172)  LC_6 Logic Functioning bit
 (51 12)  (813 172)  (813 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (779 173)  (779 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 173)  (792 173)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 173)  (798 173)  LC_6 Logic Functioning bit
 (39 13)  (801 173)  (801 173)  LC_6 Logic Functioning bit
 (41 13)  (803 173)  (803 173)  LC_6 Logic Functioning bit
 (42 13)  (804 173)  (804 173)  LC_6 Logic Functioning bit
 (47 13)  (809 173)  (809 173)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 174)  (776 174)  routing T_15_10.wire_logic_cluster/lc_4/out <X> T_15_10.lc_trk_g3_4
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 174)  (780 174)  routing T_15_10.wire_logic_cluster/lc_5/out <X> T_15_10.lc_trk_g3_5
 (21 14)  (783 174)  (783 174)  routing T_15_10.wire_logic_cluster/lc_7/out <X> T_15_10.lc_trk_g3_7
 (22 14)  (784 174)  (784 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 174)  (789 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 174)  (790 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 174)  (791 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 174)  (792 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 174)  (798 174)  LC_7 Logic Functioning bit
 (39 14)  (801 174)  (801 174)  LC_7 Logic Functioning bit
 (41 14)  (803 174)  (803 174)  LC_7 Logic Functioning bit
 (42 14)  (804 174)  (804 174)  LC_7 Logic Functioning bit
 (44 14)  (806 174)  (806 174)  LC_7 Logic Functioning bit
 (45 14)  (807 174)  (807 174)  LC_7 Logic Functioning bit
 (46 14)  (808 174)  (808 174)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (762 175)  (762 175)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 175)  (763 175)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 175)  (779 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 175)  (792 175)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 175)  (798 175)  LC_7 Logic Functioning bit
 (39 15)  (801 175)  (801 175)  LC_7 Logic Functioning bit
 (41 15)  (803 175)  (803 175)  LC_7 Logic Functioning bit
 (42 15)  (804 175)  (804 175)  LC_7 Logic Functioning bit
 (53 15)  (815 175)  (815 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_10

 (21 0)  (837 160)  (837 160)  routing T_16_10.bnr_op_3 <X> T_16_10.lc_trk_g0_3
 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g1_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 160)  (850 160)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (37 0)  (853 160)  (853 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (41 0)  (857 160)  (857 160)  LC_0 Logic Functioning bit
 (43 0)  (859 160)  (859 160)  LC_0 Logic Functioning bit
 (21 1)  (837 161)  (837 161)  routing T_16_10.bnr_op_3 <X> T_16_10.lc_trk_g0_3
 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 161)  (839 161)  routing T_16_10.sp4_h_r_2 <X> T_16_10.lc_trk_g0_2
 (24 1)  (840 161)  (840 161)  routing T_16_10.sp4_h_r_2 <X> T_16_10.lc_trk_g0_2
 (25 1)  (841 161)  (841 161)  routing T_16_10.sp4_h_r_2 <X> T_16_10.lc_trk_g0_2
 (27 1)  (843 161)  (843 161)  routing T_16_10.lc_trk_g1_1 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 161)  (847 161)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (38 1)  (854 161)  (854 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (40 1)  (856 161)  (856 161)  LC_0 Logic Functioning bit
 (41 1)  (857 161)  (857 161)  LC_0 Logic Functioning bit
 (42 1)  (858 161)  (858 161)  LC_0 Logic Functioning bit
 (43 1)  (859 161)  (859 161)  LC_0 Logic Functioning bit
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (834 162)  (834 162)  routing T_16_10.bnr_op_5 <X> T_16_10.lc_trk_g0_5
 (25 2)  (841 162)  (841 162)  routing T_16_10.bnr_op_6 <X> T_16_10.lc_trk_g0_6
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g1_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 162)  (849 162)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (37 2)  (853 162)  (853 162)  LC_1 Logic Functioning bit
 (38 2)  (854 162)  (854 162)  LC_1 Logic Functioning bit
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (40 2)  (856 162)  (856 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (42 2)  (858 162)  (858 162)  LC_1 Logic Functioning bit
 (43 2)  (859 162)  (859 162)  LC_1 Logic Functioning bit
 (0 3)  (816 163)  (816 163)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (18 3)  (834 163)  (834 163)  routing T_16_10.bnr_op_5 <X> T_16_10.lc_trk_g0_5
 (22 3)  (838 163)  (838 163)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (841 163)  (841 163)  routing T_16_10.bnr_op_6 <X> T_16_10.lc_trk_g0_6
 (26 3)  (842 163)  (842 163)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 163)  (843 163)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 163)  (848 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 163)  (851 163)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.input_2_1
 (36 3)  (852 163)  (852 163)  LC_1 Logic Functioning bit
 (37 3)  (853 163)  (853 163)  LC_1 Logic Functioning bit
 (38 3)  (854 163)  (854 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (40 3)  (856 163)  (856 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (43 3)  (859 163)  (859 163)  LC_1 Logic Functioning bit
 (14 4)  (830 164)  (830 164)  routing T_16_10.bnr_op_0 <X> T_16_10.lc_trk_g1_0
 (17 4)  (833 164)  (833 164)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (834 164)  (834 164)  routing T_16_10.bnr_op_1 <X> T_16_10.lc_trk_g1_1
 (25 4)  (841 164)  (841 164)  routing T_16_10.bnr_op_2 <X> T_16_10.lc_trk_g1_2
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g1_0 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 164)  (847 164)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 164)  (856 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (50 4)  (866 164)  (866 164)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 165)  (830 165)  routing T_16_10.bnr_op_0 <X> T_16_10.lc_trk_g1_0
 (17 5)  (833 165)  (833 165)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (834 165)  (834 165)  routing T_16_10.bnr_op_1 <X> T_16_10.lc_trk_g1_1
 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (841 165)  (841 165)  routing T_16_10.bnr_op_2 <X> T_16_10.lc_trk_g1_2
 (26 5)  (842 165)  (842 165)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 165)  (843 165)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 165)  (844 165)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 165)  (847 165)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (51 5)  (867 165)  (867 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (825 166)  (825 166)  routing T_16_10.sp4_h_r_1 <X> T_16_10.sp4_h_l_41
 (10 6)  (826 166)  (826 166)  routing T_16_10.sp4_h_r_1 <X> T_16_10.sp4_h_l_41
 (13 6)  (829 166)  (829 166)  routing T_16_10.sp4_h_r_5 <X> T_16_10.sp4_v_t_40
 (21 6)  (837 166)  (837 166)  routing T_16_10.bnr_op_7 <X> T_16_10.lc_trk_g1_7
 (22 6)  (838 166)  (838 166)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (841 166)  (841 166)  routing T_16_10.bnr_op_6 <X> T_16_10.lc_trk_g1_6
 (26 6)  (842 166)  (842 166)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 166)  (843 166)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 166)  (846 166)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 166)  (847 166)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (37 6)  (853 166)  (853 166)  LC_3 Logic Functioning bit
 (38 6)  (854 166)  (854 166)  LC_3 Logic Functioning bit
 (39 6)  (855 166)  (855 166)  LC_3 Logic Functioning bit
 (41 6)  (857 166)  (857 166)  LC_3 Logic Functioning bit
 (43 6)  (859 166)  (859 166)  LC_3 Logic Functioning bit
 (5 7)  (821 167)  (821 167)  routing T_16_10.sp4_h_l_38 <X> T_16_10.sp4_v_t_38
 (12 7)  (828 167)  (828 167)  routing T_16_10.sp4_h_r_5 <X> T_16_10.sp4_v_t_40
 (21 7)  (837 167)  (837 167)  routing T_16_10.bnr_op_7 <X> T_16_10.lc_trk_g1_7
 (22 7)  (838 167)  (838 167)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (841 167)  (841 167)  routing T_16_10.bnr_op_6 <X> T_16_10.lc_trk_g1_6
 (29 7)  (845 167)  (845 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 167)  (846 167)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 167)  (847 167)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 167)  (852 167)  LC_3 Logic Functioning bit
 (37 7)  (853 167)  (853 167)  LC_3 Logic Functioning bit
 (38 7)  (854 167)  (854 167)  LC_3 Logic Functioning bit
 (39 7)  (855 167)  (855 167)  LC_3 Logic Functioning bit
 (40 7)  (856 167)  (856 167)  LC_3 Logic Functioning bit
 (41 7)  (857 167)  (857 167)  LC_3 Logic Functioning bit
 (42 7)  (858 167)  (858 167)  LC_3 Logic Functioning bit
 (43 7)  (859 167)  (859 167)  LC_3 Logic Functioning bit
 (12 8)  (828 168)  (828 168)  routing T_16_10.sp4_v_t_45 <X> T_16_10.sp4_h_r_8
 (14 8)  (830 168)  (830 168)  routing T_16_10.rgt_op_0 <X> T_16_10.lc_trk_g2_0
 (16 8)  (832 168)  (832 168)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g2_1
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 168)  (834 168)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g2_1
 (28 8)  (844 168)  (844 168)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 168)  (849 168)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 168)  (850 168)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (37 8)  (853 168)  (853 168)  LC_4 Logic Functioning bit
 (38 8)  (854 168)  (854 168)  LC_4 Logic Functioning bit
 (41 8)  (857 168)  (857 168)  LC_4 Logic Functioning bit
 (42 8)  (858 168)  (858 168)  LC_4 Logic Functioning bit
 (43 8)  (859 168)  (859 168)  LC_4 Logic Functioning bit
 (50 8)  (866 168)  (866 168)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (868 168)  (868 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (831 169)  (831 169)  routing T_16_10.rgt_op_0 <X> T_16_10.lc_trk_g2_0
 (17 9)  (833 169)  (833 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (834 169)  (834 169)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g2_1
 (28 9)  (844 169)  (844 169)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 169)  (845 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 169)  (852 169)  LC_4 Logic Functioning bit
 (37 9)  (853 169)  (853 169)  LC_4 Logic Functioning bit
 (38 9)  (854 169)  (854 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (40 9)  (856 169)  (856 169)  LC_4 Logic Functioning bit
 (42 9)  (858 169)  (858 169)  LC_4 Logic Functioning bit
 (43 9)  (859 169)  (859 169)  LC_4 Logic Functioning bit
 (14 12)  (830 172)  (830 172)  routing T_16_10.wire_logic_cluster/lc_0/out <X> T_16_10.lc_trk_g3_0
 (21 12)  (837 172)  (837 172)  routing T_16_10.sp4_v_t_14 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 172)  (839 172)  routing T_16_10.sp4_v_t_14 <X> T_16_10.lc_trk_g3_3
 (27 12)  (843 172)  (843 172)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 172)  (846 172)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 172)  (847 172)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 172)  (852 172)  LC_6 Logic Functioning bit
 (37 12)  (853 172)  (853 172)  LC_6 Logic Functioning bit
 (38 12)  (854 172)  (854 172)  LC_6 Logic Functioning bit
 (39 12)  (855 172)  (855 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (43 12)  (859 172)  (859 172)  LC_6 Logic Functioning bit
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 173)  (846 173)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 173)  (852 173)  LC_6 Logic Functioning bit
 (37 13)  (853 173)  (853 173)  LC_6 Logic Functioning bit
 (38 13)  (854 173)  (854 173)  LC_6 Logic Functioning bit
 (39 13)  (855 173)  (855 173)  LC_6 Logic Functioning bit
 (41 13)  (857 173)  (857 173)  LC_6 Logic Functioning bit
 (43 13)  (859 173)  (859 173)  LC_6 Logic Functioning bit
 (25 14)  (841 174)  (841 174)  routing T_16_10.wire_logic_cluster/lc_6/out <X> T_16_10.lc_trk_g3_6
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (856 174)  (856 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (42 14)  (858 174)  (858 174)  LC_7 Logic Functioning bit
 (43 14)  (859 174)  (859 174)  LC_7 Logic Functioning bit
 (47 14)  (863 174)  (863 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (821 175)  (821 175)  routing T_16_10.sp4_h_l_44 <X> T_16_10.sp4_v_t_44
 (22 15)  (838 175)  (838 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 175)  (856 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit
 (42 15)  (858 175)  (858 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit
 (48 15)  (864 175)  (864 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_10

 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (46 0)  (920 160)  (920 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (41 1)  (915 161)  (915 161)  LC_0 Logic Functioning bit
 (42 1)  (916 161)  (916 161)  LC_0 Logic Functioning bit
 (49 1)  (923 161)  (923 161)  Carry_In_Mux bit 

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 163)  (874 163)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (12 3)  (886 163)  (886 163)  routing T_17_10.sp4_h_l_39 <X> T_17_10.sp4_v_t_39
 (1 4)  (875 164)  (875 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (888 164)  (888 164)  routing T_17_10.sp4_h_l_5 <X> T_17_10.lc_trk_g1_0
 (21 4)  (895 164)  (895 164)  routing T_17_10.sp12_h_r_3 <X> T_17_10.lc_trk_g1_3
 (22 4)  (896 164)  (896 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 164)  (898 164)  routing T_17_10.sp12_h_r_3 <X> T_17_10.lc_trk_g1_3
 (0 5)  (874 165)  (874 165)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (1 5)  (875 165)  (875 165)  routing T_17_10.lc_trk_g1_3 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (14 5)  (888 165)  (888 165)  routing T_17_10.sp4_h_l_5 <X> T_17_10.lc_trk_g1_0
 (15 5)  (889 165)  (889 165)  routing T_17_10.sp4_h_l_5 <X> T_17_10.lc_trk_g1_0
 (16 5)  (890 165)  (890 165)  routing T_17_10.sp4_h_l_5 <X> T_17_10.lc_trk_g1_0
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (895 165)  (895 165)  routing T_17_10.sp12_h_r_3 <X> T_17_10.lc_trk_g1_3
 (11 6)  (885 166)  (885 166)  routing T_17_10.sp4_h_l_37 <X> T_17_10.sp4_v_t_40
 (15 6)  (889 166)  (889 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (16 6)  (890 166)  (890 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 166)  (892 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (18 7)  (892 167)  (892 167)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (5 11)  (879 171)  (879 171)  routing T_17_10.sp4_h_l_43 <X> T_17_10.sp4_v_t_43
 (19 13)  (893 173)  (893 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 175)  (874 175)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r


LogicTile_18_10

 (15 1)  (943 161)  (943 161)  routing T_18_10.bot_op_0 <X> T_18_10.lc_trk_g0_0
 (17 1)  (945 161)  (945 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 163)  (928 163)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (21 6)  (949 166)  (949 166)  routing T_18_10.wire_logic_cluster/lc_7/out <X> T_18_10.lc_trk_g1_7
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (944 168)  (944 168)  routing T_18_10.sp4_v_t_12 <X> T_18_10.lc_trk_g2_1
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 168)  (946 168)  routing T_18_10.sp4_v_t_12 <X> T_18_10.lc_trk_g2_1
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 170)  (946 170)  routing T_18_10.wire_logic_cluster/lc_5/out <X> T_18_10.lc_trk_g2_5
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (38 10)  (966 170)  (966 170)  LC_5 Logic Functioning bit
 (41 10)  (969 170)  (969 170)  LC_5 Logic Functioning bit
 (43 10)  (971 170)  (971 170)  LC_5 Logic Functioning bit
 (45 10)  (973 170)  (973 170)  LC_5 Logic Functioning bit
 (46 10)  (974 170)  (974 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (964 171)  (964 171)  LC_5 Logic Functioning bit
 (38 11)  (966 171)  (966 171)  LC_5 Logic Functioning bit
 (41 11)  (969 171)  (969 171)  LC_5 Logic Functioning bit
 (43 11)  (971 171)  (971 171)  LC_5 Logic Functioning bit
 (26 12)  (954 172)  (954 172)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 172)  (956 172)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 172)  (958 172)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 172)  (961 172)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 172)  (968 172)  LC_6 Logic Functioning bit
 (41 12)  (969 172)  (969 172)  LC_6 Logic Functioning bit
 (42 12)  (970 172)  (970 172)  LC_6 Logic Functioning bit
 (43 12)  (971 172)  (971 172)  LC_6 Logic Functioning bit
 (47 12)  (975 172)  (975 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (954 173)  (954 173)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 173)  (955 173)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 173)  (957 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 173)  (965 173)  LC_6 Logic Functioning bit
 (39 13)  (967 173)  (967 173)  LC_6 Logic Functioning bit
 (40 13)  (968 173)  (968 173)  LC_6 Logic Functioning bit
 (41 13)  (969 173)  (969 173)  LC_6 Logic Functioning bit
 (42 13)  (970 173)  (970 173)  LC_6 Logic Functioning bit
 (43 13)  (971 173)  (971 173)  LC_6 Logic Functioning bit
 (53 13)  (981 173)  (981 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (954 174)  (954 174)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (41 14)  (969 174)  (969 174)  LC_7 Logic Functioning bit
 (43 14)  (971 174)  (971 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (28 15)  (956 175)  (956 175)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 175)  (965 175)  LC_7 Logic Functioning bit
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit
 (40 15)  (968 175)  (968 175)  LC_7 Logic Functioning bit
 (42 15)  (970 175)  (970 175)  LC_7 Logic Functioning bit


LogicTile_21_10

 (19 4)  (1109 164)  (1109 164)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1309 161)  (1309 161)  routing T_25_10.sp12_h_l_23 <X> T_25_10.sp12_v_b_0
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (3 7)  (1309 167)  (1309 167)  routing T_25_10.sp12_h_l_23 <X> T_25_10.sp12_v_t_23
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (21 8)  (1327 168)  (1327 168)  routing T_25_10.sp12_v_t_0 <X> T_25_10.lc_trk_g2_3
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1330 168)  (1330 168)  routing T_25_10.sp12_v_t_0 <X> T_25_10.lc_trk_g2_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp12_v_t_0 <X> T_25_10.lc_trk_g2_3
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (38 9)  (1344 169)  (1344 169)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 174)  (1324 174)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_v_b_37 <X> T_25_10.lc_trk_g3_5


LogicTile_26_10

 (13 8)  (1361 168)  (1361 168)  routing T_26_10.sp4_v_t_45 <X> T_26_10.sp4_v_b_8


IO_Tile_0_9

 (13 3)  (4 147)  (4 147)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_b_1
 (14 3)  (3 147)  (3 147)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_b_1
 (11 6)  (6 150)  (6 150)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_t_14
 (12 6)  (5 150)  (5 150)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_t_14


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (4 3)  (130 147)  (130 147)  routing T_3_9.sp4_h_r_4 <X> T_3_9.sp4_h_l_37
 (6 3)  (132 147)  (132 147)  routing T_3_9.sp4_h_r_4 <X> T_3_9.sp4_h_l_37


LogicTile_4_9

 (8 10)  (188 154)  (188 154)  routing T_4_9.sp4_h_r_11 <X> T_4_9.sp4_h_l_42
 (10 10)  (190 154)  (190 154)  routing T_4_9.sp4_h_r_11 <X> T_4_9.sp4_h_l_42


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (9 6)  (351 150)  (351 150)  routing T_7_9.sp4_h_r_1 <X> T_7_9.sp4_h_l_41
 (10 6)  (352 150)  (352 150)  routing T_7_9.sp4_h_r_1 <X> T_7_9.sp4_h_l_41


RAM_Tile_8_9

 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 146)  (396 146)  routing T_8_9.lc_trk_g2_0 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 147)  (398 147)  routing T_8_9.lc_trk_g2_0 <X> T_8_9.wire_bram/ram/RCLK
 (12 4)  (408 148)  (408 148)  routing T_8_9.sp4_v_t_40 <X> T_8_9.sp4_h_r_5
 (25 4)  (421 148)  (421 148)  routing T_8_9.sp12_h_l_1 <X> T_8_9.lc_trk_g1_2
 (12 5)  (408 149)  (408 149)  routing T_8_9.sp4_h_r_5 <X> T_8_9.sp4_v_b_5
 (22 5)  (418 149)  (418 149)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_1 lc_trk_g1_2
 (24 5)  (420 149)  (420 149)  routing T_8_9.sp12_h_l_1 <X> T_8_9.lc_trk_g1_2
 (25 5)  (421 149)  (421 149)  routing T_8_9.sp12_h_l_1 <X> T_8_9.lc_trk_g1_2
 (3 6)  (399 150)  (399 150)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_v_t_23
 (15 6)  (411 150)  (411 150)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g1_5
 (16 6)  (412 150)  (412 150)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g1_5
 (17 6)  (413 150)  (413 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (414 151)  (414 151)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g1_5
 (27 8)  (423 152)  (423 152)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (39 8)  (435 152)  (435 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (14 9)  (410 153)  (410 153)  routing T_8_9.sp4_r_v_b_32 <X> T_8_9.lc_trk_g2_0
 (17 9)  (413 153)  (413 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (426 153)  (426 153)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_bram/ram/WDATA_11
 (7 10)  (403 154)  (403 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (19 13)  (415 157)  (415 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (11 15)  (407 159)  (407 159)  routing T_8_9.sp4_h_r_11 <X> T_8_9.sp4_h_l_46


LogicTile_9_9

 (9 1)  (447 145)  (447 145)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_1
 (10 1)  (448 145)  (448 145)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_1
 (10 9)  (448 153)  (448 153)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_b_7
 (11 10)  (449 154)  (449 154)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_t_45
 (13 10)  (451 154)  (451 154)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_t_45
 (12 11)  (450 155)  (450 155)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_t_45
 (6 14)  (444 158)  (444 158)  routing T_9_9.sp4_v_b_6 <X> T_9_9.sp4_v_t_44
 (5 15)  (443 159)  (443 159)  routing T_9_9.sp4_v_b_6 <X> T_9_9.sp4_v_t_44


LogicTile_10_9

 (19 14)  (511 158)  (511 158)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_9

 (0 2)  (546 146)  (546 146)  routing T_11_9.glb_netwk_3 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (2 2)  (548 146)  (548 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (563 146)  (563 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (546 147)  (546 147)  routing T_11_9.glb_netwk_3 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (18 3)  (564 147)  (564 147)  routing T_11_9.sp4_r_v_b_29 <X> T_11_9.lc_trk_g0_5
 (3 6)  (549 150)  (549 150)  routing T_11_9.sp12_h_r_0 <X> T_11_9.sp12_v_t_23
 (3 7)  (549 151)  (549 151)  routing T_11_9.sp12_h_r_0 <X> T_11_9.sp12_v_t_23
 (26 8)  (572 152)  (572 152)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 152)  (575 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 152)  (576 152)  routing T_11_9.lc_trk_g0_5 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 152)  (577 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 152)  (578 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 152)  (579 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 152)  (580 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 152)  (582 152)  LC_4 Logic Functioning bit
 (37 8)  (583 152)  (583 152)  LC_4 Logic Functioning bit
 (38 8)  (584 152)  (584 152)  LC_4 Logic Functioning bit
 (39 8)  (585 152)  (585 152)  LC_4 Logic Functioning bit
 (41 8)  (587 152)  (587 152)  LC_4 Logic Functioning bit
 (43 8)  (589 152)  (589 152)  LC_4 Logic Functioning bit
 (47 8)  (593 152)  (593 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (572 153)  (572 153)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 153)  (573 153)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 153)  (574 153)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 153)  (575 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 153)  (582 153)  LC_4 Logic Functioning bit
 (38 9)  (584 153)  (584 153)  LC_4 Logic Functioning bit
 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (560 154)  (560 154)  routing T_11_9.sp12_v_t_3 <X> T_11_9.lc_trk_g2_4
 (31 10)  (577 154)  (577 154)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 154)  (578 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 154)  (579 154)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 154)  (582 154)  LC_5 Logic Functioning bit
 (37 10)  (583 154)  (583 154)  LC_5 Logic Functioning bit
 (38 10)  (584 154)  (584 154)  LC_5 Logic Functioning bit
 (39 10)  (585 154)  (585 154)  LC_5 Logic Functioning bit
 (45 10)  (591 154)  (591 154)  LC_5 Logic Functioning bit
 (14 11)  (560 155)  (560 155)  routing T_11_9.sp12_v_t_3 <X> T_11_9.lc_trk_g2_4
 (15 11)  (561 155)  (561 155)  routing T_11_9.sp12_v_t_3 <X> T_11_9.lc_trk_g2_4
 (17 11)  (563 155)  (563 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (36 11)  (582 155)  (582 155)  LC_5 Logic Functioning bit
 (37 11)  (583 155)  (583 155)  LC_5 Logic Functioning bit
 (38 11)  (584 155)  (584 155)  LC_5 Logic Functioning bit
 (39 11)  (585 155)  (585 155)  LC_5 Logic Functioning bit
 (46 11)  (592 155)  (592 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 14)  (568 158)  (568 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 158)  (569 158)  routing T_11_9.sp4_v_b_47 <X> T_11_9.lc_trk_g3_7
 (24 14)  (570 158)  (570 158)  routing T_11_9.sp4_v_b_47 <X> T_11_9.lc_trk_g3_7
 (17 15)  (563 159)  (563 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_9

 (11 15)  (611 159)  (611 159)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_h_l_46
 (13 15)  (613 159)  (613 159)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_h_l_46


LogicTile_13_9

 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 144)  (687 144)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 144)  (688 144)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (37 0)  (691 144)  (691 144)  LC_0 Logic Functioning bit
 (38 0)  (692 144)  (692 144)  LC_0 Logic Functioning bit
 (39 0)  (693 144)  (693 144)  LC_0 Logic Functioning bit
 (45 0)  (699 144)  (699 144)  LC_0 Logic Functioning bit
 (31 1)  (685 145)  (685 145)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 145)  (690 145)  LC_0 Logic Functioning bit
 (37 1)  (691 145)  (691 145)  LC_0 Logic Functioning bit
 (38 1)  (692 145)  (692 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (51 1)  (705 145)  (705 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 146)  (654 146)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 147)  (654 147)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (25 12)  (679 156)  (679 156)  routing T_13_9.sp4_h_r_34 <X> T_13_9.lc_trk_g3_2
 (22 13)  (676 157)  (676 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 157)  (677 157)  routing T_13_9.sp4_h_r_34 <X> T_13_9.lc_trk_g3_2
 (24 13)  (678 157)  (678 157)  routing T_13_9.sp4_h_r_34 <X> T_13_9.lc_trk_g3_2


LogicTile_14_9

 (22 1)  (730 145)  (730 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 145)  (731 145)  routing T_14_9.sp4_v_b_18 <X> T_14_9.lc_trk_g0_2
 (24 1)  (732 145)  (732 145)  routing T_14_9.sp4_v_b_18 <X> T_14_9.lc_trk_g0_2
 (0 2)  (708 146)  (708 146)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 147)  (708 147)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 3)  (710 147)  (710 147)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (1 4)  (709 148)  (709 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 149)  (709 149)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.wire_logic_cluster/lc_7/cen
 (17 6)  (725 150)  (725 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (739 150)  (739 150)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 150)  (740 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 150)  (742 150)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 150)  (744 150)  LC_3 Logic Functioning bit
 (37 6)  (745 150)  (745 150)  LC_3 Logic Functioning bit
 (38 6)  (746 150)  (746 150)  LC_3 Logic Functioning bit
 (39 6)  (747 150)  (747 150)  LC_3 Logic Functioning bit
 (45 6)  (753 150)  (753 150)  LC_3 Logic Functioning bit
 (52 6)  (760 150)  (760 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (726 151)  (726 151)  routing T_14_9.sp4_r_v_b_29 <X> T_14_9.lc_trk_g1_5
 (36 7)  (744 151)  (744 151)  LC_3 Logic Functioning bit
 (37 7)  (745 151)  (745 151)  LC_3 Logic Functioning bit
 (38 7)  (746 151)  (746 151)  LC_3 Logic Functioning bit
 (39 7)  (747 151)  (747 151)  LC_3 Logic Functioning bit
 (44 7)  (752 151)  (752 151)  LC_3 Logic Functioning bit
 (15 9)  (723 153)  (723 153)  routing T_14_9.sp4_v_t_29 <X> T_14_9.lc_trk_g2_0
 (16 9)  (724 153)  (724 153)  routing T_14_9.sp4_v_t_29 <X> T_14_9.lc_trk_g2_0
 (17 9)  (725 153)  (725 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 12)  (725 156)  (725 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (708 158)  (708 158)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 158)  (709 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 158)  (724 158)  routing T_14_9.sp4_v_t_16 <X> T_14_9.lc_trk_g3_5
 (17 14)  (725 158)  (725 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 158)  (726 158)  routing T_14_9.sp4_v_t_16 <X> T_14_9.lc_trk_g3_5
 (32 14)  (740 158)  (740 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 158)  (741 158)  routing T_14_9.lc_trk_g2_0 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 158)  (744 158)  LC_7 Logic Functioning bit
 (37 14)  (745 158)  (745 158)  LC_7 Logic Functioning bit
 (38 14)  (746 158)  (746 158)  LC_7 Logic Functioning bit
 (39 14)  (747 158)  (747 158)  LC_7 Logic Functioning bit
 (45 14)  (753 158)  (753 158)  LC_7 Logic Functioning bit
 (0 15)  (708 159)  (708 159)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 159)  (709 159)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (36 15)  (744 159)  (744 159)  LC_7 Logic Functioning bit
 (37 15)  (745 159)  (745 159)  LC_7 Logic Functioning bit
 (38 15)  (746 159)  (746 159)  LC_7 Logic Functioning bit
 (39 15)  (747 159)  (747 159)  LC_7 Logic Functioning bit
 (53 15)  (761 159)  (761 159)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_9

 (16 0)  (778 144)  (778 144)  routing T_15_9.sp4_v_b_1 <X> T_15_9.lc_trk_g0_1
 (17 0)  (779 144)  (779 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (780 144)  (780 144)  routing T_15_9.sp4_v_b_1 <X> T_15_9.lc_trk_g0_1
 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 146)  (776 146)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (29 2)  (791 146)  (791 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 146)  (792 146)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 146)  (793 146)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 146)  (796 146)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 146)  (798 146)  LC_1 Logic Functioning bit
 (37 2)  (799 146)  (799 146)  LC_1 Logic Functioning bit
 (38 2)  (800 146)  (800 146)  LC_1 Logic Functioning bit
 (39 2)  (801 146)  (801 146)  LC_1 Logic Functioning bit
 (41 2)  (803 146)  (803 146)  LC_1 Logic Functioning bit
 (43 2)  (805 146)  (805 146)  LC_1 Logic Functioning bit
 (0 3)  (762 147)  (762 147)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (15 3)  (777 147)  (777 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (16 3)  (778 147)  (778 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (17 3)  (779 147)  (779 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (37 3)  (799 147)  (799 147)  LC_1 Logic Functioning bit
 (38 3)  (800 147)  (800 147)  LC_1 Logic Functioning bit
 (39 3)  (801 147)  (801 147)  LC_1 Logic Functioning bit
 (41 3)  (803 147)  (803 147)  LC_1 Logic Functioning bit
 (43 3)  (805 147)  (805 147)  LC_1 Logic Functioning bit
 (9 4)  (771 148)  (771 148)  routing T_15_9.sp4_v_t_41 <X> T_15_9.sp4_h_r_4
 (21 4)  (783 148)  (783 148)  routing T_15_9.wire_logic_cluster/lc_3/out <X> T_15_9.lc_trk_g1_3
 (22 4)  (784 148)  (784 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 148)  (791 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 148)  (794 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 148)  (795 148)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 148)  (796 148)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 148)  (798 148)  LC_2 Logic Functioning bit
 (37 4)  (799 148)  (799 148)  LC_2 Logic Functioning bit
 (38 4)  (800 148)  (800 148)  LC_2 Logic Functioning bit
 (39 4)  (801 148)  (801 148)  LC_2 Logic Functioning bit
 (40 4)  (802 148)  (802 148)  LC_2 Logic Functioning bit
 (50 4)  (812 148)  (812 148)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (789 149)  (789 149)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 149)  (790 149)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 149)  (791 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 149)  (798 149)  LC_2 Logic Functioning bit
 (37 5)  (799 149)  (799 149)  LC_2 Logic Functioning bit
 (38 5)  (800 149)  (800 149)  LC_2 Logic Functioning bit
 (39 5)  (801 149)  (801 149)  LC_2 Logic Functioning bit
 (15 6)  (777 150)  (777 150)  routing T_15_9.sp4_h_r_5 <X> T_15_9.lc_trk_g1_5
 (16 6)  (778 150)  (778 150)  routing T_15_9.sp4_h_r_5 <X> T_15_9.lc_trk_g1_5
 (17 6)  (779 150)  (779 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (788 150)  (788 150)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 150)  (789 150)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 150)  (791 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 150)  (794 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 150)  (795 150)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 150)  (796 150)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 150)  (798 150)  LC_3 Logic Functioning bit
 (38 6)  (800 150)  (800 150)  LC_3 Logic Functioning bit
 (45 6)  (807 150)  (807 150)  LC_3 Logic Functioning bit
 (48 6)  (810 150)  (810 150)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (812 150)  (812 150)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (780 151)  (780 151)  routing T_15_9.sp4_h_r_5 <X> T_15_9.lc_trk_g1_5
 (27 7)  (789 151)  (789 151)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 151)  (790 151)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 151)  (791 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 151)  (792 151)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 151)  (793 151)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 151)  (798 151)  LC_3 Logic Functioning bit
 (38 7)  (800 151)  (800 151)  LC_3 Logic Functioning bit
 (39 7)  (801 151)  (801 151)  LC_3 Logic Functioning bit
 (47 7)  (809 151)  (809 151)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (32 8)  (794 152)  (794 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 152)  (795 152)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 152)  (796 152)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 152)  (798 152)  LC_4 Logic Functioning bit
 (37 8)  (799 152)  (799 152)  LC_4 Logic Functioning bit
 (38 8)  (800 152)  (800 152)  LC_4 Logic Functioning bit
 (39 8)  (801 152)  (801 152)  LC_4 Logic Functioning bit
 (45 8)  (807 152)  (807 152)  LC_4 Logic Functioning bit
 (36 9)  (798 153)  (798 153)  LC_4 Logic Functioning bit
 (37 9)  (799 153)  (799 153)  LC_4 Logic Functioning bit
 (38 9)  (800 153)  (800 153)  LC_4 Logic Functioning bit
 (39 9)  (801 153)  (801 153)  LC_4 Logic Functioning bit
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (16 12)  (778 156)  (778 156)  routing T_15_9.sp12_v_t_14 <X> T_15_9.lc_trk_g3_1
 (17 12)  (779 156)  (779 156)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (784 156)  (784 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 156)  (785 156)  routing T_15_9.sp12_v_b_19 <X> T_15_9.lc_trk_g3_3
 (14 13)  (776 157)  (776 157)  routing T_15_9.sp4_r_v_b_40 <X> T_15_9.lc_trk_g3_0
 (17 13)  (779 157)  (779 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (780 157)  (780 157)  routing T_15_9.sp12_v_t_14 <X> T_15_9.lc_trk_g3_1
 (21 13)  (783 157)  (783 157)  routing T_15_9.sp12_v_b_19 <X> T_15_9.lc_trk_g3_3
 (3 14)  (765 158)  (765 158)  routing T_15_9.sp12_h_r_1 <X> T_15_9.sp12_v_t_22
 (14 14)  (776 158)  (776 158)  routing T_15_9.wire_logic_cluster/lc_4/out <X> T_15_9.lc_trk_g3_4
 (3 15)  (765 159)  (765 159)  routing T_15_9.sp12_h_r_1 <X> T_15_9.sp12_v_t_22
 (17 15)  (779 159)  (779 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_9

 (28 0)  (844 144)  (844 144)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 144)  (850 144)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 144)  (852 144)  LC_0 Logic Functioning bit
 (37 0)  (853 144)  (853 144)  LC_0 Logic Functioning bit
 (38 0)  (854 144)  (854 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (43 0)  (859 144)  (859 144)  LC_0 Logic Functioning bit
 (22 1)  (838 145)  (838 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 145)  (839 145)  routing T_16_9.sp4_v_b_18 <X> T_16_9.lc_trk_g0_2
 (24 1)  (840 145)  (840 145)  routing T_16_9.sp4_v_b_18 <X> T_16_9.lc_trk_g0_2
 (28 1)  (844 145)  (844 145)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 145)  (846 145)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 145)  (847 145)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 145)  (848 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 145)  (849 145)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.input_2_0
 (34 1)  (850 145)  (850 145)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.input_2_0
 (36 1)  (852 145)  (852 145)  LC_0 Logic Functioning bit
 (37 1)  (853 145)  (853 145)  LC_0 Logic Functioning bit
 (38 1)  (854 145)  (854 145)  LC_0 Logic Functioning bit
 (39 1)  (855 145)  (855 145)  LC_0 Logic Functioning bit
 (41 1)  (857 145)  (857 145)  LC_0 Logic Functioning bit
 (42 1)  (858 145)  (858 145)  LC_0 Logic Functioning bit
 (43 1)  (859 145)  (859 145)  LC_0 Logic Functioning bit
 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (842 146)  (842 146)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 146)  (843 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 146)  (844 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 146)  (845 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 146)  (846 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g0_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 146)  (852 146)  LC_1 Logic Functioning bit
 (38 2)  (854 146)  (854 146)  LC_1 Logic Functioning bit
 (43 2)  (859 146)  (859 146)  LC_1 Logic Functioning bit
 (50 2)  (866 146)  (866 146)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (868 146)  (868 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (816 147)  (816 147)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (22 3)  (838 147)  (838 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 147)  (840 147)  routing T_16_9.top_op_6 <X> T_16_9.lc_trk_g0_6
 (25 3)  (841 147)  (841 147)  routing T_16_9.top_op_6 <X> T_16_9.lc_trk_g0_6
 (27 3)  (843 147)  (843 147)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 147)  (844 147)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 147)  (845 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 147)  (846 147)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 147)  (847 147)  routing T_16_9.lc_trk_g0_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 147)  (852 147)  LC_1 Logic Functioning bit
 (38 3)  (854 147)  (854 147)  LC_1 Logic Functioning bit
 (26 6)  (842 150)  (842 150)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 150)  (847 150)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 150)  (848 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 150)  (849 150)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 150)  (850 150)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 150)  (852 150)  LC_3 Logic Functioning bit
 (37 6)  (853 150)  (853 150)  LC_3 Logic Functioning bit
 (38 6)  (854 150)  (854 150)  LC_3 Logic Functioning bit
 (39 6)  (855 150)  (855 150)  LC_3 Logic Functioning bit
 (41 6)  (857 150)  (857 150)  LC_3 Logic Functioning bit
 (43 6)  (859 150)  (859 150)  LC_3 Logic Functioning bit
 (27 7)  (843 151)  (843 151)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 151)  (844 151)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 151)  (845 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 151)  (847 151)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 151)  (852 151)  LC_3 Logic Functioning bit
 (37 7)  (853 151)  (853 151)  LC_3 Logic Functioning bit
 (38 7)  (854 151)  (854 151)  LC_3 Logic Functioning bit
 (39 7)  (855 151)  (855 151)  LC_3 Logic Functioning bit
 (40 7)  (856 151)  (856 151)  LC_3 Logic Functioning bit
 (42 7)  (858 151)  (858 151)  LC_3 Logic Functioning bit
 (51 7)  (867 151)  (867 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (830 152)  (830 152)  routing T_16_9.rgt_op_0 <X> T_16_9.lc_trk_g2_0
 (21 8)  (837 152)  (837 152)  routing T_16_9.rgt_op_3 <X> T_16_9.lc_trk_g2_3
 (22 8)  (838 152)  (838 152)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 152)  (840 152)  routing T_16_9.rgt_op_3 <X> T_16_9.lc_trk_g2_3
 (15 9)  (831 153)  (831 153)  routing T_16_9.rgt_op_0 <X> T_16_9.lc_trk_g2_0
 (17 9)  (833 153)  (833 153)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (37 10)  (853 154)  (853 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (39 10)  (855 154)  (855 154)  LC_5 Logic Functioning bit
 (45 10)  (861 154)  (861 154)  LC_5 Logic Functioning bit
 (47 10)  (863 154)  (863 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (864 154)  (864 154)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (31 11)  (847 155)  (847 155)  routing T_16_9.lc_trk_g0_2 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (37 11)  (853 155)  (853 155)  LC_5 Logic Functioning bit
 (38 11)  (854 155)  (854 155)  LC_5 Logic Functioning bit
 (39 11)  (855 155)  (855 155)  LC_5 Logic Functioning bit
 (15 12)  (831 156)  (831 156)  routing T_16_9.rgt_op_1 <X> T_16_9.lc_trk_g3_1
 (17 12)  (833 156)  (833 156)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 156)  (834 156)  routing T_16_9.rgt_op_1 <X> T_16_9.lc_trk_g3_1
 (25 12)  (841 156)  (841 156)  routing T_16_9.rgt_op_2 <X> T_16_9.lc_trk_g3_2
 (27 12)  (843 156)  (843 156)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 156)  (844 156)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 156)  (845 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 156)  (846 156)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 156)  (849 156)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 156)  (852 156)  LC_6 Logic Functioning bit
 (38 12)  (854 156)  (854 156)  LC_6 Logic Functioning bit
 (51 12)  (867 156)  (867 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (838 157)  (838 157)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 157)  (840 157)  routing T_16_9.rgt_op_2 <X> T_16_9.lc_trk_g3_2
 (31 13)  (847 157)  (847 157)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 157)  (852 157)  LC_6 Logic Functioning bit
 (38 13)  (854 157)  (854 157)  LC_6 Logic Functioning bit
 (14 14)  (830 158)  (830 158)  routing T_16_9.rgt_op_4 <X> T_16_9.lc_trk_g3_4
 (21 14)  (837 158)  (837 158)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g3_7
 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 158)  (840 158)  routing T_16_9.rgt_op_7 <X> T_16_9.lc_trk_g3_7
 (15 15)  (831 159)  (831 159)  routing T_16_9.rgt_op_4 <X> T_16_9.lc_trk_g3_4
 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_17_9

 (27 0)  (901 144)  (901 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 144)  (902 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (42 0)  (916 144)  (916 144)  LC_0 Logic Functioning bit
 (44 0)  (918 144)  (918 144)  LC_0 Logic Functioning bit
 (45 0)  (919 144)  (919 144)  LC_0 Logic Functioning bit
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (39 1)  (913 145)  (913 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (50 1)  (924 145)  (924 145)  Carry_In_Mux bit 

 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 146)  (901 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 146)  (902 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (41 2)  (915 146)  (915 146)  LC_1 Logic Functioning bit
 (42 2)  (916 146)  (916 146)  LC_1 Logic Functioning bit
 (44 2)  (918 146)  (918 146)  LC_1 Logic Functioning bit
 (45 2)  (919 146)  (919 146)  LC_1 Logic Functioning bit
 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (39 3)  (913 147)  (913 147)  LC_1 Logic Functioning bit
 (41 3)  (915 147)  (915 147)  LC_1 Logic Functioning bit
 (42 3)  (916 147)  (916 147)  LC_1 Logic Functioning bit
 (0 4)  (874 148)  (874 148)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_7/cen
 (1 4)  (875 148)  (875 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (895 148)  (895 148)  routing T_17_9.wire_logic_cluster/lc_3/out <X> T_17_9.lc_trk_g1_3
 (22 4)  (896 148)  (896 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 148)  (899 148)  routing T_17_9.wire_logic_cluster/lc_2/out <X> T_17_9.lc_trk_g1_2
 (27 4)  (901 148)  (901 148)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 148)  (910 148)  LC_2 Logic Functioning bit
 (39 4)  (913 148)  (913 148)  LC_2 Logic Functioning bit
 (41 4)  (915 148)  (915 148)  LC_2 Logic Functioning bit
 (42 4)  (916 148)  (916 148)  LC_2 Logic Functioning bit
 (44 4)  (918 148)  (918 148)  LC_2 Logic Functioning bit
 (45 4)  (919 148)  (919 148)  LC_2 Logic Functioning bit
 (1 5)  (875 149)  (875 149)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_7/cen
 (22 5)  (896 149)  (896 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 149)  (904 149)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 149)  (910 149)  LC_2 Logic Functioning bit
 (39 5)  (913 149)  (913 149)  LC_2 Logic Functioning bit
 (41 5)  (915 149)  (915 149)  LC_2 Logic Functioning bit
 (42 5)  (916 149)  (916 149)  LC_2 Logic Functioning bit
 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (17 6)  (891 150)  (891 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 150)  (892 150)  routing T_17_9.wire_logic_cluster/lc_5/out <X> T_17_9.lc_trk_g1_5
 (25 6)  (899 150)  (899 150)  routing T_17_9.wire_logic_cluster/lc_6/out <X> T_17_9.lc_trk_g1_6
 (27 6)  (901 150)  (901 150)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (39 6)  (913 150)  (913 150)  LC_3 Logic Functioning bit
 (41 6)  (915 150)  (915 150)  LC_3 Logic Functioning bit
 (42 6)  (916 150)  (916 150)  LC_3 Logic Functioning bit
 (44 6)  (918 150)  (918 150)  LC_3 Logic Functioning bit
 (45 6)  (919 150)  (919 150)  LC_3 Logic Functioning bit
 (3 7)  (877 151)  (877 151)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (22 7)  (896 151)  (896 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 151)  (904 151)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 151)  (910 151)  LC_3 Logic Functioning bit
 (39 7)  (913 151)  (913 151)  LC_3 Logic Functioning bit
 (41 7)  (915 151)  (915 151)  LC_3 Logic Functioning bit
 (42 7)  (916 151)  (916 151)  LC_3 Logic Functioning bit
 (27 8)  (901 152)  (901 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 152)  (902 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 152)  (904 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (39 8)  (913 152)  (913 152)  LC_4 Logic Functioning bit
 (41 8)  (915 152)  (915 152)  LC_4 Logic Functioning bit
 (42 8)  (916 152)  (916 152)  LC_4 Logic Functioning bit
 (44 8)  (918 152)  (918 152)  LC_4 Logic Functioning bit
 (45 8)  (919 152)  (919 152)  LC_4 Logic Functioning bit
 (22 9)  (896 153)  (896 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 153)  (897 153)  routing T_17_9.sp4_h_l_15 <X> T_17_9.lc_trk_g2_2
 (24 9)  (898 153)  (898 153)  routing T_17_9.sp4_h_l_15 <X> T_17_9.lc_trk_g2_2
 (25 9)  (899 153)  (899 153)  routing T_17_9.sp4_h_l_15 <X> T_17_9.lc_trk_g2_2
 (36 9)  (910 153)  (910 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (41 9)  (915 153)  (915 153)  LC_4 Logic Functioning bit
 (42 9)  (916 153)  (916 153)  LC_4 Logic Functioning bit
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (901 154)  (901 154)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 154)  (903 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 154)  (904 154)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 154)  (906 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 154)  (910 154)  LC_5 Logic Functioning bit
 (39 10)  (913 154)  (913 154)  LC_5 Logic Functioning bit
 (41 10)  (915 154)  (915 154)  LC_5 Logic Functioning bit
 (42 10)  (916 154)  (916 154)  LC_5 Logic Functioning bit
 (44 10)  (918 154)  (918 154)  LC_5 Logic Functioning bit
 (45 10)  (919 154)  (919 154)  LC_5 Logic Functioning bit
 (14 11)  (888 155)  (888 155)  routing T_17_9.sp4_h_l_17 <X> T_17_9.lc_trk_g2_4
 (15 11)  (889 155)  (889 155)  routing T_17_9.sp4_h_l_17 <X> T_17_9.lc_trk_g2_4
 (16 11)  (890 155)  (890 155)  routing T_17_9.sp4_h_l_17 <X> T_17_9.lc_trk_g2_4
 (17 11)  (891 155)  (891 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (910 155)  (910 155)  LC_5 Logic Functioning bit
 (39 11)  (913 155)  (913 155)  LC_5 Logic Functioning bit
 (41 11)  (915 155)  (915 155)  LC_5 Logic Functioning bit
 (42 11)  (916 155)  (916 155)  LC_5 Logic Functioning bit
 (14 12)  (888 156)  (888 156)  routing T_17_9.wire_logic_cluster/lc_0/out <X> T_17_9.lc_trk_g3_0
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 156)  (892 156)  routing T_17_9.wire_logic_cluster/lc_1/out <X> T_17_9.lc_trk_g3_1
 (27 12)  (901 156)  (901 156)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 156)  (903 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 156)  (904 156)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 156)  (910 156)  LC_6 Logic Functioning bit
 (39 12)  (913 156)  (913 156)  LC_6 Logic Functioning bit
 (41 12)  (915 156)  (915 156)  LC_6 Logic Functioning bit
 (42 12)  (916 156)  (916 156)  LC_6 Logic Functioning bit
 (44 12)  (918 156)  (918 156)  LC_6 Logic Functioning bit
 (45 12)  (919 156)  (919 156)  LC_6 Logic Functioning bit
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 157)  (904 157)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 157)  (910 157)  LC_6 Logic Functioning bit
 (39 13)  (913 157)  (913 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (42 13)  (916 157)  (916 157)  LC_6 Logic Functioning bit
 (0 14)  (874 158)  (874 158)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 158)  (888 158)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g3_4
 (21 14)  (895 158)  (895 158)  routing T_17_9.wire_logic_cluster/lc_7/out <X> T_17_9.lc_trk_g3_7
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 158)  (901 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 158)  (902 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 158)  (903 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 158)  (904 158)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 158)  (906 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 158)  (910 158)  LC_7 Logic Functioning bit
 (39 14)  (913 158)  (913 158)  LC_7 Logic Functioning bit
 (41 14)  (915 158)  (915 158)  LC_7 Logic Functioning bit
 (42 14)  (916 158)  (916 158)  LC_7 Logic Functioning bit
 (44 14)  (918 158)  (918 158)  LC_7 Logic Functioning bit
 (45 14)  (919 158)  (919 158)  LC_7 Logic Functioning bit
 (1 15)  (875 159)  (875 159)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 159)  (891 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 159)  (904 159)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 159)  (910 159)  LC_7 Logic Functioning bit
 (39 15)  (913 159)  (913 159)  LC_7 Logic Functioning bit
 (41 15)  (915 159)  (915 159)  LC_7 Logic Functioning bit
 (42 15)  (916 159)  (916 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (31 0)  (959 144)  (959 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 144)  (961 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 144)  (964 144)  LC_0 Logic Functioning bit
 (37 0)  (965 144)  (965 144)  LC_0 Logic Functioning bit
 (38 0)  (966 144)  (966 144)  LC_0 Logic Functioning bit
 (39 0)  (967 144)  (967 144)  LC_0 Logic Functioning bit
 (45 0)  (973 144)  (973 144)  LC_0 Logic Functioning bit
 (36 1)  (964 145)  (964 145)  LC_0 Logic Functioning bit
 (37 1)  (965 145)  (965 145)  LC_0 Logic Functioning bit
 (38 1)  (966 145)  (966 145)  LC_0 Logic Functioning bit
 (39 1)  (967 145)  (967 145)  LC_0 Logic Functioning bit
 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (936 146)  (936 146)  routing T_18_9.sp4_v_t_36 <X> T_18_9.sp4_h_l_36
 (9 2)  (937 146)  (937 146)  routing T_18_9.sp4_v_t_36 <X> T_18_9.sp4_h_l_36
 (0 3)  (928 147)  (928 147)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (14 3)  (942 147)  (942 147)  routing T_18_9.sp12_h_r_20 <X> T_18_9.lc_trk_g0_4
 (16 3)  (944 147)  (944 147)  routing T_18_9.sp12_h_r_20 <X> T_18_9.lc_trk_g0_4
 (17 3)  (945 147)  (945 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (945 154)  (945 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 154)  (946 154)  routing T_18_9.wire_logic_cluster/lc_5/out <X> T_18_9.lc_trk_g2_5
 (31 10)  (959 154)  (959 154)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 154)  (960 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 154)  (964 154)  LC_5 Logic Functioning bit
 (37 10)  (965 154)  (965 154)  LC_5 Logic Functioning bit
 (38 10)  (966 154)  (966 154)  LC_5 Logic Functioning bit
 (39 10)  (967 154)  (967 154)  LC_5 Logic Functioning bit
 (45 10)  (973 154)  (973 154)  LC_5 Logic Functioning bit
 (36 11)  (964 155)  (964 155)  LC_5 Logic Functioning bit
 (37 11)  (965 155)  (965 155)  LC_5 Logic Functioning bit
 (38 11)  (966 155)  (966 155)  LC_5 Logic Functioning bit
 (39 11)  (967 155)  (967 155)  LC_5 Logic Functioning bit


LogicTile_19_9

 (12 2)  (994 146)  (994 146)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_h_l_39
 (11 3)  (993 147)  (993 147)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_h_l_39
 (13 3)  (995 147)  (995 147)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_h_l_39
 (11 7)  (993 151)  (993 151)  routing T_19_9.sp4_h_r_5 <X> T_19_9.sp4_h_l_40


LogicTile_20_9

 (31 0)  (1067 144)  (1067 144)  routing T_20_9.lc_trk_g0_7 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 144)  (1068 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 144)  (1072 144)  LC_0 Logic Functioning bit
 (37 0)  (1073 144)  (1073 144)  LC_0 Logic Functioning bit
 (38 0)  (1074 144)  (1074 144)  LC_0 Logic Functioning bit
 (39 0)  (1075 144)  (1075 144)  LC_0 Logic Functioning bit
 (45 0)  (1081 144)  (1081 144)  LC_0 Logic Functioning bit
 (46 0)  (1082 144)  (1082 144)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (1088 144)  (1088 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1089 144)  (1089 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (1067 145)  (1067 145)  routing T_20_9.lc_trk_g0_7 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 145)  (1072 145)  LC_0 Logic Functioning bit
 (37 1)  (1073 145)  (1073 145)  LC_0 Logic Functioning bit
 (38 1)  (1074 145)  (1074 145)  LC_0 Logic Functioning bit
 (39 1)  (1075 145)  (1075 145)  LC_0 Logic Functioning bit
 (0 2)  (1036 146)  (1036 146)  routing T_20_9.glb_netwk_3 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 146)  (1057 146)  routing T_20_9.bnr_op_7 <X> T_20_9.lc_trk_g0_7
 (22 2)  (1058 146)  (1058 146)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (1036 147)  (1036 147)  routing T_20_9.glb_netwk_3 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (3 3)  (1039 147)  (1039 147)  routing T_20_9.sp12_v_b_0 <X> T_20_9.sp12_h_l_23
 (21 3)  (1057 147)  (1057 147)  routing T_20_9.bnr_op_7 <X> T_20_9.lc_trk_g0_7
 (8 5)  (1044 149)  (1044 149)  routing T_20_9.sp4_v_t_36 <X> T_20_9.sp4_v_b_4
 (10 5)  (1046 149)  (1046 149)  routing T_20_9.sp4_v_t_36 <X> T_20_9.sp4_v_b_4
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_9



LogicTile_22_9

 (2 6)  (1146 150)  (1146 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (4 0)  (1310 144)  (1310 144)  routing T_25_9.sp4_v_t_37 <X> T_25_9.sp4_v_b_0
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (16 2)  (1322 146)  (1322 146)  routing T_25_9.sp12_h_r_21 <X> T_25_9.lc_trk_g0_5
 (17 2)  (1323 146)  (1323 146)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (0 3)  (1306 147)  (1306 147)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (2 3)  (1308 147)  (1308 147)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (18 3)  (1324 147)  (1324 147)  routing T_25_9.sp12_h_r_21 <X> T_25_9.lc_trk_g0_5
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 152)  (1336 152)  routing T_25_9.lc_trk_g0_5 <X> T_25_9.wire_bram/ram/WDATA_11
 (38 9)  (1344 153)  (1344 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (7 10)  (1313 154)  (1313 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (11 10)  (1317 154)  (1317 154)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (12 11)  (1318 155)  (1318 155)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (6 12)  (1312 156)  (1312 156)  routing T_25_9.sp4_v_t_43 <X> T_25_9.sp4_v_b_9
 (16 12)  (1322 156)  (1322 156)  routing T_25_9.sp4_v_b_25 <X> T_25_9.lc_trk_g3_1
 (17 12)  (1323 156)  (1323 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 156)  (1324 156)  routing T_25_9.sp4_v_b_25 <X> T_25_9.lc_trk_g3_1
 (5 13)  (1311 157)  (1311 157)  routing T_25_9.sp4_v_t_43 <X> T_25_9.sp4_v_b_9
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 158)  (1317 158)  routing T_25_9.sp4_h_l_43 <X> T_25_9.sp4_v_t_46
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 131)  (410 131)  routing T_8_8.sp4_h_r_4 <X> T_8_8.lc_trk_g0_4
 (15 3)  (411 131)  (411 131)  routing T_8_8.sp4_h_r_4 <X> T_8_8.lc_trk_g0_4
 (16 3)  (412 131)  (412 131)  routing T_8_8.sp4_h_r_4 <X> T_8_8.lc_trk_g0_4
 (17 3)  (413 131)  (413 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (9 4)  (405 132)  (405 132)  routing T_8_8.sp4_v_t_41 <X> T_8_8.sp4_h_r_4
 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 136)  (426 136)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.wire_bram/ram/WDATA_3
 (37 8)  (433 136)  (433 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (7 10)  (403 138)  (403 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (16 10)  (412 138)  (412 138)  routing T_8_8.sp12_v_t_10 <X> T_8_8.lc_trk_g2_5
 (17 10)  (413 138)  (413 138)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g0_4 <X> T_8_8.wire_bram/ram/WE


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (7 10)  (607 138)  (607 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_8

 (7 10)  (661 138)  (661 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_8



LogicTile_15_8

 (0 2)  (762 130)  (762 130)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (2 2)  (764 130)  (764 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 131)  (762 131)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (15 6)  (777 134)  (777 134)  routing T_15_8.bot_op_5 <X> T_15_8.lc_trk_g1_5
 (17 6)  (779 134)  (779 134)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (7 10)  (769 138)  (769 138)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (793 138)  (793 138)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 138)  (794 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 138)  (796 138)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 138)  (798 138)  LC_5 Logic Functioning bit
 (37 10)  (799 138)  (799 138)  LC_5 Logic Functioning bit
 (38 10)  (800 138)  (800 138)  LC_5 Logic Functioning bit
 (39 10)  (801 138)  (801 138)  LC_5 Logic Functioning bit
 (45 10)  (807 138)  (807 138)  LC_5 Logic Functioning bit
 (52 10)  (814 138)  (814 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (798 139)  (798 139)  LC_5 Logic Functioning bit
 (37 11)  (799 139)  (799 139)  LC_5 Logic Functioning bit
 (38 11)  (800 139)  (800 139)  LC_5 Logic Functioning bit
 (39 11)  (801 139)  (801 139)  LC_5 Logic Functioning bit


LogicTile_16_8

 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_8

 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_3 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 130)  (888 130)  routing T_17_8.wire_logic_cluster/lc_4/out <X> T_17_8.lc_trk_g0_4
 (0 3)  (874 131)  (874 131)  routing T_17_8.glb_netwk_3 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (17 3)  (891 131)  (891 131)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 8)  (910 136)  (910 136)  LC_4 Logic Functioning bit
 (38 8)  (912 136)  (912 136)  LC_4 Logic Functioning bit
 (41 8)  (915 136)  (915 136)  LC_4 Logic Functioning bit
 (43 8)  (917 136)  (917 136)  LC_4 Logic Functioning bit
 (45 8)  (919 136)  (919 136)  LC_4 Logic Functioning bit
 (26 9)  (900 137)  (900 137)  routing T_17_8.lc_trk_g3_3 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 137)  (901 137)  routing T_17_8.lc_trk_g3_3 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 137)  (902 137)  routing T_17_8.lc_trk_g3_3 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 137)  (903 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 137)  (911 137)  LC_4 Logic Functioning bit
 (39 9)  (913 137)  (913 137)  LC_4 Logic Functioning bit
 (40 9)  (914 137)  (914 137)  LC_4 Logic Functioning bit
 (42 9)  (916 137)  (916 137)  LC_4 Logic Functioning bit
 (7 10)  (881 138)  (881 138)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (905 138)  (905 138)  routing T_17_8.lc_trk_g0_4 <X> T_17_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 138)  (906 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 138)  (910 138)  LC_5 Logic Functioning bit
 (37 10)  (911 138)  (911 138)  LC_5 Logic Functioning bit
 (38 10)  (912 138)  (912 138)  LC_5 Logic Functioning bit
 (39 10)  (913 138)  (913 138)  LC_5 Logic Functioning bit
 (45 10)  (919 138)  (919 138)  LC_5 Logic Functioning bit
 (51 10)  (925 138)  (925 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (910 139)  (910 139)  LC_5 Logic Functioning bit
 (37 11)  (911 139)  (911 139)  LC_5 Logic Functioning bit
 (38 11)  (912 139)  (912 139)  LC_5 Logic Functioning bit
 (39 11)  (913 139)  (913 139)  LC_5 Logic Functioning bit
 (22 12)  (896 140)  (896 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_18_8

 (19 6)  (947 134)  (947 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_19_8



LogicTile_20_8

 (3 7)  (1039 135)  (1039 135)  routing T_20_8.sp12_h_l_23 <X> T_20_8.sp12_v_t_23


LogicTile_21_8

 (15 1)  (1105 129)  (1105 129)  routing T_21_8.bot_op_0 <X> T_21_8.lc_trk_g0_0
 (17 1)  (1107 129)  (1107 129)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (1090 130)  (1090 130)  routing T_21_8.glb_netwk_3 <X> T_21_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 130)  (1092 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 131)  (1090 131)  routing T_21_8.glb_netwk_3 <X> T_21_8.wire_logic_cluster/lc_7/clk
 (7 10)  (1097 138)  (1097 138)  Column buffer control bit: LH_colbuf_cntl_3

 (29 14)  (1119 142)  (1119 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (1126 142)  (1126 142)  LC_7 Logic Functioning bit
 (38 14)  (1128 142)  (1128 142)  LC_7 Logic Functioning bit
 (41 14)  (1131 142)  (1131 142)  LC_7 Logic Functioning bit
 (43 14)  (1133 142)  (1133 142)  LC_7 Logic Functioning bit
 (45 14)  (1135 142)  (1135 142)  LC_7 Logic Functioning bit
 (36 15)  (1126 143)  (1126 143)  LC_7 Logic Functioning bit
 (38 15)  (1128 143)  (1128 143)  LC_7 Logic Functioning bit
 (41 15)  (1131 143)  (1131 143)  LC_7 Logic Functioning bit
 (43 15)  (1133 143)  (1133 143)  LC_7 Logic Functioning bit


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (1309 134)  (1309 134)  routing T_25_8.sp12_v_b_0 <X> T_25_8.sp12_v_t_23
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (16 6)  (1322 134)  (1322 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (17 6)  (1323 134)  (1323 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 134)  (1324 134)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 7)  (1321 135)  (1321 135)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g1_4
 (16 7)  (1322 135)  (1322 135)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g1_4
 (17 7)  (1323 135)  (1323 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (18 7)  (1324 135)  (1324 135)  routing T_25_8.sp4_v_b_13 <X> T_25_8.lc_trk_g1_5
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (7 10)  (1313 138)  (1313 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g1_5 <X> T_25_8.wire_bram/ram/WE


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_3_7

 (3 6)  (129 118)  (129 118)  routing T_3_7.sp12_h_r_0 <X> T_3_7.sp12_v_t_23
 (3 7)  (129 119)  (129 119)  routing T_3_7.sp12_h_r_0 <X> T_3_7.sp12_v_t_23


LogicTile_4_7

 (3 6)  (183 118)  (183 118)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23
 (3 7)  (183 119)  (183 119)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_t_23


RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 114)  (396 114)  routing T_8_7.lc_trk_g2_0 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 115)  (398 115)  routing T_8_7.lc_trk_g2_0 <X> T_8_7.wire_bram/ram/RCLK
 (12 4)  (408 116)  (408 116)  routing T_8_7.sp4_v_b_5 <X> T_8_7.sp4_h_r_5
 (9 5)  (405 117)  (405 117)  routing T_8_7.sp4_v_t_45 <X> T_8_7.sp4_v_b_4
 (10 5)  (406 117)  (406 117)  routing T_8_7.sp4_v_t_45 <X> T_8_7.sp4_v_b_4
 (11 5)  (407 117)  (407 117)  routing T_8_7.sp4_v_b_5 <X> T_8_7.sp4_h_r_5
 (3 6)  (399 118)  (399 118)  routing T_8_7.sp12_v_b_0 <X> T_8_7.sp12_v_t_23
 (15 8)  (411 120)  (411 120)  routing T_8_7.sp4_h_l_28 <X> T_8_7.lc_trk_g2_1
 (16 8)  (412 120)  (412 120)  routing T_8_7.sp4_h_l_28 <X> T_8_7.lc_trk_g2_1
 (17 8)  (413 120)  (413 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (414 120)  (414 120)  routing T_8_7.sp4_h_l_28 <X> T_8_7.lc_trk_g2_1
 (28 8)  (424 120)  (424 120)  routing T_8_7.lc_trk_g2_1 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (433 120)  (433 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (17 9)  (413 121)  (413 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (414 121)  (414 121)  routing T_8_7.sp4_h_l_28 <X> T_8_7.lc_trk_g2_1
 (4 12)  (400 124)  (400 124)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_v_b_9
 (6 12)  (402 124)  (402 124)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_v_b_9
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 126)  (412 126)  routing T_8_7.sp4_v_b_29 <X> T_8_7.lc_trk_g3_5
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 126)  (414 126)  routing T_8_7.sp4_v_b_29 <X> T_8_7.lc_trk_g3_5
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE


LogicTile_9_7

 (8 6)  (446 118)  (446 118)  routing T_9_7.sp4_h_r_8 <X> T_9_7.sp4_h_l_41
 (10 6)  (448 118)  (448 118)  routing T_9_7.sp4_h_r_8 <X> T_9_7.sp4_h_l_41
 (13 8)  (451 120)  (451 120)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_v_b_8


LogicTile_12_7

 (12 7)  (612 119)  (612 119)  routing T_12_7.sp4_h_l_40 <X> T_12_7.sp4_v_t_40


LogicTile_13_7

 (3 6)  (657 118)  (657 118)  routing T_13_7.sp12_h_r_0 <X> T_13_7.sp12_v_t_23
 (3 7)  (657 119)  (657 119)  routing T_13_7.sp12_h_r_0 <X> T_13_7.sp12_v_t_23
 (12 10)  (666 122)  (666 122)  routing T_13_7.sp4_v_b_8 <X> T_13_7.sp4_h_l_45


LogicTile_15_7

 (25 0)  (787 112)  (787 112)  routing T_15_7.wire_logic_cluster/lc_2/out <X> T_15_7.lc_trk_g0_2
 (22 1)  (784 113)  (784 113)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 114)  (762 114)  routing T_15_7.glb_netwk_3 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (2 2)  (764 114)  (764 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 115)  (762 115)  routing T_15_7.glb_netwk_3 <X> T_15_7.wire_logic_cluster/lc_7/clk
 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23
 (31 4)  (793 116)  (793 116)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 116)  (794 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 116)  (795 116)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 116)  (796 116)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 116)  (798 116)  LC_2 Logic Functioning bit
 (37 4)  (799 116)  (799 116)  LC_2 Logic Functioning bit
 (38 4)  (800 116)  (800 116)  LC_2 Logic Functioning bit
 (39 4)  (801 116)  (801 116)  LC_2 Logic Functioning bit
 (45 4)  (807 116)  (807 116)  LC_2 Logic Functioning bit
 (36 5)  (798 117)  (798 117)  LC_2 Logic Functioning bit
 (37 5)  (799 117)  (799 117)  LC_2 Logic Functioning bit
 (38 5)  (800 117)  (800 117)  LC_2 Logic Functioning bit
 (39 5)  (801 117)  (801 117)  LC_2 Logic Functioning bit
 (32 10)  (794 122)  (794 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 122)  (798 122)  LC_5 Logic Functioning bit
 (37 10)  (799 122)  (799 122)  LC_5 Logic Functioning bit
 (38 10)  (800 122)  (800 122)  LC_5 Logic Functioning bit
 (39 10)  (801 122)  (801 122)  LC_5 Logic Functioning bit
 (45 10)  (807 122)  (807 122)  LC_5 Logic Functioning bit
 (31 11)  (793 123)  (793 123)  routing T_15_7.lc_trk_g0_2 <X> T_15_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 123)  (798 123)  LC_5 Logic Functioning bit
 (37 11)  (799 123)  (799 123)  LC_5 Logic Functioning bit
 (38 11)  (800 123)  (800 123)  LC_5 Logic Functioning bit
 (39 11)  (801 123)  (801 123)  LC_5 Logic Functioning bit
 (14 14)  (776 126)  (776 126)  routing T_15_7.sp12_v_t_3 <X> T_15_7.lc_trk_g3_4
 (14 15)  (776 127)  (776 127)  routing T_15_7.sp12_v_t_3 <X> T_15_7.lc_trk_g3_4
 (15 15)  (777 127)  (777 127)  routing T_15_7.sp12_v_t_3 <X> T_15_7.lc_trk_g3_4
 (17 15)  (779 127)  (779 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_16_7

 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_h_l_23
 (2 8)  (818 120)  (818 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_7

 (3 6)  (877 118)  (877 118)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_v_t_23
 (3 7)  (877 119)  (877 119)  routing T_17_7.sp12_h_r_0 <X> T_17_7.sp12_v_t_23
 (3 8)  (877 120)  (877 120)  routing T_17_7.sp12_v_t_22 <X> T_17_7.sp12_v_b_1


LogicTile_19_7

 (5 15)  (987 127)  (987 127)  routing T_19_7.sp4_h_l_44 <X> T_19_7.sp4_v_t_44


LogicTile_20_7

 (14 10)  (1050 122)  (1050 122)  routing T_20_7.sp4_h_r_36 <X> T_20_7.lc_trk_g2_4
 (15 11)  (1051 123)  (1051 123)  routing T_20_7.sp4_h_r_36 <X> T_20_7.lc_trk_g2_4
 (16 11)  (1052 123)  (1052 123)  routing T_20_7.sp4_h_r_36 <X> T_20_7.lc_trk_g2_4
 (17 11)  (1053 123)  (1053 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 14)  (1050 126)  (1050 126)  routing T_20_7.sp4_v_t_17 <X> T_20_7.lc_trk_g3_4
 (22 14)  (1058 126)  (1058 126)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1059 126)  (1059 126)  routing T_20_7.sp12_v_t_12 <X> T_20_7.lc_trk_g3_7
 (26 14)  (1062 126)  (1062 126)  routing T_20_7.lc_trk_g3_4 <X> T_20_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 126)  (1063 126)  routing T_20_7.lc_trk_g3_7 <X> T_20_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 126)  (1064 126)  routing T_20_7.lc_trk_g3_7 <X> T_20_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 126)  (1065 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 126)  (1066 126)  routing T_20_7.lc_trk_g3_7 <X> T_20_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 126)  (1067 126)  routing T_20_7.lc_trk_g2_4 <X> T_20_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 126)  (1068 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 126)  (1069 126)  routing T_20_7.lc_trk_g2_4 <X> T_20_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 126)  (1072 126)  LC_7 Logic Functioning bit
 (37 14)  (1073 126)  (1073 126)  LC_7 Logic Functioning bit
 (38 14)  (1074 126)  (1074 126)  LC_7 Logic Functioning bit
 (39 14)  (1075 126)  (1075 126)  LC_7 Logic Functioning bit
 (41 14)  (1077 126)  (1077 126)  LC_7 Logic Functioning bit
 (43 14)  (1079 126)  (1079 126)  LC_7 Logic Functioning bit
 (52 14)  (1088 126)  (1088 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (16 15)  (1052 127)  (1052 127)  routing T_20_7.sp4_v_t_17 <X> T_20_7.lc_trk_g3_4
 (17 15)  (1053 127)  (1053 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (1063 127)  (1063 127)  routing T_20_7.lc_trk_g3_4 <X> T_20_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 127)  (1064 127)  routing T_20_7.lc_trk_g3_4 <X> T_20_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 127)  (1065 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 127)  (1066 127)  routing T_20_7.lc_trk_g3_7 <X> T_20_7.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 127)  (1072 127)  LC_7 Logic Functioning bit
 (38 15)  (1074 127)  (1074 127)  LC_7 Logic Functioning bit


LogicTile_21_7

 (32 0)  (1122 112)  (1122 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 112)  (1124 112)  routing T_21_7.lc_trk_g1_0 <X> T_21_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 112)  (1126 112)  LC_0 Logic Functioning bit
 (37 0)  (1127 112)  (1127 112)  LC_0 Logic Functioning bit
 (38 0)  (1128 112)  (1128 112)  LC_0 Logic Functioning bit
 (39 0)  (1129 112)  (1129 112)  LC_0 Logic Functioning bit
 (45 0)  (1135 112)  (1135 112)  LC_0 Logic Functioning bit
 (36 1)  (1126 113)  (1126 113)  LC_0 Logic Functioning bit
 (37 1)  (1127 113)  (1127 113)  LC_0 Logic Functioning bit
 (38 1)  (1128 113)  (1128 113)  LC_0 Logic Functioning bit
 (39 1)  (1129 113)  (1129 113)  LC_0 Logic Functioning bit
 (0 2)  (1090 114)  (1090 114)  routing T_21_7.glb_netwk_3 <X> T_21_7.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 114)  (1092 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 114)  (1098 114)  routing T_21_7.sp4_h_r_5 <X> T_21_7.sp4_h_l_36
 (10 2)  (1100 114)  (1100 114)  routing T_21_7.sp4_h_r_5 <X> T_21_7.sp4_h_l_36
 (0 3)  (1090 115)  (1090 115)  routing T_21_7.glb_netwk_3 <X> T_21_7.wire_logic_cluster/lc_7/clk
 (9 4)  (1099 116)  (1099 116)  routing T_21_7.sp4_v_t_41 <X> T_21_7.sp4_h_r_4
 (14 4)  (1104 116)  (1104 116)  routing T_21_7.sp4_h_l_5 <X> T_21_7.lc_trk_g1_0
 (14 5)  (1104 117)  (1104 117)  routing T_21_7.sp4_h_l_5 <X> T_21_7.lc_trk_g1_0
 (15 5)  (1105 117)  (1105 117)  routing T_21_7.sp4_h_l_5 <X> T_21_7.lc_trk_g1_0
 (16 5)  (1106 117)  (1106 117)  routing T_21_7.sp4_h_l_5 <X> T_21_7.lc_trk_g1_0
 (17 5)  (1107 117)  (1107 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0


LogicTile_24_7

 (13 7)  (1265 119)  (1265 119)  routing T_24_7.sp4_v_b_0 <X> T_24_7.sp4_h_l_40


RAM_Tile_25_7

 (6 0)  (1312 112)  (1312 112)  routing T_25_7.sp4_v_t_44 <X> T_25_7.sp4_v_b_0
 (9 0)  (1315 112)  (1315 112)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_h_r_1
 (5 1)  (1311 113)  (1311 113)  routing T_25_7.sp4_v_t_44 <X> T_25_7.sp4_v_b_0
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 113)  (1315 113)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_v_b_1
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 115)  (1306 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (2 3)  (1308 115)  (1308 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (3 3)  (1309 115)  (1309 115)  routing T_25_7.sp12_v_b_0 <X> T_25_7.sp12_h_l_23
 (15 4)  (1321 116)  (1321 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (16 4)  (1322 116)  (1322 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (17 4)  (1323 116)  (1323 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (8 5)  (1314 117)  (1314 117)  routing T_25_7.sp4_h_l_41 <X> T_25_7.sp4_v_b_4
 (9 5)  (1315 117)  (1315 117)  routing T_25_7.sp4_h_l_41 <X> T_25_7.sp4_v_b_4
 (18 5)  (1324 117)  (1324 117)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (12 6)  (1318 118)  (1318 118)  routing T_25_7.sp4_v_t_40 <X> T_25_7.sp4_h_l_40
 (11 7)  (1317 119)  (1317 119)  routing T_25_7.sp4_v_t_40 <X> T_25_7.sp4_h_l_40
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (8 9)  (1314 121)  (1314 121)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_7
 (10 9)  (1316 121)  (1316 121)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_7
 (38 9)  (1344 121)  (1344 121)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (16 15)  (1322 127)  (1322 127)  routing T_25_7.sp12_v_t_11 <X> T_25_7.lc_trk_g3_4
 (17 15)  (1323 127)  (1323 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (18 15)  (1324 127)  (1324 127)  routing T_25_7.sp4_r_v_b_45 <X> T_25_7.lc_trk_g3_5


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 106)  (4 106)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 108)  (13 108)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g1_4
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 108)  (9 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (5 13)  (12 109)  (12 109)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g1_4
 (7 13)  (10 109)  (10 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (399 102)  (399 102)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23
 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (3 7)  (399 103)  (399 103)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23
 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 7)  (411 103)  (411 103)  routing T_8_6.sp4_v_b_20 <X> T_8_6.lc_trk_g1_4
 (16 7)  (412 103)  (412 103)  routing T_8_6.sp4_v_b_20 <X> T_8_6.lc_trk_g1_4
 (17 7)  (413 103)  (413 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (3 8)  (399 104)  (399 104)  routing T_8_6.sp12_h_r_1 <X> T_8_6.sp12_v_b_1
 (27 8)  (423 104)  (423 104)  routing T_8_6.lc_trk_g1_4 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 104)  (426 104)  routing T_8_6.lc_trk_g1_4 <X> T_8_6.wire_bram/ram/WDATA_3
 (37 8)  (433 104)  (433 104)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (3 9)  (399 105)  (399 105)  routing T_8_6.sp12_h_r_1 <X> T_8_6.sp12_v_b_1
 (14 11)  (410 107)  (410 107)  routing T_8_6.sp4_r_v_b_36 <X> T_8_6.lc_trk_g2_4
 (17 11)  (413 107)  (413 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WE


LogicTile_16_6

 (9 11)  (825 107)  (825 107)  routing T_16_6.sp4_v_b_7 <X> T_16_6.sp4_v_t_42


LogicTile_20_6

 (3 10)  (1039 106)  (1039 106)  routing T_20_6.sp12_v_t_22 <X> T_20_6.sp12_h_l_22


LogicTile_21_6

 (9 4)  (1099 100)  (1099 100)  routing T_21_6.sp4_v_t_41 <X> T_21_6.sp4_h_r_4
 (12 4)  (1102 100)  (1102 100)  routing T_21_6.sp4_v_b_11 <X> T_21_6.sp4_h_r_5
 (11 5)  (1101 101)  (1101 101)  routing T_21_6.sp4_v_b_11 <X> T_21_6.sp4_h_r_5
 (13 5)  (1103 101)  (1103 101)  routing T_21_6.sp4_v_b_11 <X> T_21_6.sp4_h_r_5


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 99)  (1306 99)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (8 5)  (1314 101)  (1314 101)  routing T_25_6.sp4_h_l_41 <X> T_25_6.sp4_v_b_4
 (9 5)  (1315 101)  (1315 101)  routing T_25_6.sp4_h_l_41 <X> T_25_6.sp4_v_b_4
 (11 5)  (1317 101)  (1317 101)  routing T_25_6.sp4_h_l_40 <X> T_25_6.sp4_h_r_5
 (22 5)  (1328 101)  (1328 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 101)  (1329 101)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g1_2
 (24 5)  (1330 101)  (1330 101)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g1_2
 (3 6)  (1309 102)  (1309 102)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_v_t_23
 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (15 6)  (1321 102)  (1321 102)  routing T_25_6.sp4_h_r_5 <X> T_25_6.lc_trk_g1_5
 (16 6)  (1322 102)  (1322 102)  routing T_25_6.sp4_h_r_5 <X> T_25_6.lc_trk_g1_5
 (17 6)  (1323 102)  (1323 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (18 7)  (1324 103)  (1324 103)  routing T_25_6.sp4_h_r_5 <X> T_25_6.lc_trk_g1_5
 (27 8)  (1333 104)  (1333 104)  routing T_25_6.lc_trk_g1_2 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g1_2 <X> T_25_6.wire_bram/ram/WDATA_3
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 111)  (1306 111)  routing T_25_6.lc_trk_g1_5 <X> T_25_6.wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g1_5 <X> T_25_6.wire_bram/ram/WE


LogicTile_26_6

 (13 8)  (1361 104)  (1361 104)  routing T_26_6.sp4_v_t_45 <X> T_26_6.sp4_v_b_8


IO_Tile_0_5

 (12 0)  (5 80)  (5 80)  routing T_0_5.span4_horz_25 <X> T_0_5.span4_vert_t_12


LogicTile_2_5

 (8 2)  (80 82)  (80 82)  routing T_2_5.sp4_h_r_1 <X> T_2_5.sp4_h_l_36


LogicTile_3_5

 (19 13)  (145 93)  (145 93)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_5

 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 82)  (396 82)  routing T_8_5.lc_trk_g2_0 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 83)  (398 83)  routing T_8_5.lc_trk_g2_0 <X> T_8_5.wire_bram/ram/RCLK
 (12 4)  (408 84)  (408 84)  routing T_8_5.sp4_v_t_40 <X> T_8_5.sp4_h_r_5
 (12 5)  (408 85)  (408 85)  routing T_8_5.sp4_h_r_5 <X> T_8_5.sp4_v_b_5
 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_h_r_0 <X> T_8_5.sp12_v_t_23
 (15 6)  (411 86)  (411 86)  routing T_8_5.sp4_h_r_5 <X> T_8_5.lc_trk_g1_5
 (16 6)  (412 86)  (412 86)  routing T_8_5.sp4_h_r_5 <X> T_8_5.lc_trk_g1_5
 (17 6)  (413 86)  (413 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_r_0 <X> T_8_5.sp12_v_t_23
 (18 7)  (414 87)  (414 87)  routing T_8_5.sp4_h_r_5 <X> T_8_5.lc_trk_g1_5
 (21 8)  (417 88)  (417 88)  routing T_8_5.sp4_h_r_43 <X> T_8_5.lc_trk_g2_3
 (22 8)  (418 88)  (418 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (419 88)  (419 88)  routing T_8_5.sp4_h_r_43 <X> T_8_5.lc_trk_g2_3
 (24 8)  (420 88)  (420 88)  routing T_8_5.sp4_h_r_43 <X> T_8_5.lc_trk_g2_3
 (28 8)  (424 88)  (424 88)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_bram/ram/WDATA_11
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (14 9)  (410 89)  (410 89)  routing T_8_5.sp4_r_v_b_32 <X> T_8_5.lc_trk_g2_0
 (17 9)  (413 89)  (413 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (417 89)  (417 89)  routing T_8_5.sp4_h_r_43 <X> T_8_5.lc_trk_g2_3
 (30 9)  (426 89)  (426 89)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_bram/ram/WDATA_11
 (40 9)  (436 89)  (436 89)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE


LogicTile_9_5

 (9 1)  (447 81)  (447 81)  routing T_9_5.sp4_v_t_36 <X> T_9_5.sp4_v_b_1
 (4 4)  (442 84)  (442 84)  routing T_9_5.sp4_v_t_42 <X> T_9_5.sp4_v_b_3
 (6 4)  (444 84)  (444 84)  routing T_9_5.sp4_v_t_42 <X> T_9_5.sp4_v_b_3
 (3 6)  (441 86)  (441 86)  routing T_9_5.sp12_h_r_0 <X> T_9_5.sp12_v_t_23
 (3 7)  (441 87)  (441 87)  routing T_9_5.sp12_h_r_0 <X> T_9_5.sp12_v_t_23
 (4 10)  (442 90)  (442 90)  routing T_9_5.sp4_h_r_6 <X> T_9_5.sp4_v_t_43
 (5 11)  (443 91)  (443 91)  routing T_9_5.sp4_h_r_6 <X> T_9_5.sp4_v_t_43
 (6 11)  (444 91)  (444 91)  routing T_9_5.sp4_h_r_6 <X> T_9_5.sp4_h_l_43


LogicTile_12_5

 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (32 0)  (686 80)  (686 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 80)  (687 80)  routing T_13_5.lc_trk_g3_2 <X> T_13_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 80)  (688 80)  routing T_13_5.lc_trk_g3_2 <X> T_13_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 80)  (690 80)  LC_0 Logic Functioning bit
 (37 0)  (691 80)  (691 80)  LC_0 Logic Functioning bit
 (38 0)  (692 80)  (692 80)  LC_0 Logic Functioning bit
 (39 0)  (693 80)  (693 80)  LC_0 Logic Functioning bit
 (45 0)  (699 80)  (699 80)  LC_0 Logic Functioning bit
 (47 0)  (701 80)  (701 80)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (706 80)  (706 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (685 81)  (685 81)  routing T_13_5.lc_trk_g3_2 <X> T_13_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 81)  (690 81)  LC_0 Logic Functioning bit
 (37 1)  (691 81)  (691 81)  LC_0 Logic Functioning bit
 (38 1)  (692 81)  (692 81)  LC_0 Logic Functioning bit
 (39 1)  (693 81)  (693 81)  LC_0 Logic Functioning bit
 (47 1)  (701 81)  (701 81)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (705 81)  (705 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 82)  (654 82)  routing T_13_5.glb_netwk_3 <X> T_13_5.wire_logic_cluster/lc_7/clk
 (2 2)  (656 82)  (656 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 83)  (654 83)  routing T_13_5.glb_netwk_3 <X> T_13_5.wire_logic_cluster/lc_7/clk
 (31 4)  (685 84)  (685 84)  routing T_13_5.lc_trk_g3_6 <X> T_13_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 84)  (686 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 84)  (687 84)  routing T_13_5.lc_trk_g3_6 <X> T_13_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 84)  (688 84)  routing T_13_5.lc_trk_g3_6 <X> T_13_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 84)  (690 84)  LC_2 Logic Functioning bit
 (37 4)  (691 84)  (691 84)  LC_2 Logic Functioning bit
 (38 4)  (692 84)  (692 84)  LC_2 Logic Functioning bit
 (39 4)  (693 84)  (693 84)  LC_2 Logic Functioning bit
 (45 4)  (699 84)  (699 84)  LC_2 Logic Functioning bit
 (31 5)  (685 85)  (685 85)  routing T_13_5.lc_trk_g3_6 <X> T_13_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 85)  (690 85)  LC_2 Logic Functioning bit
 (37 5)  (691 85)  (691 85)  LC_2 Logic Functioning bit
 (38 5)  (692 85)  (692 85)  LC_2 Logic Functioning bit
 (39 5)  (693 85)  (693 85)  LC_2 Logic Functioning bit
 (3 6)  (657 86)  (657 86)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23
 (3 7)  (657 87)  (657 87)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23
 (22 9)  (676 89)  (676 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 89)  (677 89)  routing T_13_5.sp4_h_l_15 <X> T_13_5.lc_trk_g2_2
 (24 9)  (678 89)  (678 89)  routing T_13_5.sp4_h_l_15 <X> T_13_5.lc_trk_g2_2
 (25 9)  (679 89)  (679 89)  routing T_13_5.sp4_h_l_15 <X> T_13_5.lc_trk_g2_2
 (4 11)  (658 91)  (658 91)  routing T_13_5.sp4_v_b_1 <X> T_13_5.sp4_h_l_43
 (25 12)  (679 92)  (679 92)  routing T_13_5.wire_logic_cluster/lc_2/out <X> T_13_5.lc_trk_g3_2
 (36 12)  (690 92)  (690 92)  LC_6 Logic Functioning bit
 (38 12)  (692 92)  (692 92)  LC_6 Logic Functioning bit
 (41 12)  (695 92)  (695 92)  LC_6 Logic Functioning bit
 (43 12)  (697 92)  (697 92)  LC_6 Logic Functioning bit
 (45 12)  (699 92)  (699 92)  LC_6 Logic Functioning bit
 (22 13)  (676 93)  (676 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 93)  (680 93)  routing T_13_5.lc_trk_g2_2 <X> T_13_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 93)  (682 93)  routing T_13_5.lc_trk_g2_2 <X> T_13_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 93)  (683 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 93)  (691 93)  LC_6 Logic Functioning bit
 (39 13)  (693 93)  (693 93)  LC_6 Logic Functioning bit
 (40 13)  (694 93)  (694 93)  LC_6 Logic Functioning bit
 (42 13)  (696 93)  (696 93)  LC_6 Logic Functioning bit
 (25 14)  (679 94)  (679 94)  routing T_13_5.wire_logic_cluster/lc_6/out <X> T_13_5.lc_trk_g3_6
 (22 15)  (676 95)  (676 95)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_5

 (12 2)  (774 82)  (774 82)  routing T_15_5.sp4_v_b_2 <X> T_15_5.sp4_h_l_39
 (3 3)  (765 83)  (765 83)  routing T_15_5.sp12_v_b_0 <X> T_15_5.sp12_h_l_23
 (10 3)  (772 83)  (772 83)  routing T_15_5.sp4_h_l_45 <X> T_15_5.sp4_v_t_36
 (5 8)  (767 88)  (767 88)  routing T_15_5.sp4_v_t_43 <X> T_15_5.sp4_h_r_6


LogicTile_17_5

 (28 10)  (902 90)  (902 90)  routing T_17_5.lc_trk_g2_6 <X> T_17_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 90)  (903 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 90)  (904 90)  routing T_17_5.lc_trk_g2_6 <X> T_17_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 90)  (905 90)  routing T_17_5.lc_trk_g3_5 <X> T_17_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 90)  (906 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 90)  (907 90)  routing T_17_5.lc_trk_g3_5 <X> T_17_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 90)  (908 90)  routing T_17_5.lc_trk_g3_5 <X> T_17_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 90)  (910 90)  LC_5 Logic Functioning bit
 (37 10)  (911 90)  (911 90)  LC_5 Logic Functioning bit
 (38 10)  (912 90)  (912 90)  LC_5 Logic Functioning bit
 (39 10)  (913 90)  (913 90)  LC_5 Logic Functioning bit
 (41 10)  (915 90)  (915 90)  LC_5 Logic Functioning bit
 (43 10)  (917 90)  (917 90)  LC_5 Logic Functioning bit
 (22 11)  (896 91)  (896 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 91)  (897 91)  routing T_17_5.sp4_h_r_30 <X> T_17_5.lc_trk_g2_6
 (24 11)  (898 91)  (898 91)  routing T_17_5.sp4_h_r_30 <X> T_17_5.lc_trk_g2_6
 (25 11)  (899 91)  (899 91)  routing T_17_5.sp4_h_r_30 <X> T_17_5.lc_trk_g2_6
 (30 11)  (904 91)  (904 91)  routing T_17_5.lc_trk_g2_6 <X> T_17_5.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 91)  (910 91)  LC_5 Logic Functioning bit
 (37 11)  (911 91)  (911 91)  LC_5 Logic Functioning bit
 (38 11)  (912 91)  (912 91)  LC_5 Logic Functioning bit
 (39 11)  (913 91)  (913 91)  LC_5 Logic Functioning bit
 (41 11)  (915 91)  (915 91)  LC_5 Logic Functioning bit
 (43 11)  (917 91)  (917 91)  LC_5 Logic Functioning bit
 (53 11)  (927 91)  (927 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 14)  (889 94)  (889 94)  routing T_17_5.sp12_v_t_2 <X> T_17_5.lc_trk_g3_5
 (17 14)  (891 94)  (891 94)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (892 94)  (892 94)  routing T_17_5.sp12_v_t_2 <X> T_17_5.lc_trk_g3_5
 (18 15)  (892 95)  (892 95)  routing T_17_5.sp12_v_t_2 <X> T_17_5.lc_trk_g3_5


LogicTile_20_5

 (3 2)  (1039 82)  (1039 82)  routing T_20_5.sp12_v_t_23 <X> T_20_5.sp12_h_l_23


LogicTile_21_5

 (19 11)  (1109 91)  (1109 91)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_24_5

 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_l_23 <X> T_24_5.sp12_v_t_23


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 83)  (1306 83)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (2 3)  (1308 83)  (1308 83)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (3 3)  (1309 83)  (1309 83)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_h_l_23
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_h_r_0 <X> T_25_5.sp12_v_t_23
 (3 7)  (1309 87)  (1309 87)  routing T_25_5.sp12_h_r_0 <X> T_25_5.sp12_v_t_23
 (11 8)  (1317 88)  (1317 88)  routing T_25_5.sp4_v_t_37 <X> T_25_5.sp4_v_b_8
 (13 8)  (1319 88)  (1319 88)  routing T_25_5.sp4_v_t_37 <X> T_25_5.sp4_v_b_8
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_8 lc_trk_g2_3
 (23 8)  (1329 88)  (1329 88)  routing T_25_5.sp12_v_t_8 <X> T_25_5.lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 88)  (1343 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (16 12)  (1322 92)  (1322 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (17 12)  (1323 92)  (1323 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 92)  (1324 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 94)  (1323 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 8)  (411 72)  (411 72)  routing T_8_4.sp4_v_b_41 <X> T_8_4.lc_trk_g2_1
 (16 8)  (412 72)  (412 72)  routing T_8_4.sp4_v_b_41 <X> T_8_4.lc_trk_g2_1
 (17 8)  (413 72)  (413 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (424 72)  (424 72)  routing T_8_4.lc_trk_g2_1 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 8)  (435 72)  (435 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (17 11)  (413 75)  (413 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (396 78)  (396 78)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE


LogicTile_11_4

 (5 8)  (551 72)  (551 72)  routing T_11_4.sp4_v_b_0 <X> T_11_4.sp4_h_r_6
 (4 9)  (550 73)  (550 73)  routing T_11_4.sp4_v_b_0 <X> T_11_4.sp4_h_r_6
 (6 9)  (552 73)  (552 73)  routing T_11_4.sp4_v_b_0 <X> T_11_4.sp4_h_r_6


LogicTile_12_4

 (0 2)  (600 66)  (600 66)  routing T_12_4.glb_netwk_3 <X> T_12_4.wire_logic_cluster/lc_7/clk
 (2 2)  (602 66)  (602 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (632 66)  (632 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 66)  (634 66)  routing T_12_4.lc_trk_g1_3 <X> T_12_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 66)  (636 66)  LC_1 Logic Functioning bit
 (37 2)  (637 66)  (637 66)  LC_1 Logic Functioning bit
 (38 2)  (638 66)  (638 66)  LC_1 Logic Functioning bit
 (39 2)  (639 66)  (639 66)  LC_1 Logic Functioning bit
 (45 2)  (645 66)  (645 66)  LC_1 Logic Functioning bit
 (0 3)  (600 67)  (600 67)  routing T_12_4.glb_netwk_3 <X> T_12_4.wire_logic_cluster/lc_7/clk
 (31 3)  (631 67)  (631 67)  routing T_12_4.lc_trk_g1_3 <X> T_12_4.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 67)  (636 67)  LC_1 Logic Functioning bit
 (37 3)  (637 67)  (637 67)  LC_1 Logic Functioning bit
 (38 3)  (638 67)  (638 67)  LC_1 Logic Functioning bit
 (39 3)  (639 67)  (639 67)  LC_1 Logic Functioning bit
 (21 4)  (621 68)  (621 68)  routing T_12_4.sp4_h_r_19 <X> T_12_4.lc_trk_g1_3
 (22 4)  (622 68)  (622 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 68)  (623 68)  routing T_12_4.sp4_h_r_19 <X> T_12_4.lc_trk_g1_3
 (24 4)  (624 68)  (624 68)  routing T_12_4.sp4_h_r_19 <X> T_12_4.lc_trk_g1_3
 (32 4)  (632 68)  (632 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 68)  (633 68)  routing T_12_4.lc_trk_g2_1 <X> T_12_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 68)  (636 68)  LC_2 Logic Functioning bit
 (37 4)  (637 68)  (637 68)  LC_2 Logic Functioning bit
 (38 4)  (638 68)  (638 68)  LC_2 Logic Functioning bit
 (39 4)  (639 68)  (639 68)  LC_2 Logic Functioning bit
 (45 4)  (645 68)  (645 68)  LC_2 Logic Functioning bit
 (21 5)  (621 69)  (621 69)  routing T_12_4.sp4_h_r_19 <X> T_12_4.lc_trk_g1_3
 (36 5)  (636 69)  (636 69)  LC_2 Logic Functioning bit
 (37 5)  (637 69)  (637 69)  LC_2 Logic Functioning bit
 (38 5)  (638 69)  (638 69)  LC_2 Logic Functioning bit
 (39 5)  (639 69)  (639 69)  LC_2 Logic Functioning bit
 (17 8)  (617 72)  (617 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 72)  (618 72)  routing T_12_4.wire_logic_cluster/lc_1/out <X> T_12_4.lc_trk_g2_1


LogicTile_13_4

 (0 2)  (654 66)  (654 66)  routing T_13_4.glb_netwk_3 <X> T_13_4.wire_logic_cluster/lc_7/clk
 (2 2)  (656 66)  (656 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 67)  (654 67)  routing T_13_4.glb_netwk_3 <X> T_13_4.wire_logic_cluster/lc_7/clk
 (25 4)  (679 68)  (679 68)  routing T_13_4.lft_op_2 <X> T_13_4.lc_trk_g1_2
 (22 5)  (676 69)  (676 69)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 69)  (678 69)  routing T_13_4.lft_op_2 <X> T_13_4.lc_trk_g1_2
 (32 12)  (686 76)  (686 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 76)  (688 76)  routing T_13_4.lc_trk_g1_2 <X> T_13_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 76)  (690 76)  LC_6 Logic Functioning bit
 (37 12)  (691 76)  (691 76)  LC_6 Logic Functioning bit
 (38 12)  (692 76)  (692 76)  LC_6 Logic Functioning bit
 (39 12)  (693 76)  (693 76)  LC_6 Logic Functioning bit
 (45 12)  (699 76)  (699 76)  LC_6 Logic Functioning bit
 (52 12)  (706 76)  (706 76)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (685 77)  (685 77)  routing T_13_4.lc_trk_g1_2 <X> T_13_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 77)  (690 77)  LC_6 Logic Functioning bit
 (37 13)  (691 77)  (691 77)  LC_6 Logic Functioning bit
 (38 13)  (692 77)  (692 77)  LC_6 Logic Functioning bit
 (39 13)  (693 77)  (693 77)  LC_6 Logic Functioning bit
 (48 13)  (702 77)  (702 77)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_15_4

 (19 2)  (781 66)  (781 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_18_4

 (5 8)  (933 72)  (933 72)  routing T_18_4.sp4_v_t_43 <X> T_18_4.sp4_h_r_6


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_h_l_43 <X> T_22_4.sp4_v_b_6
 (5 9)  (1149 73)  (1149 73)  routing T_22_4.sp4_h_l_43 <X> T_22_4.sp4_v_b_6


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 67)  (1306 67)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 8)  (1321 72)  (1321 72)  routing T_25_4.sp4_v_b_41 <X> T_25_4.lc_trk_g2_1
 (16 8)  (1322 72)  (1322 72)  routing T_25_4.sp4_v_b_41 <X> T_25_4.lc_trk_g2_1
 (17 8)  (1323 72)  (1323 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g2_1 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (40 9)  (1346 73)  (1346 73)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp4_v_b_37 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 78)  (1324 78)  routing T_25_4.sp4_v_b_37 <X> T_25_4.lc_trk_g3_5
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (18 15)  (1324 79)  (1324 79)  routing T_25_4.sp4_v_b_37 <X> T_25_4.lc_trk_g3_5


LogicTile_6_3

 (3 4)  (291 52)  (291 52)  routing T_6_3.sp12_v_b_0 <X> T_6_3.sp12_h_r_0
 (3 5)  (291 53)  (291 53)  routing T_6_3.sp12_v_b_0 <X> T_6_3.sp12_h_r_0


RAM_Tile_8_3

 (22 0)  (418 48)  (418 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 50)  (396 50)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 51)  (398 51)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_bram/ram/RCLK
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (17 9)  (413 57)  (413 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (30 9)  (426 57)  (426 57)  routing T_8_3.lc_trk_g0_3 <X> T_8_3.wire_bram/ram/WDATA_11
 (40 9)  (436 57)  (436 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 62)  (412 62)  routing T_8_3.sp4_v_b_29 <X> T_8_3.lc_trk_g3_5
 (17 14)  (413 62)  (413 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 62)  (414 62)  routing T_8_3.sp4_v_b_29 <X> T_8_3.lc_trk_g3_5
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE


LogicTile_9_3

 (13 8)  (451 56)  (451 56)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_v_b_8


LogicTile_16_3

 (0 2)  (816 50)  (816 50)  routing T_16_3.glb_netwk_3 <X> T_16_3.wire_logic_cluster/lc_7/clk
 (2 2)  (818 50)  (818 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 51)  (816 51)  routing T_16_3.glb_netwk_3 <X> T_16_3.wire_logic_cluster/lc_7/clk
 (3 6)  (819 54)  (819 54)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_v_t_23
 (21 6)  (837 54)  (837 54)  routing T_16_3.sp4_v_b_15 <X> T_16_3.lc_trk_g1_7
 (22 6)  (838 54)  (838 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 54)  (839 54)  routing T_16_3.sp4_v_b_15 <X> T_16_3.lc_trk_g1_7
 (21 7)  (837 55)  (837 55)  routing T_16_3.sp4_v_b_15 <X> T_16_3.lc_trk_g1_7
 (31 10)  (847 58)  (847 58)  routing T_16_3.lc_trk_g1_7 <X> T_16_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 58)  (848 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 58)  (850 58)  routing T_16_3.lc_trk_g1_7 <X> T_16_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 58)  (852 58)  LC_5 Logic Functioning bit
 (37 10)  (853 58)  (853 58)  LC_5 Logic Functioning bit
 (38 10)  (854 58)  (854 58)  LC_5 Logic Functioning bit
 (39 10)  (855 58)  (855 58)  LC_5 Logic Functioning bit
 (45 10)  (861 58)  (861 58)  LC_5 Logic Functioning bit
 (51 10)  (867 58)  (867 58)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (847 59)  (847 59)  routing T_16_3.lc_trk_g1_7 <X> T_16_3.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 59)  (852 59)  LC_5 Logic Functioning bit
 (37 11)  (853 59)  (853 59)  LC_5 Logic Functioning bit
 (38 11)  (854 59)  (854 59)  LC_5 Logic Functioning bit
 (39 11)  (855 59)  (855 59)  LC_5 Logic Functioning bit


LogicTile_18_3

 (3 7)  (931 55)  (931 55)  routing T_18_3.sp12_h_l_23 <X> T_18_3.sp12_v_t_23


LogicTile_24_3

 (4 2)  (1256 50)  (1256 50)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_v_t_37


RAM_Tile_25_3

 (4 0)  (1310 48)  (1310 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0
 (6 0)  (1312 48)  (1312 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0
 (9 0)  (1315 48)  (1315 48)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_h_r_1
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 51)  (1306 51)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.wire_bram/ram/RCLK
 (2 3)  (1308 51)  (1308 51)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.wire_bram/ram/RCLK
 (15 4)  (1321 52)  (1321 52)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (16 4)  (1322 52)  (1322 52)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (17 4)  (1323 52)  (1323 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 53)  (1324 53)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (15 8)  (1321 56)  (1321 56)  routing T_25_3.sp4_v_b_41 <X> T_25_3.lc_trk_g2_1
 (16 8)  (1322 56)  (1322 56)  routing T_25_3.sp4_v_b_41 <X> T_25_3.lc_trk_g2_1
 (17 8)  (1323 56)  (1323 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_1 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (40 9)  (1346 57)  (1346 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (4 12)  (1310 60)  (1310 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (6 12)  (1312 60)  (1312 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (18 15)  (1324 63)  (1324 63)  routing T_25_3.sp4_r_v_b_45 <X> T_25_3.lc_trk_g3_5


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (16 8)  (412 40)  (412 40)  routing T_8_2.sp12_v_b_9 <X> T_8_2.lc_trk_g2_1
 (17 8)  (413 40)  (413 40)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (28 8)  (424 40)  (424 40)  routing T_8_2.lc_trk_g2_1 <X> T_8_2.wire_bram/ram/WDATA_3
 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (37 8)  (433 40)  (433 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (14 11)  (410 43)  (410 43)  routing T_8_2.sp4_r_v_b_36 <X> T_8_2.lc_trk_g2_4
 (17 11)  (413 43)  (413 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE


LogicTile_20_2

 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_l_23 <X> T_20_2.sp12_v_t_23


RAM_Tile_25_2

 (4 0)  (1310 32)  (1310 32)  routing T_25_2.sp4_v_t_41 <X> T_25_2.sp4_v_b_0
 (6 0)  (1312 32)  (1312 32)  routing T_25_2.sp4_v_t_41 <X> T_25_2.sp4_v_b_0
 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 34)  (1322 34)  routing T_25_2.sp4_v_b_13 <X> T_25_2.lc_trk_g0_5
 (17 2)  (1323 34)  (1323 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 34)  (1324 34)  routing T_25_2.sp4_v_b_13 <X> T_25_2.lc_trk_g0_5
 (0 3)  (1306 35)  (1306 35)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 35)  (1324 35)  routing T_25_2.sp4_v_b_13 <X> T_25_2.lc_trk_g0_5
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g0_5 <X> T_25_2.wire_bram/ram/WDATA_3
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 46)  (1321 46)  routing T_25_2.sp4_v_b_45 <X> T_25_2.lc_trk_g3_5
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_v_b_45 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE


LogicTile_26_2

 (13 8)  (1361 40)  (1361 40)  routing T_26_2.sp4_v_t_45 <X> T_26_2.sp4_v_b_8


RAM_Tile_8_1

 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 18)  (396 18)  routing T_8_1.lc_trk_g2_0 <X> T_8_1.wire_bram/ram/RCLK
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (22 2)  (418 18)  (418 18)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 18)  (419 18)  routing T_8_1.sp12_h_l_12 <X> T_8_1.lc_trk_g0_7
 (2 3)  (398 19)  (398 19)  routing T_8_1.lc_trk_g2_0 <X> T_8_1.wire_bram/ram/RCLK
 (12 4)  (408 20)  (408 20)  routing T_8_1.sp4_v_t_40 <X> T_8_1.sp4_h_r_5
 (15 6)  (411 22)  (411 22)  routing T_8_1.sp4_h_r_5 <X> T_8_1.lc_trk_g1_5
 (16 6)  (412 22)  (412 22)  routing T_8_1.sp4_h_r_5 <X> T_8_1.lc_trk_g1_5
 (17 6)  (413 22)  (413 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (414 23)  (414 23)  routing T_8_1.sp4_h_r_5 <X> T_8_1.lc_trk_g1_5
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g0_7 <X> T_8_1.wire_bram/ram/WDATA_11
 (14 9)  (410 25)  (410 25)  routing T_8_1.sp4_r_v_b_32 <X> T_8_1.lc_trk_g2_0
 (17 9)  (413 25)  (413 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (426 25)  (426 25)  routing T_8_1.lc_trk_g0_7 <X> T_8_1.wire_bram/ram/WDATA_11
 (38 9)  (434 25)  (434 25)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE


LogicTile_12_1

 (8 4)  (608 20)  (608 20)  routing T_12_1.sp4_v_b_4 <X> T_12_1.sp4_h_r_4
 (9 4)  (609 20)  (609 20)  routing T_12_1.sp4_v_b_4 <X> T_12_1.sp4_h_r_4
 (3 7)  (603 23)  (603 23)  routing T_12_1.sp12_h_l_23 <X> T_12_1.sp12_v_t_23


LogicTile_13_1

 (3 2)  (657 18)  (657 18)  routing T_13_1.sp12_v_t_23 <X> T_13_1.sp12_h_l_23
 (3 4)  (657 20)  (657 20)  routing T_13_1.sp12_v_t_23 <X> T_13_1.sp12_h_r_0


LogicTile_15_1

 (0 2)  (762 18)  (762 18)  routing T_15_1.glb_netwk_3 <X> T_15_1.wire_logic_cluster/lc_7/clk
 (2 2)  (764 18)  (764 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 19)  (762 19)  routing T_15_1.glb_netwk_3 <X> T_15_1.wire_logic_cluster/lc_7/clk
 (36 6)  (798 22)  (798 22)  LC_3 Logic Functioning bit
 (38 6)  (800 22)  (800 22)  LC_3 Logic Functioning bit
 (41 6)  (803 22)  (803 22)  LC_3 Logic Functioning bit
 (43 6)  (805 22)  (805 22)  LC_3 Logic Functioning bit
 (45 6)  (807 22)  (807 22)  LC_3 Logic Functioning bit
 (28 7)  (790 23)  (790 23)  routing T_15_1.lc_trk_g2_1 <X> T_15_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 23)  (791 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 23)  (799 23)  LC_3 Logic Functioning bit
 (39 7)  (801 23)  (801 23)  LC_3 Logic Functioning bit
 (40 7)  (802 23)  (802 23)  LC_3 Logic Functioning bit
 (42 7)  (804 23)  (804 23)  LC_3 Logic Functioning bit
 (53 7)  (815 23)  (815 23)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (777 24)  (777 24)  routing T_15_1.sp4_h_r_41 <X> T_15_1.lc_trk_g2_1
 (16 8)  (778 24)  (778 24)  routing T_15_1.sp4_h_r_41 <X> T_15_1.lc_trk_g2_1
 (17 8)  (779 24)  (779 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 24)  (780 24)  routing T_15_1.sp4_h_r_41 <X> T_15_1.lc_trk_g2_1
 (18 9)  (780 25)  (780 25)  routing T_15_1.sp4_h_r_41 <X> T_15_1.lc_trk_g2_1


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (16 2)  (1322 18)  (1322 18)  routing T_25_1.sp4_v_b_13 <X> T_25_1.lc_trk_g0_5
 (17 2)  (1323 18)  (1323 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 18)  (1324 18)  routing T_25_1.sp4_v_b_13 <X> T_25_1.lc_trk_g0_5
 (0 3)  (1306 19)  (1306 19)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (2 3)  (1308 19)  (1308 19)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (18 3)  (1324 19)  (1324 19)  routing T_25_1.sp4_v_b_13 <X> T_25_1.lc_trk_g0_5
 (3 7)  (1309 23)  (1309 23)  routing T_25_1.sp12_h_l_23 <X> T_25_1.sp12_v_t_23
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g0_5 <X> T_25_1.wire_bram/ram/WDATA_11
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (16 12)  (1322 28)  (1322 28)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (17 12)  (1323 28)  (1323 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 28)  (1324 28)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (18 13)  (1324 29)  (1324 29)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_6_0

 (3 6)  (315 8)  (315 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (292 6)  (292 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (1 11)  (367 5)  (367 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (11 7)  (579 9)  (579 9)  routing T_11_0.span4_horz_l_14 <X> T_11_0.span4_vert_37
 (16 8)  (550 7)  (550 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (0 9)  (623 6)  (623 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (17 2)  (767 12)  (767 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (17 5)  (767 10)  (767 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (17 3)  (1041 13)  (1041 13)  IOB_0 IO Functioning bit
 (17 5)  (1041 10)  (1041 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1063 6)  (1063 6)  IO control bit: BIODOWN_IE_0



IO_Tile_22_0

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (1 0)  (1277 15)  (1277 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (3 9)  (1279 6)  (1279 6)  IO control bit: IODOWN_IE_0


