# do teste_RAM.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module teste_RAM
# 
# Top level modules:
# 	teste_RAM
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module teste_RAM_vlg_sample_tst
# -- Compiling module teste_RAM_vlg_check_tst
# -- Compiling module teste_RAM_vlg_vec_tst
# 
# Top level modules:
# 	teste_RAM_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.teste_RAM_vlg_vec_tst 
# Loading work.teste_RAM_vlg_vec_tst
# Loading work.teste_RAM
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.teste_RAM_vlg_sample_tst
# Loading work.teste_RAM_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port HEX0[1] :: @time = 4000000.000 ps
#      Expected value = 0000000
#      Real value = 0001110
# ERROR! Vector Mismatch for output port HEX0[2] :: @time = 4000000.000 ps
#      Expected value = 0000000
#      Real value = 0001110
# ERROR! Vector Mismatch for output port HEX0[3] :: @time = 4000000.000 ps
#      Expected value = 0000000
#      Real value = 0001110
# ERROR! Vector Mismatch for output port HEX1[6] :: @time = 4000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port HEX1[0] :: @time = 4250000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port HEX1[3] :: @time = 4250000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port HEX1[4] :: @time = 4250000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port HEX1[5] :: @time = 4250000.000 ps
#      Expected value = 0000000
#      Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[0] :: @time = 4500000.000 ps
#      Expected value = 0000000
#      Real value = 0100001
# ERROR! Vector Mismatch for output port HEX0[5] :: @time = 4500000.000 ps
#      Expected value = 0000000
#      Real value = 0100001
# ERROR! Vector Mismatch for output port HEX1[2] :: @time = 4500000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port HEX0[6] :: @time = 4750000.000 ps
#      Expected value = 0000000
#      Real value = 1000110
# ERROR! Vector Mismatch for output port HEX1[1] :: @time = 5250000.000 ps
#      Expected value = 0000000
#      Real value = 0010010
# ERROR! Vector Mismatch for output port HEX0[4] :: @time = 5500000.000 ps
#      Expected value = 0000000
#      Real value = 0011000
#          14 mismatched vectors : Simulation failed !
# ** Note: $finish    : teste_RAM.vt(431)
#    Time: 8 us  Iteration: 0  Instance: /teste_RAM_vlg_vec_tst/tb_out
