[2025-09-17 12:02:41] START suite=qualcomm_srv trace=srv591_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv591_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2627400 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5060099 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5060099 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5060100 heartbeat IPC: 4.111 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13812212 heartbeat IPC: 1.143 cumulative IPC: 1.143 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22646643 heartbeat IPC: 1.132 cumulative IPC: 1.137 (Simulation time: 00 hr 03 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv591_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000011 cycles: 31300227 heartbeat IPC: 1.156 cumulative IPC: 1.143 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39918094 heartbeat IPC: 1.16 cumulative IPC: 1.148 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 48589687 heartbeat IPC: 1.153 cumulative IPC: 1.149 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 57299739 heartbeat IPC: 1.148 cumulative IPC: 1.149 (Simulation time: 00 hr 07 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv591_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 65947641 heartbeat IPC: 1.156 cumulative IPC: 1.15 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 74543101 heartbeat IPC: 1.163 cumulative IPC: 1.151 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 83226367 heartbeat IPC: 1.152 cumulative IPC: 1.151 (Simulation time: 00 hr 11 min 15 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 86867339 cumulative IPC: 1.151 (Simulation time: 00 hr 12 min 24 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 86867339 cumulative IPC: 1.151 (Simulation time: 00 hr 12 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv591_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.151 instructions: 100000003 cycles: 86867339
CPU 0 Branch Prediction Accuracy: 92.41% MPKI: 13.66 Average ROB Occupancy at Mispredict: 28.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1334
BRANCH_INDIRECT: 0.3542
BRANCH_CONDITIONAL: 11.74
BRANCH_DIRECT_CALL: 0.4893
BRANCH_INDIRECT_CALL: 0.5077
BRANCH_RETURN: 0.431


====Backend Stall Breakdown====
ROB_STALL: 109029
LQ_STALL: 0
SQ_STALL: 201029


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 25.151419
REPLAY_LOAD: 42.32598
NON_REPLAY_LOAD: 6.5974016

== Total ==
ADDR_TRANS: 7973
REPLAY_LOAD: 17269
NON_REPLAY_LOAD: 83787

== Counts ==
ADDR_TRANS: 317
REPLAY_LOAD: 408
NON_REPLAY_LOAD: 12700

cpu0->cpu0_STLB TOTAL        ACCESS:    2037792 HIT:    2026503 MISS:      11289 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2037792 HIT:    2026503 MISS:      11289 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 68.13 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9671885 HIT:    8592639 MISS:    1079246 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7905783 HIT:    6932163 MISS:     973620 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     594566 HIT:     501566 MISS:      93000 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1152585 HIT:    1149283 MISS:       3302 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      18951 HIT:       9627 MISS:       9324 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.91 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15577861 HIT:    8129629 MISS:    7448232 MSHR_MERGE:    1780983
cpu0->cpu0_L1I LOAD         ACCESS:   15577861 HIT:    8129629 MISS:    7448232 MSHR_MERGE:    1780983
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29637827 HIT:   25112575 MISS:    4525252 MSHR_MERGE:    1673199
cpu0->cpu0_L1D LOAD         ACCESS:   16527512 HIT:   13802460 MISS:    2725052 MSHR_MERGE:     486516
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13087443 HIT:   11306310 MISS:    1781133 MSHR_MERGE:    1186567
cpu0->cpu0_L1D TRANSLATION  ACCESS:      22872 HIT:       3805 MISS:      19067 MSHR_MERGE:        116
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12696017 HIT:   10616373 MISS:    2079644 MSHR_MERGE:    1042427
cpu0->cpu0_ITLB LOAD         ACCESS:   12696017 HIT:   10616373 MISS:    2079644 MSHR_MERGE:    1042427
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.262 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28161453 HIT:   26817248 MISS:    1344205 MSHR_MERGE:     343631
cpu0->cpu0_DTLB LOAD         ACCESS:   28161453 HIT:   26817248 MISS:    1344205 MSHR_MERGE:     343631
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.485 cycles
cpu0->LLC TOTAL        ACCESS:    1231314 HIT:    1220375 MISS:      10939 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     973620 HIT:     966335 MISS:       7285 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      92999 HIT:      90581 MISS:       2418 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     155371 HIT:     155343 MISS:         28 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9324 HIT:       8116 MISS:       1208 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        566
  ROW_BUFFER_MISS:      10335
  AVG DBUS CONGESTED CYCLE: 3.105
Channel 0 WQ ROW_BUFFER_HIT:         36
  ROW_BUFFER_MISS:        843
  FULL:          0
Channel 0 REFRESHES ISSUED:       7239

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       485996       547703        98872          955
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           61         1437         1258          103
  STLB miss resolved @ L2C                0         1220         1398         1184           37
  STLB miss resolved @ LLC                0          776         1256         4237          378
  STLB miss resolved @ MEM                0            1          272          988          415

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             175731        46927      1362725       178998           52
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          867          556           10
  STLB miss resolved @ L2C                0         1005         6638         1133            0
  STLB miss resolved @ LLC                0          124         1874         1109           14
  STLB miss resolved @ MEM                0            0           33           73           53
[2025-09-17 12:15:05] END   suite=qualcomm_srv trace=srv591_ap (rc=0)
