

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 00:18:58 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74|  0.740 us|  0.740 us|   75|   75|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.29>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9" [dfg_199.c:7]   --->   Operation 76 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_7" [dfg_199.c:7]   --->   Operation 77 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 78 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%v = trunc i32 %p_9_read" [dfg_199.c:15]   --->   Operation 79 'trunc' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%sext_ln16 = sext i8 %p_read" [dfg_199.c:16]   --->   Operation 80 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%zext_ln16 = zext i3 %v" [dfg_199.c:16]   --->   Operation 81 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%shl_ln16 = shl i15 %sext_ln16, i15 %zext_ln16" [dfg_199.c:16]   --->   Operation 82 'shl' 'shl_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln16)   --->   "%sext_ln16_1 = sext i15 %shl_ln16" [dfg_199.c:16]   --->   Operation 83 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (3.14ns) (out node of the LUT)   --->   "%add_ln16 = add i16 %sext_ln16_1, i16 14849" [dfg_199.c:16]   --->   Operation 84 'add' 'add_ln16' <Predicate = true> <Delay = 3.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [7/7] (7.29ns)   --->   "%add = dsub i64 677, i64 %p_7_read" [dfg_199.c:17]   --->   Operation 85 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i16 %add_ln16" [dfg_199.c:16]   --->   Operation 86 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [6/6] (6.28ns)   --->   "%conv7 = sitodp i32 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 87 'sitodp' 'conv7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 88 [6/7] (7.29ns)   --->   "%add = dsub i64 677, i64 %p_7_read" [dfg_199.c:17]   --->   Operation 88 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 89 [5/6] (6.28ns)   --->   "%conv7 = sitodp i32 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 89 'sitodp' 'conv7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 90 [5/7] (7.29ns)   --->   "%add = dsub i64 677, i64 %p_7_read" [dfg_199.c:17]   --->   Operation 90 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 91 [4/6] (6.28ns)   --->   "%conv7 = sitodp i32 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 91 'sitodp' 'conv7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 92 [4/7] (7.29ns)   --->   "%add = dsub i64 677, i64 %p_7_read" [dfg_199.c:17]   --->   Operation 92 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 93 [3/6] (6.28ns)   --->   "%conv7 = sitodp i32 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 93 'sitodp' 'conv7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 94 [3/7] (7.29ns)   --->   "%add = dsub i64 677, i64 %p_7_read" [dfg_199.c:17]   --->   Operation 94 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 95 [2/6] (6.28ns)   --->   "%conv7 = sitodp i32 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 95 'sitodp' 'conv7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 96 [2/7] (7.29ns)   --->   "%add = dsub i64 677, i64 %p_7_read" [dfg_199.c:17]   --->   Operation 96 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 97 [1/6] (6.28ns)   --->   "%conv7 = sitodp i32 %sext_ln16_2" [dfg_199.c:16]   --->   Operation 97 'sitodp' 'conv7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 98 [1/7] (7.29ns)   --->   "%add = dsub i64 677, i64 %p_7_read" [dfg_199.c:17]   --->   Operation 98 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.55>
ST_8 : Operation 99 [59/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 99 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.55>
ST_9 : Operation 100 [58/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 100 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.55>
ST_10 : Operation 101 [57/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 101 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.55>
ST_11 : Operation 102 [56/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 102 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.55>
ST_12 : Operation 103 [55/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 103 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.55>
ST_13 : Operation 104 [54/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 104 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.55>
ST_14 : Operation 105 [53/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 105 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.55>
ST_15 : Operation 106 [52/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 106 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 107 [51/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 107 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 108 [50/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 108 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 109 [49/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 109 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 110 [48/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 110 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 111 [47/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 111 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 112 [46/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 112 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 113 [45/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 113 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 114 [44/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 114 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 115 [43/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 115 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 116 [42/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 116 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 117 [41/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 117 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 118 [40/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 118 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 119 [39/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 119 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 120 [38/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 120 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 121 [37/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 121 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 122 [36/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 122 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 123 [35/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 123 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 124 [34/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 124 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 125 [33/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 125 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 126 [32/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 126 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 127 [31/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 127 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 128 [30/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 128 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 129 [29/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 129 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 130 [28/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 130 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 131 [27/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 131 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 132 [26/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 132 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 133 [25/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 133 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 134 [24/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 134 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 135 [23/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 135 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 136 [22/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 136 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 137 [21/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 137 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 138 [20/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 138 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 139 [19/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 139 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 140 [18/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 140 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 141 [17/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 141 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 142 [16/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 142 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 143 [15/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 143 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 144 [14/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 144 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 145 [13/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 145 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 146 [12/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 146 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 147 [11/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 147 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 148 [10/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 148 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 149 [9/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 149 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 150 [8/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 150 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 151 [7/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 151 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 152 [6/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 152 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 153 [5/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 153 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 154 [4/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 154 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 155 [3/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 155 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 156 [2/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 156 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 157 [1/59] (4.55ns)   --->   "%div = ddiv i64 %conv7, i64 %add" [dfg_199.c:16]   --->   Operation 157 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 158 [7/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 4242" [dfg_199.c:16]   --->   Operation 158 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 159 [6/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 4242" [dfg_199.c:16]   --->   Operation 159 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 160 [5/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 4242" [dfg_199.c:16]   --->   Operation 160 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 161 [4/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 4242" [dfg_199.c:16]   --->   Operation 161 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 162 [3/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 4242" [dfg_199.c:16]   --->   Operation 162 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 163 [2/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 4242" [dfg_199.c:16]   --->   Operation 163 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.29>
ST_73 : Operation 164 [1/7] (7.29ns)   --->   "%dc = dadd i64 %div, i64 4242" [dfg_199.c:16]   --->   Operation 164 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.94>
ST_74 : Operation 165 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 165 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 166 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 167 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %data_V"   --->   Operation 168 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 169 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_3, i1 0"   --->   Operation 169 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 170 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 171 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 172 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 172 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 173 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 173 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 174 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_2"   --->   Operation 174 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 175 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 176 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 176 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 177 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 177 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 178 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 178 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 179 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 180 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 181 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 182 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 183 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 184 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 184 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.00>
ST_75 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 186 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 186 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 193 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 193 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 194 [1/1] (1.48ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 194 'select' 'result_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i64 %result_V" [dfg_199.c:18]   --->   Operation 195 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:7) [13]  (0 ns)
	'dsub' operation ('add', dfg_199.c:17) [23]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:17) [23]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:17) [23]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:17) [23]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:17) [23]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:17) [23]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:17) [23]  (7.3 ns)

 <State 8>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 9>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 10>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 11>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 12>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 13>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 14>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 15>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 16>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 17>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 18>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 19>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 20>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 21>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 22>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 23>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 24>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 25>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 26>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 27>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 28>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 29>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 30>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 31>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 32>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 33>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 34>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 66>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:16) [24]  (4.55 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:16) [25]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:16) [25]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:16) [25]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:16) [25]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:16) [25]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:16) [25]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:16) [25]  (7.3 ns)

 <State 74>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [33]  (1.64 ns)
	'select' operation ('ush') [37]  (0.697 ns)
	'lshr' operation ('r.V') [40]  (0 ns)
	'select' operation ('val') [45]  (4.61 ns)

 <State 75>: 5ns
The critical path consists of the following:
	'sub' operation ('result.V') [46]  (3.52 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [47]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
