
synpwrap -msg -prj "ram00_ram0_synplify.tcl" -log "ram00_ram0.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.0.240.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of ram00_ram0.srf
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4OJJTR2

# Wed May 11 21:06:27 2022

#Implementation: ram0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : ram0
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : ram0
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\braya\Downloads\02-ram00\ram00.vhdl":7:7:7:11|Top entity is set to ram00.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\ram00.vhdl":7:7:7:11|Synthesizing work.ram00.ram0.
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\muxram00.vhdl":6:7:6:14|Synthesizing work.muxram00.muxram0.
Post processing for work.muxram00.muxram0
Running optimization stage 1 on muxram00 .......
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\contRead00.vhdl":8:7:8:16|Synthesizing work.contread00.contread0.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\contRead00.vhdl":32:24:32:32|Removing redundant assignment.
Post processing for work.contread00.contread0
Running optimization stage 1 on contRead00 .......
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\memram00.vhdl":8:7:8:14|Synthesizing work.memram00.memram0.
Post processing for work.memram00.memram0
Running optimization stage 1 on memram00 .......
@N: CL134 :"C:\Users\braya\Downloads\02-ram00\memram00.vhdl":22:7:22:13|Found RAM wordram, depth=64, width=7
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":8:7:8:13|Synthesizing work.coder00.coder0.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":41:14:41:26|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":49:13:49:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":58:13:58:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":67:13:67:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":76:13:76:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":85:14:85:26|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":93:13:93:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":102:13:102:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":111:13:111:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":120:13:120:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":128:14:128:26|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":136:13:136:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":145:13:145:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":154:13:154:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":163:13:163:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":172:14:172:26|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":180:13:180:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":189:13:189:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":198:13:198:25|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":207:13:207:25|Removing redundant assignment.
@W: CG296 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":23:13:23:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":29:7:29:15|Referenced variable scontrolc is not in sensitivity list.
Post processing for work.coder00.coder0
Running optimization stage 1 on coder00 .......
@A: CL282 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":29:2:29:5|Feedback mux created for signal aux3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":29:2:29:5|Feedback mux created for signal aux2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":29:2:29:5|Feedback mux created for signal aux1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":29:2:29:5|Feedback mux created for signal outcoderc[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":29:2:29:5|Feedback mux created for signal outcontwritec[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\braya\Downloads\02-ram00\coder00.vhdl":29:2:29:5|Feedback mux created for signal aux0. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\contring00.vhdl":6:7:6:16|Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
Running optimization stage 1 on contring00 .......
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\ram0\source\osc00.vhdl":7:7:7:11|Synthesizing work.osc00.osc0.
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":8:7:8:11|Synthesizing work.div00.div0.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":28:3:28:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":36:3:36:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":44:3:44:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":52:3:52:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":60:3:60:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":68:3:68:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":76:3:76:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl":84:3:84:8|Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\Users\braya\Downloads\02-ram00\ram0\source\oscint00.vhdl":6:7:6:14|Synthesizing work.oscint00.oscint0.
@W: CD276 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.ram00.ram0
Running optimization stage 1 on ram00 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on contring00 .......
Running optimization stage 2 on coder00 .......
Running optimization stage 2 on memram00 .......
Running optimization stage 2 on contRead00 .......
Running optimization stage 2 on muxram00 .......
Running optimization stage 2 on ram00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\braya\Downloads\02-ram00\ram0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 97MB peak: 102MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed May 11 21:06:32 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : ram0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\ram0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 11 21:06:32 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\braya\Downloads\02-ram00\ram0\synwork\ram00_ram0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 29MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed May 11 21:06:32 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : ram0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\ram0\synwork\ram00_ram0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 11 21:06:34 2022

###########################################################]
Premap Report

# Wed May 11 21:06:35 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : ram0
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\braya\Downloads\02-ram00\ram0\ram00_ram0_scck.rpt 
See clock summary report "C:\Users\braya\Downloads\02-ram00\ram0\ram00_ram0_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: FX493 |Applying initial value "0" on instance aux1.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance aux2.
@N: FX493 |Applying initial value "0" on instance aux3.
@N: FX493 |Applying initial value "0" on instance aux0.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 170MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=26 on top level netlist ram00 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     23   
1 .         div00|oscout_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     41   
==========================================================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                          Clock Pin                 Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                             Seq Example               Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        RA00.D00.OSCInst0.OSC(OSCH)     RA00.D01.oscout.C         -                 -            
div00|oscout_derived_clock          41        RA00.D01.oscout.Q[0](dffe)      RA04.outcontcr[5:0].C     -                 -            
=======================================================================================================================================

@W: MT529 :"c:\users\braya\downloads\02-ram00\ram0\source\div00.vhdl":20:4:20:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including RA00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
0 instances converted, 35 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@KP:ckid0_2       RA00.D00.OSCInst0.OSC     OSCH                   23         RA00.D01.sdiv[21:0]
=================================================================================================
================================================================= Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance         Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       RA00.D01.oscout.Q[0]     dffe                   35                     RA04.outcontcr[5:0]     Derived clock on input (not legal for GCC)
===========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 90MB peak: 172MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed May 11 21:06:38 2022

###########################################################]
Map & Optimize Report

# Wed May 11 21:06:39 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : ram0
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 166MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)

@N: MO231 :"c:\users\braya\downloads\02-ram00\coder00.vhdl":29:2:29:5|Found counter in view:work.coder00(coder0) instance outcontwritec[5:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   467.62ns		 100 /        57

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 183MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\braya\downloads\02-ram00\memram00.vhdl":22:7:22:13|Generating RAM RA03.wordram[6:0]
@A: BN291 :"c:\users\braya\downloads\02-ram00\contring00.vhdl":21:2:21:3|Boundary register RA01.outr_3_.fb (in view: work.ram00(ram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\braya\downloads\02-ram00\contring00.vhdl":21:2:21:3|Boundary register RA01.outr_2_.fb (in view: work.ram00(ram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\braya\downloads\02-ram00\contring00.vhdl":21:2:21:3|Boundary register RA01.outr_1_.fb (in view: work.ram00(ram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\braya\downloads\02-ram00\contring00.vhdl":21:2:21:3|Boundary register RA01.outr_0_.fb (in view: work.ram00(ram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 183MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 184MB)

Writing Analyst data base C:\Users\braya\Downloads\02-ram00\ram0\synwork\ram00_ram0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 184MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\braya\Downloads\02-ram00\ram0\ram00_ram0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 187MB peak: 187MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 186MB peak: 188MB)

@W: MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net RA00.D00.sclk.
@N: MT615 |Found clock div00|oscout_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed May 11 21:06:42 2022
#


Top view:               ram00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 466.476

                                    Requested     Estimated     Requested     Estimated                 Clock                                              Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type                                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscout_derived_clock          2.1 MHz       219.4 MHz     480.769       4.558         952.422     derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0
oscint00|osc_int_inferred_clock     2.1 MHz       70.0 MHz      480.769       14.293        466.476     inferred                                           Inferred_clkgroup_0
==============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     466.476  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock       div00|oscout_derived_clock       |  480.769     952.422  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|oscout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                           Arrival            
Instance                  Reference                      Type        Pin     Net             Time        Slack  
                          Clock                                                                                 
----------------------------------------------------------------------------------------------------------------
RA04.outcontcr[0]         div00|oscout_derived_clock     FD1S3IX     Q       contR0_c[0]     1.236       952.422
RA02.outcontwritec[0]     div00|oscout_derived_clock     FD1P3DX     Q       contW0_c[0]     1.236       952.422
RA04.outcontcr[1]         div00|oscout_derived_clock     FD1S3IX     Q       contR0_c[1]     1.236       952.565
RA04.outcontcr[2]         div00|oscout_derived_clock     FD1S3IX     Q       contR0_c[2]     1.236       952.565
RA02.outcontwritec[1]     div00|oscout_derived_clock     FD1P3DX     Q       contW0_c[1]     1.236       952.565
RA02.outcontwritec[2]     div00|oscout_derived_clock     FD1P3DX     Q       contW0_c[2]     1.236       952.565
RA04.outcontcr[3]         div00|oscout_derived_clock     FD1S3IX     Q       contR0_c[3]     1.236       952.708
RA02.outcontwritec[3]     div00|oscout_derived_clock     FD1P3DX     Q       contW0_c[3]     1.236       952.708
RA04.outcontcr[4]         div00|oscout_derived_clock     FD1S3IX     Q       contR0_c[4]     1.232       952.712
RA02.outcontwritec[4]     div00|oscout_derived_clock     FD1P3DX     Q       contW0_c[4]     1.204       952.740
================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                        Required            
Instance              Reference                      Type        Pin     Net                          Time         Slack  
                      Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------
RA04.outcontcr[5]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcontcr_s_5_0_S0       961.433      952.422
RA04.outcontcr[3]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcontcr_cry_3_0_S0     961.433      952.565
RA04.outcontcr[4]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcontcr_cry_3_0_S1     961.433      952.565
RA04.outcontcr[1]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcontcr_cry_1_0_S0     961.433      952.708
RA04.outcontcr[2]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcontcr_cry_1_0_S1     961.433      952.708
RA02.outcoderc[0]     div00|oscout_derived_clock     FD1P3DX     SP      outcontwritece               961.067      954.083
RA02.outcoderc[1]     div00|oscout_derived_clock     FD1P3DX     SP      outcontwritece               961.067      954.083
RA02.outcoderc[2]     div00|oscout_derived_clock     FD1P3DX     SP      outcontwritece               961.067      954.083
RA02.outcoderc[3]     div00|oscout_derived_clock     FD1P3DX     SP      outcontwritece               961.067      954.083
RA02.outcoderc[4]     div00|oscout_derived_clock     FD1P3DX     SP      outcontwritece               961.067      954.083
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.433

    - Propagation time:                      9.011
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 952.422

    Number of logic level(s):                9
    Starting point:                          RA04.outcontcr[0] / Q
    Ending point:                            RA04.outcontcr[5] / D
    The start point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|oscout_derived_clock to c:div00|oscout_derived_clock)

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
RA04.outcontcr[0]                     FD1S3IX      Q        Out     1.236     1.236 r     -         
contR0_c[0]                           Net          -        -       -         -           11        
RA04.pread\.un1_outcontcr_cry_0_0     CCU2D        B1       In      0.000     1.236 r     -         
RA04.pread\.un1_outcontcr_cry_0_0     CCU2D        COUT     Out     1.544     2.780 r     -         
un1_outcontcr_cry_0                   Net          -        -       -         -           1         
RA04.pread\.un1_outcontcr_cry_1_0     CCU2D        CIN      In      0.000     2.780 r     -         
RA04.pread\.un1_outcontcr_cry_1_0     CCU2D        COUT     Out     0.143     2.923 r     -         
un1_outcontcr_cry_2                   Net          -        -       -         -           1         
RA04.pread\.un1_outcontcr_cry_3_0     CCU2D        CIN      In      0.000     2.923 r     -         
RA04.pread\.un1_outcontcr_cry_3_0     CCU2D        COUT     Out     0.143     3.066 r     -         
un1_outcontcr_cry_4                   Net          -        -       -         -           1         
RA04.pread\.un1_outcontcr_cry_5_0     CCU2D        CIN      In      0.000     3.066 r     -         
RA04.pread\.un1_outcontcr_cry_5_0     CCU2D        S1       Out     1.549     4.615 r     -         
un1_outcontcr                         Net          -        -       -         -           1         
RA04.outcontcr_0_sqmuxa               ORCALUT4     A        In      0.000     4.615 r     -         
RA04.outcontcr_0_sqmuxa               ORCALUT4     Z        Out     1.017     5.632 r     -         
outcontcr_0_sqmuxa                    Net          -        -       -         -           1         
RA04.un2_outcontcr_cry_0_0            CCU2D        B0       In      0.000     5.632 r     -         
RA04.un2_outcontcr_cry_0_0            CCU2D        COUT     Out     1.544     7.176 r     -         
un2_outcontcr_cry_0                   Net          -        -       -         -           1         
RA04.un2_outcontcr_cry_1_0            CCU2D        CIN      In      0.000     7.176 r     -         
RA04.un2_outcontcr_cry_1_0            CCU2D        COUT     Out     0.143     7.319 r     -         
un2_outcontcr_cry_2                   Net          -        -       -         -           1         
RA04.un2_outcontcr_cry_3_0            CCU2D        CIN      In      0.000     7.319 r     -         
RA04.un2_outcontcr_cry_3_0            CCU2D        COUT     Out     0.143     7.462 r     -         
un2_outcontcr_cry_4                   Net          -        -       -         -           1         
RA04.un2_outcontcr_s_5_0              CCU2D        CIN      In      0.000     7.462 r     -         
RA04.un2_outcontcr_s_5_0              CCU2D        S0       Out     1.549     9.011 r     -         
un2_outcontcr_s_5_0_S0                Net          -        -       -         -           1         
RA04.outcontcr[5]                     FD1S3IX      D        In      0.000     9.011 r     -         
====================================================================================================




====================================
Detailed Report for Clock: oscint00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                            Arrival            
Instance             Reference                           Type        Pin     Net         Time        Slack  
                     Clock                                                                                  
------------------------------------------------------------------------------------------------------------
RA00.D01.sdiv[0]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       466.476
RA00.D01.sdiv[1]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       466.476
RA00.D01.sdiv[4]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       466.476
RA00.D01.sdiv[5]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       466.476
RA00.D01.sdiv[6]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       466.476
RA00.D01.sdiv[7]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       466.476
RA00.D01.sdiv[2]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       467.493
RA00.D01.sdiv[3]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       467.493
RA00.D01.sdiv[8]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.108       467.493
RA00.D01.sdiv[9]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.108       467.493
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                Required            
Instance              Reference                           Type        Pin     Net             Time         Slack  
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
RA00.D01.sdiv[21]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[21]     480.664      466.476
RA00.D01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      466.619
RA00.D01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      466.619
RA00.D01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      466.762
RA00.D01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      466.762
RA00.D01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      466.904
RA00.D01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      466.904
RA00.D01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      467.047
RA00.D01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      467.047
RA00.D01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      467.190
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      14.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.476

    Number of logic level(s):                20
    Starting point:                          RA00.D01.sdiv[0] / Q
    Ending point:                            RA00.D01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                        Pin      Pin               Arrival      No. of    
Name                                     Type         Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------
RA00.D01.sdiv[0]                         FD1S3IX      Q        Out     1.044     1.044 r      -         
sdiv[0]                                  Net          -        -       -         -            2         
RA00.D01.pdiv\.sdiv15lto19_i_a2_16_3     ORCALUT4     A        In      0.000     1.044 r      -         
RA00.D01.pdiv\.sdiv15lto19_i_a2_16_3     ORCALUT4     Z        Out     1.017     2.061 f      -         
sdiv15lto19_i_a2_16_3                    Net          -        -       -         -            1         
RA00.D01.pdiv\.sdiv15lto19_i_a2_16       ORCALUT4     A        In      0.000     2.061 f      -         
RA00.D01.pdiv\.sdiv15lto19_i_a2_16       ORCALUT4     Z        Out     1.153     3.213 f      -         
N_24_9                                   Net          -        -       -         -            3         
RA00.D01.pdiv\.sdiv15lto19_i_a2_18       ORCALUT4     B        In      0.000     3.213 f      -         
RA00.D01.pdiv\.sdiv15lto19_i_a2_18       ORCALUT4     Z        Out     1.233     4.446 f      -         
N_3_19                                   Net          -        -       -         -            6         
RA00.D01.pdiv\.sdiv22lto19               ORCALUT4     A        In      0.000     4.446 f      -         
RA00.D01.pdiv\.sdiv22lto19               ORCALUT4     Z        Out     1.017     5.463 r      -         
sdiv22lt21                               Net          -        -       -         -            1         
RA00.D01.oscout_0_sqmuxa_2               ORCALUT4     A        In      0.000     5.463 r      -         
RA00.D01.oscout_0_sqmuxa_2               ORCALUT4     Z        Out     1.017     6.480 r      -         
oscout_0_sqmuxa_2                        Net          -        -       -         -            1         
RA00.D01.un1_oscout_0_sqmuxa_1_4_0       ORCALUT4     A        In      0.000     6.480 r      -         
RA00.D01.un1_oscout_0_sqmuxa_1_4_0       ORCALUT4     Z        Out     1.017     7.497 r      -         
un1_oscout_0_sqmuxa_1_4_0                Net          -        -       -         -            1         
RA00.D01.un1_oscout_0_sqmuxa_1_4         ORCALUT4     D        In      0.000     7.497 r      -         
RA00.D01.un1_oscout_0_sqmuxa_1_4         ORCALUT4     Z        Out     1.153     8.649 r      -         
un1_sdiv69_4                             Net          -        -       -         -            3         
RA00.D01.un1_sdiv69_i                    ORCALUT4     A        In      0.000     8.649 r      -         
RA00.D01.un1_sdiv69_i                    ORCALUT4     Z        Out     1.017     9.666 f      -         
un1_sdiv69_i                             Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_0_0                CCU2D        B0       In      0.000     9.666 f      -         
RA00.D01.un1_sdiv_cry_0_0                CCU2D        COUT     Out     1.544     11.211 r     -         
un1_sdiv_cry_0                           Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_1_0                CCU2D        CIN      In      0.000     11.211 r     -         
RA00.D01.un1_sdiv_cry_1_0                CCU2D        COUT     Out     0.143     11.354 r     -         
un1_sdiv_cry_2                           Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_3_0                CCU2D        CIN      In      0.000     11.354 r     -         
RA00.D01.un1_sdiv_cry_3_0                CCU2D        COUT     Out     0.143     11.496 r     -         
un1_sdiv_cry_4                           Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_5_0                CCU2D        CIN      In      0.000     11.496 r     -         
RA00.D01.un1_sdiv_cry_5_0                CCU2D        COUT     Out     0.143     11.639 r     -         
un1_sdiv_cry_6                           Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_7_0                CCU2D        CIN      In      0.000     11.639 r     -         
RA00.D01.un1_sdiv_cry_7_0                CCU2D        COUT     Out     0.143     11.782 r     -         
un1_sdiv_cry_8                           Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_9_0                CCU2D        CIN      In      0.000     11.782 r     -         
RA00.D01.un1_sdiv_cry_9_0                CCU2D        COUT     Out     0.143     11.925 r     -         
un1_sdiv_cry_10                          Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_11_0               CCU2D        CIN      In      0.000     11.925 r     -         
RA00.D01.un1_sdiv_cry_11_0               CCU2D        COUT     Out     0.143     12.068 r     -         
un1_sdiv_cry_12                          Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_13_0               CCU2D        CIN      In      0.000     12.068 r     -         
RA00.D01.un1_sdiv_cry_13_0               CCU2D        COUT     Out     0.143     12.210 r     -         
un1_sdiv_cry_14                          Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_15_0               CCU2D        CIN      In      0.000     12.210 r     -         
RA00.D01.un1_sdiv_cry_15_0               CCU2D        COUT     Out     0.143     12.353 r     -         
un1_sdiv_cry_16                          Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_17_0               CCU2D        CIN      In      0.000     12.353 r     -         
RA00.D01.un1_sdiv_cry_17_0               CCU2D        COUT     Out     0.143     12.496 r     -         
un1_sdiv_cry_18                          Net          -        -       -         -            1         
RA00.D01.un1_sdiv_cry_19_0               CCU2D        CIN      In      0.000     12.496 r     -         
RA00.D01.un1_sdiv_cry_19_0               CCU2D        COUT     Out     0.143     12.639 r     -         
un1_sdiv_cry_20                          Net          -        -       -         -            1         
RA00.D01.un1_sdiv_s_21_0                 CCU2D        CIN      In      0.000     12.639 r     -         
RA00.D01.un1_sdiv_s_21_0                 CCU2D        S0       Out     1.549     14.188 r     -         
sdiv_11[21]                              Net          -        -       -         -            1         
RA00.D01.sdiv[21]                        FD1S3IX      D        In      0.000     14.188 r     -         
========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 187MB peak: 188MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 187MB peak: 188MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 57 of 6864 (1%)
PIC Latch:       0
I/O cells:       39


Details:
CCU2D:          24
DPR16X4C:       8
FD1P3AX:        10
FD1P3DX:        14
FD1P3IX:        3
FD1P3JX:        1
FD1S3AX:        1
FD1S3IX:        28
GSR:            1
IB:             11
INV:            2
OB:             28
ORCALUT4:       110
OSCH:           1
PFUMX:          7
PUR:            1
VHI:            6
VLO:            8
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 65MB peak: 188MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Wed May 11 21:06:43 2022

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/braya/Downloads/02-ram00/ram0" -path "C:/Users/braya/Downloads/02-ram00"   "C:/Users/braya/Downloads/02-ram00/ram0/ram00_ram0.edi" "ram00_ram0.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to ram00_ram0.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 11 MB


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.12/ispfpga/xo2c00/data"  -p "C:/Users/braya/Downloads/02-ram00/ram0" -p "C:/Users/braya/Downloads/02-ram00"  "ram00_ram0.ngo" "ram00_ram0.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'ram00_ram0.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA00/D00/OSCInst0_SEDSTDBY" arg2="RA00/D00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA03/wordram_ram_6_DO3" arg2="RA03/wordram_ram_6_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA03/wordram_ram_4_DO3" arg2="RA03/wordram_ram_4_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA03/wordram_ram_2_DO3" arg2="RA03/wordram_ram_2_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA03/wordram_ram_0_DO3" arg2="RA03/wordram_ram_0_DO3"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="5"  />

Design Results:
    263 blocks expanded
Complete the first expansion.
Writing 'ram00_ram0.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 18 MB


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "ram00_ram0.ngd" -o "ram00_ram0_map.ncd" -pr "ram00_ram0.prf" -mp "ram00_ram0.mrp" -lpf "C:/Users/braya/Downloads/02-ram00/ram0/ram00_ram0_synplify.lpf" -lpf "C:/Users/braya/Downloads/02-ram00/ram00.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ram00_ram0.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

1 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="RA01.pring.outr11"  />



Design Summary:
   Number of registers:     57 out of  7209 (1%)
      PFU registers:           57 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       104 out of  3432 (3%)
      SLICEs as Logic/ROM:     80 out of  3432 (2%)
      SLICEs as RAM:           24 out of  2574 (1%)
      SLICEs as Carry:         24 out of  3432 (1%)
   Number of LUT4s:        208 out of  6864 (3%)
      Number used as logic LUTs:        112
      Number used as distributed RAM:    48
      Number used as ripple logic:       48
      Number used as shift registers:     0
   Number of PIO sites used: 39 + 4(JTAG) out of 115 (37%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk0_c: 41 loads, 41 rising, 0 falling (Driver: RA00/D01/oscout )
     Net RA00/sclk: 13 loads, 13 rising, 0 falling (Driver: RA00/D00/OSCInst0 )
   Number of Clock Enables:  6
     Net rw0_c: 3 loads, 3 LSLICEs
     Net RA03.pram.outwordmr7: 7 loads, 7 LSLICEs
     Net RA02/un1_aux025: 1 loads, 1 LSLICEs
     Net RA02/outcontwritece: 8 loads, 8 LSLICEs
     Net RA02/un1_aux027: 1 loads, 1 LSLICEs
     Net RA02/un1_aux026: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net RA01.pring.outr11 merged into GSR:  14
   Number of LSRs:  3
     Net rw0_c: 4 loads, 4 LSLICEs
     Net RA01.pring.outr11: 2 loads, 2 LSLICEs
     Net RA00/D01/un1_sdiv69_RNIFGIT: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net contR0_c[0]: 31 loads
     Net contR0_c[1]: 31 loads
     Net contR0_c[2]: 31 loads
     Net contR0_c[3]: 31 loads
     Net rw0_c: 26 loads
     Net contR0_c[5]: 17 loads
     Net re0_c: 15 loads
     Net inkey0_c[1]: 12 loads
     Net RA00/D01/un1_sdiv69_RNIFGIT: 12 loads
     Net contW0_c[1]: 11 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 59 MB

Dumping design to file ram00_ram0_map.ncd.

mpartrce -p "ram00_ram0.p2t" -f "ram00_ram0.p3t" -tf "ram00_ram0.pt" "ram00_ram0_map.ncd" "ram00_ram0.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ram00_ram0_map.ncd"
Wed May 11 21:06:55 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/braya/Downloads/02-ram00/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 ram00_ram0_map.ncd ram00_ram0.dir/5_1.ncd ram00_ram0.prf
Preference file: ram00_ram0.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ram00_ram0_map.ncd.
Design name: ram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   39+4(JTAG)/336     13% used
                  39+4(JTAG)/115     37% bonded

   SLICE            104/3432          3% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 317
Number of Connections: 925

Pin Constraint Summary:
   39 out of 39 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk0_c (driver: RA00/D01/SLICE_52, clk load #: 41)
    RA00/sclk (driver: RA00/D00/OSCInst0, clk load #: 13)


The following 1 signal is selected to use the secondary clock routing resources:
    RA00/D01/un1_sdiv69_RNIFGIT (driver: RA00/D01/SLICE_79, clk load #: 0, sr load #: 12, ce load #: 0)

Signal RA01.pring.outr11 is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
...................
Placer score = 61085.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  60797
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk0_c" from Q0 on comp "RA00/D01/SLICE_52" on site "R2C19A", clk load = 41
  PRIMARY "RA00/sclk" from OSC on comp "RA00/D00/OSCInst0" on site "OSC", clk load = 13
  SECONDARY "RA00/D01/un1_sdiv69_RNIFGIT" from F0 on comp "RA00/D01/SLICE_79" on site "R14C18D", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   39 + 4(JTAG) out of 336 (12.8%) PIO sites used.
   39 + 4(JTAG) out of 115 (37.4%) bonded PIO sites used.
   Number of PIO comps: 39; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 8 / 28 ( 28%)  | 2.5V       | -         |
| 1        | 23 / 29 ( 79%) | 2.5V       | -         |
| 2        | 1 / 29 (  3%)  | 2.5V       | -         |
| 3        | 5 / 9 ( 55%)   | 2.5V       | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 2 / 10 ( 20%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file ram00_ram0.dir/5_1.ncd.

0 connections routed; 925 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at 21:07:06 05/11/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 21:07:06 05/11/22

Start NBR section for initial routing at 21:07:06 05/11/22
Level 4, iteration 1
19(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.694ns/0.000ns; real time: 11 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:07:06 05/11/22
Level 4, iteration 1
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.694ns/0.000ns; real time: 11 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.694ns/0.000ns; real time: 11 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.694ns/0.000ns; real time: 11 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.694ns/0.000ns; real time: 11 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:07:06 05/11/22

Start NBR section for re-routing at 21:07:06 05/11/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.694ns/0.000ns; real time: 11 secs 

Start NBR section for post-routing at 21:07:06 05/11/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 465.694ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 9 secs 
Total REAL time: 12 secs 
Completely routed.
End of route.  925 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file ram00_ram0.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 465.694
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 9 secs 
Total REAL time to completion: 12 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ram00_ram0.pt" -o "ram00_ram0.twr" "ram00_ram0.ncd" "ram00_ram0.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ram00_ram0.ncd.
Design name: ram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed May 11 21:07:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ram00_ram0.twr -gui -msgset C:/Users/braya/Downloads/02-ram00/promote.xml ram00_ram0.ncd ram00_ram0.prf 
Design file:     ram00_ram0.ncd
Preference file: ram00_ram0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6000 paths, 1 nets, and 678 connections (73.30% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed May 11 21:07:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ram00_ram0.twr -gui -msgset C:/Users/braya/Downloads/02-ram00/promote.xml ram00_ram0.ncd ram00_ram0.prf 
Design file:     ram00_ram0.ncd
Preference file: ram00_ram0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6000 paths, 1 nets, and 678 connections (73.30% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 67 MB


tmcheck -par "ram00_ram0.par" 

bitgen -f "ram00_ram0.t2b" -w "ram00_ram0.ncd"  -jedec "ram00_ram0.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ram00_ram0.ncd.
Design name: ram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ram00_ram0.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "ram00_ram0.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 289 MB
