Analysis & Synthesis report for eecs301_lab3
Mon Oct 05 15:04:49 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: sync_pulse:pulse
 16. Parameter Settings for User Entity Instance: ldac_pulse:pul
 17. Parameter Settings for User Entity Instance: shiftreg:sr|lpm_shiftreg:LPM_SHIFTREG_component
 18. Parameter Settings for User Entity Instance: NCO:generator|NCO_nco_ii_0:nco_ii_0
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. lpm_shiftreg Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123"
 22. Port Connectivity Checks: "NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_sel:rot"
 23. Port Connectivity Checks: "NCO:generator"
 24. Port Connectivity Checks: "shiftreg:sr"
 25. Port Connectivity Checks: "ldac_pulse:pul"
 26. Port Connectivity Checks: "sync_pulse:pulse"
 27. Port Connectivity Checks: "button_clock:bc"
 28. Port Connectivity Checks: "clock_divider:slow"
 29. SignalTap II Logic Analyzer Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 05 15:04:49 2015       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; eecs301_lab3                                ;
; Top-level Entity Name           ; eecs301_lab3                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; eecs301_lab3       ; eecs301_lab3       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                                    ; Library     ;
+----------------------------------------------------------------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; V/motor_counter.v                                                                      ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v                                                  ;             ;
; V/flipflop.v                                                                           ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/flipflop.v                                                       ;             ;
; V/freq_control.v                                                                       ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/freq_control.v                                                   ;             ;
; V/button_clock.v                                                                       ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/button_clock.v                                                   ;             ;
; V/gain_control.v                                                                       ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/gain_control.v                                                   ;             ;
; V/sync_pulse.v                                                                         ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/sync_pulse.v                                                     ;             ;
; V/ldac_pulse.v                                                                         ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v                                                     ;             ;
; V/clock_divider.v                                                                      ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/clock_divider.v                                                  ;             ;
; NCO/synthesis/submodules/NCO_nco_ii_0.v                                                ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v                            ;             ;
; NCO/synthesis/NCO.v                                                                    ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v                                                ;             ;
; eecs301_lab3.v                                                                         ; yes             ; User Verilog HDL File                       ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v                                                     ;             ;
; shiftreg.v                                                                             ; yes             ; User Wizard-Generated File                  ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/shiftreg.v                                                         ;             ;
; rom.v                                                                                  ; yes             ; User Wizard-Generated File                  ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/rom.v                                                              ;             ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0_cos.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0_cos.hex                          ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0_sin.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0_sin.hex                          ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v     ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v                              ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v            ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v                                     ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v          ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v                                   ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v            ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v                                     ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v    ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v                             ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v   ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v                            ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v       ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v                                ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v     ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v                              ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v           ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v                                    ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v    ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v                             ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v        ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v                                 ; NCO         ;
; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v          ; yes             ; Encrypted Altera IP File                    ; c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v                                   ; NCO         ;
; lpm_shiftreg.tdf                                                                       ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                                       ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                                             ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; aglobal150.inc                                                                         ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                   ;             ;
; lpm_add_sub.tdf                                                                        ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                  ;             ;
; addcore.inc                                                                            ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                      ;             ;
; look_add.inc                                                                           ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                     ;             ;
; bypassff.inc                                                                           ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                                           ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; alt_stratix_add_sub.inc                                                                ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                          ;             ;
; db/add_sub_ith.tdf                                                                     ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/add_sub_ith.tdf                                                 ;             ;
; db/add_sub_cmh.tdf                                                                     ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/add_sub_cmh.tdf                                                 ;             ;
; altsyncram.tdf                                                                         ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                                                  ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                                            ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                                         ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                                          ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                                             ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                                             ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                                           ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_1vf1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/altsyncram_1vf1.tdf                                             ;             ;
; db/altsyncram_suf1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/altsyncram_suf1.tdf                                             ;             ;
; lpm_counter.tdf                                                                        ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; lpm_add_sub.inc                                                                        ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; cmpconst.inc                                                                           ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; lpm_compare.inc                                                                        ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; lpm_counter.inc                                                                        ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; alt_counter_stratix.inc                                                                ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_aki.tdf                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_aki.tdf                                                    ;             ;
; sld_signaltap.vhd                                                                      ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                                                 ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                                    ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; sld_mbpmg.vhd                                                                          ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                           ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                                                 ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; db/altsyncram_o184.tdf                                                                 ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/altsyncram_o184.tdf                                             ;             ;
; altdpram.tdf                                                                           ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                                           ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                                            ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; alt_le_rden_reg.inc                                                                    ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                                         ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; lpm_mux.tdf                                                                            ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;             ;
; muxlut.inc                                                                             ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                       ;             ;
; db/mux_elc.tdf                                                                         ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                         ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;             ;
; declut.inc                                                                             ; yes             ; Megafunction                                ; d:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                       ;             ;
; db/decode_vnf.tdf                                                                      ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/decode_vnf.tdf                                                  ;             ;
; db/cntr_c7i.tdf                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_c7i.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                         ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                          ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                      ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld4209acef/alt_sld_fab.v                                                        ; yes             ; Encrypted Altera IP File                    ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v                                 ; yes             ; Encrypted Altera IP File                    ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv                          ; yes             ; Auto-Found SystemVerilog HDL File           ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                       ; yes             ; Encrypted Altera IP File                    ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                     ; yes             ; Encrypted Altera IP File                    ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                       ; yes             ; Encrypted Altera IP File                    ; C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                       ; yes             ; Encrypted Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
+----------------------------------------------------------------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 166      ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 174      ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 14       ;
;     -- 5 input functions                    ; 26       ;
;     -- 4 input functions                    ; 7        ;
;     -- <=3 input functions                  ; 127      ;
;                                             ;          ;
; Dedicated logic registers                   ; 317      ;
;                                             ;          ;
; I/O pins                                    ; 0        ;
; Total MLAB memory bits                      ; 0        ;
; Total block memory bits                     ; 180224   ;
;                                             ;          ;
; Total DSP Blocks                            ; 2        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 340      ;
; Total fan-out                               ; 1944     ;
; Average fan-out                             ; 2.55     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |eecs301_lab3                                   ; 174 (1)           ; 317 (0)      ; 180224            ; 2          ; 0    ; 0            ; |eecs301_lab3                                                                                                                             ; work         ;
;    |NCO:generator|                              ; 110 (0)           ; 207 (0)      ; 180224            ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator                                                                                                               ; work         ;
;       |NCO_nco_ii_0:nco_ii_0|                   ; 110 (0)           ; 207 (0)      ; 180224            ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0                                                                                         ; work         ;
;          |asj_altqmcpipe:ux000|                 ; 24 (0)            ; 37 (13)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                    ; NCO          ;
;             |lpm_add_sub:acc|                   ; 24 (0)            ; 24 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                    ; work         ;
;                |add_sub_ith:auto_generated|     ; 24 (24)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_ith:auto_generated                         ; work         ;
;          |asj_dxx:ux002|                        ; 21 (0)            ; 32 (16)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                           ; NCO          ;
;             |lpm_add_sub:ux014|                 ; 21 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014                                                         ; work         ;
;                |add_sub_cmh:auto_generated|     ; 21 (21)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                              ; work         ;
;          |asj_dxx_g:ux001|                      ; 15 (15)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                         ; NCO          ;
;          |asj_gar:ux007|                        ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                           ; NCO          ;
;          |asj_nco_as_m_cen:ux0120|              ; 0 (0)             ; 0 (0)        ; 90112             ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                 ; NCO          ;
;             |altsyncram:altsyncram_component0|  ; 0 (0)             ; 0 (0)        ; 90112             ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                ; work         ;
;                |altsyncram_1vf1:auto_generated| ; 0 (0)             ; 0 (0)        ; 90112             ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_1vf1:auto_generated ; work         ;
;          |asj_nco_as_m_cen:ux0121|              ; 0 (0)             ; 0 (0)        ; 90112             ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                 ; NCO          ;
;             |altsyncram:altsyncram_component0|  ; 0 (0)             ; 0 (0)        ; 90112             ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                ; work         ;
;                |altsyncram_suf1:auto_generated| ; 0 (0)             ; 0 (0)        ; 90112             ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_suf1:auto_generated ; work         ;
;          |asj_nco_mob_rw:ux122|                 ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                    ; NCO          ;
;          |segment_arr_tdl:tdl|                  ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                     ; NCO          ;
;          |segment_sel:rot|                      ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                         ; NCO          ;
;          |sid_2c_1p:sid2c|                      ; 24 (24)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                         ; NCO          ;
;    |freq_control:freqcontrol|                   ; 0 (0)             ; 13 (13)      ; 0                 ; 1          ; 0    ; 0            ; |eecs301_lab3|freq_control:freqcontrol                                                                                                    ; work         ;
;    |gain_control:ampcontrol|                    ; 0 (0)             ; 12 (12)      ; 0                 ; 1          ; 0    ; 0            ; |eecs301_lab3|gain_control:ampcontrol                                                                                                     ; work         ;
;    |ldac_pulse:pul|                             ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|ldac_pulse:pul                                                                                                              ; work         ;
;    |motor_counter:mc|                           ; 32 (32)           ; 43 (40)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|motor_counter:mc                                                                                                            ; work         ;
;       |flipflop:a0|                             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|motor_counter:mc|flipflop:a0                                                                                                ; work         ;
;       |flipflop:a1|                             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|motor_counter:mc|flipflop:a1                                                                                                ; work         ;
;       |flipflop:b0|                             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|motor_counter:mc|flipflop:b0                                                                                                ; work         ;
;    |shiftreg:sr|                                ; 19 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|shiftreg:sr                                                                                                                 ; work         ;
;       |lpm_shiftreg:LPM_SHIFTREG_component|     ; 19 (19)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|shiftreg:sr|lpm_shiftreg:LPM_SHIFTREG_component                                                                             ; work         ;
;    |sync_pulse:pulse|                           ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab3|sync_pulse:pulse                                                                                                            ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_1vf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8192         ; 11           ; --           ; --           ; 90112 ; NCO_nco_ii_0_sin.hex ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_suf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8192         ; 11           ; --           ; --           ; 90112 ; NCO_nco_ii_0_cos.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                          ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                                                                                          ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                      ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_xnqg:u011                                                                                                                                            ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                     ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                          ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                            ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                                                                                            ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                  ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                  ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                     ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123                                                                                                                                     ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219                                                                                                                                   ;                 ;
; Altera ; NCO Compiler ; N/A     ; N/A          ; Licensed     ; |eecs301_lab3|NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                   ;                 ;
; Altera ; LPM_SHIFTREG ; 15.0    ; N/A          ; N/A          ; |eecs301_lab3|shiftreg:sr                                                                                                                                                                                  ; shiftreg.v      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 317   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 210   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; sync_pulse:pulse|PWM_out                                         ; 33      ;
; ldac_pulse:pul|PWM_out                                           ; 1       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[15] ; 5       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12] ; 6       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11] ; 1       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]  ; 1       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]  ; 1       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]  ; 1       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]  ; 1       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]  ; 2       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]  ; 1       ;
; NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]  ; 1       ;
; Total number of inverted registers = 12                          ;         ;
+------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |eecs301_lab3|motor_counter:mc|counter[2]  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |eecs301_lab3|motor_counter:mc|counter2[0] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |eecs301_lab3|motor_counter:mc|counter2[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_pulse:pulse ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; bit            ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ldac_pulse:pul ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; bit            ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftreg:sr|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+-----------+---------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                    ;
+------------------------+-----------+---------------------------------------------------------+
; LPM_WIDTH              ; 32        ; Signed Integer                                          ;
; LPM_DIRECTION          ; LEFT      ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                 ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                          ;
+------------------------+-----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:generator|NCO_nco_ii_0:nco_ii_0 ;
+----------------+----------------------+------------------------------------------+
; Parameter Name ; Value                ; Type                                     ;
+----------------+----------------------+------------------------------------------+
; mpr            ; 12                   ; Signed Integer                           ;
; apr            ; 24                   ; Signed Integer                           ;
; apri           ; 16                   ; Signed Integer                           ;
; aprf           ; 32                   ; Signed Integer                           ;
; aprp           ; 16                   ; Signed Integer                           ;
; aprid          ; 21                   ; Signed Integer                           ;
; dpri           ; 4                    ; Signed Integer                           ;
; rdw            ; 11                   ; Signed Integer                           ;
; raw            ; 13                   ; Signed Integer                           ;
; rnw            ; 8192                 ; Signed Integer                           ;
; rsf            ; NCO_nco_ii_0_sin.hex ; String                                   ;
; rcf            ; NCO_nco_ii_0_cos.hex ; String                                   ;
; nc             ; 1                    ; Signed Integer                           ;
; log2nc         ; 0                    ; Signed Integer                           ;
; outselinit     ; -1                   ; Signed Integer                           ;
; paci0          ; 0                    ; Signed Integer                           ;
; paci1          ; 0                    ; Signed Integer                           ;
; paci2          ; 0                    ; Signed Integer                           ;
; paci3          ; 0                    ; Signed Integer                           ;
; paci4          ; 0                    ; Signed Integer                           ;
; paci5          ; 0                    ; Signed Integer                           ;
; paci6          ; 0                    ; Signed Integer                           ;
; paci7          ; 0                    ; Signed Integer                           ;
+----------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                      ;
+-------------------------------------------------+-----------------------------------+----------------+
; Parameter Name                                  ; Value                             ; Type           ;
+-------------------------------------------------+-----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                     ; String         ;
; sld_node_info                                   ; 805334528                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                 ; Signed Integer ;
; sld_data_bits                                   ; 4                                 ; Untyped        ;
; sld_trigger_bits                                ; 4                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                 ; Untyped        ;
; sld_sample_depth                                ; 128                               ; Untyped        ;
; sld_segment_size                                ; 128                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                              ; Untyped        ;
; sld_state_bits                                  ; 11                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                              ; String         ;
; sld_inversion_mask_length                       ; 33                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd         ; String         ;
; sld_state_flow_use_generated                    ; 0                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 4                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                           ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 1                                               ;
; Entity Instance            ; shiftreg:sr|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 32                                              ;
;     -- LPM_DIRECTION       ; LEFT                                            ;
+----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123"                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_sel:rot"                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cos_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "NCO:generator"              ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC           ;
; out_valid ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "shiftreg:sr"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; data[25..24] ; Input ; Info     ; Stuck at VCC ;
; data[27..26] ; Input ; Info     ; Stuck at GND ;
; data[23..20] ; Input ; Info     ; Stuck at GND ;
; enable       ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ldac_pulse:pul"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; left[7..3]  ; Input ; Info     ; Stuck at VCC ;
; left[2]     ; Input ; Info     ; Stuck at GND ;
; left[1]     ; Input ; Info     ; Stuck at VCC ;
; left[0]     ; Input ; Info     ; Stuck at GND ;
; right[7..1] ; Input ; Info     ; Stuck at VCC ;
; right[0]    ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "sync_pulse:pulse"      ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; x_in[7..6]      ; Input ; Info     ; Stuck at VCC ;
; x_in[4..3]      ; Input ; Info     ; Stuck at VCC ;
; x_in[2..0]      ; Input ; Info     ; Stuck at GND ;
; x_in[5]         ; Input ; Info     ; Stuck at GND ;
; threshold[7..3] ; Input ; Info     ; Stuck at VCC ;
; threshold[2..0] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_clock:bc"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:slow"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 317                         ;
;     CLR               ; 210                         ;
;     ENA SLD           ; 19                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 12                          ;
;     plain             ; 75                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 174                         ;
;     arith             ; 94                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 37                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 16                          ;
;     normal            ; 80                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 14                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 175                         ;
; stratixv_ram_block    ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 3.80                        ;
; Average LUT depth     ; 1.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Oct 05 15:04:06 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3 --recompile=on
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "NCO.qsys"
Info (12250): 2015.10.05.15:04:23 Progress: Loading lab3/NCO.qsys
Info (12250): 2015.10.05.15:04:24 Progress: Reading input file
Info (12250): 2015.10.05.15:04:24 Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Info (12250): 2015.10.05.15:04:24 Progress: Parameterizing module nco_ii_0
Info (12250): 2015.10.05.15:04:24 Progress: Building connections
Info (12250): 2015.10.05.15:04:24 Progress: Parameterizing connections
Info (12250): 2015.10.05.15:04:24 Progress: Validating
Info (12250): 2015.10.05.15:04:25 Progress: Done reading input file
Info (12250): NCO: Generating NCO "NCO" for QUARTUS_SYNTH
Info (12250): Nco_ii_0: "NCO" instantiated altera_nco_ii "nco_ii_0"
Info (12250): NCO: Done "NCO" with 2 modules, 19 files
Info (12249): Finished elaborating Qsys system entity "NCO.qsys"
Warning (10463): Verilog HDL Declaration warning at speedcount_pwm.v(2): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file v/speedcount_pwm.v
    Info (12023): Found entity 1: speedcount_pwm
Warning (10275): Verilog HDL Module Instantiation warning at motor_counter.v(15): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file v/motor_counter.v
    Info (12023): Found entity 1: motor_counter
Info (12021): Found 1 design units, including 1 entities, in source file v/flipflop.v
    Info (12023): Found entity 1: flipflop
Info (12021): Found 1 design units, including 1 entities, in source file v/freq_control.v
    Info (12023): Found entity 1: freq_control
Info (12021): Found 1 design units, including 1 entities, in source file v/button_clock.v
    Info (12023): Found entity 1: button_clock
Info (12021): Found 1 design units, including 1 entities, in source file v/gain_control.v
    Info (12023): Found entity 1: gain_control
Warning (10463): Verilog HDL Declaration warning at sync_pulse.v(2): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file v/sync_pulse.v
    Info (12023): Found entity 1: sync_pulse
Warning (10463): Verilog HDL Declaration warning at ldac_pulse.v(2): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file v/ldac_pulse.v
    Info (12023): Found entity 1: ldac_pulse
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file v/controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: NCO_nco_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file eecs301_lab3.v
    Info (12023): Found entity 1: eecs301_lab3
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftreg
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: NCO_nco_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gar.v
    Info (12023): Found entity 1: asj_gar
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_xnqg.v
    Info (12023): Found entity 1: asj_xnqg
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_arr_tdl.v
    Info (12023): Found entity 1: segment_arr_tdl
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_sel.v
    Info (12023): Found entity 1: segment_sel
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/sid_2c_1p.v
    Info (12023): Found entity 1: sid_2c_1p
Warning (10236): Verilog HDL Implicit Net warning at eecs301_lab3.v(120): created implicit net for "syncp"
Warning (10236): Verilog HDL Implicit Net warning at eecs301_lab3.v(124): created implicit net for "ldacp"
Info (12127): Elaborating entity "eecs301_lab3" for the top level hierarchy
Warning (10858): Verilog HDL warning at eecs301_lab3.v(61): object CLR used but never assigned
Warning (10858): Verilog HDL warning at eecs301_lab3.v(63): object motor_in used but never assigned
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(76): object "enable_SPI" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(79): object "down" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(80): object "up" assigned a value but never read
Warning (10030): Net "motor_in" at eecs301_lab3.v(63) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CLR" at eecs301_lab3.v(61) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "HEX0" at eecs301_lab3.v(20) has no driver
Warning (10034): Output port "HEX1" at eecs301_lab3.v(21) has no driver
Warning (10034): Output port "HEX2" at eecs301_lab3.v(22) has no driver
Warning (10034): Output port "HEX3" at eecs301_lab3.v(23) has no driver
Warning (10034): Output port "HEX4" at eecs301_lab3.v(24) has no driver
Warning (10034): Output port "HEX5" at eecs301_lab3.v(25) has no driver
Warning (10034): Output port "LEDR" at eecs301_lab3.v(31) has no driver
Warning (10034): Output port "VGA_B" at eecs301_lab3.v(37) has no driver
Warning (10034): Output port "VGA_G" at eecs301_lab3.v(40) has no driver
Warning (10034): Output port "VGA_R" at eecs301_lab3.v(42) has no driver
Warning (10034): Output port "ADC_CONVST" at eecs301_lab3.v(8) has no driver
Warning (10034): Output port "ADC_DIN" at eecs301_lab3.v(9) has no driver
Warning (10034): Output port "ADC_SCLK" at eecs301_lab3.v(11) has no driver
Warning (10034): Output port "VGA_BLANK_N" at eecs301_lab3.v(38) has no driver
Warning (10034): Output port "VGA_CLK" at eecs301_lab3.v(39) has no driver
Warning (10034): Output port "VGA_HS" at eecs301_lab3.v(41) has no driver
Warning (10034): Output port "VGA_SYNC_N" at eecs301_lab3.v(43) has no driver
Warning (10034): Output port "VGA_VS" at eecs301_lab3.v(44) has no driver
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:slow"
Info (12128): Elaborating entity "button_clock" for hierarchy "button_clock:bc"
Info (12128): Elaborating entity "sync_pulse" for hierarchy "sync_pulse:pulse"
Warning (10230): Verilog HDL assignment warning at sync_pulse.v(17): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ldac_pulse" for hierarchy "ldac_pulse:pul"
Warning (10230): Verilog HDL assignment warning at ldac_pulse.v(15): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "motor_counter" for hierarchy "motor_counter:mc"
Warning (10230): Verilog HDL assignment warning at motor_counter.v(51): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at motor_counter.v(52): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at motor_counter.v(56): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at motor_counter.v(57): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "flipflop" for hierarchy "motor_counter:mc|flipflop:a0"
Info (12128): Elaborating entity "gain_control" for hierarchy "gain_control:ampcontrol"
Info (12128): Elaborating entity "freq_control" for hierarchy "freq_control:freqcontrol"
Info (12128): Elaborating entity "shiftreg" for hierarchy "shiftreg:sr"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "shiftreg:sr|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12130): Elaborated megafunction instantiation "shiftreg:sr|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12133): Instantiated megafunction "shiftreg:sr|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "LEFT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "32"
Info (12128): Elaborating entity "NCO" for hierarchy "NCO:generator"
Info (12128): Elaborating entity "NCO_nco_ii_0" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0"
Info (12128): Elaborating entity "asj_xnqg" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_xnqg:u011"
Info (12128): Elaborating entity "segment_arr_tdl" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl"
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf
    Info (12023): Found entity 1: add_sub_ith
Info (12128): Elaborating entity "add_sub_ith" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_ith:auto_generated"
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001"
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf
    Info (12023): Found entity 1: add_sub_cmh
Info (12128): Elaborating entity "add_sub_cmh" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated"
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219"
Info (12128): Elaborating entity "asj_gar" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007"
Info (12128): Elaborating entity "sid_2c_1p" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_nco_ii_0_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vf1.tdf
    Info (12023): Found entity 1: altsyncram_1vf1
Info (12128): Elaborating entity "altsyncram_1vf1" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_1vf1:auto_generated"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_nco_ii_0_cos.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_suf1.tdf
    Info (12023): Found entity 1: altsyncram_suf1
Info (12128): Elaborating entity "altsyncram_suf1" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_suf1:auto_generated"
Info (12128): Elaborating entity "segment_sel" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|segment_sel:rot"
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122"
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf
    Info (12023): Found entity 1: cntr_aki
Info (12128): Elaborating entity "cntr_aki" for hierarchy "NCO:generator|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o184.tdf
    Info (12023): Found entity 1: altsyncram_o184
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf
    Info (12023): Found entity 1: cntr_c7i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.10.05.15:04:42 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (12244): Starting Rapid Recompile for partition "Top"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[4]~synth"
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
Warning (14632): Output pin "_subnet_pin_55" driven by bidirectional pin "GPIO_0[6]" cannot be tri-stated
Warning (14632): Output pin "_subnet_pin_57" driven by bidirectional pin "GPIO_0[7]" cannot be tri-stated
Info (21057): Implemented 539 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 340 logic cells
    Info (21064): Implemented 22 RAM segments
    Info (21062): Implemented 2 DSP elements
Info (144001): Generated suppressed messages file C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings
    Info: Peak virtual memory: 850 megabytes
    Info: Processing ended: Mon Oct 05 15:04:49 2015
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.map.smsg.


