vendor_name = ModelSim
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_ram.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_ram.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_mult.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_mult.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_div.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_div.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_tb.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_addsub.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_addsub.v
source_file = 1, ASM/sxrRISC621_rom.mif
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll/sxrRISC621_pll_0002.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll/sxrRISC621_pll_0002.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll.sip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.qip
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cram.v
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/altsyncram_s1h1.tdf
source_file = 1, /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.mif
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/decode_u0a.tdf
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/mux_2hb.tdf
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/altsyncram_t9m1.tdf
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/mult_81n.v
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/lpm_divide_j5s.tdf
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/abs_divider_4dg.tdf
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/alt_u_div_o2f.tdf
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/lpm_abs_4p9.tdf
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /home/sxr4316/.altera/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/sxr4316/ee621/sxrRISC621/db/add_sub_8lh.tdf
design_name = sxrRISC621
instance = comp, \Display_pin[0]~output , Display_pin[0]~output, sxrRISC621, 1
instance = comp, \Display_pin[1]~output , Display_pin[1]~output, sxrRISC621, 1
instance = comp, \Display_pin[2]~output , Display_pin[2]~output, sxrRISC621, 1
instance = comp, \Display_pin[3]~output , Display_pin[3]~output, sxrRISC621, 1
instance = comp, \Display_pin[4]~output , Display_pin[4]~output, sxrRISC621, 1
instance = comp, \Display_pin[5]~output , Display_pin[5]~output, sxrRISC621, 1
instance = comp, \Display_pin[6]~output , Display_pin[6]~output, sxrRISC621, 1
instance = comp, \Display_pin[7]~output , Display_pin[7]~output, sxrRISC621, 1
instance = comp, \Resetn_pin~input , Resetn_pin~input, sxrRISC621, 1
instance = comp, \Clock_pin~input , Clock_pin~input, sxrRISC621, 1
instance = comp, \SW_pin[0]~input , SW_pin[0]~input, sxrRISC621, 1
instance = comp, \SW_pin[1]~input , SW_pin[1]~input, sxrRISC621, 1
instance = comp, \SW_pin[2]~input , SW_pin[2]~input, sxrRISC621, 1
instance = comp, \SW_pin[3]~input , SW_pin[3]~input, sxrRISC621, 1
instance = comp, \SW_pin[4]~input , SW_pin[4]~input, sxrRISC621, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, sxrRISC621, 1
