Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jul 22 12:40:15 2022
| Host         : kimberlychan-hpomen running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_timing_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : plasma_nn_wrapper_fixpt_fil
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.542        0.000                      0                 2255        0.067        0.000                      0                 2255        2.000        0.000                       0                  1130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
TCK                   {0.000 7.576}        15.152          65.998          
sysclk                {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         5.827        0.000                      0                  943        0.078        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.542        0.000                      0                 1312        0.067        0.000                      0                 1312       18.750        0.000                       0                   618  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 1.166ns (13.228%)  route 7.649ns (86.772%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 18.464 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          2.470    11.939    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.152    12.091 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[1]_i_1/O
                         net (fo=1, routed)           0.572    12.663    u_jtag_mac/u_post_chif_fifo_n_22
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.490    18.464    u_jtag_mac/TCK_BUFG
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[1]/C
                         clock pessimism              0.316    18.780    
                         clock uncertainty           -0.035    18.745    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.255    18.490    u_jtag_mac/act_rd_len_sft_reg[1]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 1.163ns (13.726%)  route 7.310ns (86.274%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 18.464 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.899    11.368    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.149    11.517 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[6]_i_1/O
                         net (fo=1, routed)           0.804    12.321    u_jtag_mac/u_post_chif_fifo_n_17
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.490    18.464    u_jtag_mac/TCK_BUFG
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[6]/C
                         clock pessimism              0.316    18.780    
                         clock uncertainty           -0.035    18.745    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.236    18.509    u_jtag_mac/act_rd_len_sft_reg[6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 1.162ns (14.121%)  route 7.067ns (85.879%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 18.462 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.937    11.405    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X36Y38         LUT5 (Prop_lut5_I3_O)        0.148    11.553 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[0]_i_1/O
                         net (fo=1, routed)           0.524    12.077    u_jtag_mac/u_post_chif_fifo_n_23
    SLICE_X37Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.488    18.462    u_jtag_mac/TCK_BUFG
    SLICE_X37Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/C
                         clock pessimism              0.316    18.778    
                         clock uncertainty           -0.035    18.743    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)       -0.271    18.472    u_jtag_mac/act_rd_len_sft_reg[0]
  -------------------------------------------------------------------
                         required time                         18.472    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.132ns (13.995%)  route 6.956ns (86.005%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 18.462 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.677    11.145    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y38         LUT5 (Prop_lut5_I3_O)        0.118    11.263 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[2]_i_1/O
                         net (fo=1, routed)           0.673    11.937    u_jtag_mac/u_post_chif_fifo_n_21
    SLICE_X36Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.488    18.462    u_jtag_mac/TCK_BUFG
    SLICE_X36Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[2]/C
                         clock pessimism              0.316    18.778    
                         clock uncertainty           -0.035    18.743    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)       -0.233    18.510    u_jtag_mac/act_rd_len_sft_reg[2]
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 1.168ns (14.594%)  route 6.836ns (85.406%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 18.464 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.894    11.363    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.154    11.517 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[5]_i_1/O
                         net (fo=1, routed)           0.334    11.852    u_jtag_mac/u_post_chif_fifo_n_18
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.490    18.464    u_jtag_mac/TCK_BUFG
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[5]/C
                         clock pessimism              0.316    18.780    
                         clock uncertainty           -0.035    18.745    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.231    18.514    u_jtag_mac/act_rd_len_sft_reg[5]
  -------------------------------------------------------------------
                         required time                         18.514    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 1.132ns (14.346%)  route 6.759ns (85.654%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 18.464 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.489    10.958    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.118    11.076 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[3]_i_1/O
                         net (fo=1, routed)           0.663    11.739    u_jtag_mac/u_post_chif_fifo_n_20
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.490    18.464    u_jtag_mac/TCK_BUFG
    SLICE_X36Y39         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/C
                         clock pessimism              0.316    18.780    
                         clock uncertainty           -0.035    18.745    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.247    18.498    u_jtag_mac/act_rd_len_sft_reg[3]
  -------------------------------------------------------------------
                         required time                         18.498    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 1.164ns (14.888%)  route 6.654ns (85.112%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 18.462 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.447    10.916    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.150    11.066 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[4]_i_1/O
                         net (fo=1, routed)           0.601    11.666    u_jtag_mac/u_post_chif_fifo_n_19
    SLICE_X37Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.488    18.462    u_jtag_mac/TCK_BUFG
    SLICE_X37Y37         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[4]/C
                         clock pessimism              0.316    18.778    
                         clock uncertainty           -0.035    18.743    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)       -0.289    18.454    u_jtag_mac/act_rd_len_sft_reg[4]
  -------------------------------------------------------------------
                         required time                         18.454    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 1.166ns (14.905%)  route 6.657ns (85.095%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 18.465 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.526    10.995    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.152    11.147 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[12]_i_1/O
                         net (fo=1, routed)           0.524    11.671    u_jtag_mac/u_post_chif_fifo_n_11
    SLICE_X38Y41         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.491    18.465    u_jtag_mac/TCK_BUFG
    SLICE_X38Y41         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/C
                         clock pessimism              0.316    18.781    
                         clock uncertainty           -0.035    18.746    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)       -0.269    18.477    u_jtag_mac/act_rd_len_sft_reg[12]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 1.014ns (13.323%)  route 6.597ns (86.677%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 18.463 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.990    11.459    u_jtag_mac/act_rd_len0
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/act_rd_len_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.489    18.463    u_jtag_mac/TCK_BUFG
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/act_rd_len_reg[0]/C
                         clock pessimism              0.316    18.779    
                         clock uncertainty           -0.035    18.744    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.575    u_jtag_mac/act_rd_len_reg[0]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 1.014ns (13.323%)  route 6.597ns (86.677%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 18.463 - 15.152 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.724     3.848    u_jtag_mac/TCK_BUFG
    SLICE_X54Y41         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     4.366 f  u_jtag_mac/data_buffer_reg[15]/Q
                         net (fo=6, routed)           2.465     6.831    u_jtag_mac/pre_chif_fifo_din[7]
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.955 f  u_jtag_mac/act_rd_len[12]_i_14/O
                         net (fo=1, routed)           0.615     7.569    u_jtag_mac/act_rd_len[12]_i_14_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.693 f  u_jtag_mac/act_rd_len[12]_i_12/O
                         net (fo=2, routed)           0.748     8.442    u_jtag_mac/act_rd_len[12]_i_12_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     8.566 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.779     9.345    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.469 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.990    11.459    u_jtag_mac/act_rd_len0
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/act_rd_len_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.489    18.463    u_jtag_mac/TCK_BUFG
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/act_rd_len_reg[1]/C
                         clock pessimism              0.316    18.779    
                         clock uncertainty           -0.035    18.744    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.575    u_jtag_mac/act_rd_len_reg[1]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  7.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.559     1.389    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X43Y42         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.067     1.597    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X42Y42         SRL16E                                       r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.826     1.781    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X42Y42         SRL16E                                       r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.379     1.402    
    SLICE_X42Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.519    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.489%)  route 0.231ns (50.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.548     1.378    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y30         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.128     1.506 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=4, routed)           0.231     1.736    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X49Y30         LUT4 (Prop_lut4_I3_O)        0.098     1.834 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[8]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[8]
    SLICE_X49Y30         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.817     1.772    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y30         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
                         clock pessimism             -0.130     1.642    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.092     1.734    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.584     1.414    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.611    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X31Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.392     1.414    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.078     1.492    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/post_chif_fifo_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.556     1.386    u_jtag_mac/TCK_BUFG
    SLICE_X39Y36         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.527 f  u_jtag_mac/act_rd_cnt_reg[2]/Q
                         net (fo=2, routed)           0.067     1.594    u_jtag_mac/act_rd_cnt_reg_n_0_[2]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.639 r  u_jtag_mac/post_chif_fifo_rd_en_i_1/O
                         net (fo=1, routed)           0.000     1.639    u_jtag_mac/post_chif_fifo_rd_en_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  u_jtag_mac/post_chif_fifo_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.822     1.777    u_jtag_mac/TCK_BUFG
    SLICE_X38Y36         FDRE                                         r  u_jtag_mac/post_chif_fifo_rd_en_reg/C
                         clock pessimism             -0.378     1.399    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.120     1.519    u_jtag_mac/post_chif_fifo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.550     1.380    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y32         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.521 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.577    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X51Y32         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.815     1.770    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y32         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.390     1.380    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.075     1.455    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.587     1.417    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y42         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.614    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X29Y42         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.855     1.810    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y42         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.393     1.417    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.075     1.492    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.584     1.414    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.611    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.851     1.806    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.392     1.414    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.075     1.489    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.558     1.388    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X35Y34         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.585    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X35Y34         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.822     1.777    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X35Y34         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.389     1.388    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.075     1.463    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.572     1.402    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X57Y29         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.599    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X57Y29         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.839     1.794    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X57Y29         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.392     1.402    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.075     1.477    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.549     1.379    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y27         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.520 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.576    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X49Y27         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.814     1.769    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y27         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.390     1.379    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.075     1.454    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X3Y16   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y8    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X3Y6    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X31Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X31Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X30Y37   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X28Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X28Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X30Y38   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y36   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y36   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y42   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y42   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y42   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y42   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X31Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X31Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y36   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y42   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y42   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y42   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y42   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y32   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y36   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X31Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X31Y39   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.722ns  (logic 18.568ns (47.952%)  route 20.154ns (52.048%))
  Logic Levels:           57  (CARRY4=31 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.913 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.913    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_4_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.135 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/O[0]
                         net (fo=1, routed)           0.546    37.681    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIB1
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.625    
    SLICE_X38Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    38.222    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.222    
                         arrival time                         -37.681    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.550ns  (logic 18.452ns (47.866%)  route 20.098ns (52.134%))
  Logic Levels:           55  (CARRY4=29 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.019 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/O[1]
                         net (fo=1, routed)           0.490    37.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIB0
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.479    38.334    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.453    38.786    
                         clock uncertainty           -0.160    38.626    
    SLICE_X38Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.364    38.262    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -37.508    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.479ns  (logic 18.340ns (47.662%)  route 20.139ns (52.338%))
  Logic Levels:           55  (CARRY4=29 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.907 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/O[0]
                         net (fo=1, routed)           0.531    37.438    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIA1
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.479    38.334    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.453    38.786    
                         clock uncertainty           -0.160    38.626    
    SLICE_X38Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    38.193    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                         -37.438    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.497ns  (logic 18.357ns (47.684%)  route 20.140ns (52.316%))
  Logic Levels:           55  (CARRY4=29 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.924 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/O[2]
                         net (fo=1, routed)           0.532    37.456    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIB1
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.479    38.334    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.453    38.786    
                         clock uncertainty           -0.160    38.626    
    SLICE_X38Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.406    38.220    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.220    
                         arrival time                         -37.456    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.535ns  (logic 18.566ns (48.179%)  route 19.969ns (51.821%))
  Logic Levels:           56  (CARRY4=30 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_4/O[1]
                         net (fo=1, routed)           0.361    37.494    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIA0
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.625    
    SLICE_X38Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.340    38.285    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                         -37.494    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.497ns  (logic 18.545ns (48.172%)  route 19.952ns (51.828%))
  Logic Levels:           56  (CARRY4=30 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.112 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_4/O[3]
                         net (fo=1, routed)           0.344    37.456    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIB0
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.625    
    SLICE_X38Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.367    38.258    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                         -37.456    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.422ns  (logic 18.471ns (48.074%)  route 19.951ns (51.926%))
  Logic Levels:           56  (CARRY4=30 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.038 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_4/O[2]
                         net (fo=1, routed)           0.343    37.381    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIA1
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y57         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.625    
    SLICE_X38Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.436    38.189    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -37.380    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.419ns  (logic 18.454ns (48.034%)  route 19.965ns (51.966%))
  Logic Levels:           56  (CARRY4=30 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.799 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.021 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_4/O[0]
                         net (fo=1, routed)           0.357    37.377    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIC1
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.479    38.334    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.453    38.786    
                         clock uncertainty           -0.160    38.626    
    SLICE_X38Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    38.202    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.202    
                         arrival time                         -37.377    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.383ns  (logic 18.431ns (48.018%)  route 19.952ns (51.982%))
  Logic Levels:           55  (CARRY4=29 LUT1=2 LUT2=5 LUT3=4 LUT4=9 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.261    14.487    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X58Y39         LUT4 (Prop_lut4_I1_O)        0.313    14.800 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566/O
                         net (fo=1, routed)           0.473    15.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3566_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    15.397 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428/O
                         net (fo=2, routed)           0.809    16.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3428_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432/O
                         net (fo=1, routed)           0.000    16.330    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3432_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.728 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267/CO[3]
                         net (fo=1, routed)           0.000    16.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3267_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.967 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_916/O[2]
                         net (fo=1, routed)           0.583    17.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_06[19]
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.302    17.853 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881/O
                         net (fo=1, routed)           0.000    17.853    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_881_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_841_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.552 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845/O[1]
                         net (fo=2, routed)           1.226    19.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_845_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.334    20.111 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653/O
                         net (fo=2, routed)           0.281    20.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_653_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.332    20.724 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657/O
                         net (fo=1, routed)           0.000    20.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_657_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.122 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549/CO[3]
                         net (fo=1, routed)           0.000    21.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_549_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319/O[0]
                         net (fo=2, routed)           0.682    22.026    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2319_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I1_O)        0.293    22.319 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321/O
                         net (fo=2, routed)           0.613    22.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2321_n_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.326    23.258 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325/O
                         net (fo=1, routed)           0.000    23.258    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2325_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707/CO[3]
                         net (fo=1, routed)           0.000    23.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1707_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.030 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327/O[0]
                         net (fo=1, routed)           0.471    24.501    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2327_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    24.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708/O
                         net (fo=1, routed)           0.000    24.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1708_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    25.370 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304/CO[2]
                         net (fo=2, routed)           0.595    25.965    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1304_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I1_O)        0.342    26.307 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871/O
                         net (fo=1, routed)           0.000    26.307    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_871_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320    26.627 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_669/CO[2]
                         net (fo=97, routed)          0.759    27.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.310    27.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701/O
                         net (fo=1, routed)           0.000    27.696    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_701_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    28.123 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519/O[1]
                         net (fo=6, routed)           0.611    28.734    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_519_n_6
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.335    29.069 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480/O
                         net (fo=2, routed)           0.589    29.658    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_480_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.327    29.985 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484/O
                         net (fo=1, routed)           0.000    29.985    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_484_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.386 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289/CO[3]
                         net (fo=1, routed)           0.000    30.386    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_289_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.625 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244/O[2]
                         net (fo=2, routed)           0.731    31.356    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_244_n_5
    SLICE_X41Y56         LUT3 (Prop_lut3_I2_O)        0.331    31.687 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170/O
                         net (fo=2, routed)           0.690    32.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_170_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.327    32.703 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174/O
                         net (fo=1, routed)           0.000    32.703    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_174_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.104 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_55_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.326 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36/O[0]
                         net (fo=3, routed)           0.725    34.052    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_36_n_7
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.299    34.351 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56/O
                         net (fo=2, routed)           0.858    35.209    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_56_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.152    35.361 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16/O
                         net (fo=2, routed)           0.600    35.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_16_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326    36.287 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20/O
                         net (fo=1, routed)           0.000    36.287    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_20_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.685 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.685    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2/O[3]
                         net (fo=1, routed)           0.344    37.342    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIC0
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.479    38.334    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.453    38.786    
                         clock uncertainty           -0.160    38.626    
    SLICE_X38Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.357    38.269    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.269    
                         arrival time                         -37.342    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.202ns  (logic 17.094ns (44.746%)  route 21.108ns (55.254%))
  Logic Levels:           50  (CARRY4=27 LUT2=5 LUT3=4 LUT4=7 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 38.334 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.651    -1.041    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.585 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/Q
                         net (fo=103, routed)         0.790     0.205    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep_n_0
    SLICE_X52Y35         LUT2 (Prop_lut2_I0_O)        0.124     0.329 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_0_5_i_2968/O
                         net (fo=32, routed)          1.143     1.472    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_2739
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.596 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5_i_3600/O
                         net (fo=1, routed)           0.000     1.596    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3332_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542/CO[3]
                         net (fo=1, routed)           0.000     2.128    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3542_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3537/O[0]
                         net (fo=3, routed)           0.799     3.148    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_79[8]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.299     3.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546/O
                         net (fo=1, routed)           0.000     3.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3546_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.979 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331/CO[3]
                         net (fo=1, routed)           0.000     3.979    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3331_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330/CO[3]
                         net (fo=1, routed)           0.000     4.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3330_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.332 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3534/O[2]
                         net (fo=6, routed)           0.957     5.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_78[18]
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.332     5.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349/O
                         net (fo=2, routed)           0.648     6.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3349_n_0
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.327     6.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353/O
                         net (fo=1, routed)           0.000     6.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3353_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226/CO[3]
                         net (fo=1, routed)           0.000     6.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3226_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3186/O[2]
                         net (fo=2, routed)           0.677     7.914    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_75[22]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.245 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795/O
                         net (fo=2, routed)           0.708     8.953    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2795_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.331     9.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799/O
                         net (fo=1, routed)           0.000     9.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2799_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.660 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2483_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468/O[1]
                         net (fo=1, routed)           0.491    10.473    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2468_n_6
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    11.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467/CO[3]
                         net (fo=1, routed)           0.000    11.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2467_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.514 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2064/O[1]
                         net (fo=2, routed)           0.839    12.353    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_72[27]
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.303    12.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065/O
                         net (fo=1, routed)           0.000    12.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2065_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.226 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1503/CO[2]
                         net (fo=297, routed)         1.244    14.470    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_71
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.313    14.783 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2092/O
                         net (fo=2, routed)           0.579    15.363    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2092_n_0
    SLICE_X68Y45         LUT6 (Prop_lut6_I5_O)        0.124    15.487 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1983/O
                         net (fo=2, routed)           0.590    16.077    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1983_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1987/O
                         net (fo=1, routed)           0.000    16.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1987_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.733 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1407/CO[3]
                         net (fo=1, routed)           0.000    16.733    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1407_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.067 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1403/O[1]
                         net (fo=2, routed)           0.803    17.869    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1403_n_6
    SLICE_X66Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1072/O
                         net (fo=2, routed)           0.674    18.875    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1072_n_0
    SLICE_X66Y47         LUT4 (Prop_lut4_I3_O)        0.331    19.206 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1076/O
                         net (fo=1, routed)           0.000    19.206    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_1076_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.582 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_729/CO[3]
                         net (fo=1, routed)           0.000    19.582    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_729_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_728/O[1]
                         net (fo=2, routed)           1.093    20.998    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_728_n_6
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.335    21.333 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_563/O
                         net (fo=2, routed)           0.422    21.755    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_563_n_0
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.327    22.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_567/O
                         net (fo=1, routed)           0.000    22.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_567_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.483 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_378/CO[3]
                         net (fo=1, routed)           0.000    22.483    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_378_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.706 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_748/O[0]
                         net (fo=1, routed)           0.790    23.495    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_748_n_7
    SLICE_X66Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    24.327 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_597/CO[3]
                         net (fo=1, routed)           0.000    24.327    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_597_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.546 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_596/O[0]
                         net (fo=2, routed)           1.204    25.751    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_12[27]
    SLICE_X52Y56         LUT2 (Prop_lut2_I1_O)        0.295    26.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_391/O
                         net (fo=1, routed)           0.000    26.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_391_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    26.616 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_240/CO[2]
                         net (fo=149, routed)         1.330    27.946    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_11
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.338    28.284 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_271/O
                         net (fo=2, routed)           0.813    29.097    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_271_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.332    29.429 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_275/O
                         net (fo=1, routed)           0.000    29.429    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_275_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.961 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_178/CO[3]
                         net (fo=1, routed)           0.000    29.961    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_178_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.200 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_173/O[2]
                         net (fo=2, routed)           0.795    30.996    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_173_n_5
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.331    31.327 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_72/O
                         net (fo=2, routed)           0.708    32.034    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_72_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I3_O)        0.331    32.365 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_76/O
                         net (fo=1, routed)           0.000    32.365    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_76_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.741 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.741    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_23_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.980 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_32/O[2]
                         net (fo=5, routed)           0.970    33.950    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_32_n_5
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.301    34.251 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_14/O
                         net (fo=2, routed)           0.644    34.896    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_14_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.124    35.020 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3/O
                         net (fo=2, routed)           0.727    35.746    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    35.870 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_7/O
                         net (fo=1, routed)           0.000    35.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_7_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.490 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_1/O[0]
                         net (fo=1, routed)           0.671    37.161    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/DIA1
    SLICE_X42Y54         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         1.479    38.334    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/WCLK
    SLICE_X42Y54         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.453    38.786    
                         clock uncertainty           -0.160    38.626    
    SLICE_X42Y54         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    38.193    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                         -37.161    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.184ns (40.314%)  route 0.272ns (59.686%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.557    -0.651    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y36         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr_reg[2]/Q
                         net (fo=41, routed)          0.272    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRA2
    SLICE_X50Y36         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043    -0.194 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/O
                         net (fo=1, routed)           0.000    -0.194    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/p_0_out[12]
    SLICE_X50Y36         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.820    -0.895    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X50Y36         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[12]/C
                         clock pessimism              0.503    -0.392    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.131    -0.261    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.410%)  route 0.434ns (72.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.563    -0.645    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X38Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.434    -0.046    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD2
    SLICE_X38Y56         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.824    -0.891    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.508    -0.383    
    SLICE_X38Y56         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.129    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.496%)  route 0.268ns (65.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.557    -0.651    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X49Y35         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.510 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_reg/Q
                         net (fo=7, routed)           0.268    -0.242    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/b2d_fifo_empty
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=616, routed)         0.820    -0.895    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X52Y36         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep/C
                         clock pessimism              0.503    -0.392    
    SLICE_X52Y36         FDSE (Hold_fdse_C_D)         0.066    -0.326    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_rep
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y16     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y6      u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y34     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y34     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y34     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y34     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y34     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y34     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y34     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y53     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y54     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y54     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



