

================================================================
== Vitis HLS Report for 'krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3'
================================================================
* Date:           Wed May 22 14:54:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.187 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_895_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_req_id = alloca i32 1"   --->   Operation 4 'alloca' 'i_req_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_req_dist = alloca i32 1"   --->   Operation 5 'alloca' 'i_req_dist' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_resp_id = alloca i32 1"   --->   Operation 6 'alloca' 'i_resp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_resp_dist = alloca i32 1"   --->   Operation 7 'alloca' 'i_resp_dist' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_knnId_write_resp_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %output_knnId_write_data, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %output_knnId_write_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_knnDist_write_resp_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %output_knnDist_write_data, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %output_knnDist_write_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_id_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_9"   --->   Operation 14 'read' 'output_id_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_id_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_8"   --->   Operation 15 'read' 'output_id_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_id_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_7"   --->   Operation 16 'read' 'output_id_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_id_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_6"   --->   Operation 17 'read' 'output_id_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_id_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_5"   --->   Operation 18 'read' 'output_id_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_id_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_4"   --->   Operation 19 'read' 'output_id_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_id_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_3"   --->   Operation 20 'read' 'output_id_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_id_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_2"   --->   Operation 21 'read' 'output_id_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_id_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_1"   --->   Operation 22 'read' 'output_id_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_id_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id"   --->   Operation 23 'read' 'output_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_dist_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_9"   --->   Operation 24 'read' 'output_dist_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_dist_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_8"   --->   Operation 25 'read' 'output_dist_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_dist_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_7"   --->   Operation 26 'read' 'output_dist_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_dist_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_6"   --->   Operation 27 'read' 'output_dist_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_dist_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_5"   --->   Operation 28 'read' 'output_dist_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_dist_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_4"   --->   Operation 29 'read' 'output_dist_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_dist_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_3"   --->   Operation 30 'read' 'output_dist_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_dist_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_2"   --->   Operation 31 'read' 'output_dist_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_dist_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_1"   --->   Operation 32 'read' 'output_dist_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_dist_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist"   --->   Operation 33 'read' 'output_dist_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_resp_dist"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_resp_id"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_req_dist"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_req_id"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond79"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_resp_id_1 = load i32 %i_resp_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 39 'load' 'i_resp_id_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_resp_dist_1 = load i32 %i_resp_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 40 'load' 'i_resp_dist_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln895 = icmp_ult  i32 %i_resp_dist_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 41 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln895_1 = icmp_ult  i32 %i_resp_id_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 42 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.12ns)   --->   "%or_ln895 = or i1 %icmp_ln895, i1 %icmp_ln895_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 43 'or' 'or_ln895' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln895 = br i1 %or_ln895, void %for.end134.exitStub, void %for.body83" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 44 'br' 'br_ln895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_req_dist_load_1 = load i32 %i_req_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 45 'load' 'i_req_dist_load_1' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln896 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:896]   --->   Operation 46 'specpipeline' 'specpipeline_ln896' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln899 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 47 'specloopname' 'specloopname_ln899' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.85ns)   --->   "%icmp_ln899 = icmp_ult  i32 %i_req_dist_load_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 48 'icmp' 'icmp_ln899' <Predicate = (or_ln895)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %icmp_ln899, void %if.end, void %land.lhs.true" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 49 'br' 'br_ln899' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %output_knnDist_write_addr, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 50 'nbwritereq' 'tmp' <Predicate = (or_ln895 & icmp_ln899)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln900 = br i1 %tmp, void %if.end, void %land.lhs.true87" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:900]   --->   Operation 51 'br' 'br_ln900' <Predicate = (or_ln895 & icmp_ln899)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %output_knnDist_write_data, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 52 'nbwritereq' 'tmp_8' <Predicate = (or_ln895 & icmp_ln899 & tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %tmp_8, void %if.end, void %if.then" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 53 'br' 'br_ln899' <Predicate = (or_ln895 & icmp_ln899 & tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_req_dist_load = load i32 %i_req_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:906]   --->   Operation 54 'load' 'i_req_dist_load' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %i_req_dist_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i33 %or_ln" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 56 'zext' 'zext_ln185' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.21ns)   --->   "%empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %output_knnDist_write_addr, i65 %zext_ln185" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 57 'nbwrite' 'empty' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 58 [1/1] (0.61ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.10f32.i32, i32 %output_dist_read, i32 %output_dist_1_read, i32 %output_dist_2_read, i32 %output_dist_3_read, i32 %output_dist_4_read, i32 %output_dist_5_read, i32 %output_dist_6_read, i32 %output_dist_7_read, i32 %output_dist_8_read, i32 %output_dist_9_read, i32 %i_req_dist_load" [/usr/local/include/tapa/xilinx/hls/stream.h:146]   --->   Operation 58 'mux' 'tmp_s' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln185 = bitcast i32 %tmp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 59 'bitcast' 'bitcast_ln185' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln185" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 60 'bitconcatenate' 'p_s' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.21ns)   --->   "%empty_15 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %output_knnDist_write_data, i33 %p_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 61 'nbwrite' 'empty_15' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 62 [1/1] (0.88ns)   --->   "%i_req_dist_1 = add i32 %i_req_dist_load, i32 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:906]   --->   Operation 62 'add' 'i_req_dist_1' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln907 = store i32 %i_req_dist_1, i32 %i_req_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:907]   --->   Operation 63 'store' 'store_ln907' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln907 = br void %if.end" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:907]   --->   Operation 64 'br' 'br_ln907' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %output_knnDist_write_resp_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 65 'nbreadreq' 'tmp_3' <Predicate = (or_ln895)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln909 = br i1 %tmp_3, void %if.end106, void %if.then101" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:909]   --->   Operation 66 'br' 'br_ln909' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.21ns)   --->   "%output_knnDist_write_resp_s_read = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %output_knnDist_write_resp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 67 'nbread' 'output_knnDist_write_resp_s_read' <Predicate = (or_ln895 & tmp_3)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln910)   --->   "%p_1 = extractvalue i10 %output_knnDist_write_resp_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 68 'extractvalue' 'p_1' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln910)   --->   "%elem_val = trunc i9 %p_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 69 'trunc' 'elem_val' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln910)   --->   "%zext_ln910 = zext i8 %elem_val" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 70 'zext' 'zext_ln910' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln910 = add i9 %zext_ln910, i9 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 71 'add' 'add_ln910' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln910_1 = zext i9 %add_ln910" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 72 'zext' 'zext_ln910_1' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.88ns)   --->   "%i_resp_dist_2 = add i32 %zext_ln910_1, i32 %i_resp_dist_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 73 'add' 'i_resp_dist_2' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln911 = store i32 %i_resp_dist_2, i32 %i_resp_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:911]   --->   Operation 74 'store' 'store_ln911' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln911 = br void %if.end106" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:911]   --->   Operation 75 'br' 'br_ln911' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%i_req_id_load_1 = load i32 %i_req_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 76 'load' 'i_req_id_load_1' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.85ns)   --->   "%icmp_ln914 = icmp_ult  i32 %i_req_id_load_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 77 'icmp' 'icmp_ln914' <Predicate = (or_ln895)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln914 = br i1 %icmp_ln914, void %if.end124, void %land.lhs.true108" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 78 'br' 'br_ln914' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %output_knnId_write_addr, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 79 'nbwritereq' 'tmp_5' <Predicate = (or_ln895 & icmp_ln914)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln915 = br i1 %tmp_5, void %if.end124, void %land.lhs.true111" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:915]   --->   Operation 80 'br' 'br_ln915' <Predicate = (or_ln895 & icmp_ln914)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %output_knnId_write_data, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 81 'nbwritereq' 'tmp_6' <Predicate = (or_ln895 & icmp_ln914 & tmp_5)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln914 = br i1 %tmp_6, void %if.end124, void %if.then114" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 82 'br' 'br_ln914' <Predicate = (or_ln895 & icmp_ln914 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%i_req_id_load = load i32 %i_req_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:921]   --->   Operation 83 'load' 'i_req_id_load' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln185_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %i_req_id_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 84 'bitconcatenate' 'or_ln185_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i33 %or_ln185_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 85 'zext' 'zext_ln185_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.21ns)   --->   "%empty_16 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %output_knnId_write_addr, i65 %zext_ln185_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 86 'nbwrite' 'empty_16' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 87 [1/1] (0.61ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i32, i32 %output_id_read, i32 %output_id_1_read, i32 %output_id_2_read, i32 %output_id_3_read, i32 %output_id_4_read, i32 %output_id_5_read, i32 %output_id_6_read, i32 %output_id_7_read, i32 %output_id_8_read, i32 %output_id_9_read, i32 %i_req_id_load" [/usr/local/include/tapa/xilinx/hls/stream.h:146]   --->   Operation 87 'mux' 'tmp_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 88 'bitconcatenate' 'p_0' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.21ns)   --->   "%empty_17 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %output_knnId_write_data, i33 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 89 'nbwrite' 'empty_17' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%i_req_id_1 = add i32 %i_req_id_load, i32 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:921]   --->   Operation 90 'add' 'i_req_id_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln922 = store i32 %i_req_id_1, i32 %i_req_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:922]   --->   Operation 91 'store' 'store_ln922' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.38>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln922 = br void %if.end124" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:922]   --->   Operation 92 'br' 'br_ln922' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %output_knnId_write_resp_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 93 'nbreadreq' 'tmp_7' <Predicate = (or_ln895)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln924 = br i1 %tmp_7, void %if.end133, void %if.then127" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:924]   --->   Operation 94 'br' 'br_ln924' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.21ns)   --->   "%output_knnId_write_resp_s_read = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %output_knnId_write_resp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 95 'nbread' 'output_knnId_write_resp_s_read' <Predicate = (or_ln895 & tmp_7)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln925)   --->   "%p_2 = extractvalue i10 %output_knnId_write_resp_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 96 'extractvalue' 'p_2' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln925)   --->   "%elem_val_1 = trunc i9 %p_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 97 'trunc' 'elem_val_1' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln925)   --->   "%zext_ln925 = zext i8 %elem_val_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 98 'zext' 'zext_ln925' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln925 = add i9 %zext_ln925, i9 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 99 'add' 'add_ln925' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln925_1 = zext i9 %add_ln925" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 100 'zext' 'zext_ln925_1' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.88ns)   --->   "%i_resp_id_2 = add i32 %zext_ln925_1, i32 %i_resp_id_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 101 'add' 'i_resp_id_2' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln926 = store i32 %i_resp_id_2, i32 %i_resp_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:926]   --->   Operation 102 'store' 'store_ln926' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.38>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln926 = br void %if.end133" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:926]   --->   Operation 103 'br' 'br_ln926' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln895 = br void %for.cond79" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 104 'br' 'br_ln895' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (!or_ln895)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i_resp_dist') [30]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i_resp_dist' [57]  (0.387 ns)

 <State 2>: 3.19ns
The critical path consists of the following:
	fifo read operation ('output_knnDist_write_resp_s_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) on port 'output_knnDist_write_resp_s' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164) [97]  (1.22 ns)
	'add' operation ('add_ln910', /home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910) [101]  (0.705 ns)
	'add' operation ('i_resp_dist', /home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910) [103]  (0.88 ns)
	'store' operation ('store_ln911', /home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:911) of variable 'i_resp_dist', /home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910 on local variable 'i_resp_dist' [104]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
