{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480437354867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480437354883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:35:54 2016 " "Processing started: Tue Nov 29 14:35:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480437354883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437354883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437354883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480437355329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480437355329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MICROPROCESSOR-BEHAVIOR " "Found design unit 1: MICROPROCESSOR-BEHAVIOR" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375658 ""} { "Info" "ISGN_ENTITY_NAME" "1 MICROPROCESSOR " "Found entity 1: MICROPROCESSOR" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/my_package.vhd " "Can't analyze file -- file output_files/my_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375661 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/memory.vhd " "Can't analyze file -- file output_files/memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375664 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/my_components.vhd " "Can't analyze file -- file output_files/my_components.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375667 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/micro_memoria.vhd " "Can't analyze file -- file output_files/micro_memoria.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375669 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom_micro.vhd " "Can't analyze file -- file rom_micro.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_principal.vhd " "Can't analyze file -- file ram_principal.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375675 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_ula1.vhd " "Can't analyze file -- file bus_ula1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375678 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_ula2.vhd " "Can't analyze file -- file bus_ula2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375681 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components.vhd " "Can't analyze file -- file components.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480437375684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV-BEHAVIOR " "Found design unit 1: CLOCK_DIV-BEHAVIOR" {  } { { "clock_div.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/clock_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375686 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV " "Found entity 1: CLOCK_DIV" {  } { { "clock_div.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/clock_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/controlador_micro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/controlador_micro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_MICRO-BEHAVIOR " "Found design unit 1: CONTROLADOR_MICRO-BEHAVIOR" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375688 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_MICRO " "Found entity 1: CONTROLADOR_MICRO" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/micro_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file output_files/micro_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MICRO_PACK " "Found design unit 1: MICRO_PACK" {  } { { "output_files/MICRO_PACK.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/MICRO_PACK.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_prin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_prin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_PRIN-BEHAVIOR " "Found design unit 1: CONTROLADOR_PRIN-BEHAVIOR" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/controlador_prin.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375692 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_PRIN " "Found entity 1: CONTROLADOR_PRIN" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/controlador_prin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_segs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_segs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY_SEGS-BEHAVIOR " "Found design unit 1: DISPLAY_SEGS-BEHAVIOR" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/display_segs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375694 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_SEGS " "Found entity 1: DISPLAY_SEGS" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/display_segs.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480437375694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480437375741 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK_LED microprocessor.vhd(10) " "VHDL Signal Declaration warning at microprocessor.vhd(10): used implicit default value for signal \"CLK_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480437375753 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR microprocessor.vhd(28) " "VHDL Signal Declaration warning at microprocessor.vhd(28): used implicit default value for signal \"IR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480437375753 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MPC microprocessor.vhd(28) " "VHDL Signal Declaration warning at microprocessor.vhd(28): used implicit default value for signal \"MPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480437375753 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC microprocessor.vhd(28) " "VHDL Signal Declaration warning at microprocessor.vhd(28): used implicit default value for signal \"PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480437375753 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(83) " "VHDL Process Statement warning at microprocessor.vhd(83): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480437375753 "|microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV CLOCK_DIV:CLK_1 " "Elaborating entity \"CLOCK_DIV\" for hierarchy \"CLOCK_DIV:CLK_1\"" {  } { { "microprocessor.vhd" "CLK_1" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480437375754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR_MICRO CONTROLADOR_MICRO:CONTROLADOR_MICRO_1 " "Elaborating entity \"CONTROLADOR_MICRO\" for hierarchy \"CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\"" {  } { { "microprocessor.vhd" "CONTROLADOR_MICRO_1" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480437375756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC controlador_micro.vhd(53) " "VHDL Process Statement warning at controlador_micro.vhd(53): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480437375758 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC controlador_micro.vhd(61) " "VHDL Process Statement warning at controlador_micro.vhd(61): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480437375758 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlador_micro.vhd(69) " "VHDL Process Statement warning at controlador_micro.vhd(69): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480437375758 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MIR_IN controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"MIR_IN\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT1 controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"BUS_INT1\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT2 controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"BUS_INT2\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MPC controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"MPC\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SC controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"SC\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[1\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[2\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[3\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[4\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[5\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[6\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[7\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[8\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375759 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[9\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[10\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[11\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[12\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[13\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[14\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[15\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[16\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[17\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[18\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[19\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[20\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[21\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[22\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[23\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[24\] controlador_micro.vhd(21) " "Inferred latch for \"SC\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375760 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[0\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[0\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MPC\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[0\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[0\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[1\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[2\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[3\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[4\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375761 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[5\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[6\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[7\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[8\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[9\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[0\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[0\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[1\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[2\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[3\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[4\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[5\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[6\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[7\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[8\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[9\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375762 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375763 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375764 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIR_IN\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIR_IN\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437375764 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_SEGS DISPLAY_SEGS:DISPLAY_SEGS_1 " "Elaborating entity \"DISPLAY_SEGS\" for hierarchy \"DISPLAY_SEGS:DISPLAY_SEGS_1\"" {  } { { "microprocessor.vhd" "DISPLAY_SEGS_1" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480437375765 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg_nums display_segs.vhd(19) " "VHDL Signal Declaration warning at display_segs.vhd(19): used explicit default value for signal \"seg_nums\" because signal was never assigned a value" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/display_segs.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480437375768 "|microprocessor|DISPLAY_SEGS:DISPLAY_SEGS_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480437380501 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_LED GND " "Pin \"CLK_LED\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|CLK_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[0\] GND " "Pin \"display_segs4\[0\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[1\] VCC " "Pin \"display_segs4\[1\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[2\] VCC " "Pin \"display_segs4\[2\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[3\] VCC " "Pin \"display_segs4\[3\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[4\] VCC " "Pin \"display_segs4\[4\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[5\] VCC " "Pin \"display_segs4\[5\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[6\] VCC " "Pin \"display_segs4\[6\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[0\] GND " "Pin \"display_segs5\[0\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[1\] VCC " "Pin \"display_segs5\[1\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[2\] VCC " "Pin \"display_segs5\[2\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[3\] VCC " "Pin \"display_segs5\[3\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[4\] VCC " "Pin \"display_segs5\[4\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[5\] VCC " "Pin \"display_segs5\[5\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[6\] VCC " "Pin \"display_segs5\[6\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480437380883 "|MICROPROCESSOR|display_segs5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480437380883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480437381181 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480437383319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480437384122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480437384122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480437385397 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480437385397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480437385397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480437385397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480437385436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:36:25 2016 " "Processing ended: Tue Nov 29 14:36:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480437385436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480437385436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480437385436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480437385436 ""}
