
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401908 <.init>:
  401908:	stp	x29, x30, [sp, #-16]!
  40190c:	mov	x29, sp
  401910:	bl	401e30 <ferror@plt+0x60>
  401914:	ldp	x29, x30, [sp], #16
  401918:	ret

Disassembly of section .plt:

0000000000401920 <memcpy@plt-0x20>:
  401920:	stp	x16, x30, [sp, #-16]!
  401924:	adrp	x16, 415000 <ferror@plt+0x13230>
  401928:	ldr	x17, [x16, #4088]
  40192c:	add	x16, x16, #0xff8
  401930:	br	x17
  401934:	nop
  401938:	nop
  40193c:	nop

0000000000401940 <memcpy@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14230>
  401944:	ldr	x17, [x16]
  401948:	add	x16, x16, #0x0
  40194c:	br	x17

0000000000401950 <memmove@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14230>
  401954:	ldr	x17, [x16, #8]
  401958:	add	x16, x16, #0x8
  40195c:	br	x17

0000000000401960 <mkstemps@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14230>
  401964:	ldr	x17, [x16, #16]
  401968:	add	x16, x16, #0x10
  40196c:	br	x17

0000000000401970 <strlen@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14230>
  401974:	ldr	x17, [x16, #24]
  401978:	add	x16, x16, #0x18
  40197c:	br	x17

0000000000401980 <fputs@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14230>
  401984:	ldr	x17, [x16, #32]
  401988:	add	x16, x16, #0x20
  40198c:	br	x17

0000000000401990 <bfd_scan_vma@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14230>
  401994:	ldr	x17, [x16, #40]
  401998:	add	x16, x16, #0x28
  40199c:	br	x17

00000000004019a0 <exit@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019a4:	ldr	x17, [x16, #48]
  4019a8:	add	x16, x16, #0x30
  4019ac:	br	x17

00000000004019b0 <bfd_core_file_failing_command@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019b4:	ldr	x17, [x16, #56]
  4019b8:	add	x16, x16, #0x38
  4019bc:	br	x17

00000000004019c0 <bfd_arch_list@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019c4:	ldr	x17, [x16, #64]
  4019c8:	add	x16, x16, #0x40
  4019cc:	br	x17

00000000004019d0 <bfd_set_default_target@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019d4:	ldr	x17, [x16, #72]
  4019d8:	add	x16, x16, #0x48
  4019dc:	br	x17

00000000004019e0 <ftell@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019e4:	ldr	x17, [x16, #80]
  4019e8:	add	x16, x16, #0x50
  4019ec:	br	x17

00000000004019f0 <sprintf@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14230>
  4019f4:	ldr	x17, [x16, #88]
  4019f8:	add	x16, x16, #0x58
  4019fc:	br	x17

0000000000401a00 <putc@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a04:	ldr	x17, [x16, #96]
  401a08:	add	x16, x16, #0x60
  401a0c:	br	x17

0000000000401a10 <fputc@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a14:	ldr	x17, [x16, #104]
  401a18:	add	x16, x16, #0x68
  401a1c:	br	x17

0000000000401a20 <ctime@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a24:	ldr	x17, [x16, #112]
  401a28:	add	x16, x16, #0x70
  401a2c:	br	x17

0000000000401a30 <bfd_openr@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a34:	ldr	x17, [x16, #120]
  401a38:	add	x16, x16, #0x78
  401a3c:	br	x17

0000000000401a40 <fclose@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a44:	ldr	x17, [x16, #128]
  401a48:	add	x16, x16, #0x80
  401a4c:	br	x17

0000000000401a50 <atoi@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a54:	ldr	x17, [x16, #136]
  401a58:	add	x16, x16, #0x88
  401a5c:	br	x17

0000000000401a60 <fopen@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a64:	ldr	x17, [x16, #144]
  401a68:	add	x16, x16, #0x90
  401a6c:	br	x17

0000000000401a70 <xrealloc@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a74:	ldr	x17, [x16, #152]
  401a78:	add	x16, x16, #0x98
  401a7c:	br	x17

0000000000401a80 <bindtextdomain@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a84:	ldr	x17, [x16, #160]
  401a88:	add	x16, x16, #0xa0
  401a8c:	br	x17

0000000000401a90 <bfd_target_list@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401a94:	ldr	x17, [x16, #168]
  401a98:	add	x16, x16, #0xa8
  401a9c:	br	x17

0000000000401aa0 <__libc_start_main@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401aa4:	ldr	x17, [x16, #176]
  401aa8:	add	x16, x16, #0xb0
  401aac:	br	x17

0000000000401ab0 <bfd_get_error@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ab4:	ldr	x17, [x16, #184]
  401ab8:	add	x16, x16, #0xb8
  401abc:	br	x17

0000000000401ac0 <memset@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ac4:	ldr	x17, [x16, #192]
  401ac8:	add	x16, x16, #0xc0
  401acc:	br	x17

0000000000401ad0 <xmalloc@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ad4:	ldr	x17, [x16, #200]
  401ad8:	add	x16, x16, #0xc8
  401adc:	br	x17

0000000000401ae0 <bfd_set_error@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ae4:	ldr	x17, [x16, #208]
  401ae8:	add	x16, x16, #0xd0
  401aec:	br	x17

0000000000401af0 <xmalloc_set_program_name@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401af4:	ldr	x17, [x16, #216]
  401af8:	add	x16, x16, #0xd8
  401afc:	br	x17

0000000000401b00 <xstrdup@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b04:	ldr	x17, [x16, #224]
  401b08:	add	x16, x16, #0xe0
  401b0c:	br	x17

0000000000401b10 <bfd_init@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b14:	ldr	x17, [x16, #232]
  401b18:	add	x16, x16, #0xe8
  401b1c:	br	x17

0000000000401b20 <strerror@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b24:	ldr	x17, [x16, #240]
  401b28:	add	x16, x16, #0xf0
  401b2c:	br	x17

0000000000401b30 <close@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b34:	ldr	x17, [x16, #248]
  401b38:	add	x16, x16, #0xf8
  401b3c:	br	x17

0000000000401b40 <strrchr@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b44:	ldr	x17, [x16, #256]
  401b48:	add	x16, x16, #0x100
  401b4c:	br	x17

0000000000401b50 <atol@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b54:	ldr	x17, [x16, #264]
  401b58:	add	x16, x16, #0x108
  401b5c:	br	x17

0000000000401b60 <__gmon_start__@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b64:	ldr	x17, [x16, #272]
  401b68:	add	x16, x16, #0x110
  401b6c:	br	x17

0000000000401b70 <bfd_set_format@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b74:	ldr	x17, [x16, #280]
  401b78:	add	x16, x16, #0x118
  401b7c:	br	x17

0000000000401b80 <mkdtemp@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b84:	ldr	x17, [x16, #288]
  401b88:	add	x16, x16, #0x120
  401b8c:	br	x17

0000000000401b90 <fseek@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401b94:	ldr	x17, [x16, #296]
  401b98:	add	x16, x16, #0x128
  401b9c:	br	x17

0000000000401ba0 <abort@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ba4:	ldr	x17, [x16, #304]
  401ba8:	add	x16, x16, #0x130
  401bac:	br	x17

0000000000401bb0 <access@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bb4:	ldr	x17, [x16, #312]
  401bb8:	add	x16, x16, #0x138
  401bbc:	br	x17

0000000000401bc0 <bfd_close_all_done@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bc4:	ldr	x17, [x16, #320]
  401bc8:	add	x16, x16, #0x140
  401bcc:	br	x17

0000000000401bd0 <puts@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bd4:	ldr	x17, [x16, #328]
  401bd8:	add	x16, x16, #0x148
  401bdc:	br	x17

0000000000401be0 <fread_unlocked@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401be4:	ldr	x17, [x16, #336]
  401be8:	add	x16, x16, #0x150
  401bec:	br	x17

0000000000401bf0 <textdomain@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401bf4:	ldr	x17, [x16, #344]
  401bf8:	add	x16, x16, #0x158
  401bfc:	br	x17

0000000000401c00 <getopt_long@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c04:	ldr	x17, [x16, #352]
  401c08:	add	x16, x16, #0x160
  401c0c:	br	x17

0000000000401c10 <strcmp@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c14:	ldr	x17, [x16, #360]
  401c18:	add	x16, x16, #0x168
  401c1c:	br	x17

0000000000401c20 <bfd_printable_arch_mach@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c24:	ldr	x17, [x16, #368]
  401c28:	add	x16, x16, #0x170
  401c2c:	br	x17

0000000000401c30 <bfd_iterate_over_targets@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c34:	ldr	x17, [x16, #376]
  401c38:	add	x16, x16, #0x178
  401c3c:	br	x17

0000000000401c40 <free@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c44:	ldr	x17, [x16, #384]
  401c48:	add	x16, x16, #0x180
  401c4c:	br	x17

0000000000401c50 <bfd_openw@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c54:	ldr	x17, [x16, #392]
  401c58:	add	x16, x16, #0x188
  401c5c:	br	x17

0000000000401c60 <fwrite@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c64:	ldr	x17, [x16, #400]
  401c68:	add	x16, x16, #0x190
  401c6c:	br	x17

0000000000401c70 <bfd_set_error_program_name@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c74:	ldr	x17, [x16, #408]
  401c78:	add	x16, x16, #0x198
  401c7c:	br	x17

0000000000401c80 <fflush@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c84:	ldr	x17, [x16, #416]
  401c88:	add	x16, x16, #0x1a0
  401c8c:	br	x17

0000000000401c90 <strcpy@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401c94:	ldr	x17, [x16, #424]
  401c98:	add	x16, x16, #0x1a8
  401c9c:	br	x17

0000000000401ca0 <mkstemp@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ca4:	ldr	x17, [x16, #432]
  401ca8:	add	x16, x16, #0x1b0
  401cac:	br	x17

0000000000401cb0 <xexit@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cb4:	ldr	x17, [x16, #440]
  401cb8:	add	x16, x16, #0x1b8
  401cbc:	br	x17

0000000000401cc0 <bfd_close@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cc4:	ldr	x17, [x16, #448]
  401cc8:	add	x16, x16, #0x1c0
  401ccc:	br	x17

0000000000401cd0 <bfd_check_format_matches@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cd4:	ldr	x17, [x16, #456]
  401cd8:	add	x16, x16, #0x1c8
  401cdc:	br	x17

0000000000401ce0 <bfd_errmsg@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401ce4:	ldr	x17, [x16, #464]
  401ce8:	add	x16, x16, #0x1d0
  401cec:	br	x17

0000000000401cf0 <dcgettext@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401cf4:	ldr	x17, [x16, #472]
  401cf8:	add	x16, x16, #0x1d8
  401cfc:	br	x17

0000000000401d00 <bfd_check_format@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d04:	ldr	x17, [x16, #480]
  401d08:	add	x16, x16, #0x1e0
  401d0c:	br	x17

0000000000401d10 <bfd_openr_next_archived_file@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d14:	ldr	x17, [x16, #488]
  401d18:	add	x16, x16, #0x1e8
  401d1c:	br	x17

0000000000401d20 <vfprintf@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d24:	ldr	x17, [x16, #496]
  401d28:	add	x16, x16, #0x1f0
  401d2c:	br	x17

0000000000401d30 <printf@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d34:	ldr	x17, [x16, #504]
  401d38:	add	x16, x16, #0x1f8
  401d3c:	br	x17

0000000000401d40 <bfd_map_over_sections@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d44:	ldr	x17, [x16, #512]
  401d48:	add	x16, x16, #0x200
  401d4c:	br	x17

0000000000401d50 <__assert_fail@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d54:	ldr	x17, [x16, #520]
  401d58:	add	x16, x16, #0x208
  401d5c:	br	x17

0000000000401d60 <__errno_location@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d64:	ldr	x17, [x16, #528]
  401d68:	add	x16, x16, #0x210
  401d6c:	br	x17

0000000000401d70 <getenv@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d74:	ldr	x17, [x16, #536]
  401d78:	add	x16, x16, #0x218
  401d7c:	br	x17

0000000000401d80 <putchar@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d84:	ldr	x17, [x16, #544]
  401d88:	add	x16, x16, #0x220
  401d8c:	br	x17

0000000000401d90 <__xstat@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x14230>
  401d94:	ldr	x17, [x16, #552]
  401d98:	add	x16, x16, #0x228
  401d9c:	br	x17

0000000000401da0 <unlink@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401da4:	ldr	x17, [x16, #560]
  401da8:	add	x16, x16, #0x230
  401dac:	br	x17

0000000000401db0 <fprintf@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401db4:	ldr	x17, [x16, #568]
  401db8:	add	x16, x16, #0x238
  401dbc:	br	x17

0000000000401dc0 <setlocale@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401dc4:	ldr	x17, [x16, #576]
  401dc8:	add	x16, x16, #0x240
  401dcc:	br	x17

0000000000401dd0 <ferror@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x14230>
  401dd4:	ldr	x17, [x16, #584]
  401dd8:	add	x16, x16, #0x248
  401ddc:	br	x17

Disassembly of section .text:

0000000000401de0 <.text>:
  401de0:	mov	x29, #0x0                   	// #0
  401de4:	mov	x30, #0x0                   	// #0
  401de8:	mov	x5, x0
  401dec:	ldr	x1, [sp]
  401df0:	add	x2, sp, #0x8
  401df4:	mov	x6, sp
  401df8:	movz	x0, #0x0, lsl #48
  401dfc:	movk	x0, #0x0, lsl #32
  401e00:	movk	x0, #0x40, lsl #16
  401e04:	movk	x0, #0x1eec
  401e08:	movz	x3, #0x0, lsl #48
  401e0c:	movk	x3, #0x0, lsl #32
  401e10:	movk	x3, #0x40, lsl #16
  401e14:	movk	x3, #0x4580
  401e18:	movz	x4, #0x0, lsl #48
  401e1c:	movk	x4, #0x0, lsl #32
  401e20:	movk	x4, #0x40, lsl #16
  401e24:	movk	x4, #0x4600
  401e28:	bl	401aa0 <__libc_start_main@plt>
  401e2c:	bl	401ba0 <abort@plt>
  401e30:	adrp	x0, 415000 <ferror@plt+0x13230>
  401e34:	ldr	x0, [x0, #4064]
  401e38:	cbz	x0, 401e40 <ferror@plt+0x70>
  401e3c:	b	401b60 <__gmon_start__@plt>
  401e40:	ret
  401e44:	nop
  401e48:	adrp	x0, 416000 <ferror@plt+0x14230>
  401e4c:	add	x0, x0, #0x360
  401e50:	adrp	x1, 416000 <ferror@plt+0x14230>
  401e54:	add	x1, x1, #0x360
  401e58:	cmp	x1, x0
  401e5c:	b.eq	401e74 <ferror@plt+0xa4>  // b.none
  401e60:	adrp	x1, 404000 <ferror@plt+0x2230>
  401e64:	ldr	x1, [x1, #1584]
  401e68:	cbz	x1, 401e74 <ferror@plt+0xa4>
  401e6c:	mov	x16, x1
  401e70:	br	x16
  401e74:	ret
  401e78:	adrp	x0, 416000 <ferror@plt+0x14230>
  401e7c:	add	x0, x0, #0x360
  401e80:	adrp	x1, 416000 <ferror@plt+0x14230>
  401e84:	add	x1, x1, #0x360
  401e88:	sub	x1, x1, x0
  401e8c:	lsr	x2, x1, #63
  401e90:	add	x1, x2, x1, asr #3
  401e94:	cmp	xzr, x1, asr #1
  401e98:	asr	x1, x1, #1
  401e9c:	b.eq	401eb4 <ferror@plt+0xe4>  // b.none
  401ea0:	adrp	x2, 404000 <ferror@plt+0x2230>
  401ea4:	ldr	x2, [x2, #1592]
  401ea8:	cbz	x2, 401eb4 <ferror@plt+0xe4>
  401eac:	mov	x16, x2
  401eb0:	br	x16
  401eb4:	ret
  401eb8:	stp	x29, x30, [sp, #-32]!
  401ebc:	mov	x29, sp
  401ec0:	str	x19, [sp, #16]
  401ec4:	adrp	x19, 416000 <ferror@plt+0x14230>
  401ec8:	ldrb	w0, [x19, #2016]
  401ecc:	cbnz	w0, 401edc <ferror@plt+0x10c>
  401ed0:	bl	401e48 <ferror@plt+0x78>
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	strb	w0, [x19, #2016]
  401edc:	ldr	x19, [sp, #16]
  401ee0:	ldp	x29, x30, [sp], #32
  401ee4:	ret
  401ee8:	b	401e78 <ferror@plt+0xa8>
  401eec:	sub	sp, sp, #0x70
  401ef0:	stp	x20, x19, [sp, #96]
  401ef4:	adrp	x20, 404000 <ferror@plt+0x2230>
  401ef8:	stp	x29, x30, [sp, #16]
  401efc:	add	x29, sp, #0x10
  401f00:	add	x20, x20, #0x9fe
  401f04:	mov	x19, x1
  401f08:	stur	w0, [x29, #-4]
  401f0c:	str	x1, [sp]
  401f10:	mov	w0, #0x5                   	// #5
  401f14:	mov	x1, x20
  401f18:	stp	x28, x27, [sp, #32]
  401f1c:	stp	x26, x25, [sp, #48]
  401f20:	stp	x24, x23, [sp, #64]
  401f24:	stp	x22, x21, [sp, #80]
  401f28:	bl	401dc0 <setlocale@plt>
  401f2c:	mov	w0, wzr
  401f30:	mov	x1, x20
  401f34:	bl	401dc0 <setlocale@plt>
  401f38:	adrp	x20, 404000 <ferror@plt+0x2230>
  401f3c:	add	x20, x20, #0x654
  401f40:	adrp	x1, 404000 <ferror@plt+0x2230>
  401f44:	add	x1, x1, #0x65d
  401f48:	mov	x0, x20
  401f4c:	bl	401a80 <bindtextdomain@plt>
  401f50:	mov	x0, x20
  401f54:	bl	401bf0 <textdomain@plt>
  401f58:	ldr	x0, [x19]
  401f5c:	adrp	x19, 416000 <ferror@plt+0x14230>
  401f60:	str	x0, [x19, #2184]
  401f64:	bl	401af0 <xmalloc_set_program_name@plt>
  401f68:	ldr	x0, [x19, #2184]
  401f6c:	bl	401c70 <bfd_set_error_program_name@plt>
  401f70:	sub	x0, x29, #0x4
  401f74:	mov	x1, sp
  401f78:	bl	404048 <ferror@plt+0x2278>
  401f7c:	bl	401b10 <bfd_init@plt>
  401f80:	cmp	w0, #0x118
  401f84:	b.ne	4022cc <ferror@plt+0x4fc>  // b.any
  401f88:	bl	4030bc <ferror@plt+0x12ec>
  401f8c:	adrp	x19, 404000 <ferror@plt+0x2230>
  401f90:	adrp	x20, 416000 <ferror@plt+0x14230>
  401f94:	adrp	x25, 404000 <ferror@plt+0x2230>
  401f98:	adrp	x21, 404000 <ferror@plt+0x2230>
  401f9c:	add	x19, x19, #0x690
  401fa0:	add	x20, x20, #0x260
  401fa4:	add	x25, x25, #0x640
  401fa8:	adrp	x23, 416000 <ferror@plt+0x14230>
  401fac:	mov	w26, #0x1                   	// #1
  401fb0:	mov	w27, #0x2                   	// #2
  401fb4:	adrp	x22, 416000 <ferror@plt+0x14230>
  401fb8:	adrp	x28, 416000 <ferror@plt+0x14230>
  401fbc:	add	x21, x21, #0x64a
  401fc0:	adrp	x24, 416000 <ferror@plt+0x14230>
  401fc4:	ldur	w0, [x29, #-4]
  401fc8:	ldr	x1, [sp]
  401fcc:	mov	x2, x19
  401fd0:	mov	x3, x20
  401fd4:	mov	x4, xzr
  401fd8:	bl	401c00 <getopt_long@plt>
  401fdc:	cmp	w0, #0x6e
  401fe0:	b.le	402014 <ferror@plt+0x244>
  401fe4:	cmp	w0, #0xc7
  401fe8:	b.gt	402038 <ferror@plt+0x268>
  401fec:	sub	w8, w0, #0x6f
  401ff0:	cmp	w8, #0x9
  401ff4:	b.hi	401fc4 <ferror@plt+0x1f4>  // b.pmore
  401ff8:	adr	x9, 401fc4 <ferror@plt+0x1f4>
  401ffc:	ldrb	w10, [x21, x8]
  402000:	add	x9, x9, x10, lsl #2
  402004:	br	x9
  402008:	adrp	x8, 416000 <ferror@plt+0x14230>
  40200c:	str	w26, [x8, #2048]
  402010:	b	401fc4 <ferror@plt+0x1f4>
  402014:	cmp	w0, #0x55
  402018:	b.gt	402084 <ferror@plt+0x2b4>
  40201c:	sub	w8, w0, #0x3f
  402020:	cmp	w8, #0x9
  402024:	b.hi	4020b0 <ferror@plt+0x2e0>  // b.pmore
  402028:	adr	x9, 401fc4 <ferror@plt+0x1f4>
  40202c:	ldrb	w10, [x25, x8]
  402030:	add	x9, x9, x10, lsl #2
  402034:	br	x9
  402038:	cmp	w0, #0xca
  40203c:	b.eq	4020f4 <ferror@plt+0x324>  // b.none
  402040:	cmp	w0, #0xc9
  402044:	b.eq	4020bc <ferror@plt+0x2ec>  // b.none
  402048:	cmp	w0, #0xc8
  40204c:	b.ne	401fc4 <ferror@plt+0x1f4>  // b.any
  402050:	ldr	x8, [x24, #872]
  402054:	ldrb	w8, [x8]
  402058:	sub	w8, w8, #0x42
  40205c:	cmp	w8, #0x31
  402060:	b.hi	4022a0 <ferror@plt+0x4d0>  // b.pmore
  402064:	lsl	x9, x26, x8
  402068:	tst	x9, #0x100000001
  40206c:	b.ne	4020a8 <ferror@plt+0x2d8>  // b.any
  402070:	lsl	x9, x26, x8
  402074:	tst	x9, #0x2000000020
  402078:	b.eq	402104 <ferror@plt+0x334>  // b.none
  40207c:	str	w27, [x23, #2024]
  402080:	b	401fc4 <ferror@plt+0x1f4>
  402084:	cmp	w0, #0x56
  402088:	b.eq	4020a0 <ferror@plt+0x2d0>  // b.none
  40208c:	cmp	w0, #0x64
  402090:	b.eq	4020dc <ferror@plt+0x30c>  // b.none
  402094:	cmp	w0, #0x68
  402098:	b.ne	401fc4 <ferror@plt+0x1f4>  // b.any
  40209c:	b	4022bc <ferror@plt+0x4ec>
  4020a0:	str	w26, [x28, #2044]
  4020a4:	b	401fc4 <ferror@plt+0x1f4>
  4020a8:	str	wzr, [x23, #2024]
  4020ac:	b	401fc4 <ferror@plt+0x1f4>
  4020b0:	cmn	w0, #0x1
  4020b4:	b.eq	402118 <ferror@plt+0x348>  // b.none
  4020b8:	b	401fc4 <ferror@plt+0x1f4>
  4020bc:	ldr	x0, [x24, #872]
  4020c0:	bl	401b50 <atol@plt>
  4020c4:	cmp	w0, #0x8
  4020c8:	b.eq	4020ec <ferror@plt+0x31c>  // b.none
  4020cc:	cmp	w0, #0x10
  4020d0:	b.eq	4020e4 <ferror@plt+0x314>  // b.none
  4020d4:	cmp	w0, #0xa
  4020d8:	b.ne	402294 <ferror@plt+0x4c4>  // b.any
  4020dc:	str	wzr, [x22, #2040]
  4020e0:	b	401fc4 <ferror@plt+0x1f4>
  4020e4:	str	w27, [x22, #2040]
  4020e8:	b	401fc4 <ferror@plt+0x1f4>
  4020ec:	str	w26, [x22, #2040]
  4020f0:	b	401fc4 <ferror@plt+0x1f4>
  4020f4:	ldr	x8, [x24, #872]
  4020f8:	adrp	x9, 416000 <ferror@plt+0x14230>
  4020fc:	str	x8, [x9, #2032]
  402100:	b	401fc4 <ferror@plt+0x1f4>
  402104:	lsl	x8, x26, x8
  402108:	tst	x8, #0x2000000020000
  40210c:	b.eq	4022a0 <ferror@plt+0x4d0>  // b.none
  402110:	str	w26, [x23, #2024]
  402114:	b	401fc4 <ferror@plt+0x1f4>
  402118:	ldr	w8, [x28, #2044]
  40211c:	cbz	w8, 40212c <ferror@plt+0x35c>
  402120:	adrp	x0, 404000 <ferror@plt+0x2230>
  402124:	add	x0, x0, #0x6d1
  402128:	bl	403b44 <ferror@plt+0x1d74>
  40212c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402130:	ldr	w8, [x8, #2052]
  402134:	cbnz	w8, 4022e4 <ferror@plt+0x514>
  402138:	adrp	x19, 416000 <ferror@plt+0x14230>
  40213c:	ldr	w8, [x19, #880]
  402140:	ldur	w9, [x29, #-4]
  402144:	cmp	w8, w9
  402148:	b.ne	40215c <ferror@plt+0x38c>  // b.any
  40214c:	adrp	x0, 404000 <ferror@plt+0x2230>
  402150:	add	x0, x0, #0x6d6
  402154:	bl	4023dc <ferror@plt+0x60c>
  402158:	b	402184 <ferror@plt+0x3b4>
  40215c:	b.ge	402184 <ferror@plt+0x3b4>  // b.tcont
  402160:	ldr	x9, [sp]
  402164:	add	w10, w8, #0x1
  402168:	str	w10, [x19, #880]
  40216c:	ldr	x0, [x9, w8, sxtw #3]
  402170:	bl	4023dc <ferror@plt+0x60c>
  402174:	ldr	w8, [x19, #880]
  402178:	ldur	w9, [x29, #-4]
  40217c:	cmp	w8, w9
  402180:	b.lt	402160 <ferror@plt+0x390>  // b.tstop
  402184:	adrp	x8, 416000 <ferror@plt+0x14230>
  402188:	ldr	w8, [x8, #2048]
  40218c:	cbz	w8, 40226c <ferror@plt+0x49c>
  402190:	ldr	w8, [x23, #2024]
  402194:	tst	w8, #0xfffffffd
  402198:	b.ne	40226c <ferror@plt+0x49c>  // b.any
  40219c:	adrp	x9, 416000 <ferror@plt+0x14230>
  4021a0:	adrp	x24, 416000 <ferror@plt+0x14230>
  4021a4:	adrp	x25, 416000 <ferror@plt+0x14230>
  4021a8:	cmp	w8, #0x0
  4021ac:	ldr	x1, [x9, #2056]
  4021b0:	ldr	x8, [x24, #2064]
  4021b4:	ldr	x9, [x25, #2072]
  4021b8:	mov	w10, #0xa                   	// #10
  4021bc:	mov	w11, #0x7                   	// #7
  4021c0:	add	x8, x8, x1
  4021c4:	csel	w21, w11, w10, eq  // eq = none
  4021c8:	add	x20, x8, x9
  4021cc:	mov	w8, #0x20                  	// #32
  4021d0:	mov	w9, #0x9                   	// #9
  4021d4:	mov	w0, w21
  4021d8:	csel	w19, w9, w8, eq  // eq = none
  4021dc:	bl	4024e4 <ferror@plt+0x714>
  4021e0:	mov	w0, w19
  4021e4:	bl	401d80 <putchar@plt>
  4021e8:	ldr	x1, [x24, #2064]
  4021ec:	mov	w0, w21
  4021f0:	bl	4024e4 <ferror@plt+0x714>
  4021f4:	mov	w0, w19
  4021f8:	bl	401d80 <putchar@plt>
  4021fc:	ldr	x1, [x25, #2072]
  402200:	mov	w0, w21
  402204:	bl	4024e4 <ferror@plt+0x714>
  402208:	mov	w0, w19
  40220c:	bl	401d80 <putchar@plt>
  402210:	ldr	w8, [x23, #2024]
  402214:	cbz	w8, 402228 <ferror@plt+0x458>
  402218:	mov	w0, w21
  40221c:	mov	x1, x20
  402220:	bl	4024e4 <ferror@plt+0x714>
  402224:	b	402250 <ferror@plt+0x480>
  402228:	ldr	w8, [x22, #2040]
  40222c:	adrp	x9, 404000 <ferror@plt+0x2230>
  402230:	adrp	x10, 404000 <ferror@plt+0x2230>
  402234:	add	x9, x9, #0x6e6
  402238:	add	x10, x10, #0x6dc
  40223c:	cmp	w8, #0x1
  402240:	csel	x0, x10, x9, eq  // eq = none
  402244:	mov	x1, x20
  402248:	mov	x2, x20
  40224c:	bl	401d30 <printf@plt>
  402250:	mov	w0, w19
  402254:	bl	401d80 <putchar@plt>
  402258:	adrp	x8, 416000 <ferror@plt+0x14230>
  40225c:	ldr	x1, [x8, #888]
  402260:	adrp	x0, 404000 <ferror@plt+0x2230>
  402264:	add	x0, x0, #0x6f0
  402268:	bl	401980 <fputs@plt>
  40226c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402270:	ldr	w0, [x8, #2080]
  402274:	ldp	x20, x19, [sp, #96]
  402278:	ldp	x22, x21, [sp, #80]
  40227c:	ldp	x24, x23, [sp, #64]
  402280:	ldp	x26, x25, [sp, #48]
  402284:	ldp	x28, x27, [sp, #32]
  402288:	ldp	x29, x30, [sp, #16]
  40228c:	add	sp, sp, #0x70
  402290:	ret
  402294:	adrp	x1, 404000 <ferror@plt+0x2230>
  402298:	add	x1, x1, #0x6be
  40229c:	b	4022a8 <ferror@plt+0x4d8>
  4022a0:	adrp	x1, 404000 <ferror@plt+0x2230>
  4022a4:	add	x1, x1, #0x69d
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	mov	x0, xzr
  4022b0:	bl	401cf0 <dcgettext@plt>
  4022b4:	ldr	x1, [x24, #872]
  4022b8:	bl	403048 <ferror@plt+0x1278>
  4022bc:	adrp	x8, 416000 <ferror@plt+0x14230>
  4022c0:	ldr	x0, [x8, #864]
  4022c4:	mov	w1, #0x1                   	// #1
  4022c8:	bl	4022f4 <ferror@plt+0x524>
  4022cc:	adrp	x1, 404000 <ferror@plt+0x2230>
  4022d0:	add	x1, x1, #0x66f
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	mov	x0, xzr
  4022dc:	bl	401cf0 <dcgettext@plt>
  4022e0:	bl	402fdc <ferror@plt+0x120c>
  4022e4:	adrp	x8, 416000 <ferror@plt+0x14230>
  4022e8:	ldr	x0, [x8, #888]
  4022ec:	mov	w1, wzr
  4022f0:	bl	4022f4 <ferror@plt+0x524>
  4022f4:	stp	x29, x30, [sp, #-48]!
  4022f8:	stp	x20, x19, [sp, #32]
  4022fc:	mov	w19, w1
  402300:	adrp	x1, 404000 <ferror@plt+0x2230>
  402304:	mov	x20, x0
  402308:	add	x1, x1, #0x729
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, xzr
  402314:	str	x21, [sp, #16]
  402318:	mov	x29, sp
  40231c:	bl	401cf0 <dcgettext@plt>
  402320:	adrp	x21, 416000 <ferror@plt+0x14230>
  402324:	ldr	x2, [x21, #2184]
  402328:	mov	x1, x0
  40232c:	mov	x0, x20
  402330:	bl	401db0 <fprintf@plt>
  402334:	adrp	x1, 404000 <ferror@plt+0x2230>
  402338:	add	x1, x1, #0x74a
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401cf0 <dcgettext@plt>
  402348:	mov	x1, x0
  40234c:	mov	x0, x20
  402350:	bl	401db0 <fprintf@plt>
  402354:	adrp	x1, 404000 <ferror@plt+0x2230>
  402358:	add	x1, x1, #0x77f
  40235c:	mov	w2, #0x5                   	// #5
  402360:	mov	x0, xzr
  402364:	bl	401cf0 <dcgettext@plt>
  402368:	mov	x1, x0
  40236c:	mov	x0, x20
  402370:	bl	401db0 <fprintf@plt>
  402374:	adrp	x1, 404000 <ferror@plt+0x2230>
  402378:	add	x1, x1, #0x7b5
  40237c:	mov	w2, #0x5                   	// #5
  402380:	mov	x0, xzr
  402384:	bl	401cf0 <dcgettext@plt>
  402388:	adrp	x2, 404000 <ferror@plt+0x2230>
  40238c:	mov	x1, x0
  402390:	add	x2, x2, #0x9ff
  402394:	mov	x0, x20
  402398:	bl	401db0 <fprintf@plt>
  40239c:	ldr	x0, [x21, #2184]
  4023a0:	mov	x1, x20
  4023a4:	bl	4031b0 <ferror@plt+0x13e0>
  4023a8:	cbnz	w19, 4023d4 <ferror@plt+0x604>
  4023ac:	adrp	x1, 404000 <ferror@plt+0x2230>
  4023b0:	add	x1, x1, #0xa08
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	mov	x0, xzr
  4023bc:	bl	401cf0 <dcgettext@plt>
  4023c0:	adrp	x2, 404000 <ferror@plt+0x2230>
  4023c4:	mov	x1, x0
  4023c8:	add	x2, x2, #0xa1b
  4023cc:	mov	x0, x20
  4023d0:	bl	401db0 <fprintf@plt>
  4023d4:	mov	w0, w19
  4023d8:	bl	4019a0 <exit@plt>
  4023dc:	stp	x29, x30, [sp, #-48]!
  4023e0:	stp	x22, x21, [sp, #16]
  4023e4:	stp	x20, x19, [sp, #32]
  4023e8:	mov	x29, sp
  4023ec:	mov	x19, x0
  4023f0:	bl	4037d8 <ferror@plt+0x1a08>
  4023f4:	cmp	x0, #0x1
  4023f8:	b.lt	4024c8 <ferror@plt+0x6f8>  // b.tstop
  4023fc:	adrp	x8, 416000 <ferror@plt+0x14230>
  402400:	ldr	x1, [x8, #2032]
  402404:	mov	x0, x19
  402408:	bl	401a30 <bfd_openr@plt>
  40240c:	cbz	x0, 4024c0 <ferror@plt+0x6f0>
  402410:	mov	w1, #0x2                   	// #2
  402414:	mov	x20, x0
  402418:	bl	401d00 <bfd_check_format@plt>
  40241c:	cbz	w0, 402478 <ferror@plt+0x6a8>
  402420:	mov	w0, wzr
  402424:	bl	401ae0 <bfd_set_error@plt>
  402428:	mov	x0, x20
  40242c:	mov	x1, xzr
  402430:	bl	401d10 <bfd_openr_next_archived_file@plt>
  402434:	cbz	x0, 402484 <ferror@plt+0x6b4>
  402438:	mov	x22, xzr
  40243c:	mov	x21, x0
  402440:	bl	402558 <ferror@plt+0x788>
  402444:	cbz	x22, 402458 <ferror@plt+0x688>
  402448:	mov	x0, x22
  40244c:	bl	401cc0 <bfd_close@plt>
  402450:	cmp	x22, x21
  402454:	b.eq	4024b4 <ferror@plt+0x6e4>  // b.none
  402458:	mov	w0, wzr
  40245c:	bl	401ae0 <bfd_set_error@plt>
  402460:	mov	x0, x20
  402464:	mov	x1, x21
  402468:	bl	401d10 <bfd_openr_next_archived_file@plt>
  40246c:	mov	x22, x21
  402470:	cbnz	x0, 40243c <ferror@plt+0x66c>
  402474:	b	402488 <ferror@plt+0x6b8>
  402478:	mov	x0, x20
  40247c:	bl	402558 <ferror@plt+0x788>
  402480:	b	4024b4 <ferror@plt+0x6e4>
  402484:	mov	x21, xzr
  402488:	bl	401ab0 <bfd_get_error@plt>
  40248c:	cmp	w0, #0x9
  402490:	b.eq	4024a8 <ferror@plt+0x6d8>  // b.none
  402494:	ldr	x0, [x20]
  402498:	bl	402c68 <ferror@plt+0xe98>
  40249c:	adrp	x8, 416000 <ferror@plt+0x14230>
  4024a0:	mov	w9, #0x2                   	// #2
  4024a4:	str	w9, [x8, #2080]
  4024a8:	cbz	x21, 4024b4 <ferror@plt+0x6e4>
  4024ac:	mov	x0, x21
  4024b0:	bl	401cc0 <bfd_close@plt>
  4024b4:	mov	x0, x20
  4024b8:	bl	401cc0 <bfd_close@plt>
  4024bc:	cbnz	w0, 4024d4 <ferror@plt+0x704>
  4024c0:	mov	x0, x19
  4024c4:	bl	402c68 <ferror@plt+0xe98>
  4024c8:	adrp	x8, 416000 <ferror@plt+0x14230>
  4024cc:	mov	w9, #0x1                   	// #1
  4024d0:	str	w9, [x8, #2080]
  4024d4:	ldp	x20, x19, [sp, #32]
  4024d8:	ldp	x22, x21, [sp, #16]
  4024dc:	ldp	x29, x30, [sp], #48
  4024e0:	ret
  4024e4:	sub	sp, sp, #0x50
  4024e8:	adrp	x8, 416000 <ferror@plt+0x14230>
  4024ec:	ldr	w8, [x8, #2040]
  4024f0:	adrp	x9, 404000 <ferror@plt+0x2230>
  4024f4:	adrp	x10, 404000 <ferror@plt+0x2230>
  4024f8:	add	x9, x9, #0xc8d
  4024fc:	add	x10, x10, #0xaa3
  402500:	adrp	x11, 404000 <ferror@plt+0x2230>
  402504:	cmp	w8, #0x1
  402508:	add	x11, x11, #0xa9f
  40250c:	csel	x9, x10, x9, eq  // eq = none
  402510:	cmp	w8, #0x0
  402514:	str	x19, [sp, #64]
  402518:	mov	x2, x1
  40251c:	mov	w19, w0
  402520:	csel	x1, x11, x9, eq  // eq = none
  402524:	add	x0, sp, #0x8
  402528:	stp	x29, x30, [sp, #48]
  40252c:	add	x29, sp, #0x30
  402530:	bl	4019f0 <sprintf@plt>
  402534:	adrp	x0, 404000 <ferror@plt+0x2230>
  402538:	add	x0, x0, #0xe15
  40253c:	add	x2, sp, #0x8
  402540:	mov	w1, w19
  402544:	bl	401d30 <printf@plt>
  402548:	ldr	x19, [sp, #64]
  40254c:	ldp	x29, x30, [sp, #48]
  402550:	add	sp, sp, #0x50
  402554:	ret
  402558:	stp	x29, x30, [sp, #-32]!
  40255c:	mov	w1, #0x2                   	// #2
  402560:	str	x19, [sp, #16]
  402564:	mov	x29, sp
  402568:	mov	x19, x0
  40256c:	bl	401d00 <bfd_check_format@plt>
  402570:	cbnz	w0, 402628 <ferror@plt+0x858>
  402574:	add	x2, x29, #0x18
  402578:	mov	w1, #0x1                   	// #1
  40257c:	mov	x0, x19
  402580:	bl	401cd0 <bfd_check_format_matches@plt>
  402584:	cbz	w0, 40259c <ferror@plt+0x7cc>
  402588:	mov	x0, x19
  40258c:	bl	40264c <ferror@plt+0x87c>
  402590:	mov	w0, #0xa                   	// #10
  402594:	bl	401d80 <putchar@plt>
  402598:	b	402628 <ferror@plt+0x858>
  40259c:	bl	401ab0 <bfd_get_error@plt>
  4025a0:	cmp	w0, #0xd
  4025a4:	b.ne	4025d0 <ferror@plt+0x800>  // b.any
  4025a8:	ldr	x0, [x19]
  4025ac:	bl	402c68 <ferror@plt+0xe98>
  4025b0:	ldr	x0, [x29, #24]
  4025b4:	bl	403118 <ferror@plt+0x1348>
  4025b8:	ldr	x0, [x29, #24]
  4025bc:	bl	401c40 <free@plt>
  4025c0:	adrp	x8, 416000 <ferror@plt+0x14230>
  4025c4:	mov	w9, #0x3                   	// #3
  4025c8:	str	w9, [x8, #2080]
  4025cc:	b	402628 <ferror@plt+0x858>
  4025d0:	add	x2, x29, #0x18
  4025d4:	mov	w1, #0x3                   	// #3
  4025d8:	mov	x0, x19
  4025dc:	bl	401cd0 <bfd_check_format_matches@plt>
  4025e0:	cbz	w0, 402634 <ferror@plt+0x864>
  4025e4:	mov	x0, x19
  4025e8:	bl	40264c <ferror@plt+0x87c>
  4025ec:	adrp	x8, 416000 <ferror@plt+0x14230>
  4025f0:	ldr	x1, [x8, #888]
  4025f4:	adrp	x0, 404000 <ferror@plt+0x2230>
  4025f8:	add	x0, x0, #0xa41
  4025fc:	bl	401980 <fputs@plt>
  402600:	mov	x0, x19
  402604:	bl	4019b0 <bfd_core_file_failing_command@plt>
  402608:	cbz	x0, 40261c <ferror@plt+0x84c>
  40260c:	mov	x1, x0
  402610:	adrp	x0, 404000 <ferror@plt+0x2230>
  402614:	add	x0, x0, #0xa4d
  402618:	bl	401d30 <printf@plt>
  40261c:	adrp	x0, 404000 <ferror@plt+0x2230>
  402620:	add	x0, x0, #0x6f7
  402624:	bl	401bd0 <puts@plt>
  402628:	ldr	x19, [sp, #16]
  40262c:	ldp	x29, x30, [sp], #32
  402630:	ret
  402634:	ldr	x0, [x19]
  402638:	bl	402c68 <ferror@plt+0xe98>
  40263c:	bl	401ab0 <bfd_get_error@plt>
  402640:	cmp	w0, #0xd
  402644:	b.eq	4025b0 <ferror@plt+0x7e0>  // b.none
  402648:	b	4025c0 <ferror@plt+0x7f0>
  40264c:	stp	x29, x30, [sp, #-80]!
  402650:	stp	x26, x25, [sp, #16]
  402654:	stp	x24, x23, [sp, #32]
  402658:	stp	x22, x21, [sp, #48]
  40265c:	stp	x20, x19, [sp, #64]
  402660:	adrp	x22, 416000 <ferror@plt+0x14230>
  402664:	ldr	w8, [x22, #2116]
  402668:	mov	x19, x0
  40266c:	adrp	x21, 416000 <ferror@plt+0x14230>
  402670:	mov	x29, sp
  402674:	cbz	w8, 402718 <ferror@plt+0x948>
  402678:	str	xzr, [x21, #2120]
  40267c:	ldr	w8, [x19, #72]
  402680:	mov	w9, #0x52                  	// #82
  402684:	and	w8, w8, w9
  402688:	cmp	w8, #0x10
  40268c:	b.ne	402718 <ferror@plt+0x948>  // b.any
  402690:	ldr	x8, [x19, #8]
  402694:	mov	x0, x19
  402698:	ldr	x8, [x8, #496]
  40269c:	blr	x8
  4026a0:	tbnz	x0, #63, 402a64 <ferror@plt+0xc94>
  4026a4:	cbz	x0, 4026b4 <ferror@plt+0x8e4>
  4026a8:	bl	401ad0 <xmalloc@plt>
  4026ac:	mov	x20, x0
  4026b0:	b	4026b8 <ferror@plt+0x8e8>
  4026b4:	mov	x20, xzr
  4026b8:	ldr	x8, [x19, #8]
  4026bc:	mov	x0, x19
  4026c0:	mov	x1, x20
  4026c4:	ldr	x8, [x8, #504]
  4026c8:	blr	x8
  4026cc:	tbnz	x0, #63, 402a64 <ferror@plt+0xc94>
  4026d0:	cbz	x0, 402710 <ferror@plt+0x940>
  4026d4:	sub	x8, x20, #0x8
  4026d8:	ldr	x9, [x8, x0, lsl #3]
  4026dc:	sub	x0, x0, #0x1
  4026e0:	ldr	x10, [x9, #32]
  4026e4:	ldrb	w10, [x10, #33]
  4026e8:	tbz	w10, #4, 402704 <ferror@plt+0x934>
  4026ec:	ldrb	w10, [x9, #25]
  4026f0:	tbnz	w10, #0, 402704 <ferror@plt+0x934>
  4026f4:	ldr	x9, [x9, #16]
  4026f8:	ldr	x10, [x21, #2120]
  4026fc:	add	x9, x10, x9
  402700:	str	x9, [x21, #2120]
  402704:	add	x9, x0, #0x1
  402708:	cmp	x9, #0x1
  40270c:	b.gt	4026d8 <ferror@plt+0x908>
  402710:	mov	x0, x20
  402714:	bl	401c40 <free@plt>
  402718:	adrp	x23, 416000 <ferror@plt+0x14230>
  40271c:	ldr	w25, [x23, #2024]
  402720:	cmp	w25, #0x1
  402724:	b.ne	402894 <ferror@plt+0xac4>  // b.any
  402728:	adrp	x1, 402000 <ferror@plt+0x230>
  40272c:	adrp	x20, 416000 <ferror@plt+0x14230>
  402730:	adrp	x24, 416000 <ferror@plt+0x14230>
  402734:	adrp	x23, 416000 <ferror@plt+0x14230>
  402738:	add	x1, x1, #0xa6c
  40273c:	mov	x0, x19
  402740:	mov	x2, xzr
  402744:	str	xzr, [x20, #2088]
  402748:	str	xzr, [x24, #2096]
  40274c:	str	wzr, [x23, #2104]
  402750:	bl	401d40 <bfd_map_over_sections@plt>
  402754:	ldr	w8, [x22, #2116]
  402758:	cbz	w8, 402780 <ferror@plt+0x9b0>
  40275c:	ldr	w8, [x23, #2104]
  402760:	cmp	w8, #0x4
  402764:	b.gt	402770 <ferror@plt+0x9a0>
  402768:	mov	w8, #0x5                   	// #5
  40276c:	str	w8, [x23, #2104]
  402770:	ldr	x8, [x21, #2120]
  402774:	ldr	x9, [x20, #2088]
  402778:	add	x8, x9, x8
  40277c:	str	x8, [x20, #2088]
  402780:	ldr	x0, [x24, #2096]
  402784:	bl	402afc <ferror@plt+0xd2c>
  402788:	ldr	x8, [x20, #2088]
  40278c:	cmp	w0, #0x4
  402790:	mov	w26, #0x4                   	// #4
  402794:	csel	w9, w0, w26, hi  // hi = pmore
  402798:	adrp	x25, 416000 <ferror@plt+0x14230>
  40279c:	mov	x0, x8
  4027a0:	str	w9, [x25, #2108]
  4027a4:	bl	402afc <ferror@plt+0xd2c>
  4027a8:	cmp	w0, #0x4
  4027ac:	adrp	x24, 416000 <ferror@plt+0x14230>
  4027b0:	csel	w8, w0, w26, hi  // hi = pmore
  4027b4:	str	w8, [x24, #2112]
  4027b8:	str	xzr, [x20, #2088]
  4027bc:	ldr	x1, [x19]
  4027c0:	adrp	x0, 404000 <ferror@plt+0x2230>
  4027c4:	add	x0, x0, #0xa5c
  4027c8:	bl	401d30 <printf@plt>
  4027cc:	ldr	x8, [x19, #208]
  4027d0:	cbz	x8, 4027e4 <ferror@plt+0xa14>
  4027d4:	ldr	x1, [x8]
  4027d8:	adrp	x0, 404000 <ferror@plt+0x2230>
  4027dc:	add	x0, x0, #0xa61
  4027e0:	bl	401d30 <printf@plt>
  4027e4:	ldr	w1, [x23, #2104]
  4027e8:	ldr	w3, [x24, #2112]
  4027ec:	ldr	w5, [x25, #2108]
  4027f0:	adrp	x0, 404000 <ferror@plt+0x2230>
  4027f4:	adrp	x2, 404000 <ferror@plt+0x2230>
  4027f8:	adrp	x4, 404000 <ferror@plt+0x2230>
  4027fc:	adrp	x6, 404000 <ferror@plt+0x2230>
  402800:	add	x0, x0, #0xa6a
  402804:	add	x2, x2, #0xa7e
  402808:	add	x4, x4, #0x6d1
  40280c:	add	x6, x6, #0xa86
  402810:	bl	401d30 <printf@plt>
  402814:	adrp	x1, 402000 <ferror@plt+0x230>
  402818:	add	x1, x1, #0xb58
  40281c:	mov	x0, x19
  402820:	mov	x2, xzr
  402824:	bl	401d40 <bfd_map_over_sections@plt>
  402828:	ldr	w8, [x22, #2116]
  40282c:	cbz	w8, 402850 <ferror@plt+0xa80>
  402830:	ldr	x1, [x21, #2120]
  402834:	ldr	x8, [x20, #2088]
  402838:	adrp	x0, 404000 <ferror@plt+0x2230>
  40283c:	add	x0, x0, #0xa8b
  402840:	mov	x2, xzr
  402844:	add	x8, x8, x1
  402848:	str	x8, [x20, #2088]
  40284c:	bl	402bac <ferror@plt+0xddc>
  402850:	ldr	w1, [x23, #2104]
  402854:	adrp	x0, 404000 <ferror@plt+0x2230>
  402858:	adrp	x2, 404000 <ferror@plt+0x2230>
  40285c:	add	x0, x0, #0xa91
  402860:	add	x2, x2, #0xa99
  402864:	bl	401d30 <printf@plt>
  402868:	ldr	w0, [x24, #2112]
  40286c:	ldr	x1, [x20, #2088]
  402870:	bl	4024e4 <ferror@plt+0x714>
  402874:	ldp	x20, x19, [sp, #64]
  402878:	ldp	x22, x21, [sp, #48]
  40287c:	ldp	x24, x23, [sp, #32]
  402880:	ldp	x26, x25, [sp, #16]
  402884:	adrp	x0, 404000 <ferror@plt+0x2230>
  402888:	add	x0, x0, #0x9fd
  40288c:	ldp	x29, x30, [sp], #80
  402890:	b	401bd0 <puts@plt>
  402894:	adrp	x1, 402000 <ferror@plt+0x230>
  402898:	cmp	w25, #0x0
  40289c:	mov	w8, #0xa                   	// #10
  4028a0:	mov	w9, #0x7                   	// #7
  4028a4:	adrp	x24, 416000 <ferror@plt+0x14230>
  4028a8:	adrp	x26, 416000 <ferror@plt+0x14230>
  4028ac:	adrp	x22, 416000 <ferror@plt+0x14230>
  4028b0:	add	x1, x1, #0xc14
  4028b4:	mov	x0, x19
  4028b8:	mov	x2, xzr
  4028bc:	csel	w20, w9, w8, eq  // eq = none
  4028c0:	str	xzr, [x24, #2136]
  4028c4:	str	xzr, [x26, #2144]
  4028c8:	str	xzr, [x22, #2152]
  4028cc:	bl	401d40 <bfd_map_over_sections@plt>
  4028d0:	ldr	x8, [x21, #2120]
  4028d4:	ldr	x9, [x24, #2136]
  4028d8:	adrp	x10, 416000 <ferror@plt+0x14230>
  4028dc:	ldr	w11, [x10, #2128]
  4028e0:	add	x8, x9, x8
  4028e4:	str	x8, [x24, #2136]
  4028e8:	add	w8, w11, #0x1
  4028ec:	str	w8, [x10, #2128]
  4028f0:	cbnz	w11, 40292c <ferror@plt+0xb5c>
  4028f4:	adrp	x9, 416000 <ferror@plt+0x14230>
  4028f8:	ldr	w9, [x9, #2040]
  4028fc:	ldr	w8, [x23, #2024]
  402900:	adrp	x10, 404000 <ferror@plt+0x2230>
  402904:	adrp	x11, 404000 <ferror@plt+0x2230>
  402908:	add	x10, x10, #0xad9
  40290c:	add	x11, x11, #0xaa8
  402910:	adrp	x12, 404000 <ferror@plt+0x2230>
  402914:	cmp	w9, #0x1
  402918:	add	x12, x12, #0xb0a
  40291c:	csel	x9, x11, x10, eq  // eq = none
  402920:	cmp	w8, #0x0
  402924:	csel	x0, x9, x12, eq  // eq = none
  402928:	bl	401bd0 <puts@plt>
  40292c:	ldr	x1, [x22, #2152]
  402930:	ldr	x8, [x26, #2144]
  402934:	ldr	x9, [x24, #2136]
  402938:	adrp	x10, 416000 <ferror@plt+0x14230>
  40293c:	ldr	w10, [x10, #2048]
  402940:	add	x11, x8, x1
  402944:	add	x21, x11, x9
  402948:	cbz	w10, 40297c <ferror@plt+0xbac>
  40294c:	adrp	x10, 416000 <ferror@plt+0x14230>
  402950:	adrp	x11, 416000 <ferror@plt+0x14230>
  402954:	adrp	x12, 416000 <ferror@plt+0x14230>
  402958:	ldr	x13, [x10, #2056]
  40295c:	ldr	x14, [x11, #2064]
  402960:	ldr	x15, [x12, #2072]
  402964:	add	x13, x13, x1
  402968:	add	x8, x14, x8
  40296c:	add	x9, x15, x9
  402970:	str	x13, [x10, #2056]
  402974:	str	x8, [x11, #2064]
  402978:	str	x9, [x12, #2072]
  40297c:	mov	w0, w20
  402980:	bl	4024e4 <ferror@plt+0x714>
  402984:	cmp	w25, #0x0
  402988:	mov	w8, #0x20                  	// #32
  40298c:	mov	w9, #0x9                   	// #9
  402990:	csel	w22, w9, w8, eq  // eq = none
  402994:	mov	w0, w22
  402998:	bl	401d80 <putchar@plt>
  40299c:	ldr	x1, [x26, #2144]
  4029a0:	mov	w0, w20
  4029a4:	bl	4024e4 <ferror@plt+0x714>
  4029a8:	mov	w0, w22
  4029ac:	bl	401d80 <putchar@plt>
  4029b0:	ldr	x1, [x24, #2136]
  4029b4:	mov	w0, w20
  4029b8:	bl	4024e4 <ferror@plt+0x714>
  4029bc:	mov	w0, w22
  4029c0:	bl	401d80 <putchar@plt>
  4029c4:	ldr	w8, [x23, #2024]
  4029c8:	cbz	w8, 4029dc <ferror@plt+0xc0c>
  4029cc:	mov	w0, w20
  4029d0:	mov	x1, x21
  4029d4:	bl	4024e4 <ferror@plt+0x714>
  4029d8:	b	402a08 <ferror@plt+0xc38>
  4029dc:	adrp	x8, 416000 <ferror@plt+0x14230>
  4029e0:	ldr	w8, [x8, #2040]
  4029e4:	adrp	x9, 404000 <ferror@plt+0x2230>
  4029e8:	adrp	x10, 404000 <ferror@plt+0x2230>
  4029ec:	add	x9, x9, #0x6e6
  4029f0:	add	x10, x10, #0x6dc
  4029f4:	cmp	w8, #0x1
  4029f8:	csel	x0, x10, x9, eq  // eq = none
  4029fc:	mov	x1, x21
  402a00:	mov	x2, x21
  402a04:	bl	401d30 <printf@plt>
  402a08:	mov	w0, w22
  402a0c:	bl	401d80 <putchar@plt>
  402a10:	adrp	x8, 416000 <ferror@plt+0x14230>
  402a14:	ldr	x0, [x19]
  402a18:	ldr	x1, [x8, #888]
  402a1c:	bl	401980 <fputs@plt>
  402a20:	ldr	x8, [x19, #208]
  402a24:	cbz	x8, 402a4c <ferror@plt+0xc7c>
  402a28:	ldr	x1, [x8]
  402a2c:	ldp	x20, x19, [sp, #64]
  402a30:	ldp	x22, x21, [sp, #48]
  402a34:	ldp	x24, x23, [sp, #32]
  402a38:	ldp	x26, x25, [sp, #16]
  402a3c:	adrp	x0, 404000 <ferror@plt+0x2230>
  402a40:	add	x0, x0, #0xa61
  402a44:	ldp	x29, x30, [sp], #80
  402a48:	b	401d30 <printf@plt>
  402a4c:	ldp	x20, x19, [sp, #64]
  402a50:	ldp	x22, x21, [sp, #48]
  402a54:	ldp	x24, x23, [sp, #32]
  402a58:	ldp	x26, x25, [sp, #16]
  402a5c:	ldp	x29, x30, [sp], #80
  402a60:	ret
  402a64:	ldr	x0, [x19]
  402a68:	bl	402f48 <ferror@plt+0x1178>
  402a6c:	stp	x29, x30, [sp, #-32]!
  402a70:	adrp	x8, 416000 <ferror@plt+0x14230>
  402a74:	add	x8, x8, #0x498
  402a78:	cmp	x1, x8
  402a7c:	stp	x20, x19, [sp, #16]
  402a80:	mov	x29, sp
  402a84:	b.eq	402af0 <ferror@plt+0xd20>  // b.none
  402a88:	ldr	w8, [x1, #32]
  402a8c:	mov	x19, x1
  402a90:	cbz	w8, 402af0 <ferror@plt+0xd20>
  402a94:	adrp	x9, 416000 <ferror@plt+0x14230>
  402a98:	add	x9, x9, #0x5b0
  402a9c:	cmp	x19, x9
  402aa0:	b.eq	402af0 <ferror@plt+0xd20>  // b.none
  402aa4:	tbnz	w8, #12, 402af0 <ferror@plt+0xd20>
  402aa8:	ldr	x0, [x19]
  402aac:	ldr	x20, [x19, #56]
  402ab0:	bl	401970 <strlen@plt>
  402ab4:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ab8:	ldr	w9, [x8, #2104]
  402abc:	cmp	w9, w0
  402ac0:	b.ge	402ac8 <ferror@plt+0xcf8>  // b.tcont
  402ac4:	str	w0, [x8, #2104]
  402ac8:	adrp	x9, 416000 <ferror@plt+0x14230>
  402acc:	ldr	x10, [x9, #2088]
  402ad0:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ad4:	add	x10, x10, x20
  402ad8:	str	x10, [x9, #2088]
  402adc:	ldr	x9, [x19, #40]
  402ae0:	ldr	x10, [x8, #2096]
  402ae4:	cmp	x9, x10
  402ae8:	b.ls	402af0 <ferror@plt+0xd20>  // b.plast
  402aec:	str	x9, [x8, #2096]
  402af0:	ldp	x20, x19, [sp, #16]
  402af4:	ldp	x29, x30, [sp], #32
  402af8:	ret
  402afc:	sub	sp, sp, #0x40
  402b00:	adrp	x8, 416000 <ferror@plt+0x14230>
  402b04:	ldr	w8, [x8, #2040]
  402b08:	adrp	x9, 404000 <ferror@plt+0x2230>
  402b0c:	adrp	x10, 404000 <ferror@plt+0x2230>
  402b10:	add	x9, x9, #0xc8d
  402b14:	add	x10, x10, #0xaa3
  402b18:	adrp	x11, 404000 <ferror@plt+0x2230>
  402b1c:	cmp	w8, #0x1
  402b20:	add	x11, x11, #0xa9f
  402b24:	csel	x9, x10, x9, eq  // eq = none
  402b28:	cmp	w8, #0x0
  402b2c:	mov	x2, x0
  402b30:	csel	x1, x11, x9, eq  // eq = none
  402b34:	add	x0, sp, #0x8
  402b38:	stp	x29, x30, [sp, #48]
  402b3c:	add	x29, sp, #0x30
  402b40:	bl	4019f0 <sprintf@plt>
  402b44:	add	x0, sp, #0x8
  402b48:	bl	401970 <strlen@plt>
  402b4c:	ldp	x29, x30, [sp, #48]
  402b50:	add	sp, sp, #0x40
  402b54:	ret
  402b58:	adrp	x8, 416000 <ferror@plt+0x14230>
  402b5c:	add	x8, x8, #0x498
  402b60:	cmp	x1, x8
  402b64:	b.eq	402ba8 <ferror@plt+0xdd8>  // b.none
  402b68:	ldr	w8, [x1, #32]
  402b6c:	cbz	w8, 402ba8 <ferror@plt+0xdd8>
  402b70:	adrp	x9, 416000 <ferror@plt+0x14230>
  402b74:	add	x9, x9, #0x5b0
  402b78:	cmp	x1, x9
  402b7c:	b.eq	402ba8 <ferror@plt+0xdd8>  // b.none
  402b80:	tbnz	w8, #12, 402ba8 <ferror@plt+0xdd8>
  402b84:	adrp	x9, 416000 <ferror@plt+0x14230>
  402b88:	ldr	x8, [x1, #56]
  402b8c:	ldr	x10, [x9, #2088]
  402b90:	add	x10, x10, x8
  402b94:	str	x10, [x9, #2088]
  402b98:	ldr	x0, [x1]
  402b9c:	ldr	x2, [x1, #40]
  402ba0:	mov	x1, x8
  402ba4:	b	402bac <ferror@plt+0xddc>
  402ba8:	ret
  402bac:	stp	x29, x30, [sp, #-32]!
  402bb0:	stp	x20, x19, [sp, #16]
  402bb4:	adrp	x8, 416000 <ferror@plt+0x14230>
  402bb8:	mov	x20, x1
  402bbc:	ldr	w1, [x8, #2104]
  402bc0:	mov	x19, x2
  402bc4:	mov	x2, x0
  402bc8:	adrp	x0, 404000 <ferror@plt+0x2230>
  402bcc:	add	x0, x0, #0xa91
  402bd0:	mov	x29, sp
  402bd4:	bl	401d30 <printf@plt>
  402bd8:	adrp	x8, 416000 <ferror@plt+0x14230>
  402bdc:	ldr	w0, [x8, #2112]
  402be0:	mov	x1, x20
  402be4:	bl	4024e4 <ferror@plt+0x714>
  402be8:	adrp	x0, 404000 <ferror@plt+0x2230>
  402bec:	add	x0, x0, #0xa95
  402bf0:	bl	401d30 <printf@plt>
  402bf4:	adrp	x8, 416000 <ferror@plt+0x14230>
  402bf8:	ldr	w0, [x8, #2108]
  402bfc:	mov	x1, x19
  402c00:	bl	4024e4 <ferror@plt+0x714>
  402c04:	ldp	x20, x19, [sp, #16]
  402c08:	mov	w0, #0xa                   	// #10
  402c0c:	ldp	x29, x30, [sp], #32
  402c10:	b	401d80 <putchar@plt>
  402c14:	ldr	w9, [x1, #32]
  402c18:	tbz	w9, #0, 402c64 <ferror@plt+0xe94>
  402c1c:	ldr	x8, [x1, #56]
  402c20:	tbnz	w9, #4, 402c34 <ferror@plt+0xe64>
  402c24:	tbz	w9, #3, 402c40 <ferror@plt+0xe70>
  402c28:	adrp	x10, 416000 <ferror@plt+0x14230>
  402c2c:	ldr	w10, [x10, #2024]
  402c30:	cbnz	w10, 402c40 <ferror@plt+0xe70>
  402c34:	adrp	x9, 416000 <ferror@plt+0x14230>
  402c38:	add	x9, x9, #0x868
  402c3c:	b	402c58 <ferror@plt+0xe88>
  402c40:	adrp	x10, 416000 <ferror@plt+0x14230>
  402c44:	adrp	x11, 416000 <ferror@plt+0x14230>
  402c48:	add	x10, x10, #0x860
  402c4c:	add	x11, x11, #0x858
  402c50:	tst	w9, #0x100
  402c54:	csel	x9, x11, x10, eq  // eq = none
  402c58:	ldr	x10, [x9]
  402c5c:	add	x8, x10, x8
  402c60:	str	x8, [x9]
  402c64:	ret
  402c68:	stp	x29, x30, [sp, #-32]!
  402c6c:	stp	x20, x19, [sp, #16]
  402c70:	mov	x29, sp
  402c74:	mov	x19, x0
  402c78:	bl	401ab0 <bfd_get_error@plt>
  402c7c:	cbnz	w0, 402c98 <ferror@plt+0xec8>
  402c80:	adrp	x1, 404000 <ferror@plt+0x2230>
  402c84:	add	x1, x1, #0xb3f
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	mov	x0, xzr
  402c90:	bl	401cf0 <dcgettext@plt>
  402c94:	b	402c9c <ferror@plt+0xecc>
  402c98:	bl	401ce0 <bfd_errmsg@plt>
  402c9c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ca0:	mov	x20, x0
  402ca4:	ldr	x0, [x8, #888]
  402ca8:	bl	401c80 <fflush@plt>
  402cac:	adrp	x8, 416000 <ferror@plt+0x14230>
  402cb0:	adrp	x9, 416000 <ferror@plt+0x14230>
  402cb4:	ldr	x0, [x8, #864]
  402cb8:	ldr	x2, [x9, #2184]
  402cbc:	cbnz	x19, 402cd8 <ferror@plt+0xf08>
  402cc0:	mov	x3, x20
  402cc4:	ldp	x20, x19, [sp, #16]
  402cc8:	adrp	x1, 404000 <ferror@plt+0x2230>
  402ccc:	add	x1, x1, #0xb5a
  402cd0:	ldp	x29, x30, [sp], #32
  402cd4:	b	401db0 <fprintf@plt>
  402cd8:	mov	x3, x19
  402cdc:	mov	x4, x20
  402ce0:	ldp	x20, x19, [sp, #16]
  402ce4:	adrp	x1, 404000 <ferror@plt+0x2230>
  402ce8:	add	x1, x1, #0xb56
  402cec:	ldp	x29, x30, [sp], #32
  402cf0:	b	401db0 <fprintf@plt>
  402cf4:	sub	sp, sp, #0x130
  402cf8:	stp	x29, x30, [sp, #224]
  402cfc:	add	x29, sp, #0xe0
  402d00:	str	x28, [sp, #240]
  402d04:	stp	x24, x23, [sp, #256]
  402d08:	stp	x22, x21, [sp, #272]
  402d0c:	stp	x20, x19, [sp, #288]
  402d10:	mov	x19, x3
  402d14:	mov	x22, x2
  402d18:	mov	x23, x1
  402d1c:	mov	x21, x0
  402d20:	stp	x4, x5, [x29, #-96]
  402d24:	stp	x6, x7, [x29, #-80]
  402d28:	stp	q0, q1, [sp]
  402d2c:	stp	q2, q3, [sp, #32]
  402d30:	stp	q4, q5, [sp, #64]
  402d34:	stp	q6, q7, [sp, #96]
  402d38:	bl	401ab0 <bfd_get_error@plt>
  402d3c:	cbnz	w0, 402d58 <ferror@plt+0xf88>
  402d40:	adrp	x1, 404000 <ferror@plt+0x2230>
  402d44:	add	x1, x1, #0xb3f
  402d48:	mov	w2, #0x5                   	// #5
  402d4c:	mov	x0, xzr
  402d50:	bl	401cf0 <dcgettext@plt>
  402d54:	b	402d5c <ferror@plt+0xf8c>
  402d58:	bl	401ce0 <bfd_errmsg@plt>
  402d5c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402d60:	mov	x20, x0
  402d64:	ldr	x0, [x8, #888]
  402d68:	bl	401c80 <fflush@plt>
  402d6c:	adrp	x24, 416000 <ferror@plt+0x14230>
  402d70:	adrp	x11, 416000 <ferror@plt+0x14230>
  402d74:	sub	x9, x29, #0x60
  402d78:	ldr	x1, [x24, #864]
  402d7c:	ldr	x0, [x11, #2184]
  402d80:	add	x8, x29, #0x50
  402d84:	add	x9, x9, #0x20
  402d88:	mov	x10, sp
  402d8c:	stp	x8, x9, [x29, #-32]
  402d90:	mov	x8, #0xffffffffffffffe0    	// #-32
  402d94:	add	x10, x10, #0x80
  402d98:	movk	x8, #0xff80, lsl #32
  402d9c:	stp	x10, x8, [x29, #-16]
  402da0:	bl	401980 <fputs@plt>
  402da4:	cbz	x23, 402dbc <ferror@plt+0xfec>
  402da8:	cbnz	x21, 402db8 <ferror@plt+0xfe8>
  402dac:	mov	x0, x23
  402db0:	bl	402e58 <ferror@plt+0x1088>
  402db4:	mov	x21, x0
  402db8:	cbnz	x22, 402e34 <ferror@plt+0x1064>
  402dbc:	ldr	x0, [x24, #864]
  402dc0:	adrp	x1, 404000 <ferror@plt+0x2230>
  402dc4:	add	x1, x1, #0xbae
  402dc8:	mov	x2, x21
  402dcc:	bl	401db0 <fprintf@plt>
  402dd0:	cbz	x19, 402e04 <ferror@plt+0x1034>
  402dd4:	ldr	x3, [x24, #864]
  402dd8:	adrp	x0, 404000 <ferror@plt+0x2230>
  402ddc:	add	x0, x0, #0xb6d
  402de0:	mov	w1, #0x2                   	// #2
  402de4:	mov	w2, #0x1                   	// #1
  402de8:	bl	401c60 <fwrite@plt>
  402dec:	ldp	q0, q1, [x29, #-32]
  402df0:	ldr	x0, [x24, #864]
  402df4:	sub	x2, x29, #0x40
  402df8:	mov	x1, x19
  402dfc:	stp	q0, q1, [x29, #-64]
  402e00:	bl	401d20 <vfprintf@plt>
  402e04:	ldr	x0, [x24, #864]
  402e08:	adrp	x1, 404000 <ferror@plt+0x2230>
  402e0c:	add	x1, x1, #0xb5c
  402e10:	mov	x2, x20
  402e14:	bl	401db0 <fprintf@plt>
  402e18:	ldp	x20, x19, [sp, #288]
  402e1c:	ldp	x22, x21, [sp, #272]
  402e20:	ldp	x24, x23, [sp, #256]
  402e24:	ldr	x28, [sp, #240]
  402e28:	ldp	x29, x30, [sp, #224]
  402e2c:	add	sp, sp, #0x130
  402e30:	ret
  402e34:	ldr	x3, [x22]
  402e38:	ldr	x0, [x24, #864]
  402e3c:	cbz	x3, 402dc0 <ferror@plt+0xff0>
  402e40:	adrp	x1, 404000 <ferror@plt+0x2230>
  402e44:	add	x1, x1, #0xb62
  402e48:	mov	x2, x21
  402e4c:	bl	401db0 <fprintf@plt>
  402e50:	cbnz	x19, 402dd4 <ferror@plt+0x1004>
  402e54:	b	402e04 <ferror@plt+0x1034>
  402e58:	stp	x29, x30, [sp, #-64]!
  402e5c:	str	x23, [sp, #16]
  402e60:	stp	x22, x21, [sp, #32]
  402e64:	stp	x20, x19, [sp, #48]
  402e68:	mov	x29, sp
  402e6c:	cbz	x0, 402f28 <ferror@plt+0x1158>
  402e70:	ldr	x8, [x0, #208]
  402e74:	mov	x19, x0
  402e78:	cbz	x8, 402f10 <ferror@plt+0x1140>
  402e7c:	ldrb	w9, [x8, #76]
  402e80:	tbnz	w9, #7, 402f10 <ferror@plt+0x1140>
  402e84:	ldr	x20, [x8]
  402e88:	mov	x0, x20
  402e8c:	bl	401970 <strlen@plt>
  402e90:	ldr	x21, [x19]
  402e94:	mov	x22, x0
  402e98:	mov	x0, x21
  402e9c:	bl	401970 <strlen@plt>
  402ea0:	adrp	x23, 416000 <ferror@plt+0x14230>
  402ea4:	ldr	x8, [x23, #2160]
  402ea8:	add	x9, x22, x0
  402eac:	add	x22, x9, #0x3
  402eb0:	cmp	x22, x8
  402eb4:	b.ls	402eec <ferror@plt+0x111c>  // b.plast
  402eb8:	cbz	x8, 402ec8 <ferror@plt+0x10f8>
  402ebc:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ec0:	ldr	x0, [x8, #2168]
  402ec4:	bl	401c40 <free@plt>
  402ec8:	add	x0, x22, x22, lsr #1
  402ecc:	str	x0, [x23, #2160]
  402ed0:	bl	401ad0 <xmalloc@plt>
  402ed4:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ed8:	str	x0, [x8, #2168]
  402edc:	ldr	x8, [x19, #208]
  402ee0:	ldr	x21, [x19]
  402ee4:	ldr	x20, [x8]
  402ee8:	b	402ef4 <ferror@plt+0x1124>
  402eec:	adrp	x8, 416000 <ferror@plt+0x14230>
  402ef0:	ldr	x0, [x8, #2168]
  402ef4:	adrp	x1, 404000 <ferror@plt+0x2230>
  402ef8:	add	x1, x1, #0xdb9
  402efc:	mov	x2, x20
  402f00:	mov	x3, x21
  402f04:	bl	4019f0 <sprintf@plt>
  402f08:	adrp	x19, 416000 <ferror@plt+0x14230>
  402f0c:	add	x19, x19, #0x878
  402f10:	ldr	x0, [x19]
  402f14:	ldp	x20, x19, [sp, #48]
  402f18:	ldp	x22, x21, [sp, #32]
  402f1c:	ldr	x23, [sp, #16]
  402f20:	ldp	x29, x30, [sp], #64
  402f24:	ret
  402f28:	adrp	x0, 404000 <ferror@plt+0x2230>
  402f2c:	adrp	x1, 404000 <ferror@plt+0x2230>
  402f30:	adrp	x3, 404000 <ferror@plt+0x2230>
  402f34:	add	x0, x0, #0xd62
  402f38:	add	x1, x1, #0xd6f
  402f3c:	add	x3, x3, #0xd87
  402f40:	mov	w2, #0x281                 	// #641
  402f44:	bl	401d50 <__assert_fail@plt>
  402f48:	stp	x29, x30, [sp, #-16]!
  402f4c:	mov	x29, sp
  402f50:	bl	402c68 <ferror@plt+0xe98>
  402f54:	mov	w0, #0x1                   	// #1
  402f58:	bl	401cb0 <xexit@plt>
  402f5c:	sub	sp, sp, #0x50
  402f60:	adrp	x8, 416000 <ferror@plt+0x14230>
  402f64:	ldr	x8, [x8, #888]
  402f68:	stp	x20, x19, [sp, #64]
  402f6c:	mov	x20, x0
  402f70:	stp	x29, x30, [sp, #32]
  402f74:	mov	x0, x8
  402f78:	str	x21, [sp, #48]
  402f7c:	add	x29, sp, #0x20
  402f80:	mov	x19, x1
  402f84:	bl	401c80 <fflush@plt>
  402f88:	adrp	x21, 416000 <ferror@plt+0x14230>
  402f8c:	adrp	x8, 416000 <ferror@plt+0x14230>
  402f90:	ldr	x0, [x21, #864]
  402f94:	ldr	x2, [x8, #2184]
  402f98:	adrp	x1, 404000 <ferror@plt+0x2230>
  402f9c:	add	x1, x1, #0xb6b
  402fa0:	bl	401db0 <fprintf@plt>
  402fa4:	ldp	q1, q0, [x19]
  402fa8:	ldr	x0, [x21, #864]
  402fac:	mov	x2, sp
  402fb0:	mov	x1, x20
  402fb4:	stp	q1, q0, [sp]
  402fb8:	bl	401d20 <vfprintf@plt>
  402fbc:	ldr	x1, [x21, #864]
  402fc0:	mov	w0, #0xa                   	// #10
  402fc4:	bl	401a00 <putc@plt>
  402fc8:	ldp	x20, x19, [sp, #64]
  402fcc:	ldr	x21, [sp, #48]
  402fd0:	ldp	x29, x30, [sp, #32]
  402fd4:	add	sp, sp, #0x50
  402fd8:	ret
  402fdc:	sub	sp, sp, #0x120
  402fe0:	stp	x29, x30, [sp, #256]
  402fe4:	add	x29, sp, #0x100
  402fe8:	mov	x8, #0xffffffffffffffc8    	// #-56
  402fec:	mov	x9, sp
  402ff0:	sub	x10, x29, #0x78
  402ff4:	movk	x8, #0xff80, lsl #32
  402ff8:	add	x11, x29, #0x20
  402ffc:	add	x9, x9, #0x80
  403000:	add	x10, x10, #0x38
  403004:	stp	x9, x8, [x29, #-16]
  403008:	stp	x11, x10, [x29, #-32]
  40300c:	stp	x1, x2, [x29, #-120]
  403010:	stp	x3, x4, [x29, #-104]
  403014:	stp	x5, x6, [x29, #-88]
  403018:	stur	x7, [x29, #-72]
  40301c:	stp	q0, q1, [sp]
  403020:	ldp	q0, q1, [x29, #-32]
  403024:	sub	x1, x29, #0x40
  403028:	str	x28, [sp, #272]
  40302c:	stp	q2, q3, [sp, #32]
  403030:	stp	q4, q5, [sp, #64]
  403034:	stp	q6, q7, [sp, #96]
  403038:	stp	q0, q1, [x29, #-64]
  40303c:	bl	402f5c <ferror@plt+0x118c>
  403040:	mov	w0, #0x1                   	// #1
  403044:	bl	401cb0 <xexit@plt>
  403048:	sub	sp, sp, #0x120
  40304c:	stp	x29, x30, [sp, #256]
  403050:	add	x29, sp, #0x100
  403054:	mov	x8, #0xffffffffffffffc8    	// #-56
  403058:	mov	x9, sp
  40305c:	sub	x10, x29, #0x78
  403060:	movk	x8, #0xff80, lsl #32
  403064:	add	x11, x29, #0x20
  403068:	add	x9, x9, #0x80
  40306c:	add	x10, x10, #0x38
  403070:	stp	x9, x8, [x29, #-16]
  403074:	stp	x11, x10, [x29, #-32]
  403078:	stp	x1, x2, [x29, #-120]
  40307c:	stp	x3, x4, [x29, #-104]
  403080:	stp	x5, x6, [x29, #-88]
  403084:	stur	x7, [x29, #-72]
  403088:	stp	q0, q1, [sp]
  40308c:	ldp	q0, q1, [x29, #-32]
  403090:	sub	x1, x29, #0x40
  403094:	str	x28, [sp, #272]
  403098:	stp	q2, q3, [sp, #32]
  40309c:	stp	q4, q5, [sp, #64]
  4030a0:	stp	q6, q7, [sp, #96]
  4030a4:	stp	q0, q1, [x29, #-64]
  4030a8:	bl	402f5c <ferror@plt+0x118c>
  4030ac:	ldr	x28, [sp, #272]
  4030b0:	ldp	x29, x30, [sp, #256]
  4030b4:	add	sp, sp, #0x120
  4030b8:	ret
  4030bc:	stp	x29, x30, [sp, #-32]!
  4030c0:	adrp	x0, 404000 <ferror@plt+0x2230>
  4030c4:	add	x0, x0, #0xb70
  4030c8:	str	x19, [sp, #16]
  4030cc:	mov	x29, sp
  4030d0:	bl	4019d0 <bfd_set_default_target@plt>
  4030d4:	cbz	w0, 4030e4 <ferror@plt+0x1314>
  4030d8:	ldr	x19, [sp, #16]
  4030dc:	ldp	x29, x30, [sp], #32
  4030e0:	ret
  4030e4:	adrp	x1, 404000 <ferror@plt+0x2230>
  4030e8:	add	x1, x1, #0xb8a
  4030ec:	mov	w2, #0x5                   	// #5
  4030f0:	mov	x0, xzr
  4030f4:	bl	401cf0 <dcgettext@plt>
  4030f8:	mov	x19, x0
  4030fc:	bl	401ab0 <bfd_get_error@plt>
  403100:	bl	401ce0 <bfd_errmsg@plt>
  403104:	adrp	x1, 404000 <ferror@plt+0x2230>
  403108:	mov	x2, x0
  40310c:	add	x1, x1, #0xb70
  403110:	mov	x0, x19
  403114:	bl	402fdc <ferror@plt+0x120c>
  403118:	stp	x29, x30, [sp, #-48]!
  40311c:	stp	x20, x19, [sp, #32]
  403120:	adrp	x8, 416000 <ferror@plt+0x14230>
  403124:	ldr	x8, [x8, #888]
  403128:	mov	x19, x0
  40312c:	str	x21, [sp, #16]
  403130:	mov	x29, sp
  403134:	mov	x0, x8
  403138:	bl	401c80 <fflush@plt>
  40313c:	adrp	x21, 416000 <ferror@plt+0x14230>
  403140:	ldr	x20, [x21, #864]
  403144:	adrp	x1, 404000 <ferror@plt+0x2230>
  403148:	add	x1, x1, #0xbb3
  40314c:	mov	w2, #0x5                   	// #5
  403150:	mov	x0, xzr
  403154:	bl	401cf0 <dcgettext@plt>
  403158:	adrp	x8, 416000 <ferror@plt+0x14230>
  40315c:	ldr	x2, [x8, #2184]
  403160:	mov	x1, x0
  403164:	mov	x0, x20
  403168:	bl	401db0 <fprintf@plt>
  40316c:	ldr	x2, [x19]
  403170:	ldr	x1, [x21, #864]
  403174:	cbz	x2, 40319c <ferror@plt+0x13cc>
  403178:	add	x20, x19, #0x8
  40317c:	adrp	x19, 404000 <ferror@plt+0x2230>
  403180:	add	x19, x19, #0xbaf
  403184:	mov	x0, x1
  403188:	mov	x1, x19
  40318c:	bl	401db0 <fprintf@plt>
  403190:	ldr	x2, [x20], #8
  403194:	ldr	x1, [x21, #864]
  403198:	cbnz	x2, 403184 <ferror@plt+0x13b4>
  40319c:	ldp	x20, x19, [sp, #32]
  4031a0:	ldr	x21, [sp, #16]
  4031a4:	mov	w0, #0xa                   	// #10
  4031a8:	ldp	x29, x30, [sp], #48
  4031ac:	b	401a10 <fputc@plt>
  4031b0:	stp	x29, x30, [sp, #-48]!
  4031b4:	stp	x20, x19, [sp, #32]
  4031b8:	mov	x19, x1
  4031bc:	stp	x22, x21, [sp, #16]
  4031c0:	mov	x29, sp
  4031c4:	cbz	x0, 4031f4 <ferror@plt+0x1424>
  4031c8:	adrp	x1, 404000 <ferror@plt+0x2230>
  4031cc:	mov	x20, x0
  4031d0:	add	x1, x1, #0xbdc
  4031d4:	mov	w2, #0x5                   	// #5
  4031d8:	mov	x0, xzr
  4031dc:	bl	401cf0 <dcgettext@plt>
  4031e0:	mov	x1, x0
  4031e4:	mov	x0, x19
  4031e8:	mov	x2, x20
  4031ec:	bl	401db0 <fprintf@plt>
  4031f0:	b	403210 <ferror@plt+0x1440>
  4031f4:	adrp	x1, 404000 <ferror@plt+0x2230>
  4031f8:	add	x1, x1, #0xbc9
  4031fc:	mov	w2, #0x5                   	// #5
  403200:	bl	401cf0 <dcgettext@plt>
  403204:	mov	x1, x0
  403208:	mov	x0, x19
  40320c:	bl	401db0 <fprintf@plt>
  403210:	bl	401a90 <bfd_target_list@plt>
  403214:	ldr	x2, [x0]
  403218:	mov	x20, x0
  40321c:	cbz	x2, 403240 <ferror@plt+0x1470>
  403220:	adrp	x21, 404000 <ferror@plt+0x2230>
  403224:	add	x22, x20, #0x8
  403228:	add	x21, x21, #0xbaf
  40322c:	mov	x0, x19
  403230:	mov	x1, x21
  403234:	bl	401db0 <fprintf@plt>
  403238:	ldr	x2, [x22], #8
  40323c:	cbnz	x2, 40322c <ferror@plt+0x145c>
  403240:	mov	w0, #0xa                   	// #10
  403244:	mov	x1, x19
  403248:	bl	401a10 <fputc@plt>
  40324c:	mov	x0, x20
  403250:	ldp	x20, x19, [sp, #32]
  403254:	ldp	x22, x21, [sp, #16]
  403258:	ldp	x29, x30, [sp], #48
  40325c:	b	401c40 <free@plt>
  403260:	stp	x29, x30, [sp, #-48]!
  403264:	stp	x20, x19, [sp, #32]
  403268:	mov	x19, x1
  40326c:	stp	x22, x21, [sp, #16]
  403270:	mov	x29, sp
  403274:	cbz	x0, 4032a4 <ferror@plt+0x14d4>
  403278:	adrp	x1, 404000 <ferror@plt+0x2230>
  40327c:	mov	x20, x0
  403280:	add	x1, x1, #0xc0c
  403284:	mov	w2, #0x5                   	// #5
  403288:	mov	x0, xzr
  40328c:	bl	401cf0 <dcgettext@plt>
  403290:	mov	x1, x0
  403294:	mov	x0, x19
  403298:	mov	x2, x20
  40329c:	bl	401db0 <fprintf@plt>
  4032a0:	b	4032c0 <ferror@plt+0x14f0>
  4032a4:	adrp	x1, 404000 <ferror@plt+0x2230>
  4032a8:	add	x1, x1, #0xbf3
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	bl	401cf0 <dcgettext@plt>
  4032b4:	mov	x1, x0
  4032b8:	mov	x0, x19
  4032bc:	bl	401db0 <fprintf@plt>
  4032c0:	bl	4019c0 <bfd_arch_list@plt>
  4032c4:	ldr	x2, [x0]
  4032c8:	mov	x20, x0
  4032cc:	cbz	x2, 4032f0 <ferror@plt+0x1520>
  4032d0:	adrp	x21, 404000 <ferror@plt+0x2230>
  4032d4:	add	x22, x20, #0x8
  4032d8:	add	x21, x21, #0xbaf
  4032dc:	mov	x0, x19
  4032e0:	mov	x1, x21
  4032e4:	bl	401db0 <fprintf@plt>
  4032e8:	ldr	x2, [x22], #8
  4032ec:	cbnz	x2, 4032dc <ferror@plt+0x150c>
  4032f0:	mov	w0, #0xa                   	// #10
  4032f4:	mov	x1, x19
  4032f8:	bl	401a10 <fputc@plt>
  4032fc:	mov	x0, x20
  403300:	ldp	x20, x19, [sp, #32]
  403304:	ldp	x22, x21, [sp, #16]
  403308:	ldp	x29, x30, [sp], #48
  40330c:	b	401c40 <free@plt>
  403310:	sub	sp, sp, #0x90
  403314:	adrp	x1, 404000 <ferror@plt+0x2230>
  403318:	add	x1, x1, #0xc29
  40331c:	mov	w2, #0x5                   	// #5
  403320:	mov	x0, xzr
  403324:	stp	x29, x30, [sp, #48]
  403328:	stp	x28, x27, [sp, #64]
  40332c:	stp	x26, x25, [sp, #80]
  403330:	stp	x24, x23, [sp, #96]
  403334:	stp	x22, x21, [sp, #112]
  403338:	stp	x20, x19, [sp, #128]
  40333c:	add	x29, sp, #0x30
  403340:	bl	401cf0 <dcgettext@plt>
  403344:	adrp	x1, 404000 <ferror@plt+0x2230>
  403348:	add	x1, x1, #0xc45
  40334c:	bl	401d30 <printf@plt>
  403350:	mov	x0, xzr
  403354:	bl	404574 <ferror@plt+0x27a4>
  403358:	stp	x0, xzr, [sp, #16]
  40335c:	adrp	x0, 403000 <ferror@plt+0x1230>
  403360:	add	x0, x0, #0x950
  403364:	add	x1, sp, #0x10
  403368:	stp	xzr, xzr, [sp, #32]
  40336c:	bl	401c30 <bfd_iterate_over_targets@plt>
  403370:	ldr	x0, [sp, #16]
  403374:	bl	401da0 <unlink@plt>
  403378:	ldr	x0, [sp, #16]
  40337c:	bl	401c40 <free@plt>
  403380:	ldr	w8, [sp, #24]
  403384:	cbnz	w8, 40355c <ferror@plt+0x178c>
  403388:	mov	w19, wzr
  40338c:	mov	w20, #0x2                   	// #2
  403390:	mov	w0, w20
  403394:	mov	x1, xzr
  403398:	bl	401c20 <bfd_printable_arch_mach@plt>
  40339c:	bl	401970 <strlen@plt>
  4033a0:	cmp	w19, w0
  4033a4:	add	w20, w20, #0x1
  4033a8:	csel	w19, w0, w19, lt  // lt = tstop
  4033ac:	cmp	w20, #0x59
  4033b0:	b.ne	403390 <ferror@plt+0x15c0>  // b.any
  4033b4:	adrp	x0, 404000 <ferror@plt+0x2230>
  4033b8:	add	x0, x0, #0xe0c
  4033bc:	bl	401d70 <getenv@plt>
  4033c0:	cbz	x0, 4033cc <ferror@plt+0x15fc>
  4033c4:	bl	401a50 <atoi@plt>
  4033c8:	cbnz	w0, 4033d0 <ferror@plt+0x1600>
  4033cc:	mov	w0, #0x50                  	// #80
  4033d0:	ldr	w8, [sp, #28]
  4033d4:	cmp	w8, #0x1
  4033d8:	b.lt	40355c <ferror@plt+0x178c>  // b.tstop
  4033dc:	mvn	w9, w19
  4033e0:	add	w10, w19, #0x1
  4033e4:	adrp	x23, 404000 <ferror@plt+0x2230>
  4033e8:	add	w9, w0, w9
  4033ec:	mov	w28, wzr
  4033f0:	mov	w21, #0x60                  	// #96
  4033f4:	add	x23, x23, #0xe19
  4033f8:	adrp	x22, 416000 <ferror@plt+0x14230>
  4033fc:	stp	w9, w10, [sp, #8]
  403400:	ldr	x9, [sp, #40]
  403404:	ldr	w26, [sp, #8]
  403408:	sxtw	x24, w28
  40340c:	sxtw	x20, w8
  403410:	smaddl	x25, w28, w21, x9
  403414:	mov	x28, x24
  403418:	ldr	x0, [x25]
  40341c:	bl	401970 <strlen@plt>
  403420:	mvn	w8, w0
  403424:	adds	w26, w26, w8
  403428:	b.mi	40343c <ferror@plt+0x166c>  // b.first
  40342c:	add	x28, x28, #0x1
  403430:	cmp	x28, x20
  403434:	add	x25, x25, #0x60
  403438:	b.lt	403418 <ferror@plt+0x1648>  // b.tstop
  40343c:	ldr	w1, [sp, #12]
  403440:	adrp	x0, 404000 <ferror@plt+0x2230>
  403444:	adrp	x2, 404000 <ferror@plt+0x2230>
  403448:	add	x0, x0, #0xe14
  40344c:	add	x2, x2, #0xa97
  403450:	bl	401d30 <printf@plt>
  403454:	adrp	x26, 404000 <ferror@plt+0x2230>
  403458:	cmp	w24, w28
  40345c:	add	x26, x26, #0xc88
  403460:	b.eq	40348c <ferror@plt+0x16bc>  // b.none
  403464:	add	x8, x24, x24, lsl #1
  403468:	lsl	x20, x8, #5
  40346c:	sub	w25, w28, w24
  403470:	ldr	x8, [sp, #40]
  403474:	mov	x0, x26
  403478:	ldr	x1, [x8, x20]
  40347c:	bl	401d30 <printf@plt>
  403480:	subs	w25, w25, #0x1
  403484:	add	x20, x20, #0x60
  403488:	b.ne	403470 <ferror@plt+0x16a0>  // b.any
  40348c:	mov	w0, #0xa                   	// #10
  403490:	bl	401d80 <putchar@plt>
  403494:	mov	w26, #0x2                   	// #2
  403498:	mov	w0, w26
  40349c:	mov	x1, xzr
  4034a0:	bl	401c20 <bfd_printable_arch_mach@plt>
  4034a4:	mov	x1, x23
  4034a8:	bl	401c10 <strcmp@plt>
  4034ac:	cbz	w0, 4034e0 <ferror@plt+0x1710>
  4034b0:	mov	w0, w26
  4034b4:	mov	x1, xzr
  4034b8:	bl	401c20 <bfd_printable_arch_mach@plt>
  4034bc:	mov	x2, x0
  4034c0:	adrp	x0, 404000 <ferror@plt+0x2230>
  4034c4:	add	x0, x0, #0xe22
  4034c8:	mov	w1, w19
  4034cc:	bl	401d30 <printf@plt>
  4034d0:	cmp	w24, w28
  4034d4:	b.ne	4034f0 <ferror@plt+0x1720>  // b.any
  4034d8:	mov	w0, #0xa                   	// #10
  4034dc:	bl	401d80 <putchar@plt>
  4034e0:	add	x26, x26, #0x1
  4034e4:	cmp	x26, #0x59
  4034e8:	b.ne	403498 <ferror@plt+0x16c8>  // b.any
  4034ec:	b	403550 <ferror@plt+0x1780>
  4034f0:	sub	x25, x26, #0x2
  4034f4:	mov	x20, x24
  4034f8:	ldr	x8, [sp, #40]
  4034fc:	madd	x8, x20, x21, x8
  403500:	add	x9, x8, x25
  403504:	ldrb	w9, [x9, #8]
  403508:	ldr	x0, [x8]
  40350c:	cbz	w9, 40351c <ferror@plt+0x174c>
  403510:	ldr	x1, [x22, #888]
  403514:	bl	401980 <fputs@plt>
  403518:	b	403538 <ferror@plt+0x1768>
  40351c:	bl	401970 <strlen@plt>
  403520:	mov	x27, x0
  403524:	cbz	w27, 403538 <ferror@plt+0x1768>
  403528:	mov	w0, #0x2d                  	// #45
  40352c:	sub	w27, w27, #0x1
  403530:	bl	401d80 <putchar@plt>
  403534:	cbnz	w27, 403528 <ferror@plt+0x1758>
  403538:	add	x20, x20, #0x1
  40353c:	cmp	w28, w20
  403540:	b.eq	4034d8 <ferror@plt+0x1708>  // b.none
  403544:	mov	w0, #0x20                  	// #32
  403548:	bl	401d80 <putchar@plt>
  40354c:	b	4034f8 <ferror@plt+0x1728>
  403550:	ldr	w8, [sp, #28]
  403554:	cmp	w28, w8
  403558:	b.lt	403400 <ferror@plt+0x1630>  // b.tstop
  40355c:	ldr	w0, [sp, #24]
  403560:	ldp	x20, x19, [sp, #128]
  403564:	ldp	x22, x21, [sp, #112]
  403568:	ldp	x24, x23, [sp, #96]
  40356c:	ldp	x26, x25, [sp, #80]
  403570:	ldp	x28, x27, [sp, #64]
  403574:	ldp	x29, x30, [sp, #48]
  403578:	add	sp, sp, #0x90
  40357c:	ret
  403580:	sub	sp, sp, #0xf0
  403584:	stp	x22, x21, [sp, #208]
  403588:	stp	x20, x19, [sp, #224]
  40358c:	mov	w21, w3
  403590:	mov	x20, x1
  403594:	mov	x19, x0
  403598:	stp	x29, x30, [sp, #192]
  40359c:	add	x29, sp, #0xc0
  4035a0:	cbz	w2, 40363c <ferror@plt+0x186c>
  4035a4:	ldr	x8, [x20, #8]
  4035a8:	add	x1, sp, #0x40
  4035ac:	mov	x0, x20
  4035b0:	ldr	x8, [x8, #480]
  4035b4:	blr	x8
  4035b8:	cbnz	w0, 40363c <ferror@plt+0x186c>
  4035bc:	ldr	x8, [sp, #152]
  4035c0:	mov	x0, sp
  4035c4:	str	x8, [sp]
  4035c8:	bl	401a20 <ctime@plt>
  4035cc:	cbz	x0, 4035ec <ferror@plt+0x181c>
  4035d0:	adrp	x1, 404000 <ferror@plt+0x2230>
  4035d4:	add	x2, x0, #0x4
  4035d8:	add	x3, x0, #0x14
  4035dc:	add	x1, x1, #0xc6d
  4035e0:	add	x0, sp, #0xc
  4035e4:	bl	4019f0 <sprintf@plt>
  4035e8:	b	403608 <ferror@plt+0x1838>
  4035ec:	adrp	x1, 404000 <ferror@plt+0x2230>
  4035f0:	add	x1, x1, #0xc59
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	bl	401cf0 <dcgettext@plt>
  4035fc:	mov	x1, x0
  403600:	add	x0, sp, #0xc
  403604:	bl	4019f0 <sprintf@plt>
  403608:	ldr	w0, [sp, #80]
  40360c:	add	x1, sp, #0x34
  403610:	add	x22, sp, #0x34
  403614:	bl	403b9c <ferror@plt+0x1dcc>
  403618:	ldr	x5, [sp, #112]
  40361c:	ldp	w3, w4, [sp, #88]
  403620:	adrp	x1, 404000 <ferror@plt+0x2230>
  403624:	orr	x2, x22, #0x1
  403628:	add	x1, x1, #0xc78
  40362c:	add	x6, sp, #0xc
  403630:	mov	x0, x19
  403634:	strb	wzr, [sp, #62]
  403638:	bl	401db0 <fprintf@plt>
  40363c:	ldr	x0, [x20]
  403640:	mov	x1, x19
  403644:	bl	401980 <fputs@plt>
  403648:	cbz	w21, 40366c <ferror@plt+0x189c>
  40364c:	ldrb	w8, [x20, #76]
  403650:	tbnz	w8, #7, 40368c <ferror@plt+0x18bc>
  403654:	ldr	x2, [x20, #88]
  403658:	cbz	x2, 40366c <ferror@plt+0x189c>
  40365c:	adrp	x1, 404000 <ferror@plt+0x2230>
  403660:	add	x1, x1, #0xc8c
  403664:	mov	x0, x19
  403668:	bl	401db0 <fprintf@plt>
  40366c:	mov	w0, #0xa                   	// #10
  403670:	mov	x1, x19
  403674:	bl	401a10 <fputc@plt>
  403678:	ldp	x20, x19, [sp, #224]
  40367c:	ldp	x22, x21, [sp, #208]
  403680:	ldp	x29, x30, [sp, #192]
  403684:	add	sp, sp, #0xf0
  403688:	ret
  40368c:	ldr	x2, [x20, #96]
  403690:	cbnz	x2, 40365c <ferror@plt+0x188c>
  403694:	b	40366c <ferror@plt+0x189c>
  403698:	stp	x29, x30, [sp, #-32]!
  40369c:	str	x19, [sp, #16]
  4036a0:	mov	x29, sp
  4036a4:	bl	4036dc <ferror@plt+0x190c>
  4036a8:	mov	x19, x0
  4036ac:	bl	401ca0 <mkstemp@plt>
  4036b0:	cmn	w0, #0x1
  4036b4:	b.eq	4036c0 <ferror@plt+0x18f0>  // b.none
  4036b8:	bl	401b30 <close@plt>
  4036bc:	b	4036cc <ferror@plt+0x18fc>
  4036c0:	mov	x0, x19
  4036c4:	bl	401c40 <free@plt>
  4036c8:	mov	x19, xzr
  4036cc:	mov	x0, x19
  4036d0:	ldr	x19, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #32
  4036d8:	ret
  4036dc:	stp	x29, x30, [sp, #-48]!
  4036e0:	mov	w1, #0x2f                  	// #47
  4036e4:	stp	x22, x21, [sp, #16]
  4036e8:	stp	x20, x19, [sp, #32]
  4036ec:	mov	x29, sp
  4036f0:	mov	x20, x0
  4036f4:	mov	w22, #0x2f                  	// #47
  4036f8:	bl	401b40 <strrchr@plt>
  4036fc:	cbz	x0, 403728 <ferror@plt+0x1958>
  403700:	sub	x21, x0, x20
  403704:	add	x0, x21, #0xb
  403708:	bl	401ad0 <xmalloc@plt>
  40370c:	mov	x1, x20
  403710:	mov	x2, x21
  403714:	mov	x19, x0
  403718:	bl	401940 <memcpy@plt>
  40371c:	add	x8, x21, #0x1
  403720:	strb	w22, [x19, x21]
  403724:	b	403738 <ferror@plt+0x1968>
  403728:	mov	w0, #0x9                   	// #9
  40372c:	bl	401ad0 <xmalloc@plt>
  403730:	mov	x19, x0
  403734:	mov	x8, xzr
  403738:	adrp	x9, 404000 <ferror@plt+0x2230>
  40373c:	add	x9, x9, #0xe27
  403740:	ldr	x9, [x9]
  403744:	add	x8, x19, x8
  403748:	mov	x0, x19
  40374c:	ldp	x20, x19, [sp, #32]
  403750:	ldp	x22, x21, [sp, #16]
  403754:	str	x9, [x8]
  403758:	strb	wzr, [x8, #8]
  40375c:	ldp	x29, x30, [sp], #48
  403760:	ret
  403764:	stp	x29, x30, [sp, #-16]!
  403768:	mov	x29, sp
  40376c:	bl	4036dc <ferror@plt+0x190c>
  403770:	ldp	x29, x30, [sp], #16
  403774:	b	401b80 <mkdtemp@plt>
  403778:	sub	sp, sp, #0x30
  40377c:	stp	x20, x19, [sp, #32]
  403780:	mov	x20, x1
  403784:	add	x1, sp, #0x8
  403788:	mov	w2, wzr
  40378c:	stp	x29, x30, [sp, #16]
  403790:	add	x29, sp, #0x10
  403794:	mov	x19, x0
  403798:	bl	401990 <bfd_scan_vma@plt>
  40379c:	ldr	x8, [sp, #8]
  4037a0:	ldrb	w8, [x8]
  4037a4:	cbnz	w8, 4037b8 <ferror@plt+0x19e8>
  4037a8:	ldp	x20, x19, [sp, #32]
  4037ac:	ldp	x29, x30, [sp, #16]
  4037b0:	add	sp, sp, #0x30
  4037b4:	ret
  4037b8:	adrp	x1, 404000 <ferror@plt+0x2230>
  4037bc:	add	x1, x1, #0xc93
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	bl	401cf0 <dcgettext@plt>
  4037cc:	mov	x1, x20
  4037d0:	mov	x2, x19
  4037d4:	bl	402fdc <ferror@plt+0x120c>
  4037d8:	sub	sp, sp, #0xa0
  4037dc:	stp	x29, x30, [sp, #128]
  4037e0:	stp	x20, x19, [sp, #144]
  4037e4:	add	x29, sp, #0x80
  4037e8:	cbz	x0, 4038a8 <ferror@plt+0x1ad8>
  4037ec:	mov	x1, sp
  4037f0:	mov	x19, x0
  4037f4:	bl	404608 <ferror@plt+0x2838>
  4037f8:	tbnz	w0, #31, 403820 <ferror@plt+0x1a50>
  4037fc:	ldr	w8, [sp, #16]
  403800:	and	w8, w8, #0xf000
  403804:	cmp	w8, #0x8, lsl #12
  403808:	b.eq	40383c <ferror@plt+0x1a6c>  // b.none
  40380c:	cmp	w8, #0x4, lsl #12
  403810:	b.ne	403850 <ferror@plt+0x1a80>  // b.any
  403814:	adrp	x1, 404000 <ferror@plt+0x2230>
  403818:	add	x1, x1, #0xce5
  40381c:	b	403858 <ferror@plt+0x1a88>
  403820:	bl	401d60 <__errno_location@plt>
  403824:	ldr	w8, [x0]
  403828:	cmp	w8, #0x2
  40382c:	b.ne	403870 <ferror@plt+0x1aa0>  // b.any
  403830:	adrp	x1, 404000 <ferror@plt+0x2230>
  403834:	add	x1, x1, #0xca6
  403838:	b	403858 <ferror@plt+0x1a88>
  40383c:	ldr	x0, [sp, #48]
  403840:	tbz	x0, #63, 4038ac <ferror@plt+0x1adc>
  403844:	adrp	x1, 404000 <ferror@plt+0x2230>
  403848:	add	x1, x1, #0xd28
  40384c:	b	403858 <ferror@plt+0x1a88>
  403850:	adrp	x1, 404000 <ferror@plt+0x2230>
  403854:	add	x1, x1, #0xd02
  403858:	mov	w2, #0x5                   	// #5
  40385c:	mov	x0, xzr
  403860:	bl	401cf0 <dcgettext@plt>
  403864:	mov	x1, x19
  403868:	bl	403048 <ferror@plt+0x1278>
  40386c:	b	4038a8 <ferror@plt+0x1ad8>
  403870:	adrp	x1, 404000 <ferror@plt+0x2230>
  403874:	mov	x20, x0
  403878:	add	x1, x1, #0xcb9
  40387c:	mov	w2, #0x5                   	// #5
  403880:	mov	x0, xzr
  403884:	bl	401cf0 <dcgettext@plt>
  403888:	ldr	w8, [x20]
  40388c:	mov	x20, x0
  403890:	mov	w0, w8
  403894:	bl	401b20 <strerror@plt>
  403898:	mov	x2, x0
  40389c:	mov	x0, x20
  4038a0:	mov	x1, x19
  4038a4:	bl	403048 <ferror@plt+0x1278>
  4038a8:	mov	x0, #0xffffffffffffffff    	// #-1
  4038ac:	ldp	x20, x19, [sp, #144]
  4038b0:	ldp	x29, x30, [sp, #128]
  4038b4:	add	sp, sp, #0xa0
  4038b8:	ret
  4038bc:	ldrb	w9, [x0]
  4038c0:	cmp	w9, #0x2f
  4038c4:	b.ne	4038d0 <ferror@plt+0x1b00>  // b.any
  4038c8:	mov	w8, wzr
  4038cc:	b	403948 <ferror@plt+0x1b78>
  4038d0:	and	w8, w9, #0xff
  4038d4:	cmp	w8, #0x2e
  4038d8:	b.eq	4038e4 <ferror@plt+0x1b14>  // b.none
  4038dc:	cbnz	w8, 403910 <ferror@plt+0x1b40>
  4038e0:	b	403944 <ferror@plt+0x1b74>
  4038e4:	mov	x8, x0
  4038e8:	ldrb	w9, [x8, #1]!
  4038ec:	cmp	w9, #0x2e
  4038f0:	b.ne	40390c <ferror@plt+0x1b3c>  // b.any
  4038f4:	ldrb	w9, [x0, #2]!
  4038f8:	mov	w8, wzr
  4038fc:	cbz	w9, 403948 <ferror@plt+0x1b78>
  403900:	cmp	w9, #0x2f
  403904:	b.ne	403910 <ferror@plt+0x1b40>  // b.any
  403908:	b	403948 <ferror@plt+0x1b78>
  40390c:	mov	x0, x8
  403910:	mov	x8, x0
  403914:	sub	x0, x0, #0x1
  403918:	and	w9, w9, #0xff
  40391c:	cmp	w9, #0x2f
  403920:	b.eq	403934 <ferror@plt+0x1b64>  // b.none
  403924:	cbz	w9, 403934 <ferror@plt+0x1b64>
  403928:	ldrb	w9, [x8, #1]!
  40392c:	add	x0, x0, #0x1
  403930:	b	403918 <ferror@plt+0x1b48>
  403934:	ldrb	w9, [x0, #1]!
  403938:	cmp	w9, #0x2f
  40393c:	b.eq	403934 <ferror@plt+0x1b64>  // b.none
  403940:	b	4038d0 <ferror@plt+0x1b00>
  403944:	mov	w8, #0x1                   	// #1
  403948:	mov	w0, w8
  40394c:	ret
  403950:	stp	x29, x30, [sp, #-80]!
  403954:	stp	x24, x23, [sp, #32]
  403958:	stp	x22, x21, [sp, #48]
  40395c:	stp	x20, x19, [sp, #64]
  403960:	ldrsw	x8, [x1, #12]
  403964:	ldr	x11, [x1, #16]
  403968:	mov	x19, x1
  40396c:	mov	x20, x0
  403970:	add	x9, x8, #0x1
  403974:	add	x10, x9, x9, lsl #1
  403978:	cmp	x11, x10, lsl #5
  40397c:	str	x25, [sp, #16]
  403980:	mov	x29, sp
  403984:	str	w9, [x1, #12]
  403988:	b.cs	4039c8 <ferror@plt+0x1bf8>  // b.hs, b.nlast
  40398c:	ldr	x0, [x19, #24]
  403990:	lsl	x9, x10, #6
  403994:	cmp	w8, #0x3f
  403998:	mov	w8, #0x3000                	// #12288
  40399c:	csel	x21, x8, x9, lt  // lt = tstop
  4039a0:	mov	x1, x21
  4039a4:	bl	401a70 <xrealloc@plt>
  4039a8:	ldr	x8, [x19, #16]
  4039ac:	str	x0, [x19, #24]
  4039b0:	mov	w1, wzr
  4039b4:	add	x0, x0, x8
  4039b8:	sub	x2, x21, x8
  4039bc:	bl	401ac0 <memset@plt>
  4039c0:	ldr	w9, [x19, #12]
  4039c4:	str	x21, [x19, #16]
  4039c8:	ldr	x8, [x20]
  4039cc:	ldr	x10, [x19, #24]
  4039d0:	sub	w9, w9, #0x1
  4039d4:	mov	w11, #0x60                  	// #96
  4039d8:	adrp	x1, 404000 <ferror@plt+0x2230>
  4039dc:	smull	x9, w9, w11
  4039e0:	add	x1, x1, #0xdc0
  4039e4:	mov	w2, #0x5                   	// #5
  4039e8:	mov	x0, xzr
  4039ec:	str	x8, [x10, x9]
  4039f0:	bl	401cf0 <dcgettext@plt>
  4039f4:	ldr	w8, [x20, #16]
  4039f8:	ldr	x21, [x20]
  4039fc:	mov	x22, x0
  403a00:	mov	w0, w8
  403a04:	bl	403b10 <ferror@plt+0x1d40>
  403a08:	ldr	w8, [x20, #12]
  403a0c:	mov	x23, x0
  403a10:	mov	w0, w8
  403a14:	bl	403b10 <ferror@plt+0x1d40>
  403a18:	mov	x3, x0
  403a1c:	mov	x0, x22
  403a20:	mov	x1, x21
  403a24:	mov	x2, x23
  403a28:	bl	401d30 <printf@plt>
  403a2c:	ldr	x0, [x19]
  403a30:	ldr	x1, [x20]
  403a34:	bl	401c50 <bfd_openw@plt>
  403a38:	cbz	x0, 403abc <ferror@plt+0x1cec>
  403a3c:	mov	w1, #0x1                   	// #1
  403a40:	mov	x21, x0
  403a44:	mov	w23, #0x1                   	// #1
  403a48:	bl	401b70 <bfd_set_format@plt>
  403a4c:	cbz	w0, 403ad0 <ferror@plt+0x1d00>
  403a50:	adrp	x20, 404000 <ferror@plt+0x2230>
  403a54:	mov	w24, #0x8                   	// #8
  403a58:	add	x20, x20, #0xdda
  403a5c:	mov	w25, #0x60                  	// #96
  403a60:	ldr	x8, [x21, #8]
  403a64:	sub	x22, x24, #0x6
  403a68:	mov	x0, x21
  403a6c:	mov	w1, w22
  403a70:	ldr	x8, [x8, #656]
  403a74:	mov	x2, xzr
  403a78:	blr	x8
  403a7c:	cbz	w0, 403aac <ferror@plt+0x1cdc>
  403a80:	mov	w0, w22
  403a84:	mov	x1, xzr
  403a88:	bl	401c20 <bfd_printable_arch_mach@plt>
  403a8c:	mov	x1, x0
  403a90:	mov	x0, x20
  403a94:	bl	401d30 <printf@plt>
  403a98:	ldr	x8, [x19, #24]
  403a9c:	ldrsw	x9, [x19, #12]
  403aa0:	madd	x8, x9, x25, x8
  403aa4:	add	x8, x8, x24
  403aa8:	sturb	w23, [x8, #-96]
  403aac:	add	x24, x24, #0x1
  403ab0:	cmp	x24, #0x5f
  403ab4:	b.ne	403a60 <ferror@plt+0x1c90>  // b.any
  403ab8:	b	403aec <ferror@plt+0x1d1c>
  403abc:	ldr	x0, [x19]
  403ac0:	bl	402c68 <ferror@plt+0xe98>
  403ac4:	mov	w0, #0x1                   	// #1
  403ac8:	str	w0, [x19, #8]
  403acc:	b	403af8 <ferror@plt+0x1d28>
  403ad0:	bl	401ab0 <bfd_get_error@plt>
  403ad4:	cmp	w0, #0x5
  403ad8:	b.eq	403aec <ferror@plt+0x1d1c>  // b.none
  403adc:	ldr	x0, [x20]
  403ae0:	bl	402c68 <ferror@plt+0xe98>
  403ae4:	mov	w8, #0x1                   	// #1
  403ae8:	str	w8, [x19, #8]
  403aec:	mov	x0, x21
  403af0:	bl	401bc0 <bfd_close_all_done@plt>
  403af4:	ldr	w0, [x19, #8]
  403af8:	ldp	x20, x19, [sp, #64]
  403afc:	ldp	x22, x21, [sp, #48]
  403b00:	ldp	x24, x23, [sp, #32]
  403b04:	ldr	x25, [sp, #16]
  403b08:	ldp	x29, x30, [sp], #80
  403b0c:	ret
  403b10:	adrp	x8, 404000 <ferror@plt+0x2230>
  403b14:	adrp	x9, 404000 <ferror@plt+0x2230>
  403b18:	add	x8, x8, #0xdf9
  403b1c:	add	x9, x9, #0xdeb
  403b20:	cmp	w0, #0x1
  403b24:	adrp	x10, 404000 <ferror@plt+0x2230>
  403b28:	add	x10, x10, #0xde0
  403b2c:	csel	x8, x9, x8, eq  // eq = none
  403b30:	cmp	w0, #0x0
  403b34:	csel	x1, x10, x8, eq  // eq = none
  403b38:	mov	w2, #0x5                   	// #5
  403b3c:	mov	x0, xzr
  403b40:	b	401cf0 <dcgettext@plt>
  403b44:	stp	x29, x30, [sp, #-16]!
  403b48:	mov	x1, x0
  403b4c:	adrp	x0, 404000 <ferror@plt+0x2230>
  403b50:	adrp	x2, 404000 <ferror@plt+0x2230>
  403b54:	add	x0, x0, #0xe30
  403b58:	add	x2, x2, #0xc45
  403b5c:	mov	x29, sp
  403b60:	bl	401d30 <printf@plt>
  403b64:	adrp	x1, 404000 <ferror@plt+0x2230>
  403b68:	add	x1, x1, #0xe3b
  403b6c:	mov	w2, #0x5                   	// #5
  403b70:	mov	x0, xzr
  403b74:	bl	401cf0 <dcgettext@plt>
  403b78:	bl	401d30 <printf@plt>
  403b7c:	adrp	x1, 404000 <ferror@plt+0x2230>
  403b80:	add	x1, x1, #0xe6e
  403b84:	mov	w2, #0x5                   	// #5
  403b88:	mov	x0, xzr
  403b8c:	bl	401cf0 <dcgettext@plt>
  403b90:	bl	401d30 <printf@plt>
  403b94:	mov	w0, wzr
  403b98:	bl	4019a0 <exit@plt>
  403b9c:	and	x8, x0, #0xf000
  403ba0:	sub	x8, x8, #0x1, lsl #12
  403ba4:	lsr	x8, x8, #12
  403ba8:	cmp	x8, #0xb
  403bac:	b.hi	403bdc <ferror@plt+0x1e0c>  // b.pmore
  403bb0:	adrp	x9, 404000 <ferror@plt+0x2230>
  403bb4:	add	x9, x9, #0xf32
  403bb8:	adr	x10, 403bcc <ferror@plt+0x1dfc>
  403bbc:	ldrb	w11, [x9, x8]
  403bc0:	add	x10, x10, x11, lsl #2
  403bc4:	mov	w8, #0x64                  	// #100
  403bc8:	br	x10
  403bcc:	mov	w8, #0x70                  	// #112
  403bd0:	b	403bf8 <ferror@plt+0x1e28>
  403bd4:	mov	w8, #0x63                  	// #99
  403bd8:	b	403bf8 <ferror@plt+0x1e28>
  403bdc:	mov	w8, #0x2d                  	// #45
  403be0:	b	403bf8 <ferror@plt+0x1e28>
  403be4:	mov	w8, #0x62                  	// #98
  403be8:	b	403bf8 <ferror@plt+0x1e28>
  403bec:	mov	w8, #0x6c                  	// #108
  403bf0:	b	403bf8 <ferror@plt+0x1e28>
  403bf4:	mov	w8, #0x73                  	// #115
  403bf8:	strb	w8, [x1]
  403bfc:	tst	x0, #0x100
  403c00:	mov	w8, #0x72                  	// #114
  403c04:	mov	w9, #0x2d                  	// #45
  403c08:	mov	w10, #0x77                  	// #119
  403c0c:	csel	w12, w9, w8, eq  // eq = none
  403c10:	tst	x0, #0x80
  403c14:	mov	w11, #0x78                  	// #120
  403c18:	strb	w12, [x1, #1]
  403c1c:	csel	w12, w9, w10, eq  // eq = none
  403c20:	tst	x0, #0x40
  403c24:	strb	w12, [x1, #2]
  403c28:	csel	w12, w9, w11, eq  // eq = none
  403c2c:	tst	x0, #0x20
  403c30:	strb	w12, [x1, #3]
  403c34:	csel	w12, w9, w8, eq  // eq = none
  403c38:	tst	x0, #0x10
  403c3c:	strb	w12, [x1, #4]
  403c40:	csel	w12, w9, w10, eq  // eq = none
  403c44:	tst	x0, #0x8
  403c48:	strb	w12, [x1, #5]
  403c4c:	csel	w12, w9, w11, eq  // eq = none
  403c50:	tst	x0, #0x4
  403c54:	csel	w8, w9, w8, eq  // eq = none
  403c58:	tst	x0, #0x2
  403c5c:	strb	w8, [x1, #7]
  403c60:	csel	w8, w9, w10, eq  // eq = none
  403c64:	tst	x0, #0x1
  403c68:	strb	w8, [x1, #8]
  403c6c:	csel	w8, w9, w11, eq  // eq = none
  403c70:	strb	w12, [x1, #6]
  403c74:	strb	w8, [x1, #9]
  403c78:	tbnz	w0, #11, 403c88 <ferror@plt+0x1eb8>
  403c7c:	tbnz	w0, #10, 403ca0 <ferror@plt+0x1ed0>
  403c80:	tbnz	w0, #9, 403cb8 <ferror@plt+0x1ee8>
  403c84:	ret
  403c88:	tst	x0, #0x40
  403c8c:	mov	w8, #0x73                  	// #115
  403c90:	mov	w9, #0x53                  	// #83
  403c94:	csel	w8, w9, w8, eq  // eq = none
  403c98:	strb	w8, [x1, #3]
  403c9c:	tbz	w0, #10, 403c80 <ferror@plt+0x1eb0>
  403ca0:	tst	x0, #0x8
  403ca4:	mov	w8, #0x73                  	// #115
  403ca8:	mov	w9, #0x53                  	// #83
  403cac:	csel	w8, w9, w8, eq  // eq = none
  403cb0:	strb	w8, [x1, #6]
  403cb4:	tbz	w0, #9, 403c84 <ferror@plt+0x1eb4>
  403cb8:	tst	x0, #0x1
  403cbc:	mov	w8, #0x74                  	// #116
  403cc0:	mov	w9, #0x54                  	// #84
  403cc4:	csel	w8, w9, w8, eq  // eq = none
  403cc8:	strb	w8, [x1, #9]
  403ccc:	ret
  403cd0:	stp	x29, x30, [sp, #-48]!
  403cd4:	str	x21, [sp, #16]
  403cd8:	stp	x20, x19, [sp, #32]
  403cdc:	mov	x29, sp
  403ce0:	cbz	x0, 403d3c <ferror@plt+0x1f6c>
  403ce4:	mov	x20, x0
  403ce8:	mov	x8, xzr
  403cec:	ldr	x9, [x20, x8]
  403cf0:	add	x8, x8, #0x8
  403cf4:	cbnz	x9, 403cec <ferror@plt+0x1f1c>
  403cf8:	and	x0, x8, #0x7fffffff8
  403cfc:	bl	401ad0 <xmalloc@plt>
  403d00:	ldr	x8, [x20]
  403d04:	mov	x19, x0
  403d08:	cbz	x8, 403d34 <ferror@plt+0x1f64>
  403d0c:	mov	x21, xzr
  403d10:	add	x20, x20, #0x8
  403d14:	mov	x0, x8
  403d18:	bl	401b00 <xstrdup@plt>
  403d1c:	str	x0, [x19, x21, lsl #3]
  403d20:	ldr	x8, [x20, x21, lsl #3]
  403d24:	add	x9, x21, #0x1
  403d28:	mov	x21, x9
  403d2c:	cbnz	x8, 403d14 <ferror@plt+0x1f44>
  403d30:	and	x8, x9, #0xffffffff
  403d34:	str	xzr, [x19, x8, lsl #3]
  403d38:	b	403d40 <ferror@plt+0x1f70>
  403d3c:	mov	x19, xzr
  403d40:	mov	x0, x19
  403d44:	ldp	x20, x19, [sp, #32]
  403d48:	ldr	x21, [sp, #16]
  403d4c:	ldp	x29, x30, [sp], #48
  403d50:	ret
  403d54:	cbz	x0, 403d90 <ferror@plt+0x1fc0>
  403d58:	stp	x29, x30, [sp, #-32]!
  403d5c:	stp	x20, x19, [sp, #16]
  403d60:	mov	x19, x0
  403d64:	ldr	x0, [x0]
  403d68:	mov	x29, sp
  403d6c:	cbz	x0, 403d80 <ferror@plt+0x1fb0>
  403d70:	add	x20, x19, #0x8
  403d74:	bl	401c40 <free@plt>
  403d78:	ldr	x0, [x20], #8
  403d7c:	cbnz	x0, 403d74 <ferror@plt+0x1fa4>
  403d80:	mov	x0, x19
  403d84:	ldp	x20, x19, [sp, #16]
  403d88:	ldp	x29, x30, [sp], #32
  403d8c:	b	401c40 <free@plt>
  403d90:	ret
  403d94:	stp	x29, x30, [sp, #-96]!
  403d98:	str	x27, [sp, #16]
  403d9c:	stp	x26, x25, [sp, #32]
  403da0:	stp	x24, x23, [sp, #48]
  403da4:	stp	x22, x21, [sp, #64]
  403da8:	stp	x20, x19, [sp, #80]
  403dac:	mov	x29, sp
  403db0:	cbz	x0, 403f48 <ferror@plt+0x2178>
  403db4:	mov	x19, x0
  403db8:	bl	401970 <strlen@plt>
  403dbc:	add	x0, x0, #0x1
  403dc0:	bl	401ad0 <xmalloc@plt>
  403dc4:	adrp	x23, 415000 <ferror@plt+0x13230>
  403dc8:	ldrb	w8, [x19]
  403dcc:	ldr	x23, [x23, #4056]
  403dd0:	mov	x20, x0
  403dd4:	mov	x22, xzr
  403dd8:	mov	w26, wzr
  403ddc:	mov	w25, wzr
  403de0:	mov	w27, wzr
  403de4:	mov	w24, wzr
  403de8:	mov	x21, xzr
  403dec:	and	x9, x8, #0xff
  403df0:	ldrh	w9, [x23, x9, lsl #1]
  403df4:	tbz	w9, #6, 403e04 <ferror@plt+0x2034>
  403df8:	ldrb	w8, [x19, #1]!
  403dfc:	ldrh	w9, [x23, x8, lsl #1]
  403e00:	tbnz	w9, #6, 403df8 <ferror@plt+0x2028>
  403e04:	subs	w9, w24, #0x1
  403e08:	b.cc	403e18 <ferror@plt+0x2048>  // b.lo, b.ul, b.last
  403e0c:	sxtw	x9, w9
  403e10:	cmp	x22, x9
  403e14:	b.lt	403e4c <ferror@plt+0x207c>  // b.tstop
  403e18:	cbz	x21, 403e34 <ferror@plt+0x2064>
  403e1c:	lsl	w24, w24, #1
  403e20:	sbfiz	x1, x24, #3, #32
  403e24:	mov	x0, x21
  403e28:	bl	401a70 <xrealloc@plt>
  403e2c:	mov	x21, x0
  403e30:	b	403e44 <ferror@plt+0x2074>
  403e34:	mov	w0, #0x40                  	// #64
  403e38:	bl	401ad0 <xmalloc@plt>
  403e3c:	mov	x21, x0
  403e40:	mov	w24, #0x8                   	// #8
  403e44:	str	xzr, [x21, x22, lsl #3]
  403e48:	ldrb	w8, [x19]
  403e4c:	mov	x9, x20
  403e50:	tst	w8, #0xff
  403e54:	b.eq	403f0c <ferror@plt+0x213c>  // b.none
  403e58:	orr	w10, w25, w26
  403e5c:	orr	w10, w10, w27
  403e60:	cbnz	w10, 403e70 <ferror@plt+0x20a0>
  403e64:	and	x10, x8, #0xff
  403e68:	ldrh	w10, [x23, x10, lsl #1]
  403e6c:	tbnz	w10, #6, 403f0c <ferror@plt+0x213c>
  403e70:	cbnz	w27, 403efc <ferror@plt+0x212c>
  403e74:	and	w10, w8, #0xff
  403e78:	cmp	w10, #0x5c
  403e7c:	b.ne	403e88 <ferror@plt+0x20b8>  // b.any
  403e80:	mov	w27, #0x1                   	// #1
  403e84:	b	403f04 <ferror@plt+0x2134>
  403e88:	and	w10, w8, #0xff
  403e8c:	cbnz	w26, 403eb4 <ferror@plt+0x20e4>
  403e90:	cbnz	w25, 403ec4 <ferror@plt+0x20f4>
  403e94:	cmp	w10, #0x27
  403e98:	b.eq	403edc <ferror@plt+0x210c>  // b.none
  403e9c:	cmp	w10, #0x22
  403ea0:	b.ne	403eec <ferror@plt+0x211c>  // b.any
  403ea4:	mov	w26, wzr
  403ea8:	mov	w27, wzr
  403eac:	mov	w25, #0x1                   	// #1
  403eb0:	b	403f04 <ferror@plt+0x2134>
  403eb4:	cmp	w10, #0x27
  403eb8:	b.ne	403efc <ferror@plt+0x212c>  // b.any
  403ebc:	mov	w26, wzr
  403ec0:	b	403ed4 <ferror@plt+0x2104>
  403ec4:	cmp	w10, #0x22
  403ec8:	b.ne	403ef8 <ferror@plt+0x2128>  // b.any
  403ecc:	mov	w26, wzr
  403ed0:	mov	w25, wzr
  403ed4:	mov	w27, wzr
  403ed8:	b	403f04 <ferror@plt+0x2134>
  403edc:	mov	w25, wzr
  403ee0:	mov	w27, wzr
  403ee4:	mov	w26, #0x1                   	// #1
  403ee8:	b	403f04 <ferror@plt+0x2134>
  403eec:	mov	w26, wzr
  403ef0:	mov	w25, wzr
  403ef4:	b	403efc <ferror@plt+0x212c>
  403ef8:	mov	w26, wzr
  403efc:	mov	w27, wzr
  403f00:	strb	w8, [x9], #1
  403f04:	ldrb	w8, [x19, #1]!
  403f08:	cbnz	w8, 403e58 <ferror@plt+0x2088>
  403f0c:	mov	x0, x20
  403f10:	strb	wzr, [x9]
  403f14:	bl	401b00 <xstrdup@plt>
  403f18:	str	x0, [x21, x22, lsl #3]
  403f1c:	add	x22, x22, #0x1
  403f20:	str	xzr, [x21, x22, lsl #3]
  403f24:	ldrb	w8, [x19]
  403f28:	ldrh	w9, [x23, x8, lsl #1]
  403f2c:	tbz	w9, #6, 403f38 <ferror@plt+0x2168>
  403f30:	ldrb	w8, [x19, #1]!
  403f34:	b	403f28 <ferror@plt+0x2158>
  403f38:	cbnz	w8, 403dec <ferror@plt+0x201c>
  403f3c:	mov	x0, x20
  403f40:	bl	401c40 <free@plt>
  403f44:	b	403f4c <ferror@plt+0x217c>
  403f48:	mov	x21, xzr
  403f4c:	mov	x0, x21
  403f50:	ldp	x20, x19, [sp, #80]
  403f54:	ldp	x22, x21, [sp, #64]
  403f58:	ldp	x24, x23, [sp, #48]
  403f5c:	ldp	x26, x25, [sp, #32]
  403f60:	ldr	x27, [sp, #16]
  403f64:	ldp	x29, x30, [sp], #96
  403f68:	ret
  403f6c:	stp	x29, x30, [sp, #-80]!
  403f70:	str	x25, [sp, #16]
  403f74:	stp	x24, x23, [sp, #32]
  403f78:	stp	x22, x21, [sp, #48]
  403f7c:	stp	x20, x19, [sp, #64]
  403f80:	mov	x29, sp
  403f84:	cbz	x1, 404024 <ferror@plt+0x2254>
  403f88:	adrp	x22, 415000 <ferror@plt+0x13230>
  403f8c:	ldr	x22, [x22, #4056]
  403f90:	mov	x24, #0x21                  	// #33
  403f94:	mov	x19, x1
  403f98:	mov	x20, x0
  403f9c:	mov	w23, #0x1                   	// #1
  403fa0:	movk	x24, #0x400, lsl #48
  403fa4:	ldr	x25, [x20]
  403fa8:	cbz	x25, 404040 <ferror@plt+0x2270>
  403fac:	ldrb	w21, [x25]
  403fb0:	cbz	w21, 404004 <ferror@plt+0x2234>
  403fb4:	ldrh	w8, [x22, x21, lsl #1]
  403fb8:	tbnz	w8, #6, 403fd4 <ferror@plt+0x2204>
  403fbc:	sub	w8, w21, #0x22
  403fc0:	cmp	w8, #0x3a
  403fc4:	b.hi	403fe8 <ferror@plt+0x2218>  // b.pmore
  403fc8:	lsl	x8, x23, x8
  403fcc:	tst	x8, x24
  403fd0:	b.eq	403fe8 <ferror@plt+0x2218>  // b.none
  403fd4:	mov	w0, #0x5c                  	// #92
  403fd8:	mov	x1, x19
  403fdc:	bl	401a10 <fputc@plt>
  403fe0:	cmn	w0, #0x1
  403fe4:	b.eq	404024 <ferror@plt+0x2254>  // b.none
  403fe8:	mov	w0, w21
  403fec:	mov	x1, x19
  403ff0:	bl	401a10 <fputc@plt>
  403ff4:	cmn	w0, #0x1
  403ff8:	add	x25, x25, #0x1
  403ffc:	b.ne	403fac <ferror@plt+0x21dc>  // b.any
  404000:	b	404024 <ferror@plt+0x2254>
  404004:	mov	w0, #0xa                   	// #10
  404008:	mov	x1, x19
  40400c:	bl	401a10 <fputc@plt>
  404010:	add	x20, x20, #0x8
  404014:	cmn	w0, #0x1
  404018:	mov	w0, #0x1                   	// #1
  40401c:	b.ne	403fa4 <ferror@plt+0x21d4>  // b.any
  404020:	b	404028 <ferror@plt+0x2258>
  404024:	mov	w0, #0x1                   	// #1
  404028:	ldp	x20, x19, [sp, #64]
  40402c:	ldp	x22, x21, [sp, #48]
  404030:	ldp	x24, x23, [sp, #32]
  404034:	ldr	x25, [sp, #16]
  404038:	ldp	x29, x30, [sp], #80
  40403c:	ret
  404040:	mov	w0, wzr
  404044:	b	404028 <ferror@plt+0x2258>
  404048:	sub	sp, sp, #0xf0
  40404c:	stp	x29, x30, [sp, #144]
  404050:	stp	x28, x27, [sp, #160]
  404054:	stp	x26, x25, [sp, #176]
  404058:	stp	x24, x23, [sp, #192]
  40405c:	stp	x22, x21, [sp, #208]
  404060:	stp	x20, x19, [sp, #224]
  404064:	ldr	w8, [x0]
  404068:	add	x29, sp, #0x90
  40406c:	cmp	w8, #0x2
  404070:	b.lt	4042a0 <ferror@plt+0x24d0>  // b.tstop
  404074:	ldr	x21, [x1]
  404078:	adrp	x24, 404000 <ferror@plt+0x2230>
  40407c:	mov	x20, x0
  404080:	mov	x19, x1
  404084:	mov	w28, wzr
  404088:	mov	w27, #0x7d0                 	// #2000
  40408c:	mov	w22, #0x1                   	// #1
  404090:	add	x24, x24, #0xa89
  404094:	mov	x8, x21
  404098:	str	x21, [sp]
  40409c:	ldr	x9, [x8, w22, sxtw #3]
  4040a0:	ldrb	w10, [x9]
  4040a4:	cmp	w10, #0x40
  4040a8:	b.ne	404168 <ferror@plt+0x2398>  // b.any
  4040ac:	subs	w27, w27, #0x1
  4040b0:	b.eq	4042c0 <ferror@plt+0x24f0>  // b.none
  4040b4:	add	x23, x9, #0x1
  4040b8:	add	x1, sp, #0x10
  4040bc:	mov	x0, x23
  4040c0:	bl	404608 <ferror@plt+0x2838>
  4040c4:	tbnz	w0, #31, 404168 <ferror@plt+0x2398>
  4040c8:	ldr	w8, [sp, #32]
  4040cc:	and	w8, w8, #0xf000
  4040d0:	cmp	w8, #0x4, lsl #12
  4040d4:	b.eq	4042d8 <ferror@plt+0x2508>  // b.none
  4040d8:	mov	x0, x23
  4040dc:	mov	x1, x24
  4040e0:	bl	401a60 <fopen@plt>
  4040e4:	cbz	x0, 404168 <ferror@plt+0x2398>
  4040e8:	mov	w2, #0x2                   	// #2
  4040ec:	mov	x1, xzr
  4040f0:	mov	x23, x0
  4040f4:	bl	401b90 <fseek@plt>
  4040f8:	cmn	w0, #0x1
  4040fc:	b.eq	404184 <ferror@plt+0x23b4>  // b.none
  404100:	mov	x0, x23
  404104:	bl	4019e0 <ftell@plt>
  404108:	cmn	x0, #0x1
  40410c:	b.eq	404184 <ferror@plt+0x23b4>  // b.none
  404110:	mov	x25, x0
  404114:	mov	x0, x23
  404118:	mov	x1, xzr
  40411c:	mov	w2, wzr
  404120:	bl	401b90 <fseek@plt>
  404124:	cmn	w0, #0x1
  404128:	b.eq	404184 <ferror@plt+0x23b4>  // b.none
  40412c:	add	x0, x25, #0x1
  404130:	bl	401ad0 <xmalloc@plt>
  404134:	mov	w1, #0x1                   	// #1
  404138:	mov	x2, x25
  40413c:	mov	x3, x23
  404140:	mov	x24, x0
  404144:	bl	401be0 <fread_unlocked@plt>
  404148:	mov	x26, x0
  40414c:	cmp	x0, x25
  404150:	b.eq	40418c <ferror@plt+0x23bc>  // b.none
  404154:	mov	x0, x23
  404158:	bl	401dd0 <ferror@plt>
  40415c:	cbz	w0, 40418c <ferror@plt+0x23bc>
  404160:	mov	w28, w22
  404164:	b	40428c <ferror@plt+0x24bc>
  404168:	mov	w28, w22
  40416c:	ldr	w8, [x20]
  404170:	add	w22, w28, #0x1
  404174:	cmp	w22, w8
  404178:	b.ge	4042a0 <ferror@plt+0x24d0>  // b.tcont
  40417c:	ldr	x8, [x19]
  404180:	b	40409c <ferror@plt+0x22cc>
  404184:	mov	w28, w22
  404188:	b	404294 <ferror@plt+0x24c4>
  40418c:	strb	wzr, [x24, x26]
  404190:	adrp	x10, 415000 <ferror@plt+0x13230>
  404194:	ldrb	w8, [x24]
  404198:	ldr	x10, [x10, #4056]
  40419c:	cbz	w8, 4041bc <ferror@plt+0x23ec>
  4041a0:	mov	w9, #0x1                   	// #1
  4041a4:	and	x8, x8, #0xff
  4041a8:	ldrh	w8, [x10, x8, lsl #1]
  4041ac:	tbz	w8, #6, 4041d0 <ferror@plt+0x2400>
  4041b0:	ldrb	w8, [x24, x9]
  4041b4:	add	x9, x9, #0x1
  4041b8:	cbnz	w8, 4041a4 <ferror@plt+0x23d4>
  4041bc:	mov	w0, #0x8                   	// #8
  4041c0:	bl	401ad0 <xmalloc@plt>
  4041c4:	mov	x25, x0
  4041c8:	str	xzr, [x0]
  4041cc:	b	4041dc <ferror@plt+0x240c>
  4041d0:	mov	x0, x24
  4041d4:	bl	403d94 <ferror@plt+0x1fc4>
  4041d8:	mov	x25, x0
  4041dc:	ldr	x0, [x19]
  4041e0:	sxtw	x26, w22
  4041e4:	cmp	x0, x21
  4041e8:	b.ne	4041f8 <ferror@plt+0x2428>  // b.any
  4041ec:	mov	x0, x21
  4041f0:	bl	403cd0 <ferror@plt+0x1f00>
  4041f4:	str	x0, [x19]
  4041f8:	mov	x8, xzr
  4041fc:	ldr	x9, [x25, x8, lsl #3]
  404200:	mov	x21, x8
  404204:	add	x8, x8, #0x1
  404208:	cbnz	x9, 4041fc <ferror@plt+0x242c>
  40420c:	ldr	x0, [x0, x26, lsl #3]
  404210:	bl	401c40 <free@plt>
  404214:	ldrsw	x8, [x20]
  404218:	ldr	x0, [x19]
  40421c:	add	x8, x21, x8
  404220:	lsl	x8, x8, #3
  404224:	add	x1, x8, #0x8
  404228:	bl	401a70 <xrealloc@plt>
  40422c:	str	x0, [x19]
  404230:	ldr	w9, [x20]
  404234:	add	x8, x0, x26, lsl #3
  404238:	add	x0, x8, x21, lsl #3
  40423c:	add	x1, x8, #0x8
  404240:	sub	w8, w9, w22
  404244:	lsl	x10, x21, #3
  404248:	sbfiz	x2, x8, #3, #32
  40424c:	str	x10, [sp, #8]
  404250:	bl	401950 <memmove@plt>
  404254:	ldr	x8, [x19]
  404258:	ldr	x2, [sp, #8]
  40425c:	mov	x1, x25
  404260:	add	x0, x8, x26, lsl #3
  404264:	bl	401940 <memcpy@plt>
  404268:	ldr	w8, [x20]
  40426c:	mov	x0, x25
  404270:	add	w8, w21, w8
  404274:	sub	w8, w8, #0x1
  404278:	str	w8, [x20]
  40427c:	bl	401c40 <free@plt>
  404280:	mov	x0, x24
  404284:	bl	401c40 <free@plt>
  404288:	ldr	x21, [sp]
  40428c:	adrp	x24, 404000 <ferror@plt+0x2230>
  404290:	add	x24, x24, #0xa89
  404294:	mov	x0, x23
  404298:	bl	401a40 <fclose@plt>
  40429c:	b	40416c <ferror@plt+0x239c>
  4042a0:	ldp	x20, x19, [sp, #224]
  4042a4:	ldp	x22, x21, [sp, #208]
  4042a8:	ldp	x24, x23, [sp, #192]
  4042ac:	ldp	x26, x25, [sp, #176]
  4042b0:	ldp	x28, x27, [sp, #160]
  4042b4:	ldp	x29, x30, [sp, #144]
  4042b8:	add	sp, sp, #0xf0
  4042bc:	ret
  4042c0:	adrp	x9, 415000 <ferror@plt+0x13230>
  4042c4:	ldr	x9, [x9, #4048]
  4042c8:	ldr	x2, [x8]
  4042cc:	adrp	x1, 404000 <ferror@plt+0x2230>
  4042d0:	add	x1, x1, #0xf3e
  4042d4:	b	4042f0 <ferror@plt+0x2520>
  4042d8:	adrp	x9, 415000 <ferror@plt+0x13230>
  4042dc:	ldr	x8, [x19]
  4042e0:	ldr	x9, [x9, #4048]
  4042e4:	adrp	x1, 404000 <ferror@plt+0x2230>
  4042e8:	add	x1, x1, #0xf67
  4042ec:	ldr	x2, [x8]
  4042f0:	ldr	x0, [x9]
  4042f4:	bl	401db0 <fprintf@plt>
  4042f8:	mov	w0, #0x1                   	// #1
  4042fc:	bl	401cb0 <xexit@plt>
  404300:	cbz	x0, 404318 <ferror@plt+0x2548>
  404304:	mov	x8, x0
  404308:	mov	w0, #0xffffffff            	// #-1
  40430c:	ldr	x9, [x8], #8
  404310:	add	w0, w0, #0x1
  404314:	cbnz	x9, 40430c <ferror@plt+0x253c>
  404318:	ret
  40431c:	stp	x29, x30, [sp, #-48]!
  404320:	str	x21, [sp, #16]
  404324:	adrp	x21, 416000 <ferror@plt+0x14230>
  404328:	ldr	x0, [x21, #2176]
  40432c:	stp	x20, x19, [sp, #32]
  404330:	mov	x29, sp
  404334:	cbnz	x0, 40443c <ferror@plt+0x266c>
  404338:	adrp	x0, 404000 <ferror@plt+0x2230>
  40433c:	add	x0, x0, #0xf90
  404340:	bl	401d70 <getenv@plt>
  404344:	cbz	x0, 404358 <ferror@plt+0x2588>
  404348:	mov	w1, #0x7                   	// #7
  40434c:	mov	x19, x0
  404350:	bl	401bb0 <access@plt>
  404354:	cbz	w0, 4043fc <ferror@plt+0x262c>
  404358:	adrp	x0, 404000 <ferror@plt+0x2230>
  40435c:	add	x0, x0, #0xf97
  404360:	bl	401d70 <getenv@plt>
  404364:	cbz	x0, 404378 <ferror@plt+0x25a8>
  404368:	mov	w1, #0x7                   	// #7
  40436c:	mov	x19, x0
  404370:	bl	401bb0 <access@plt>
  404374:	cbz	w0, 4043fc <ferror@plt+0x262c>
  404378:	adrp	x0, 404000 <ferror@plt+0x2230>
  40437c:	add	x0, x0, #0xf9b
  404380:	bl	401d70 <getenv@plt>
  404384:	cbz	x0, 404398 <ferror@plt+0x25c8>
  404388:	mov	w1, #0x7                   	// #7
  40438c:	mov	x19, x0
  404390:	bl	401bb0 <access@plt>
  404394:	cbz	w0, 4043fc <ferror@plt+0x262c>
  404398:	adrp	x19, 404000 <ferror@plt+0x2230>
  40439c:	add	x19, x19, #0xfcd
  4043a0:	mov	w1, #0x7                   	// #7
  4043a4:	mov	x0, x19
  4043a8:	bl	401bb0 <access@plt>
  4043ac:	cbz	w0, 4043fc <ferror@plt+0x262c>
  4043b0:	adrp	x20, 404000 <ferror@plt+0x2230>
  4043b4:	add	x20, x20, #0xfd2
  4043b8:	mov	w1, #0x7                   	// #7
  4043bc:	mov	x0, x20
  4043c0:	bl	401bb0 <access@plt>
  4043c4:	cbz	w0, 4043f8 <ferror@plt+0x2628>
  4043c8:	adrp	x20, 404000 <ferror@plt+0x2230>
  4043cc:	add	x20, x20, #0xfdb
  4043d0:	mov	w1, #0x7                   	// #7
  4043d4:	mov	x0, x20
  4043d8:	bl	401bb0 <access@plt>
  4043dc:	cbz	w0, 4043f8 <ferror@plt+0x2628>
  4043e0:	mov	w1, #0x7                   	// #7
  4043e4:	mov	x0, x19
  4043e8:	bl	401bb0 <access@plt>
  4043ec:	cmp	w0, #0x0
  4043f0:	csel	x19, x19, xzr, eq  // eq = none
  4043f4:	b	4043fc <ferror@plt+0x262c>
  4043f8:	mov	x19, x20
  4043fc:	adrp	x8, 404000 <ferror@plt+0x2230>
  404400:	add	x8, x8, #0xfa0
  404404:	cmp	x19, #0x0
  404408:	csel	x19, x8, x19, eq  // eq = none
  40440c:	mov	x0, x19
  404410:	bl	401970 <strlen@plt>
  404414:	mov	x20, x0
  404418:	add	w0, w20, #0x2
  40441c:	bl	401ad0 <xmalloc@plt>
  404420:	mov	x1, x19
  404424:	bl	401c90 <strcpy@plt>
  404428:	mov	w8, #0x2f                  	// #47
  40442c:	add	w9, w20, #0x1
  404430:	strb	w8, [x0, w20, uxtw]
  404434:	strb	wzr, [x0, w9, uxtw]
  404438:	str	x0, [x21, #2176]
  40443c:	ldp	x20, x19, [sp, #32]
  404440:	ldr	x21, [sp, #16]
  404444:	ldp	x29, x30, [sp], #48
  404448:	ret
  40444c:	stp	x29, x30, [sp, #-80]!
  404450:	str	x25, [sp, #16]
  404454:	stp	x24, x23, [sp, #32]
  404458:	stp	x22, x21, [sp, #48]
  40445c:	stp	x20, x19, [sp, #64]
  404460:	mov	x29, sp
  404464:	mov	x20, x1
  404468:	mov	x21, x0
  40446c:	bl	40431c <ferror@plt+0x254c>
  404470:	adrp	x8, 404000 <ferror@plt+0x2230>
  404474:	add	x8, x8, #0xfa2
  404478:	cmp	x21, #0x0
  40447c:	adrp	x9, 404000 <ferror@plt+0x2230>
  404480:	add	x9, x9, #0x9fe
  404484:	csel	x21, x8, x21, eq  // eq = none
  404488:	cmp	x20, #0x0
  40448c:	mov	x19, x0
  404490:	csel	x22, x9, x20, eq  // eq = none
  404494:	bl	401970 <strlen@plt>
  404498:	mov	x23, x0
  40449c:	mov	x0, x21
  4044a0:	bl	401970 <strlen@plt>
  4044a4:	mov	x24, x0
  4044a8:	mov	x0, x22
  4044ac:	bl	401970 <strlen@plt>
  4044b0:	sxtw	x8, w23
  4044b4:	mov	x25, x0
  4044b8:	add	x8, x8, w24, sxtw
  4044bc:	add	x8, x8, w25, sxtw
  4044c0:	add	x0, x8, #0x7
  4044c4:	bl	401ad0 <xmalloc@plt>
  4044c8:	mov	x1, x19
  4044cc:	mov	x20, x0
  4044d0:	bl	401c90 <strcpy@plt>
  4044d4:	add	x0, x20, w23, sxtw
  4044d8:	mov	x1, x21
  4044dc:	bl	401c90 <strcpy@plt>
  4044e0:	add	x8, x0, w24, sxtw
  4044e4:	mov	w9, #0x5858                	// #22616
  4044e8:	mov	w10, #0x5858                	// #22616
  4044ec:	movk	w9, #0x58, lsl #16
  4044f0:	movk	w10, #0x5858, lsl #16
  4044f4:	add	x0, x8, #0x6
  4044f8:	mov	x1, x22
  4044fc:	stur	w9, [x8, #3]
  404500:	str	w10, [x8]
  404504:	bl	401c90 <strcpy@plt>
  404508:	mov	x0, x20
  40450c:	mov	w1, w25
  404510:	bl	401960 <mkstemps@plt>
  404514:	cmn	w0, #0x1
  404518:	b.eq	404540 <ferror@plt+0x2770>  // b.none
  40451c:	bl	401b30 <close@plt>
  404520:	cbnz	w0, 404570 <ferror@plt+0x27a0>
  404524:	mov	x0, x20
  404528:	ldp	x20, x19, [sp, #64]
  40452c:	ldp	x22, x21, [sp, #48]
  404530:	ldp	x24, x23, [sp, #32]
  404534:	ldr	x25, [sp, #16]
  404538:	ldp	x29, x30, [sp], #80
  40453c:	ret
  404540:	adrp	x8, 415000 <ferror@plt+0x13230>
  404544:	ldr	x8, [x8, #4048]
  404548:	ldr	x20, [x8]
  40454c:	bl	401d60 <__errno_location@plt>
  404550:	ldr	w0, [x0]
  404554:	bl	401b20 <strerror@plt>
  404558:	adrp	x1, 404000 <ferror@plt+0x2230>
  40455c:	mov	x3, x0
  404560:	add	x1, x1, #0xfa5
  404564:	mov	x0, x20
  404568:	mov	x2, x19
  40456c:	bl	401db0 <fprintf@plt>
  404570:	bl	401ba0 <abort@plt>
  404574:	mov	x1, x0
  404578:	mov	x0, xzr
  40457c:	b	40444c <ferror@plt+0x267c>
  404580:	stp	x29, x30, [sp, #-64]!
  404584:	mov	x29, sp
  404588:	stp	x19, x20, [sp, #16]
  40458c:	adrp	x20, 415000 <ferror@plt+0x13230>
  404590:	add	x20, x20, #0xdb0
  404594:	stp	x21, x22, [sp, #32]
  404598:	adrp	x21, 415000 <ferror@plt+0x13230>
  40459c:	add	x21, x21, #0xda8
  4045a0:	sub	x20, x20, x21
  4045a4:	mov	w22, w0
  4045a8:	stp	x23, x24, [sp, #48]
  4045ac:	mov	x23, x1
  4045b0:	mov	x24, x2
  4045b4:	bl	401908 <memcpy@plt-0x38>
  4045b8:	cmp	xzr, x20, asr #3
  4045bc:	b.eq	4045e8 <ferror@plt+0x2818>  // b.none
  4045c0:	asr	x20, x20, #3
  4045c4:	mov	x19, #0x0                   	// #0
  4045c8:	ldr	x3, [x21, x19, lsl #3]
  4045cc:	mov	x2, x24
  4045d0:	add	x19, x19, #0x1
  4045d4:	mov	x1, x23
  4045d8:	mov	w0, w22
  4045dc:	blr	x3
  4045e0:	cmp	x20, x19
  4045e4:	b.ne	4045c8 <ferror@plt+0x27f8>  // b.any
  4045e8:	ldp	x19, x20, [sp, #16]
  4045ec:	ldp	x21, x22, [sp, #32]
  4045f0:	ldp	x23, x24, [sp, #48]
  4045f4:	ldp	x29, x30, [sp], #64
  4045f8:	ret
  4045fc:	nop
  404600:	ret
  404604:	nop
  404608:	mov	x2, x1
  40460c:	mov	x1, x0
  404610:	mov	w0, #0x0                   	// #0
  404614:	b	401d90 <__xstat@plt>

Disassembly of section .fini:

0000000000404618 <.fini>:
  404618:	stp	x29, x30, [sp, #-16]!
  40461c:	mov	x29, sp
  404620:	ldp	x29, x30, [sp], #16
  404624:	ret
