EESchema Schematic File Version 4
LIBS:jvc43-cache
EELAYER 26 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 1 4
Title "JVC43A"
Date "2022-12-07"
Rev "1"
Comp "Â©2022 OT Collective"
Comment1 "Licensed under the TAPR Open Hardware License v1.0"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2800 1000 1000 2000
U 638E68FB
F0 "Ethernet1" 50
F1 "eth_port.sch" 50
F2 "RXD[0..7]" O R 3800 1100 50 
F3 "TXD[0..7]" I L 2800 1100 50 
F4 "RXCLK" O R 3800 1250 50 
F5 "RXDV" O R 3800 1400 50 
F6 "RXER" O R 3800 1500 50 
F7 "TXCLK" O L 2800 1200 50 
F8 "GTXCLK" I L 2800 1300 50 
F9 "TXEN" I L 2800 1400 50 
F10 "TXER" I L 2800 1500 50 
$EndSheet
$Sheet
S 4800 1000 1000 2000
U 638EC3A5
F0 "Ethernet2" 50
F1 "eth_port.sch" 50
F2 "RXD[0..7]" O R 5800 1100 50 
F3 "TXD[0..7]" I L 4800 1100 50 
F4 "RXCLK" O R 5800 1250 50 
F5 "RXDV" O R 5800 1400 50 
F6 "RXER" O R 5800 1500 50 
F7 "TXCLK" O L 4800 1200 50 
F8 "GTXCLK" I L 4800 1300 50 
F9 "TXEN" I L 4800 1400 50 
F10 "TXER" I L 4800 1500 50 
$EndSheet
Wire Bus Line
	3800 1100 4800 1100
Wire Wire Line
	3800 1250 4300 1250
Wire Wire Line
	4300 1250 4300 1300
Wire Wire Line
	4300 1300 4800 1300
Wire Wire Line
	3800 1400 4800 1400
Wire Wire Line
	3800 1500 4800 1500
Text Label 3950 1100 0    50   ~ 0
DAT_W2B[0..7]
Text Label 3950 1250 0    50   ~ 0
CLK_W2B
Text Label 3950 1400 0    50   ~ 0
EN_W2B
Text Label 3950 1500 0    50   ~ 0
ER_W2B
Wire Wire Line
	2800 1300 2600 1300
Wire Wire Line
	2600 1300 2600 1400
$Comp
L power:GND #PWR0101
U 1 1 639093A1
P 2600 1550
F 0 "#PWR0101" H 2600 1300 50  0001 C CNN
F 1 "GND" H 2605 1377 50  0000 C CNN
F 2 "" H 2600 1550 50  0001 C CNN
F 3 "" H 2600 1550 50  0001 C CNN
	1    2600 1550
	1    0    0    -1  
$EndComp
Wire Wire Line
	2800 1500 2600 1500
Connection ~ 2600 1500
Wire Wire Line
	2600 1500 2600 1550
Wire Wire Line
	2800 1400 2600 1400
Connection ~ 2600 1400
Wire Wire Line
	2600 1400 2600 1500
Text Label 2250 1100 0    50   ~ 0
DAT_2W[0..7]
Entry Wire Line
	1700 1200 1800 1100
Entry Wire Line
	1800 1200 1900 1100
Entry Wire Line
	1500 1200 1600 1100
Entry Wire Line
	1600 1200 1700 1100
Entry Wire Line
	2100 1200 2200 1100
Entry Wire Line
	2200 1200 2300 1100
Entry Wire Line
	1900 1200 2000 1100
Entry Wire Line
	2000 1200 2100 1100
Wire Wire Line
	1500 1200 1500 1700
Text Label 1500 1650 1    50   ~ 0
DAT_2W0
Wire Wire Line
	1600 1200 1600 1700
Text Label 1600 1650 1    50   ~ 0
DAT_2W1
Wire Wire Line
	1700 1200 1700 1700
Text Label 1700 1650 1    50   ~ 0
DAT_2W2
Wire Wire Line
	1800 1200 1800 1700
Text Label 1800 1650 1    50   ~ 0
DAT_2W3
Wire Wire Line
	1900 1200 1900 1700
Text Label 1900 1650 1    50   ~ 0
DAT_2W4
Wire Wire Line
	2000 1200 2000 1700
Text Label 2000 1650 1    50   ~ 0
DAT_2W5
Wire Wire Line
	2100 1200 2100 1700
Text Label 2100 1650 1    50   ~ 0
DAT_2W6
Wire Wire Line
	2200 1200 2200 1700
Text Label 2200 1650 1    50   ~ 0
DAT_2W7
Wire Wire Line
	1500 1700 1600 1700
Connection ~ 1600 1700
Wire Wire Line
	1600 1700 1700 1700
Connection ~ 1700 1700
Wire Wire Line
	1700 1700 1800 1700
Connection ~ 1800 1700
Wire Wire Line
	1800 1700 1900 1700
Connection ~ 1900 1700
Wire Wire Line
	1900 1700 2000 1700
Connection ~ 2000 1700
Wire Wire Line
	2000 1700 2100 1700
Connection ~ 2100 1700
Wire Wire Line
	2100 1700 2200 1700
Wire Wire Line
	2200 1800 2200 1700
Connection ~ 2200 1700
$Comp
L power:GND #PWR0102
U 1 1 6390ACF0
P 2200 1800
F 0 "#PWR0102" H 2200 1550 50  0001 C CNN
F 1 "GND" H 2205 1627 50  0000 C CNN
F 2 "" H 2200 1800 50  0001 C CNN
F 3 "" H 2200 1800 50  0001 C CNN
	1    2200 1800
	1    0    0    -1  
$EndComp
NoConn ~ 2800 1200
NoConn ~ 4800 1200
NoConn ~ 5800 1100
NoConn ~ 5800 1250
NoConn ~ 5800 1400
NoConn ~ 5800 1500
$Sheet
S 2000 4000 1000 1000
U 63912954
F0 "Power_Supply" 50
F1 "psu.sch" 50
$EndSheet
Wire Bus Line
	1600 1100 2800 1100
$EndSCHEMATC
