index	block	reg address	reg link	reg name	field name	field width	field offset	field position	field access	field formula	isdeterministic	type	istestmode	isotp	otpowner	otpkey	readback value	hw reset value	comments	
1	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
3	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
4	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
5	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO5	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
6	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO6	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
7	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO7	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
8	VIRTUAL	0X1080	html	VIRTUAL_STATUS_STATUS_A	STA_GPIO8	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
9	VIRTUAL	0X1081	html	VIRTUAL_STATUS_STATUS_B	STA_GPIO9	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
10	VIRTUAL	0X1081	html	VIRTUAL_STATUS_STATUS_B	STA_GPIO10	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
11	VIRTUAL	0X1081	html	VIRTUAL_STATUS_STATUS_B	STA_GPIO11	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
12	VIRTUAL	0X1081	html	VIRTUAL_STATUS_STATUS_B	STA_GPIO12	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
13	VIRTUAL	0X1081	html	VIRTUAL_STATUS_STATUS_B	STA_PMIC_ON	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
14	FABRIC	0X3200	html	FABRIC_AHB_FABRIC_RMWU_MAIN_EN	RMWU_MAIN_EN	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
15	FABRIC	0X3201	html	FABRIC_AHB_FABRIC_RMWU_MODE	RMWU_MODE	2	0	1:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
16	FABRIC	0X3202	html	FABRIC_AHB_FABRIC_RMWU_WRMASK	RMWU_WRMASK	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
17	FABRIC	0X3208	html	FABRIC_AHB_FABRIC_CONTROL	REG_ACC_FAIL_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
18	FABRIC	0X3209	html	FABRIC_AHB_FABRIC_STATUS	REG_ACC_FAIL_INFO	3	1	3:1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
19	FABRIC	0X3209	html	FABRIC_AHB_FABRIC_STATUS	REG_ACC_FAIL_MASTER	4	4	7:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
20	FABRIC	0X320A	html	FABRIC_AHB_FABRIC_STATUS1	REG_ACC_FAIL_SLAVE	6	0	5:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
21	FABRIC	0X320B	html	FABRIC_AHB_FABRIC_STATUS2	REG_ACC_FAIL_ADDR_MSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
22	FABRIC	0X320C	html	FABRIC_AHB_FABRIC_STATUS3	REG_ACC_FAIL_ADDR_LSB	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
23	SYS_CTRL	0X3300	html	SYS_CTRL_FLL_CFG_FLLDACSH_REG	START_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_START_H_1	SOO	0X1	
24	SYS_CTRL	0X3301	html	SYS_CTRL_FLL_CFG_FLLDACSL_REG	START_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_START_L_2	SOO	0X2C	
25	SYS_CTRL	0X3302	html	SYS_CTRL_FLL_CFG_FLL_CFG1_REG	FLL_AON	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_FLL_AON_3	SOO	0X0	
26	SYS_CTRL	0X3302	html	SYS_CTRL_FLL_CFG_FLL_CFG1_REG	D_SEL_DCDC_CLK	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_D_SEL_DCDC_CLK_3	SOO	0X0	
27	SYS_CTRL	0X3302	html	SYS_CTRL_FLL_CFG_FLL_CFG1_REG	FLL_ON_32MEG	1	2	2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_FLL_ON_32MEG_3	SOO	0X0	
28	SYS_CTRL	0X3302	html	SYS_CTRL_FLL_CFG_FLL_CFG1_REG	D_DOUBLE_DCDC_96MEG	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_D_DOUBLE_DCDC_96MEG_3	SOO	0X0	
29	SYS_CTRL	0X3303	html	SYS_CTRL_FLL_CFG_FLLCTRL_REG	REF_CLK_SEL	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
30	SYS_CTRL	0X3303	html	SYS_CTRL_FLL_CFG_FLLCTRL_REG	MULT_MINUS_ONE	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
31	SYS_CTRL	0X3304	html	SYS_CTRL_FLL_CFG_FLLDAC_STATUSL_REG	DAC_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X2C	
32	SYS_CTRL	0X3305	html	SYS_CTRL_FLL_CFG_FLLDAC_STATUSH_REG	DAC_H	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X1	
33	SYS_CTRL	0X3306	html	SYS_CTRL_FLL_CFG_FLLSTATUS_REG	FLL_LCK	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
34	SYS_CTRL	0X3306	html	SYS_CTRL_FLL_CFG_FLLSTATUS_REG	FLL_EN	1	1	1	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
35	SYS_CTRL	0X3308	html	SYS_CTRL_FLL_CFG_FLL_LOW_LIMIT_DACSH_REG	START_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_START_H_4	SOO	0X0	
36	SYS_CTRL	0X3309	html	SYS_CTRL_FLL_CFG_FLL_LOW_LIMIT_DACSL_REG	START_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_START_L_5	SOO	0X0	
37	SYS_CTRL	0X330A	html	SYS_CTRL_FLL_CFG_FLL_UP_LIMIT_DACSH_REG	START_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_START_H_6	SOO	0X1	
38	SYS_CTRL	0X330B	html	SYS_CTRL_FLL_CFG_FLL_UP_LIMIT_DACSL_REG	START_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_START_L_7	SOO	0XFF	
39	SYS_CTRL	0X330C	html	SYS_CTRL_FLL_CFG_FLL_CFG	RES	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_RES_8	SOO	0X0	
40	SYS_CTRL	0X330D	html	SYS_CTRL_FLL_CFG_FLLFRQDIV_REG	FREQ_TUNE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_FREQ_TUNE_9	SOO	0X1F	
41	SYS_CTRL	0X3320	html	SYS_CTRL_SFSM_BG_EN_TO_IREF_EN_CNT_REG	TIMER	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TIMER_10	SOO	0XFF	
42	SYS_CTRL	0X3321	html	SYS_CTRL_SFSM_BG_INIT_FS_CNT_REG	TIMER	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TIMER_11	SOO	0XFF	
43	SYS_CTRL	0X3322	html	SYS_CTRL_SFSM_BG_FS_CNT_REG	TIMER	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TIMER_12	SOO	0XFF	
44	SYS_CTRL	0X3323	html	SYS_CTRL_SFSM_IREF_CNT_REG	TIMER	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TIMER_13	SOO	0XFF	
45	SYS_CTRL	0X3324	html	SYS_CTRL_SFSM_BANDGAP_CTRL_REG	GRANA_REF_BIAS_FG	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_REF_BIAS_FG_14	SOO	0X2	
46	SYS_CTRL	0X3324	html	SYS_CTRL_SFSM_BANDGAP_CTRL_REG	GRANA_REF_TM_NTAT	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_REF_TM_NTAT_14	SOO	0X0	
47	SYS_CTRL	0X3324	html	SYS_CTRL_SFSM_BANDGAP_CTRL_REG	GRANA_REF_TC_NTAT	3	4	6:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_REF_TC_NTAT_14	SOO	0X7	
48	SYS_CTRL	0X3324	html	SYS_CTRL_SFSM_BANDGAP_CTRL_REG	GRANA_REF_VREG_FORCE_OFF	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_REF_VREG_FORCE_OFF_14	SOO	0X0	
49	SYS_CTRL	0X3325	html	SYS_CTRL_SFSM_BANDGAP_DBG2_REG	GRANA_REF_EN_EXT_BIAS	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
50	SYS_CTRL	0X3325	html	SYS_CTRL_SFSM_BANDGAP_DBG2_REG	GRANA_REF_BUF_LEAK_TST_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
51	SYS_CTRL	0X3325	html	SYS_CTRL_SFSM_BANDGAP_DBG2_REG	GRANA_REF_BUF_FB_SW	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
52	SYS_CTRL	0X3325	html	SYS_CTRL_SFSM_BANDGAP_DBG2_REG	IREF_AVAIL_BYP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
53	SYS_CTRL	0X3326	html	SYS_CTRL_SFSM_GRANA_REF_DFT	GRANA_REF_DFT	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
54	SYS_CTRL	0X3327	html	SYS_CTRL_SFSM_GRANA_REF_SPARE	GRANA_REF_SPARE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
55	SYS_CTRL	0X3328	html	SYS_CTRL_SFSM_GRANA_REF_VREG_VSEL	GRANA_REF_VREG_VSEL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
56	SYS_CTRL	0X3329	html	SYS_CTRL_SFSM_BANDGAP_DBG3_REG	TST_REF_REFBUF_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
57	SYS_CTRL	0X3329	html	SYS_CTRL_SFSM_BANDGAP_DBG3_REG	TST_REF_IREF_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
58	SYS_CTRL	0X3329	html	SYS_CTRL_SFSM_BANDGAP_DBG3_REG	TST_REF_TST_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
59	SYS_CTRL	0X3329	html	SYS_CTRL_SFSM_BANDGAP_DBG3_REG	TST_REF_FS_A	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
60	SYS_CTRL	0X332A	html	SYS_CTRL_SFSM_BG_STATUS_REG	VREF_AVAIL	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
61	SYS_CTRL	0X332A	html	SYS_CTRL_SFSM_BG_STATUS_REG	VREF_TRIMMED	1	1	1	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
62	SYS_CTRL	0X332A	html	SYS_CTRL_SFSM_BG_STATUS_REG	IREF_AVAIL	1	2	2	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
63	SYS_CTRL	0X332D	html	SYS_CTRL_SFSM_GRANA_REF_TRIM_VBG_REG	GRANA_REF_TRIM_VBG	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_REF_TRIM_VBG_15	SOO	0X34	
64	SYS_CTRL	0X332E	html	SYS_CTRL_SFSM_GRANA_VREF_TRIM_VREF_REG	GRANA_VREF_TRIM_VREF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_VREF_TRIM_VREF_16	SOO	0X80	
65	SYS_CTRL	0X332F	html	SYS_CTRL_SFSM_GRANA_REF_TRIM_IREF_REG	GRANA_REF_TRIM_IREF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_REF_TRIM_IREF_17	SOO	0X80	
66	SYS_CTRL	0X3340	html	SYS_CTRL_SYS_MISC_CTRL_UVLO_CTRL_REG	UVLO_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_UVLO_EN_18	SOO	0X0	
67	SYS_CTRL	0X3340	html	SYS_CTRL_SYS_MISC_CTRL_UVLO_CTRL_REG	GRANA_UVLO_EN_TST	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRANA_UVLO_EN_TST_18	SOO	0X0	
68	SYS_CTRL	0X3340	html	SYS_CTRL_SYS_MISC_CTRL_UVLO_CTRL_REG	UVLO_THR	4	2	5:2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_UVLO_THR_18	SOO	0X4	
69	SYS_CTRL	0X3341	html	SYS_CTRL_SYS_MISC_CTRL_PMIC_STATE_CFG_REG	FSM_ALIVE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
70	SYS_CTRL	0X3341	html	SYS_CTRL_SYS_MISC_CTRL_PMIC_STATE_CFG_REG	FSM_RES	7	1	7:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
71	SYS_CTRL	0X3342	html	SYS_CTRL_SYS_MISC_CTRL_UCE_CTRL_REG	NVM_LOAD_REQ	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
72	SYS_CTRL	0X3342	html	SYS_CTRL_SYS_MISC_CTRL_UCE_CTRL_REG	COLD_OFF_REQ	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
73	SYS_CTRL	0X3342	html	SYS_CTRL_SYS_MISC_CTRL_UCE_CTRL_REG	RES_REQ	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
74	SYS_CTRL	0X3342	html	SYS_CTRL_SYS_MISC_CTRL_UCE_CTRL_REG	RES1_REQ	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
75	SYS_CTRL	0X3342	html	SYS_CTRL_SYS_MISC_CTRL_UCE_CTRL_REG	RES2_REQ	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
76	SYS_CTRL	0X3343	html	SYS_CTRL_SYS_MISC_CTRL_MISC_STATUS_REG	NVM_LOAD_DONE	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
77	SYS_CTRL	0X3343	html	SYS_CTRL_SYS_MISC_CTRL_MISC_STATUS_REG	NVM_ONGOING	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
78	SYS_CTRL	0X3343	html	SYS_CTRL_SYS_MISC_CTRL_MISC_STATUS_REG	UVLO_CMP_OUT	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
79	SYS_CTRL	0X3344	html	SYS_CTRL_SYS_MISC_CTRL_MISC_STATUS_SPARE_REG	SPARE1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
80	SYS_CTRL	0X3344	html	SYS_CTRL_SYS_MISC_CTRL_MISC_STATUS_SPARE_REG	SPARE2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
81	SYS_CTRL	0X3344	html	SYS_CTRL_SYS_MISC_CTRL_MISC_STATUS_SPARE_REG	SPARE3	6	2	7:2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
82	SYS_CTRL	0X3345	html	SYS_CTRL_SYS_MISC_CTRL_OTP_REV	OTP_REVISION	5	0	4:0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_SYS_CTRL_OTP_REVISION_19	SOO	0X0	
83	SYS_CTRL	0X3345	html	SYS_CTRL_SYS_MISC_CTRL_OTP_REV	OTP_CONSUMER	3	5	7:5	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_SYS_CTRL_OTP_CONSUMER_19	SOO	0X0	
84	SYS_CTRL	0X3346	html	SYS_CTRL_SYS_MISC_CTRL_PLATFORM_ID	PLATFORM_ID	5	0	4:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_SYS_CTRL_PLATFORM_ID_20	SOO	0X0	
85	SYS_CTRL	0X3360	html	SYS_CTRL_TEST_TST_STARTUP_REG	TST_NVM_LOAD_DONE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
86	SYS_CTRL	0X3361	html	SYS_CTRL_TEST_TST_FREQ_SEL0_REG	TST_SEL0_CLK	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
87	SYS_CTRL	0X3362	html	SYS_CTRL_TEST_TST_FREQ_SEL1_REG	TST_SEL1_CLK	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
88	SYS_CTRL	0X3363	html	SYS_CTRL_TEST_TST_COUNT0_CTRL_REG	TST_COUNT0_RESET	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
89	SYS_CTRL	0X3363	html	SYS_CTRL_TEST_TST_COUNT0_CTRL_REG	TST_COUNT0_ENABLE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
90	SYS_CTRL	0X3363	html	SYS_CTRL_TEST_TST_COUNT0_CTRL_REG	TST_COUNT0_REF_CLK_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
91	SYS_CTRL	0X3363	html	SYS_CTRL_TEST_TST_COUNT0_CTRL_REG	TST_COUNT0_ALT_REF_CLK	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
92	SYS_CTRL	0X3364	html	SYS_CTRL_TEST_TST_COUNT01_TIME_REG	TST_COUNT0_TIME_H	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
93	SYS_CTRL	0X3365	html	SYS_CTRL_TEST_TST_COUNT00_TIME_REG	TST_COUNT0_TIME_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
94	SYS_CTRL	0X3366	html	SYS_CTRL_TEST_TST_COUNT0_0_REG	TST_COUNT0_0	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
95	SYS_CTRL	0X3367	html	SYS_CTRL_TEST_TST_COUNT0_1_REG	TST_COUNT0_1	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
96	SYS_CTRL	0X3368	html	SYS_CTRL_TEST_TST_COUNT0_2_REG	TST_COUNT0_2	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
97	SYS_CTRL	0X3369	html	SYS_CTRL_TEST_TST_COUNT1_CTRL_REG	TST_COUNT1_RESET	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
98	SYS_CTRL	0X3369	html	SYS_CTRL_TEST_TST_COUNT1_CTRL_REG	TST_COUNT1_ENABLE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
99	SYS_CTRL	0X3369	html	SYS_CTRL_TEST_TST_COUNT1_CTRL_REG	TST_COUNT1_REF_CLK_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
100	SYS_CTRL	0X336A	html	SYS_CTRL_TEST_TST_COUNT11_TIME_REG	TST_COUNT1_TIME_H	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
101	SYS_CTRL	0X336B	html	SYS_CTRL_TEST_TST_COUNT10_TIME_REG	TST_COUNT1_TIME_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
102	SYS_CTRL	0X336C	html	SYS_CTRL_TEST_TST_COUNT1_0_REG	TST_COUNT1_0	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
103	SYS_CTRL	0X336D	html	SYS_CTRL_TEST_TST_COUNT1_1_REG	TST_COUNT1_1	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
104	SYS_CTRL	0X336E	html	SYS_CTRL_TEST_TST_COUNT1_2_REG	TST_COUNT1_2	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
105	SYS_CTRL	0X336F	html	SYS_CTRL_TEST_TST_COUNT_CLK_RES	RES0	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
106	SYS_CTRL	0X336F	html	SYS_CTRL_TEST_TST_COUNT_CLK_RES	RES1	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
107	SYS_CTRL	0X3371	html	SYS_CTRL_TEST_TST_SPEEDMON_REG	SPEEDMON0_EN	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
108	SYS_CTRL	0X3371	html	SYS_CTRL_TEST_TST_SPEEDMON_REG	SPEEDMON1_EN	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
109	SYS_CTRL	0X337A	html	SYS_CTRL_TEST_TST_TMP_TUNE_REG	T_TUNE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
110	SYS_CTRL	0X337B	html	SYS_CTRL_TEST_TST_TEMPSAR_CTRL_REG	SEL_SAR_TRIG	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
111	SYS_CTRL	0X337B	html	SYS_CTRL_TEST_TST_TEMPSAR_CTRL_REG	SAR_BYPASS	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
112	SYS_CTRL	0X337B	html	SYS_CTRL_TEST_TST_TEMPSAR_CTRL_REG	T_TEST	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
113	SYS_CTRL	0X337B	html	SYS_CTRL_TEST_TST_TEMPSAR_CTRL_REG	COMP_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
114	SYS_CTRL	0X337C	html	SYS_CTRL_TEST_TST_TEMPSAR_DATA_REG	TEMP_SENS_TEST_DATA	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
115	SYS_CTRL	0X337D	html	SYS_CTRL_TEST_TST_TEMP_COMP_DATA_REG	TEMP_SENS_COMP_DATA	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
116	SYS_CTRL	0X3380	html	SYS_CTRL_DEBUG_GRANA_TEST_MUX_EN_REG	MUX_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
117	SYS_CTRL	0X3381	html	SYS_CTRL_DEBUG_GRANA_TEST_MUX_SEL_REG	MUX_SEL	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
118	SYS_CTRL	0X338F	html	SYS_CTRL_DEBUG_GRANA_TEST_MUX_TOP_EN_REG	MUX_TOP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
119	SYS_CTRL	0X3390	html	SYS_CTRL_DEBUG_GRANA_TEST_MUX_TOP_SEL_REG	MUX_TOP_SEL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
120	SYS_CTRL	0X33A0	html	SYS_CTRL_THERM_TEMPSENSCTL1_REG	TS_ACTIVEFRQS	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TS_ACTIVEFRQS_21	SOO	0X1	
121	SYS_CTRL	0X33A0	html	SYS_CTRL_THERM_TEMPSENSCTL1_REG	TS_EN_RISE_MEAS	1	3	3	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TS_EN_RISE_MEAS_21	SOO	0X0	
122	SYS_CTRL	0X33A0	html	SYS_CTRL_THERM_TEMPSENSCTL1_REG	TS_SAR_REG_UP_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TS_SAR_REG_UP_EN_21	SOO	0X0	
123	SYS_CTRL	0X33A1	html	SYS_CTRL_THERM_TEMPSENSCTL2_REG	TS_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
124	SYS_CTRL	0X33A1	html	SYS_CTRL_THERM_TEMPSENSCTL2_REG	TS_AVG_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
125	SYS_CTRL	0X33A1	html	SYS_CTRL_THERM_TEMPSENSCTL2_REG	TS_AVG	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
126	SYS_CTRL	0X33A1	html	SYS_CTRL_THERM_TEMPSENSCTL2_REG	TS_MAX_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
127	SYS_CTRL	0X33A1	html	SYS_CTRL_THERM_TEMPSENSCTL2_REG	HW_SDWN_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
128	SYS_CTRL	0X33A1	html	SYS_CTRL_THERM_TEMPSENSCTL2_REG	SW_SDWN_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
129	SYS_CTRL	0X33A1	html	SYS_CTRL_THERM_TEMPSENSCTL2_REG	LH_THRSLD_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
130	SYS_CTRL	0X33A2	html	SYS_CTRL_THERM_TEMPMEASRSLT_REG	TSMEAS	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
131	SYS_CTRL	0X33A3	html	SYS_CTRL_THERM_TEMPMAXRSLT_REG	TSMAXMEAS	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
132	SYS_CTRL	0X33A4	html	SYS_CTRL_THERM_TEMPTHRSLDLOW_REG	THRESHOLDLOW	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
133	SYS_CTRL	0X33A5	html	SYS_CTRL_THERM_TEMPTHRSLDHIGH_REG	THRESHOLDHIGH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
134	SYS_CTRL	0X33A6	html	SYS_CTRL_THERM_TEMPTHRSLDSW_REG	THRESHOLDSW	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XCD	
135	SYS_CTRL	0X33A7	html	SYS_CTRL_THERM_TEMPTHRSLDHW_REG	THRESHOLDHW	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XE5	
136	SYS_CTRL	0X33A8	html	SYS_CTRL_THERM_TEMPCAL_REG	TEMPCALIB	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_TEMPCALIB_22	SOO	0X0	
137	SYS_CTRL	0X33C0	html	SYS_CTRL_CCU_CFG_CCU_CFG_CLK_RTC_REG	SLOW_CLK_SRC	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
138	SYS_CTRL	0X33C1	html	SYS_CTRL_CCU_CFG_CCU_CFG_CLK_MAIN_REG	FAST_CLK_MAIN_OFF	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
139	SYS_CTRL	0X33C1	html	SYS_CTRL_CCU_CFG_CCU_CFG_CLK_MAIN_REG	FAST_CLK_MAIN_AON	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
140	SYS_CTRL	0X33C2	html	SYS_CTRL_CCU_CFG_CCU_CFG_32K_REG	CLK_32K_OFF	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
141	SYS_CTRL	0X33C3	html	SYS_CTRL_CCU_CFG_CLK_GEN_DIG_STROBE_GEN_CFG_0	GRAY_N_BIN_STROBE_SCHEME	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_GRAY_N_BIN_STROBE_SCHEME_23	SOO	0X1	
142	SYS_CTRL	0X33C3	html	SYS_CTRL_CCU_CFG_CLK_GEN_DIG_STROBE_GEN_CFG_0	BLOCK_GCLK_STROBES	1	1	1	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_BLOCK_GCLK_STROBES_23	SOO	0X0	
143	SYS_CTRL	0X33C4	html	SYS_CTRL_CCU_CFG_CLK_REQ_CHICKEN_BUS_0	CLK_REQ_CHICKEN_BUS_0	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_CLK_REQ_CHICKEN_BUS_0_24	SOO	0XFF	
144	SYS_CTRL	0X33C5	html	SYS_CTRL_CCU_CFG_CLK_REQ_CHICKEN_BUS_1	CLK_REQ_CHICKEN_BUS_1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_CLK_REQ_CHICKEN_BUS_1_25	SOO	0XFF	
145	SYS_CTRL	0X33C6	html	SYS_CTRL_CCU_CFG_CLK_REQ_CHICKEN_BUS_2	CLK_REQ_CHICKEN_BUS_2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_SYS_CTRL_CLK_REQ_CHICKEN_BUS_2_26	SOO	0XFF	
146	OTP_SLV	0X4000	html	OTP_SLV_OTP_CFG0	PTR	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
147	OTP_SLV	0X4000	html	OTP_SLV_OTP_CFG0	PTC	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
148	OTP_SLV	0X4001	html	OTP_SLV_OTP_CFG1	PTM	4	0	3:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
149	OTP_SLV	0X4001	html	OTP_SLV_OTP_CFG1	AUTO_INCR_WR	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
150	OTP_SLV	0X4001	html	OTP_SLV_OTP_CFG1	AUTO_INCR_RD	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
151	OTP_SLV	0X4002	html	OTP_SLV_OTP_CFG2	ALLOW_DST	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_OTP_SLV_ALLOW_DST_27	SOO	0X0	
152	OTP_SLV	0X4002	html	OTP_SLV_OTP_CFG2	PCLK	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	design	OTP_OTP_SLV_PCLK_27	SOO	0X0	
153	OTP_SLV	0X4008	html	OTP_SLV_OTP_ADDR_LO	ADDR_LO	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
154	OTP_SLV	0X4009	html	OTP_SLV_OTP_ADDR_HI	ADDR_HI	4	0	3:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
155	OTP_SLV	0X4010	html	OTP_SLV_OTP_DATA0	DATA0	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
156	OTP_SLV	0X4011	html	OTP_SLV_OTP_DATA1	DATA1	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
157	OTP_SLV	0X4012	html	OTP_SLV_OTP_DATA2	DATA2	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
158	OTP_SLV	0X4013	html	OTP_SLV_OTP_DATA3	DATA3	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
159	OTP_SLV	0X4020	html	OTP_SLV_OTP_CMD	SINGLE_WRITE	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
160	OTP_SLV	0X4020	html	OTP_SLV_OTP_CMD	SINGLE_READ	1	2	2	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
161	OTP_SLV	0X4020	html	OTP_SLV_OTP_CMD	FULL_READ	1	5	5	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
162	OTP_SLV	0X4020	html	OTP_SLV_OTP_CMD	FULL_READ_CRC	1	6	6	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
163	OTP_SLV	0X4021	html	OTP_SLV_OTP_CM0P_CMD	FORCE_CE	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
164	OTP_SLV	0X4022	html	OTP_SLV_OTP_CRC	CRC	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
165	OTP_SLV	0X4028	html	OTP_SLV_OTP_DEBUG0	OTP_STATE	5	0	4:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
166	OTP_SLV	0X4029	html	OTP_SLV_OTP_DEBUG1	CORE_STATE	4	0	3:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
167	OTP_SLV	0X4029	html	OTP_SLV_OTP_DEBUG1	OTP_PROGRAMMED	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
168	OTP_SLV	0X402C	html	OTP_SLV_OTP_ATE0	MINOR_TP_VERSION	4	0	3:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_MINOR_TP_VERSION_28	SOO	0X0	
169	OTP_SLV	0X402C	html	OTP_SLV_OTP_ATE0	MAJOR_TP_VERSION	4	4	7:4	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_MAJOR_TP_VERSION_28	SOO	0X0	
170	OTP_SLV	0X402D	html	OTP_SLV_OTP_ATE1	LCK0	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_LCK0_29	SOO	0X0	
171	OTP_SLV	0X402E	html	OTP_SLV_OTP_ATE2	LCK1	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_LCK1_30	SOO	0X0	
172	OTP_SLV	0X402F	html	OTP_SLV_OTP_ATE3	TEST	8	0	7:0	RW	NA	FALSE	T	TRUE	TRUE	trim	OTP_OTP_SLV_TEST_31	SOO	0X0	
173	OTP_SLV	0X4037	html	OTP_SLV_OTP_ATE_MAP_READ	READ_EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
174	OTP_SLV	0X4038	html	OTP_SLV_OTP_ATE_MAP0	ATE_MAP_ADD_LSB	8	0	7:0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
175	OTP_SLV	0X4039	html	OTP_SLV_OTP_ATE_MAP1	ATE_MAP_ADD_MSB	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
176	OTP_SLV	0X403A	html	OTP_SLV_OTP_ATE_MAP2	ATE_MAP_REGMSK	8	0	7:0	RU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
177	OTP_SLV	0X403B	html	OTP_SLV_OTP_ATE_MAP3	ATE_MAP_DUMMY	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
178	VR_CTRL	0X4100	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO1	MODELDO1	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
179	VR_CTRL	0X4100	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO1	LDO1DIS_PLD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
180	VR_CTRL	0X4100	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO1	LDO1USE_VOK_STARTUP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
181	VR_CTRL	0X4100	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO1	LDO1LDO_IS_ON	1	5	5	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
182	VR_CTRL	0X4101	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO2	MODELDO2	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
183	VR_CTRL	0X4101	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO2	LDO2DIS_PLD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
184	VR_CTRL	0X4101	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO2	LDO2USE_VOK_STARTUP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
185	VR_CTRL	0X4101	html	VR_CTRL_APC_VR_CTRL_VPROGCNTLDO2	LDO2LDO_IS_ON	1	5	5	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
186	VR_CTRL	0X4102	html	VR_CTRL_APC_VR_CTRL_LDO1VSEL_REG	LDO1VSEL	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_LDO1VSEL_32	SOO	0X6E	
187	VR_CTRL	0X4103	html	VR_CTRL_APC_VR_CTRL_LDO2VSEL_REG	LDO2VSEL	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_LDO2VSEL_33	SOO	0X2	
188	VR_CTRL	0X4104	html	VR_CTRL_APC_VR_CTRL_LDO2LP_FILTER_REG	LDO2TUNE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
189	VR_CTRL	0X4104	html	VR_CTRL_APC_VR_CTRL_LDO2LP_FILTER_REG	LDO2RES_CFG	7	1	7:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
190	VR_CTRL	0X4105	html	VR_CTRL_APC_VR_CTRL_LDO1TEST_REG	LDO1TEST_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
191	VR_CTRL	0X4105	html	VR_CTRL_APC_VR_CTRL_LDO1TEST_REG	LDO1TEST_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
192	VR_CTRL	0X4105	html	VR_CTRL_APC_VR_CTRL_LDO1TEST_REG	LDO1TEST_LEAK	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
193	VR_CTRL	0X4105	html	VR_CTRL_APC_VR_CTRL_LDO1TEST_REG	LDO1TEST_LIMIT_CMP_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
194	VR_CTRL	0X4106	html	VR_CTRL_APC_VR_CTRL_LDO2TEST_REG	LDO2TEST_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
195	VR_CTRL	0X4106	html	VR_CTRL_APC_VR_CTRL_LDO2TEST_REG	LDO2TEST_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
196	VR_CTRL	0X4106	html	VR_CTRL_APC_VR_CTRL_LDO2TEST_REG	LDO2TEST_LEAK	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
197	VR_CTRL	0X4106	html	VR_CTRL_APC_VR_CTRL_LDO2TEST_REG	LDO2TEST_LIMIT_CMP_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
198	VR_CTRL	0X4107	html	VR_CTRL_APC_VR_CTRL_LDO1START_UP_TIMER_REG	LDO1START_UP_TIMER_DELAY	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_LDO1START_UP_TIMER_DELAY_34	SOO	0X21	
199	VR_CTRL	0X4108	html	VR_CTRL_APC_VR_CTRL_LDO2START_UP_TIMER_REG	LDO2START_UP_TIMER_DELAY	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_LDO2START_UP_TIMER_DELAY_35	SOO	0X9	
200	VR_CTRL	0X4109	html	VR_CTRL_APC_VR_CTRL_VSWITCH0CNT_REG	VSWITCH0_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
201	VR_CTRL	0X4109	html	VR_CTRL_APC_VR_CTRL_VSWITCH0CNT_REG	VSWITCH0_PULLDOWN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
202	VR_CTRL	0X410A	html	VR_CTRL_APC_VR_CTRL_VSWITCH1CNT_REG	VSWITCH1_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
203	VR_CTRL	0X410A	html	VR_CTRL_APC_VR_CTRL_VSWITCH1CNT_REG	VSWITCH1_PULLDOWN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
204	VR_CTRL	0X410B	html	VR_CTRL_APC_VR_CTRL_VSWITCH0TEST_REG	VSWITCH0TEST_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
205	VR_CTRL	0X410B	html	VR_CTRL_APC_VR_CTRL_VSWITCH0TEST_REG	VSWITCH0TEST_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
206	VR_CTRL	0X410C	html	VR_CTRL_APC_VR_CTRL_VSWITCH1TEST_REG	VSWITCH1TEST_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
207	VR_CTRL	0X410C	html	VR_CTRL_APC_VR_CTRL_VSWITCH1TEST_REG	VSWITCH1TEST_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
208	VR_CTRL	0X410D	html	VR_CTRL_APC_VR_CTRL_VSWITCH0STEP_TIME_REG	VSWITCH0_STEP_TIME	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_VSWITCH0_STEP_TIME_36	SOO	0X50	
209	VR_CTRL	0X410E	html	VR_CTRL_APC_VR_CTRL_VSWITCH1STEP_TIME_REG	VSWITCH1_STEP_TIME	7	0	6:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_VSWITCH1_STEP_TIME_37	SOO	0X50	
210	VR_CTRL	0X410F	html	VR_CTRL_APC_VR_CTRL_VLDOCNT_REG	VPMIC_VSEL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_VPMIC_VSEL_38	SOO	0X4	
211	VR_CTRL	0X410F	html	VR_CTRL_APC_VR_CTRL_VLDOCNT_REG	VPMIC_IN_SEL	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_VR_CTRL_VPMIC_IN_SEL_38	SOO	0X0	
212	VR_CTRL	0X410F	html	VR_CTRL_APC_VR_CTRL_VLDOCNT_REG	MODEVPMIC	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_VR_CTRL_MODEVPMIC_38	SOO	0X0	
213	VR_CTRL	0X4110	html	VR_CTRL_APC_VR_CTRL_VSWITCHCNT_REG	VSWITCH_MIN_STEP_TIME	5	0	4:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_VR_CTRL_VSWITCH_MIN_STEP_TIME_39	SOO	0X2	
214	VR_CTRL	0X4111	html	VR_CTRL_APC_VR_CTRL_VTEST_REG	FORCE_OFF	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
215	VR_CTRL	0X4111	html	VR_CTRL_APC_VR_CTRL_VTEST_REG	FORCE_CLK_REQ	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
216	VR_CTRL	0X4111	html	VR_CTRL_APC_VR_CTRL_VTEST_REG	GRLDO_MUX_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
217	VR_CTRL	0X4111	html	VR_CTRL_APC_VR_CTRL_VTEST_REG	GRLDO_MUX_CFG	2	3	4:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
218	BUCB_VRC1	0X5007	html	BUCB_VRC1_VR_CTRL_DVS_FAST_REG	DVS_FAST_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
219	BUCB_VRC1	0X5008	html	BUCB_VRC1_VR_CTRL_DVS_SLOW_REG	DVS_SLOW_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
220	BUCB_VRC1	0X5009	html	BUCB_VRC1_VR_CTRL_DVS_DECAY_REG	DVS_DECAY_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
221	BUCB_VRC1	0X500A	html	BUCB_VRC1_VR_CTRL_DVS_WP_REG	WP	3	0	2:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
222	BUCB_VRC1	0X500A	html	BUCB_VRC1_VR_CTRL_DVS_WP_REG	DVS_WP_RAMP	2	3	4:3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
223	BUCB_VRC1	0X500B	html	BUCB_VRC1_VR_CTRL_DVS_PS_REG	DVS_PS_MODE	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
224	BUCB_VRC1	0X500B	html	BUCB_VRC1_VR_CTRL_DVS_PS_REG	DVS_PS_STDBY	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
225	BUCB_VRC1	0X500B	html	BUCB_VRC1_VR_CTRL_DVS_PS_REG	DVS_PS_ON	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
226	BUCB_VRC1	0X5016	html	BUCB_VRC1_VR_MON_VOUT_REG	VOUT	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
227	BUCB_VRC1	0X5031	html	BUCB_VRC1_VR_CTRL_VID_SETTING_REG	VID_SETTING_VID	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
228	BUCB_VRC1	0X5032	html	BUCB_VRC1_VR_CTRL_PWR_STATE_REG	PWR_STATE_MODE	6	0	5:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
229	BUCB_VRC1	0X5032	html	BUCB_VRC1_VR_CTRL_PWR_STATE_REG	PWR_STATE_STDBY	1	6	6	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
230	BUCB_VRC1	0X5032	html	BUCB_VRC1_VR_CTRL_PWR_STATE_REG	PWR_STATE_ON	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
231	BUCB_VRC1	0X5033	html	BUCB_VRC1_VR_CTRL_VID_OFFSET_REG	VID_OFFSET	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
232	BUCB_VRC1	0X503A	html	BUCB_VRC1_VR_CTRL_WP0_REG	WP0_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
233	BUCB_VRC1	0X503B	html	BUCB_VRC1_VR_CTRL_WP1_REG	WP1_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
234	BUCB_VRC1	0X503C	html	BUCB_VRC1_VR_CTRL_WP2_REG	WP2_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
235	BUCB_VRC1	0X503D	html	BUCB_VRC1_VR_CTRL_WP3_REG	WP3_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
236	BUCB_VRC1	0X503E	html	BUCB_VRC1_VR_CTRL_WP4_REG	WP4_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
237	BUCB_VRC1	0X503F	html	BUCB_VRC1_VR_CTRL_WP5_REG	WP5_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
238	BUCB_VRC1	0X5040	html	BUCB_VRC1_VR_CTRL_WP6_REG	WP6_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
239	BUCB_VRC1	0X5041	html	BUCB_VRC1_VR_CTRL_WP7_REG	WP7_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
240	BUCB_VRC1	0X5042	html	BUCB_VRC1_VR_CTRL_DVS_VID_IF_CFG_REG	DVS_VID_RAMP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
241	BUCB_VRC1	0X5081	html	BUCB_VRC1_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_MODE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
242	BUCB_VRC1	0X5081	html	BUCB_VRC1_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_STDBY	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
243	BUCB_VRC1	0X5081	html	BUCB_VRC1_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_ON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
244	BUCB_VRC1	0X5082	html	BUCB_VRC1_VR_CTRL_RAMP_CTRL_REG	RAMP_CTRL_RAMP	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
245	BUCB_VRC1	0X5082	html	BUCB_VRC1_VR_CTRL_RAMP_CTRL_REG	PLD_DIS	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
246	BUCB_VRC1	0X5084	html	BUCB_VRC1_VR_CTRL_HVSEL_H_REG	HVSEL_VID_H	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
247	BUCB_VRC1	0X5085	html	BUCB_VRC1_VR_CTRL_HVSEL_L_REG	HVSEL_VID_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
248	BUCB_VRC1	0X5086	html	BUCB_VRC1_VR_CTRL_TRIGGER_REG	TRIGGER	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
249	BUCB_VRC1	0X5086	html	BUCB_VRC1_VR_CTRL_TRIGGER_REG	TRIGGER_MASK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
250	BUCB_VRC1	0X5092	html	BUCB_VRC1_VR_CTRL_VID_ACTIVE_H_REG	VID_ACTIVE_H	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
251	BUCB_VRC1	0X5093	html	BUCB_VRC1_VR_CTRL_VID_ACTIVE_L_REG	VID_ACTIVE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
252	BUCB_VRC1	0X5094	html	BUCB_VRC1_VR_CTRL_VID_EFFECTIVE_H_REG	VID_EFFECTIVE_H	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
253	BUCB_VRC1	0X5095	html	BUCB_VRC1_VR_CTRL_VID_EFFECTIVE_L_REG	VID_EFFECTIVE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
254	BUCB_VRC1	0X5096	html	BUCB_VRC1_VR_CTRL_VR_STATUS_REG	STATE	4	0	3:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
255	BUCB_VRC1	0X5096	html	BUCB_VRC1_VR_CTRL_VR_STATUS_REG	VOK	1	4	4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
256	BUCB_VRC1	0X5096	html	BUCB_VRC1_VR_CTRL_VR_STATUS_REG	OC_STAT	1	5	5	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
257	BUCB_VRC1	0X50F0	html	BUCB_VRC1_DEBUG_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
258	BUCB_VRC1	0X50F1	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_1_REG	SEL_STARTUP_CLK_SLOW	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
259	BUCB_VRC1	0X50F1	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_1_REG	EN_ASYNC_SWITCH_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
260	BUCB_VRC1	0X50F1	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_1_REG	FORCE_FAST_SWITCH_OFF	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
261	BUCB_VRC1	0X50F1	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_1_REG	MASK_RESAMPLE_PFM	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
262	BUCB_VRC1	0X50F1	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_1_REG	COMBO_SYNC_SOURCE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
263	BUCB_VRC1	0X50F1	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_1_REG	PWRON_ENABLES_CLK_TREE	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
264	BUCB_VRC1	0X50F1	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_1_REG	EN_500_32_MEAS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
265	BUCB_VRC1	0X50F2	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_2_REG	EN_VID_SAT_TO_1	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
266	BUCB_VRC1	0X50F2	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_2_REG	FORCE_FB_SW_CTRL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
267	BUCB_VRC1	0X50F2	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_2_REG	FB_SW_CTRL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
268	BUCB_VRC1	0X50F2	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_2_REG	ALLOW_SPIF_CLK_REQ	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
269	BUCB_VRC1	0X50F3	html	BUCB_VRC1_DEBUG_CONFIG_VR_CTRL_3_REG	T_PRE_ENABLE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
270	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF0	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
271	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF1	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
272	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF2	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
273	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF3	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
274	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF4	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
275	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF5	1	5	5	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
276	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF6	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
277	BUCB_VRC1	0X50F4	html	BUCB_VRC1_DEBUG_GP_CONFIG_REG	GPCONF7	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
278	BUCB_VRC1	0X50F5	html	BUCB_VRC1_DEBUG_CONFIG_FOLLOW_REG	DEV_ID_FOLLOW	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
279	BUCB_VRC1	0X50F5	html	BUCB_VRC1_DEBUG_CONFIG_FOLLOW_REG	EN_FOLLOW	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
280	BUCB_VRC1	0X50F6	html	BUCB_VRC1_DEBUG_RTCM_AVR_MODE_CFG_REG	CURR_AVERAGING_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
281	BUCB_VRC1	0X50F6	html	BUCB_VRC1_DEBUG_RTCM_AVR_MODE_CFG_REG	SEL_WIN_SAMPLE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
282	BUCB_VRC1	0X50F6	html	BUCB_VRC1_DEBUG_RTCM_AVR_MODE_CFG_REG	MAX_CNT_VAL	5	2	6:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X13	
283	BUCB_VRC1	0X50F7	html	BUCB_VRC1_DEBUG_IOUT_H_REG	IOUT_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
284	BUCB_VRC1	0X50F8	html	BUCB_VRC1_DEBUG_IOUT_L_REG	IOUT_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
285	BUCB_VRC1	0X50F9	html	BUCB_VRC1_DEBUG_IOUT_REG	IOUT	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
286	BUCB_VRC1	0X50FA	html	BUCB_VRC1_DEBUG_IIN_H_REG	IIN_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
287	BUCB_VRC1	0X50FB	html	BUCB_VRC1_DEBUG_IIN_L_REG	IIN_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
288	BUCB_VR1	0X5101	html	BUCB_VR1_CONFIG_PID_DP_P_REG	DP_P_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_DP_P_SIGNIF_40	SOO	0X42	
289	BUCB_VR1	0X5102	html	BUCB_VR1_CONFIG_PID_DP_I_REG	DP_I_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_DP_I_SIGNIF_41	SOO	0X31	
290	BUCB_VR1	0X5103	html	BUCB_VR1_CONFIG_PID_DP_D_REG	DP_D_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_DP_D_SIGNIF_42	SOO	0XC0	
291	BUCB_VR1	0X5104	html	BUCB_VR1_CONFIG_PID_DP_EXP_REG	DP_D_EXP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_DP_D_EXP_43	SOO	0X0	
292	BUCB_VR1	0X5104	html	BUCB_VR1_CONFIG_PID_DP_EXP_REG	DP_I_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR1_DP_I_EXP_43	SOO	0X0	
293	BUCB_VR1	0X5104	html	BUCB_VR1_CONFIG_PID_DP_EXP_REG	DP_P_EXP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR1_DP_P_EXP_43	SOO	0X0	
294	BUCB_VR1	0X5105	html	BUCB_VR1_CONFIG_PID_SP_P_REG	SP_P_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_SP_P_SIGNIF_44	SOO	0X52	
295	BUCB_VR1	0X5106	html	BUCB_VR1_CONFIG_PID_SP_I_REG	SP_I_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_SP_I_SIGNIF_45	SOO	0X4A	
296	BUCB_VR1	0X5107	html	BUCB_VR1_CONFIG_PID_SP_D_REG	SP_D_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_SP_D_SIGNIF_46	SOO	0XB0	
297	BUCB_VR1	0X5108	html	BUCB_VR1_CONFIG_PID_SP_EXP_REG	SP_D_EXP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_SP_D_EXP_47	SOO	0X0	
298	BUCB_VR1	0X5108	html	BUCB_VR1_CONFIG_PID_SP_EXP_REG	SP_I_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR1_SP_I_EXP_47	SOO	0X0	
299	BUCB_VR1	0X5108	html	BUCB_VR1_CONFIG_PID_SP_EXP_REG	SP_P_EXP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR1_SP_P_EXP_47	SOO	0X0	
300	BUCB_VR1	0X5109	html	BUCB_VR1_CONFIG_PID_NL1_P_REG	NLP_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
301	BUCB_VR1	0X5109	html	BUCB_VR1_CONFIG_PID_NL1_P_REG	NLP_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
302	BUCB_VR1	0X510A	html	BUCB_VR1_CONFIG_PID_NL2_P_REG	NLP_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
303	BUCB_VR1	0X510A	html	BUCB_VR1_CONFIG_PID_NL2_P_REG	NLP_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
304	BUCB_VR1	0X510B	html	BUCB_VR1_CONFIG_PID_NL1_I_REG	NLI_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
305	BUCB_VR1	0X510B	html	BUCB_VR1_CONFIG_PID_NL1_I_REG	NLI_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
306	BUCB_VR1	0X510C	html	BUCB_VR1_CONFIG_PID_NL2_I_REG	NLI_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
307	BUCB_VR1	0X510C	html	BUCB_VR1_CONFIG_PID_NL2_I_REG	NLI_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
308	BUCB_VR1	0X510D	html	BUCB_VR1_CONFIG_PID_NL1_D_REG	NLD_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
309	BUCB_VR1	0X510D	html	BUCB_VR1_CONFIG_PID_NL1_D_REG	NLD_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
310	BUCB_VR1	0X510E	html	BUCB_VR1_CONFIG_PID_NL2_D_REG	NLD_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
311	BUCB_VR1	0X510E	html	BUCB_VR1_CONFIG_PID_NL2_D_REG	NLD_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
312	BUCB_VR1	0X510F	html	BUCB_VR1_CONFIG_PID_NL_BLANK1_REG	NLP_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
313	BUCB_VR1	0X510F	html	BUCB_VR1_CONFIG_PID_NL_BLANK1_REG	NLI_BLANK	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
314	BUCB_VR1	0X5110	html	BUCB_VR1_CONFIG_PID_NL_BLANK2_REG	NLD_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
315	BUCB_VR1	0X5111	html	BUCB_VR1_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_P_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
316	BUCB_VR1	0X5111	html	BUCB_VR1_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_I_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
317	BUCB_VR1	0X5111	html	BUCB_VR1_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_D_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
318	BUCB_VR1	0X5111	html	BUCB_VR1_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_P_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
319	BUCB_VR1	0X5111	html	BUCB_VR1_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_I_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
320	BUCB_VR1	0X5111	html	BUCB_VR1_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_D_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
321	BUCB_VR1	0X5111	html	BUCB_VR1_CONFIG_PID_COEFF_TUNING_REG	COEFF_REDUCTION_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
322	BUCB_VR1	0X5112	html	BUCB_VR1_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_6	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
323	BUCB_VR1	0X5112	html	BUCB_VR1_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_5	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
324	BUCB_VR1	0X5112	html	BUCB_VR1_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_4	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
325	BUCB_VR1	0X5112	html	BUCB_VR1_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_3	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
326	BUCB_VR1	0X5112	html	BUCB_VR1_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_2	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
327	BUCB_VR1	0X5112	html	BUCB_VR1_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_1	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
328	BUCB_VR1	0X5113	html	BUCB_VR1_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
329	BUCB_VR1	0X5113	html	BUCB_VR1_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_I	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
330	BUCB_VR1	0X5113	html	BUCB_VR1_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_D	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
331	BUCB_VR1	0X5114	html	BUCB_VR1_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
332	BUCB_VR1	0X5114	html	BUCB_VR1_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_I	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
333	BUCB_VR1	0X5114	html	BUCB_VR1_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_D	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
334	BUCB_VR1	0X5115	html	BUCB_VR1_CONFIG_PID_PID_SAT1_REG	ADC_SAT_HIGH_TH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3F	
335	BUCB_VR1	0X5115	html	BUCB_VR1_CONFIG_PID_PID_SAT1_REG	CF_SAT_HIGH_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
336	BUCB_VR1	0X5116	html	BUCB_VR1_CONFIG_PID_PID_SAT2_REG	CF_SAT_HIGH_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
337	BUCB_VR1	0X5117	html	BUCB_VR1_CONFIG_PID_PID_SAT3_REG	ADC_SAT_LOW_TH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
338	BUCB_VR1	0X5117	html	BUCB_VR1_CONFIG_PID_PID_SAT3_REG	CF_SAT_LOW_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
339	BUCB_VR1	0X5118	html	BUCB_VR1_CONFIG_PID_PID_SAT4_REG	CF_SAT_LOW_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
340	BUCB_VR1	0X5119	html	BUCB_VR1_CONFIG_PID_PID_MIN_ACTION1_REG	MIN_ACTION	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
341	BUCB_VR1	0X5119	html	BUCB_VR1_CONFIG_PID_PID_MIN_ACTION1_REG	MAPPER_REF_HIGH_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
342	BUCB_VR1	0X511A	html	BUCB_VR1_CONFIG_PID_PID_MIN_ACTION2_REG	MAPPER_REF_HIGH_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
343	BUCB_VR1	0X511B	html	BUCB_VR1_CONFIG_PID_HARD_LIMIT_BUCK_REG	HARD_LIMIT_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
344	BUCB_VR1	0X511C	html	BUCB_VR1_CONFIG_PID_MAPPER_OFFSET_REG	MAPPER_OFFSET	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5F	
345	BUCB_VR1	0X511D	html	BUCB_VR1_CONFIG_PID_CONFIG_MAPPER_A_REG	SINGLE_PULSE_BOOST	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
346	BUCB_VR1	0X511D	html	BUCB_VR1_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_QERR_MAP_FB	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
347	BUCB_VR1	0X511D	html	BUCB_VR1_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_HDC_CQ	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
348	BUCB_VR1	0X511D	html	BUCB_VR1_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_MIN_ACTION_CQ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
349	BUCB_VR1	0X511D	html	BUCB_VR1_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_FORCE_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
350	BUCB_VR1	0X511E	html	BUCB_VR1_CONFIG_PID_CONFIG_MAPPER_B_REG	CONFIG_MAPPER_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
351	BUCB_VR1	0X511F	html	BUCB_VR1_CONFIG_PID_CONFIG_MAPPER_C_REG	CONFIG_MAPPER_C	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
352	BUCB_VR1	0X5120	html	BUCB_VR1_CONFIG_PID_BOOST_DC_HI_REG	BOOST_DC_HIGH	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
353	BUCB_VR1	0X5121	html	BUCB_VR1_CONFIG_PID_BOOST_DC_LO_REG	BOOST_DC_LOW	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
354	BUCB_VR1	0X5122	html	BUCB_VR1_CONFIG_PID_INT_EXC_LIMIT_HI_REG	INT_EXC_LIMIT_HIGH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
355	BUCB_VR1	0X5123	html	BUCB_VR1_CONFIG_PID_INT_EXC_LIMIT_LO_REG	INT_EXC_LIMIT_LOW	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
356	BUCB_VR1	0X5124	html	BUCB_VR1_CONFIG_PID_INT_CONST_REG	INT_CONST_INCR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
357	BUCB_VR1	0X5124	html	BUCB_VR1_CONFIG_PID_INT_CONST_REG	TRIG_INTEG_PRESET_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
358	BUCB_VR1	0X5125	html	BUCB_VR1_CONFIG_PID_INT_VAR_UP_REG	INT_VAR_INCR_MAX	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
359	BUCB_VR1	0X5125	html	BUCB_VR1_CONFIG_PID_INT_VAR_UP_REG	INT_VAR_INCR_ALPHA_UP	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
360	BUCB_VR1	0X5126	html	BUCB_VR1_CONFIG_PID_INT_VAR_DOWN_REG	INT_VAR_INCR_MIN	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
361	BUCB_VR1	0X5126	html	BUCB_VR1_CONFIG_PID_INT_VAR_DOWN_REG	INT_VAR_INCR_ALPHA_DOWN	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
362	BUCB_VR1	0X5127	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_1_REG	DOUBLE_SAMPLING_LIMIT	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3F	
363	BUCB_VR1	0X5127	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_1_REG	NS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
364	BUCB_VR1	0X5127	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_1_REG	NOTCH_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
365	BUCB_VR1	0X5128	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_2_REG	QERROR_DIRECT_FB	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
366	BUCB_VR1	0X5128	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_2_REG	QERROR_MAP_DIRECT_FB	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
367	BUCB_VR1	0X5128	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_2_REG	MIN_ACTION_VAR_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
368	BUCB_VR1	0X5128	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_2_REG	SINGLE_PULSE_BOOST_STYLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
369	BUCB_VR1	0X5128	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_2_REG	DISABLE_NL_DURING_RAMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
370	BUCB_VR1	0X5128	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_2_REG	DISABLE_IE_DURING_RAMP	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
371	BUCB_VR1	0X5128	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_2_REG	LOWER_GAIN_DURING_RAMP	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
372	BUCB_VR1	0X5129	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_A_REG	CONFIG_PID_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X20	
373	BUCB_VR1	0X512A	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_B_REG	CONFIG_PID_B_SPARE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
374	BUCB_VR1	0X512A	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_B_REG	MODE_INT_EXC	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
375	BUCB_VR1	0X512A	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_B_REG	CC_DP_INT_PRESET_GODP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
376	BUCB_VR1	0X512A	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_B_REG	CC_DP_INT_PRESET_GOSP	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
377	BUCB_VR1	0X512B	html	BUCB_VR1_CONFIG_PID_CONFIG_VOLTAGE_OK_REG	VOLTAGE_OK_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X14	
378	BUCB_VR1	0X512B	html	BUCB_VR1_CONFIG_PID_CONFIG_VOLTAGE_OK_REG	VOLTAGE_OK_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
379	BUCB_VR1	0X512C	html	BUCB_VR1_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VOK_IF_SIGN_POSITIVE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
380	BUCB_VR1	0X512C	html	BUCB_VR1_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VOK_IF_SIGN_NEGATIVE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
381	BUCB_VR1	0X512C	html	BUCB_VR1_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VNOK_LATCH	1	4	4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
382	BUCB_VR1	0X512D	html	BUCB_VR1_CONFIG_PID_PRESET1_REG	FORCE_PRESET_H	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
383	BUCB_VR1	0X512D	html	BUCB_VR1_CONFIG_PID_PRESET1_REG	FORCE_PRESET_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
384	BUCB_VR1	0X512D	html	BUCB_VR1_CONFIG_PID_PRESET1_REG	TRIGGER_PRESET_CALC	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
385	BUCB_VR1	0X512D	html	BUCB_VR1_CONFIG_PID_PRESET1_REG	FORCE_OLOOP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
386	BUCB_VR1	0X512D	html	BUCB_VR1_CONFIG_PID_PRESET1_REG	PRESET_CALC_250K	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
387	BUCB_VR1	0X512D	html	BUCB_VR1_CONFIG_PID_PRESET1_REG	PRESET_ADJ_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
388	BUCB_VR1	0X512E	html	BUCB_VR1_CONFIG_PID_PRESET2_REG	FORCE_PRESET_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5E	
389	BUCB_VR1	0X512F	html	BUCB_VR1_CONFIG_PID_INTEG_VAL_H_REG	INTEG_VAL_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
390	BUCB_VR1	0X512F	html	BUCB_VR1_CONFIG_PID_INTEG_VAL_H_REG	INTEG_VAL_SAMPLE	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
391	BUCB_VR1	0X5130	html	BUCB_VR1_CONFIG_PID_INTEG_VAL_L_REG	INTEG_VAL_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
392	BUCB_VR1	0X5131	html	BUCB_VR1_CONFIG_PID_HARD_LIMIT_BOOST_REG	HARD_LIMIT_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
393	BUCB_VR1	0X5132	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_3_REG	HCC_AUTO_COEFF_DOUBLING	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
394	BUCB_VR1	0X5132	html	BUCB_VR1_CONFIG_PID_CONFIG_PID_MISC_3_REG	MAN_PID_COEFF_SEL_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
395	BUCB_VR1	0X5133	html	BUCB_VR1_CONFIG_PID_ANTI_WINDUP_CFG_REG	EN_BACK_CALC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
396	BUCB_VR1	0X5133	html	BUCB_VR1_CONFIG_PID_ANTI_WINDUP_CFG_REG	INTEG_SAT_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
397	BUCB_VR1	0X5133	html	BUCB_VR1_CONFIG_PID_ANTI_WINDUP_CFG_REG	KB_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
398	BUCB_VR1	0X5160	html	BUCB_VR1_CONFIG_CTRL_1_LOADLINE_REG	LOADLINE_GAIN	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
399	BUCB_VR1	0X5160	html	BUCB_VR1_CONFIG_CTRL_1_LOADLINE_REG	LOADLINE_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
400	BUCB_VR1	0X5161	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_DELAY_CNT_1	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
401	BUCB_VR1	0X5161	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_STEP_SIZE_1	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
402	BUCB_VR1	0X5161	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_STEP2X_1	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
403	BUCB_VR1	0X5162	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_DELAY_CNT_2	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
404	BUCB_VR1	0X5162	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_STEP_SIZE_2	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
405	BUCB_VR1	0X5162	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_STEP2X_2	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
406	BUCB_VR1	0X5163	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_DELAY_CNT_3	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
407	BUCB_VR1	0X5163	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_STEP_SIZE_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
408	BUCB_VR1	0X5163	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_STEP2X_3	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
409	BUCB_VR1	0X5164	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_4_REG	PROLONG_CCM_REQUEST	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
410	BUCB_VR1	0X5164	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PWM_VOK_UP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
411	BUCB_VR1	0X5164	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PWM_VOK_DOWN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
412	BUCB_VR1	0X5164	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PFM_VOK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
413	BUCB_VR1	0X5164	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_4_REG	PRESET_INTEG_ON_RAMP	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
414	BUCB_VR1	0X5165	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_5_REG	CP_SAMPLE_BLANKING	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
415	BUCB_VR1	0X5165	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_5_REG	SPFM_DVS_CNT_START	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
416	BUCB_VR1	0X5166	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
417	BUCB_VR1	0X5166	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
418	BUCB_VR1	0X5166	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
419	BUCB_VR1	0X5167	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	VOUT_SEL_LSB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
420	BUCB_VR1	0X5167	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	ADC_LSB	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
421	BUCB_VR1	0X5167	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	ADC_SET_DELAY	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
422	BUCB_VR1	0X5167	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	CONFIG_VSENSE_A_MISC0	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
423	BUCB_VR1	0X5168	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	KEEP_REFBUF_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
424	BUCB_VR1	0X5168	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	DISABLE_FIRST_CAL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
425	BUCB_VR1	0X5168	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	SEL_ZERO_SAMPLING	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
426	BUCB_VR1	0X5168	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	SEL_GAIN_RES_250K	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
427	BUCB_VR1	0X5168	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	AFE_CAL_DIS_INSW	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
428	BUCB_VR1	0X5168	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	VOUT_SEL_START	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
429	BUCB_VR1	0X5168	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	EN_IDAC_CAL_LSB	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
430	BUCB_VR1	0X5169	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_ADC_VDDRES	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
431	BUCB_VR1	0X5169	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_AFE_VDDRES	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
432	BUCB_VR1	0X5169	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_REF_VDDRES	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
433	BUCB_VR1	0X5169	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_REF_SERRES	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
434	BUCB_VR1	0X5169	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	VPFM_GEN_FORCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
435	BUCB_VR1	0X516A	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_D_REG	VPFM_AMPL	5	0	4:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_VPFM_AMPL_48	SOO	0X7	
436	BUCB_VR1	0X516A	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_D_REG	VPFM_CLP	3	5	7:5	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR1_VPFM_CLP_48	SOO	0X2	
437	BUCB_VR1	0X516B	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_E_REG	VSENSE_DAC_BIAS_PWM	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_VSENSE_DAC_BIAS_PWM_49	SOO	0X0	
438	BUCB_VR1	0X516B	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_E_REG	VSENSE_DAC_BIAS_SPFM	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_VSENSE_DAC_BIAS_SPFM_49	SOO	0X0	
439	BUCB_VR1	0X516C	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_VSENSE_F_REG	VSENSE_DAC_BIAS_IPFM	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_VSENSE_DAC_BIAS_IPFM_50	SOO	0X0	
440	BUCB_VR1	0X516D	html	BUCB_VR1_CONFIG_CTRL_1_TEMP_COMP_REG	TEMP_LO_INCR	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
441	BUCB_VR1	0X516D	html	BUCB_VR1_CONFIG_CTRL_1_TEMP_COMP_REG	TEMP_HI_INCR	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
442	BUCB_VR1	0X516E	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	CONFIG_WCOMP1_PFM	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
443	BUCB_VR1	0X516E	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	PD_WCOMPS_PFM	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
444	BUCB_VR1	0X516E	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	CONFIG_WCOMP1_GAIN_PFM	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
445	BUCB_VR1	0X516F	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	CONFIG_WCOMP1_PWM	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XB	
446	BUCB_VR1	0X516F	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	PD_WCOMPS_PWM	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
447	BUCB_VR1	0X516F	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	CONFIG_WCOMP1_GAIN_PWM	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
448	BUCB_VR1	0X5170	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP2_REG	CONFIG_WCOMP2	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XD	
449	BUCB_VR1	0X5170	html	BUCB_VR1_CONFIG_CTRL_1_CONFIG_WCOMP2_REG	CONFIG_WCOMP_SPARE	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
450	BUCB_VR1	0X5180	html	BUCB_VR1_CONFIG_CTRL_2_MODE_1_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
451	BUCB_VR1	0X5180	html	BUCB_VR1_CONFIG_CTRL_2_MODE_1_REG	MODE_DCM	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
452	BUCB_VR1	0X5180	html	BUCB_VR1_CONFIG_CTRL_2_MODE_1_REG	EN_REQUEST_CCM	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
453	BUCB_VR1	0X5180	html	BUCB_VR1_CONFIG_CTRL_2_MODE_1_REG	EN_REQUEST_SINGLE_PHASE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
454	BUCB_VR1	0X5180	html	BUCB_VR1_CONFIG_CTRL_2_MODE_1_REG	SEL_PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
455	BUCB_VR1	0X5180	html	BUCB_VR1_CONFIG_CTRL_2_MODE_1_REG	FORCE_OFF_PH_GRP_MED	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
456	BUCB_VR1	0X5180	html	BUCB_VR1_CONFIG_CTRL_2_MODE_1_REG	FORCE_OFF_PH_GRP_HI	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
457	BUCB_VR1	0X5181	html	BUCB_VR1_CONFIG_CTRL_2_MODE_2_REG	ALLOW_AUTO_PFM	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
458	BUCB_VR1	0X5181	html	BUCB_VR1_CONFIG_CTRL_2_MODE_2_REG	FORCE_OFF_PH_GRP_MED_RAMP	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
459	BUCB_VR1	0X5181	html	BUCB_VR1_CONFIG_CTRL_2_MODE_2_REG	FORCE_OFF_PH_GRP_HI_RAMP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
460	BUCB_VR1	0X5181	html	BUCB_VR1_CONFIG_CTRL_2_MODE_2_REG	AUTO_CCM2DCM_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
461	BUCB_VR1	0X5181	html	BUCB_VR1_CONFIG_CTRL_2_MODE_2_REG	AUTO_PWM2PFM_STYLE	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
462	BUCB_VR1	0X5181	html	BUCB_VR1_CONFIG_CTRL_2_MODE_2_REG	DIS_DCM_BUBO_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
463	BUCB_VR1	0X5181	html	BUCB_VR1_CONFIG_CTRL_2_MODE_2_REG	AUTO_PFM_UNDERSHOOT_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
464	BUCB_VR1	0X5182	html	BUCB_VR1_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_MED	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
465	BUCB_VR1	0X5182	html	BUCB_VR1_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_HI	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
466	BUCB_VR1	0X5182	html	BUCB_VR1_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_HPPWM	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
467	BUCB_VR1	0X5182	html	BUCB_VR1_CONFIG_CTRL_2_MODE_3_REG	MODE_SPFM_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
468	BUCB_VR1	0X5182	html	BUCB_VR1_CONFIG_CTRL_2_MODE_3_REG	HCC_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
469	BUCB_VR1	0X5183	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_1_REG	WAIT_SAMPLE	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
470	BUCB_VR1	0X5183	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_1_REG	WAIT_RESAMPLE	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
471	BUCB_VR1	0X5184	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_2_REG	WAIT_IDLE	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
472	BUCB_VR1	0X5185	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_3_REG	DP_WAIT_IDLE	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
473	BUCB_VR1	0X5186	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_4_REG	PRESET_CYCLES	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
474	BUCB_VR1	0X5186	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_4_REG	SAMPLES_PER_CONTROL	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
475	BUCB_VR1	0X5186	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_4_REG	DP_SAMPLES_PER_CONTROL	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
476	BUCB_VR1	0X5187	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_5_REG	WAIT_COMPENSATION	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
477	BUCB_VR1	0X5187	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_5_REG	PCNT	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
478	BUCB_VR1	0X5188	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_6_REG	SYNC_CNT	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X15	
479	BUCB_VR1	0X5188	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_6_REG	PH_SYNC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
480	BUCB_VR1	0X5188	html	BUCB_VR1_CONFIG_CTRL_2_SEQUENCER_6_REG	SYNC_SOURCE_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
481	BUCB_VR1	0X5189	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_1_REG	AUTO_PH_SWITCHING_LOW_MED	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
482	BUCB_VR1	0X5189	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_1_REG	EN_FAST_DOUBLE_PH	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
483	BUCB_VR1	0X5189	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_1_REG	AUTO_PH_SWITCHING_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
484	BUCB_VR1	0X518A	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_2_REG	AUTO_PH_SWITCHING_MED_HIGH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
485	BUCB_VR1	0X518A	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_2_REG	EN_HPPWM_MED	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
486	BUCB_VR1	0X518A	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_2_REG	EN_HPPWM_HI	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
487	BUCB_VR1	0X518B	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_3_REG	AUTO_PH_SWITCHING_HYST	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
488	BUCB_VR1	0X518B	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_3_REG	PHASE_SW_CURR_SRC	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
489	BUCB_VR1	0X518B	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_3_REG	ACTIVATE_PHASE_4_RAMP_DOWN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
490	BUCB_VR1	0X518C	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_4_REG	AUTO_PWM2PFM_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
491	BUCB_VR1	0X518D	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_5_REG	CONFIG_DEBOUNCE_PWM2PFM	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
492	BUCB_VR1	0X518D	html	BUCB_VR1_CONFIG_CTRL_2_AUTO_MODE_5_REG	CONFIG_DEBOUNCE_PH_SW	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
493	BUCB_VR1	0X518E	html	BUCB_VR1_CONFIG_CTRL_2_CONFIG_AUTO_SEG_REG	SEG_CURRENT_TH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
494	BUCB_VR1	0X518E	html	BUCB_VR1_CONFIG_CTRL_2_CONFIG_AUTO_SEG_REG	SEG_BYPASS	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
495	BUCB_VR1	0X518F	html	BUCB_VR1_CONFIG_CTRL_2_CURMON_COLL_1_REG	ISENSE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
496	BUCB_VR1	0X518F	html	BUCB_VR1_CONFIG_CTRL_2_CURMON_COLL_1_REG	ISENSE_FORWARD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
497	BUCB_VR1	0X518F	html	BUCB_VR1_CONFIG_CTRL_2_CURMON_COLL_1_REG	IOUT_RESOLUTION	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
498	BUCB_VR1	0X5190	html	BUCB_VR1_CONFIG_CTRL_2_CURMON_COLL_2_REG	ISENSE_CLK_REQ_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
499	BUCB_VR1	0X51A0	html	BUCB_VR1_VOUT_TRIM_SETPOINT_OFFSET_CAL_REG	OFFSET_CORR	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_OFFSET_CORR_51	SOO	0X0	
500	BUCB_VR1	0X51A1	html	BUCB_VR1_VOUT_TRIM_SETPOINT_GAIN_CAL_REG	GAIN_CORR	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_GAIN_CORR_52	SOO	0X80	
501	BUCB_VR1	0X51A2	html	BUCB_VR1_VOUT_TRIM_SETPOINT_OFFSET_CAL_2_REG	OFFSET_CORR_DELTA_PFM	6	0	5:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_OFFSET_CORR_DELTA_PFM_53	TBD	0X0	
502	BUCB_VR1	0X51A3	html	BUCB_VR1_VOUT_TRIM_SETPOINT_OFFSET_CAL_3_REG	VSENSE_IDAC_TRIM_HP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_VSENSE_IDAC_TRIM_HP_54	SOO	0X8	
503	BUCB_VR1	0X51A3	html	BUCB_VR1_VOUT_TRIM_SETPOINT_OFFSET_CAL_3_REG	VSENSE_IDAC_TRIM_LP	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR1_VSENSE_IDAC_TRIM_LP_54	SOO	0X8	
504	BUCB_VR1	0X51A4	html	BUCB_VR1_VOUT_TRIM_SETPOINT_OFFSET_CAL_4_REG	OFFSET_CORR_DELTA_SPFM	6	0	5:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR1_OFFSET_CORR_DELTA_SPFM_55	TBD	0X0	
505	BUCB_VR1	0X51A5	html	BUCB_VR1_VOUT_TRIM_VOUT_MAX_H_REG	VOUT_MAX_H	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
506	BUCB_VR1	0X51A6	html	BUCB_VR1_VOUT_TRIM_VOUT_MAX_L_REG	VOUT_MAX_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
507	BUCB_VR1	0X51C0	html	BUCB_VR1_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
508	BUCB_VR1	0X51C1	html	BUCB_VR1_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
509	BUCB_VR1	0X51C2	html	BUCB_VR1_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
510	BUCB_VR1	0X51C3	html	BUCB_VR1_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
511	BUCB_VR1	0X51C4	html	BUCB_VR1_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
512	BUCB_VR1	0X51C5	html	BUCB_VR1_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
513	BUCB_VR1	0X51C6	html	BUCB_VR1_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
514	BUCB_VR1	0X51C7	html	BUCB_VR1_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
515	BUCB_VR1	0X51C8	html	BUCB_VR1_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
516	BUCB_VR1	0X51D0	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	START_VSENSE_BIST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
517	BUCB_VR1	0X51D0	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	CONFIG_NUM_SAMPLES	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
518	BUCB_VR1	0X51D0	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	SET_PRESCALER	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
519	BUCB_VR1	0X51D0	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	NBITS_SEL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
520	BUCB_VR1	0X51D0	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	START_TRIM_PFM_SPFM	1	7	7	WO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
521	BUCB_VR1	0X51D1	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_2_REG	ADC_DATA_AVG_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
522	BUCB_VR1	0X51D1	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_2_REG	ADC_DATA_FILTER_VALID	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
523	BUCB_VR1	0X51D2	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_3_REG	ADC_DATA_AVG_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
524	BUCB_VR1	0X51D3	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_4_REG	ACC_PFM_H	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
525	BUCB_VR1	0X51D3	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_4_REG	END_OF_XPFM_TRIM	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
526	BUCB_VR1	0X51D4	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_5_REG	ACC_PFM_L	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
527	BUCB_VR1	0X51D5	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_6_REG	ACC_SPFM_H	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
528	BUCB_VR1	0X51D6	html	BUCB_VR1_TEST_REGS_CONFIG_VSENSE_BIST_7_REG	ACC_SPFM_L	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
529	BUCB_VR1	0X51D7	html	BUCB_VR1_TEST_REGS_TEST_VOUT_H_REG	TEST_VOUT_SEL_H	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
530	BUCB_VR1	0X51D7	html	BUCB_VR1_TEST_REGS_TEST_VOUT_H_REG	EN_TEST_VOUT_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
531	BUCB_VR1	0X51D8	html	BUCB_VR1_TEST_REGS_TEST_VOUT_L_REG	TEST_VOUT_SEL_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
532	BUCB_VR1	0X51D9	html	BUCB_VR1_TEST_REGS_TEST_MSEL_RCTRL_REG	TEST_MODE_SEL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
533	BUCB_VR1	0X51D9	html	BUCB_VR1_TEST_REGS_TEST_MSEL_RCTRL_REG	EN_TEST_MODE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
534	BUCB_VR1	0X51D9	html	BUCB_VR1_TEST_REGS_TEST_MSEL_RCTRL_REG	TEST_RAMP_CTRL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
535	BUCB_VR1	0X51D9	html	BUCB_VR1_TEST_REGS_TEST_MSEL_RCTRL_REG	EN_TEST_RAMP_CTRL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
536	BUCB_VR1	0X51DA	html	BUCB_VR1_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TEST_RESAMPLE_IFACE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
537	BUCB_VR1	0X51DA	html	BUCB_VR1_TEST_REGS_TEST_RESAMPLE_IFACE_REG	EN_TEST_RESAMPLE_IFACE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
538	BUCB_VR1	0X51DA	html	BUCB_VR1_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TEST_FORCE_SAMPLE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
539	BUCB_VR1	0X51DA	html	BUCB_VR1_TEST_REGS_TEST_RESAMPLE_IFACE_REG	OLD_SYNC_STYLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
540	BUCB_VR1	0X51DA	html	BUCB_VR1_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TST_NEED_CLOCK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
541	BUCB_VR1	0X51DB	html	BUCB_VR1_TEST_REGS_TEST_VINMON_REG	TEST_VINMON	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
542	BUCB_VR1	0X51DB	html	BUCB_VR1_TEST_REGS_TEST_VINMON_REG	EN_TEST_VINMON	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
543	BUCB_VR1	0X51DC	html	BUCB_VR1_TEST_REGS_TEST_RESET_REG	TEST_RESET_N	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
544	BUCB_VR1	0X51DC	html	BUCB_VR1_TEST_REGS_TEST_RESET_REG	EN_TEST_RESET_N	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
545	BUCB_VR1	0X51DC	html	BUCB_VR1_TEST_REGS_TEST_RESET_REG	TEST_PRE_ENABLE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
546	BUCB_VR1	0X51DC	html	BUCB_VR1_TEST_REGS_TEST_RESET_REG	EN_TEST_PRE_ENABLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
547	BUCB_VR1	0X51DD	html	BUCB_VR1_TEST_REGS_TEST_MISC_REG	TEST_MODE_CCM	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
548	BUCB_VR1	0X51DD	html	BUCB_VR1_TEST_REGS_TEST_MISC_REG	EN_TEST_MODE_CCM	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
549	BUCB_PH1	0X5210	html	BUCB_PH1_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	VR_SEL	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
550	BUCB_PH1	0X5210	html	BUCB_PH1_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
551	BUCB_PH1	0X5210	html	BUCB_PH1_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PFM_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
552	BUCB_PH1	0X5211	html	BUCB_PH1_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
553	BUCB_PH1	0X5211	html	BUCB_PH1_CONFIG_PHASE_GEN2_MODE_REG	PH_SYNC_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
554	BUCB_PH1	0X5211	html	BUCB_PH1_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC_BOOST	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
555	BUCB_PH1	0X5211	html	BUCB_PH1_CONFIG_PHASE_GEN2_MODE_REG	PH_HANDSHAKE_SYNC_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
556	BUCB_PH1	0X5211	html	BUCB_PH1_CONFIG_PHASE_GEN2_MODE_REG	MODE_PFM_ECO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
557	BUCB_PH1	0X5211	html	BUCB_PH1_CONFIG_PHASE_GEN2_MODE_REG	SPFM_USE_MINUCL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
558	BUCB_PH1	0X5212	html	BUCB_PH1_CONFIG_PHASE_GEN2_CM_CALI_P_REG	CM_CALI_P	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH1_CM_CALI_P_56	SOO	0X0	
559	BUCB_PH1	0X5213	html	BUCB_PH1_CONFIG_PHASE_GEN2_CM_CALI_N_REG	CM_CALI_N	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH1_CM_CALI_N_57	SOO	0X0	
560	BUCB_PH1	0X5214	html	BUCB_PH1_CONFIG_PHASE_GEN2_CM_GAIN_CALI_P_REG	CM_GAIN_CALI_P	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH1_CM_GAIN_CALI_P_58	SOO	0X5D	
561	BUCB_PH1	0X5215	html	BUCB_PH1_CONFIG_PHASE_GEN2_CM_GAIN_CALI_N_REG	CM_GAIN_CALI_N	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH1_CM_GAIN_CALI_N_59	SOO	0X5D	
562	BUCB_PH1	0X5216	html	BUCB_PH1_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	DPWM_CNT_START	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
563	BUCB_PH1	0X5216	html	BUCB_PH1_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	SYNC_SOURCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
564	BUCB_PH1	0X5217	html	BUCB_PH1_CONFIG_PHASE_GEN2_FREQ_TUNE_REG	FREQ_TUNE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
565	BUCB_PH1	0X5218	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_CC_MODE_REG	CC_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
566	BUCB_PH1	0X5219	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	NMOS_TRACKER_POLARITY	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
567	BUCB_PH1	0X5219	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ISENSE_USE_PMOS	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
568	BUCB_PH1	0X5219	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	FORCE_DC_FACT_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
569	BUCB_PH1	0X5219	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	EN_FORCE_DC_FACT_SEL	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
570	BUCB_PH1	0X5219	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ZC_ALPHA	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
571	BUCB_PH1	0X521A	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	IMON_MAX_STEP_SIZE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
572	BUCB_PH1	0X521A	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	CONFIG_ISENSE_IFC_B	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
573	BUCB_PH1	0X521A	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	SEG_BYPASS	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
574	BUCB_PH1	0X521A	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	AUTO_SEG_MODE	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
575	BUCB_PH1	0X521A	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	LPF_PFM_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
576	BUCB_PH1	0X521B	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	RTCM_MODE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
577	BUCB_PH1	0X521B	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	FORCE_PFM_CURR_METHOD	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
578	BUCB_PH1	0X521B	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	EN_FORCE_PFM_CURR_METHOD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
579	BUCB_PH1	0X521B	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	ZERO_CROSSING_OFFSET	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
580	BUCB_PH1	0X521C	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
581	BUCB_PH1	0X521C	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_N	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
582	BUCB_PH1	0X521C	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	CURR_MUX_SEL	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
583	BUCB_PH1	0X521C	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	FORWARD_CF_MAG_CMC	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
584	BUCB_PH1	0X521D	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_PTRACK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
585	BUCB_PH1	0X521D	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_NTRACK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
586	BUCB_PH1	0X521E	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	PWM_INTERP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
587	BUCB_PH1	0X521E	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_CHARGE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
588	BUCB_PH1	0X521E	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_DISCHARGE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
589	BUCB_PH1	0X521F	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_PWM2_REG	SLP_CMP_THRESHOLD	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
590	BUCB_PH1	0X5220	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_1_REG	PFM_FREQ_RANGE_1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X31	
591	BUCB_PH1	0X5221	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_2_REG	PFM_FREQ_RANGE_2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X60	
592	BUCB_PH1	0X5222	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_3_REG	PFM_FREQ_RANGE_3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8D	
593	BUCB_PH1	0X5223	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
594	BUCB_PH1	0X5223	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
595	BUCB_PH1	0X5223	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
596	BUCB_PH1	0X5224	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_ADJ_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
597	BUCB_PH1	0X5224	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_UCL_DELTA	6	1	6:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
598	BUCB_PH1	0X5224	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_DIV_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
599	BUCB_PH1	0X5225	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_1_REG	PFM_FREQ_MEAS_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
600	BUCB_PH1	0X5226	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_2_REG	PFM_FREQ_MEAS_VALUE_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
601	BUCB_PH1	0X5227	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_3_REG	PFM_FREQ_MEAS_VALUE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
602	BUCB_PH1	0X5228	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_4_REG	SW_FREQ	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X84	
603	BUCB_PH1	0X5229	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	FREQ_MEAS_RANGE_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
604	BUCB_PH1	0X5229	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	CONFIG_FREQ_MEAS_MISC	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
605	BUCB_PH1	0X522A	html	BUCB_PH1_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_6_REG	FREQ_MEAS_RANGE2_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
606	BUCB_PH1	0X522B	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_0_REG	OSC_TRIM_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_PH1_OSC_TRIM_H_60	SOO	0X1	
607	BUCB_PH1	0X522C	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_1_REG	OSC_TRIM_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH1_OSC_TRIM_L_61	SOO	0X2C	
608	BUCB_PH1	0X522D	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_2_REG	DC_COUNT_32_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
609	BUCB_PH1	0X522E	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_3_REG	DC_COUNT_32_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
610	BUCB_PH1	0X522F	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_SW_PWR_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
611	BUCB_PH1	0X522F	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	EN_OSC_SW_PWR_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
612	BUCB_PH1	0X522F	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_TM_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
613	BUCB_PH1	0X522F	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_RESET_N	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
614	BUCB_PH1	0X522F	html	BUCB_PH1_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	AUTO_OSC_DISABLE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
615	BUCB_PH1	0X5230	html	BUCB_PH1_CONFIG_PHASE_GEN2_CF_WAKEUP_REG	CF_WAKEUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
616	BUCB_PH1	0X5231	html	BUCB_PH1_CONFIG_PHASE_GEN2_CONFIG_PH_DOMAIN_CTRL_REG	AUTO_ECO_PFM_IN_ISO	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
617	BUCB_PH1	0X5240	html	BUCB_PH1_CONFIG_PHASE_B_PWM_OCL_STARTUP_REG	PWM_OCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X46	
618	BUCB_PH1	0X5241	html	BUCB_PH1_CONFIG_PHASE_B_PWM_OCL_REG	PWM_OCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8C	
619	BUCB_PH1	0X5242	html	BUCB_PH1_CONFIG_PHASE_B_PFM_UCL_STARTUP_REG	PFM_UCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1E	
620	BUCB_PH1	0X5243	html	BUCB_PH1_CONFIG_PHASE_B_PFM_UCL_REG	PFM_UCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4B	
621	BUCB_PH1	0X5244	html	BUCB_PH1_CONFIG_PHASE_B_PFM_LCL_STARTUP_REG	PFM_LCL_STARTUP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
622	BUCB_PH1	0X5245	html	BUCB_PH1_CONFIG_PHASE_B_PFM_LCL_REG	PFM_LCL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
623	BUCB_PH1	0X5247	html	BUCB_PH1_CONFIG_PHASE_B_LCL_4_STARTUP_REG	LCL4_STARTUP	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
624	BUCB_PH1	0X5248	html	BUCB_PH1_CONFIG_PHASE_B_LCL_3_4_REG	LCL3	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
625	BUCB_PH1	0X5248	html	BUCB_PH1_CONFIG_PHASE_B_LCL_3_4_REG	LCL4	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
626	BUCB_PH1	0X5249	html	BUCB_PH1_CONFIG_PHASE_B_MINUCL_REG	MINUCL	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
627	BUCB_PH1	0X524A	html	BUCB_PH1_CONFIG_PHASE_B_ITRACK_SAT_REG	ITRACK_SAT	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC8	
628	BUCB_PH1	0X524B	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_A_REG	CONFIG_ISENSE_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XEE	
629	BUCB_PH1	0X524C	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_B_REG	CONFIG_ISENSE_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X80	
630	BUCB_PH1	0X524D	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_C_REG	CONFIG_ISENSE_C	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
631	BUCB_PH1	0X524E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_D_REG	CONFIG_ISENSE_D	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
632	BUCB_PH1	0X524F	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_E_REG	CONFIG_ISENSE_E	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
633	BUCB_PH1	0X5250	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_F_REG	CONFIG_ISENSE_F	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
634	BUCB_PH1	0X5251	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_G_REG	CONFIG_ISENSE_G	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
635	BUCB_PH1	0X5252	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_H_REG	CONFIG_ISENSE_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
636	BUCB_PH1	0X5255	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_ISENSE_K_REG	CONFIG_ISENSE_K	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
637	BUCB_PH1	0X5256	html	BUCB_PH1_CONFIG_PHASE_B_HS_ROW_EN_REG	HS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
638	BUCB_PH1	0X5257	html	BUCB_PH1_CONFIG_PHASE_B_LS_ROW_EN_REG	LS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
639	BUCB_PH1	0X5258	html	BUCB_PH1_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
640	BUCB_PH1	0X5258	html	BUCB_PH1_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
641	BUCB_PH1	0X5258	html	BUCB_PH1_CONFIG_PHASE_B_PGATE_STR_REG	HS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
642	BUCB_PH1	0X5258	html	BUCB_PH1_CONFIG_PHASE_B_PGATE_STR_REG	CFG_DTC_RISE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
643	BUCB_PH1	0X5259	html	BUCB_PH1_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
644	BUCB_PH1	0X5259	html	BUCB_PH1_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
645	BUCB_PH1	0X5259	html	BUCB_PH1_CONFIG_PHASE_B_NGATE_STR_REG	LS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
646	BUCB_PH1	0X5259	html	BUCB_PH1_CONFIG_PHASE_B_NGATE_STR_REG	CFG_DTC_FALL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
647	BUCB_PH1	0X525A	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_H_REG	CONFIG_FCDIG_ISO_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
648	BUCB_PH1	0X525B	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_L_REG	CONFIG_FCDIG_ISO_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
649	BUCB_PH1	0X525C	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	CONFIG_PWM_INTERP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
650	BUCB_PH1	0X525C	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	AVOID_PWM_ASYNC_PULSE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
651	BUCB_PH1	0X525D	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	NUMBER_MISSING_Z_AHO	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
652	BUCB_PH1	0X525D	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	RDIV_OFF_DURING_Z	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
653	BUCB_PH1	0X525D	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	USE_VVH_COMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
654	BUCB_PH1	0X525D	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	FCDIG_MONSEL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
655	BUCB_PH1	0X525D	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	EN_FCDIG_MON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
656	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	PFM_AUTO_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
657	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_VOK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
658	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_OCL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
659	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_MISSING_Z_AHO	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
660	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	USE_VVL_COMP_AHO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
661	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_RDIV_LEAK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
662	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_STARTUP_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
663	BUCB_PH1	0X525E	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	CONFIG_FCDIG_RES	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
664	BUCB_PH1	0X525F	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
665	BUCB_PH1	0X525F	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE	2	1	2:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
666	BUCB_PH1	0X525F	html	BUCB_PH1_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	HCC_KEEP_CURSENS_PREEN_AON	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
667	BUCB_PH1	0X5260	html	BUCB_PH1_CONFIG_PHASE_B_CFG_ANA_PHASE_REG	CFG_ANA_PHASE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
668	BUCB_PH1	0X5261	html	BUCB_PH1_CONFIG_PHASE_B_SLP_CFG_REG	SLP_CFG	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
669	BUCB_PH1	0X5262	html	BUCB_PH1_CONFIG_PHASE_B_ITRACK_SAT_STARTUP_REG	ITRACK_SAT_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X32	
670	BUCB_PH1	0X52A0	html	BUCB_PH1_CONFIG_HCC_HCC_BOOST_BYPASS_REG	CHECK_MAX_CNT_THRESH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
671	BUCB_PH1	0X52A0	html	BUCB_PH1_CONFIG_HCC_HCC_BOOST_BYPASS_REG	HCC_BOOST_BYPASS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
672	BUCB_PH1	0X52A1	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_DIS_TIME_CHECK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
673	BUCB_PH1	0X52A1	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_CHG_TIME_CHECK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
674	BUCB_PH1	0X52A1	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_1_REG	V2P_ON1PULSE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
675	BUCB_PH1	0X52A1	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_1_REG	P2V_ON1PULSE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
676	BUCB_PH1	0X52A1	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_1_REG	HCC_PHASE_MODE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
677	BUCB_PH1	0X52A1	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
678	BUCB_PH1	0X52A1	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN_AUTO_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
679	BUCB_PH1	0X52A2	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
680	BUCB_PH1	0X52A2	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
681	BUCB_PH1	0X52A2	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_2_REG	HCC_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
682	BUCB_PH1	0X52A2	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_PEAK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
683	BUCB_PH1	0X52A2	html	BUCB_PH1_CONFIG_HCC_HCC_CTRL_2_REG	HCC_EN_AUTO_SELECT	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
684	BUCB_PH1	0X52A4	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_2_REG	HCC_CONST_CHG_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
685	BUCB_PH1	0X52A5	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_3_REG	HCC_CONST_DIS_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
686	BUCB_PH1	0X52A6	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_CHG_TIME_CHECK_BOOST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
687	BUCB_PH1	0X52A6	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_DIS_TIME_CHECK_BOOST	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
688	BUCB_PH1	0X52A6	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_TIME_CVTYPE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
689	BUCB_PH1	0X52A6	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_4_REG	SYNC_HCC_CURRENT_TARGET	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
690	BUCB_PH1	0X52A6	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_ONTIME_ADAPTION	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
691	BUCB_PH1	0X52A6	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_OFFTIME_ADAPTION	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
692	BUCB_PH1	0X52A7	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_DIS_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
693	BUCB_PH1	0X52A7	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_CHG_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
694	BUCB_PH1	0X52A8	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_DIS_INCR_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
695	BUCB_PH1	0X52A8	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_CHG_INCR_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
696	BUCB_PH1	0X52A9	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_7_REG	HCC_CONST_CHG_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
697	BUCB_PH1	0X52AA	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_8_REG	HCC_CONST_DIS_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
698	BUCB_PH1	0X52AB	html	BUCB_PH1_CONFIG_HCC_HCC_HYSTERESIS_REG	HCC_HYSTERESIS	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
699	BUCB_PH1	0X52AC	html	BUCB_PH1_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_1	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
700	BUCB_PH1	0X52AC	html	BUCB_PH1_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_2	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
701	BUCB_PH1	0X52AD	html	BUCB_PH1_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_PULSE_DELTA_3	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
702	BUCB_PH1	0X52AD	html	BUCB_PH1_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_EN_PULSE_DELTA	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
703	BUCB_PH1	0X52AE	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_MASTER_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
704	BUCB_PH1	0X52AE	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_SLAVE_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
705	BUCB_PH1	0X52AE	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_1_REG	HCC_BLANK_UCL	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
706	BUCB_PH1	0X52AE	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_1_REG	HCC_SKIP_CF_CONST	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
707	BUCB_PH1	0X52AF	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_2_REG	HCC_SYNC_INCREMENT	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
708	BUCB_PH1	0X52B0	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
709	BUCB_PH1	0X52B0	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_ALPHA	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
710	BUCB_PH1	0X52B0	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BUCK_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
711	BUCB_PH1	0X52B0	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BOOST_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
712	BUCB_PH1	0X52B0	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_3_REG	HCC_EN_WCOMP_GATING	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
713	BUCB_PH1	0X52B0	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_3_REG	HCC_FORWARD_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
714	BUCB_PH1	0X52B1	html	BUCB_PH1_CONFIG_HCC_HCC_IBASED_BUBO_1_REG	HCC_LOWTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF3	
715	BUCB_PH1	0X52B2	html	BUCB_PH1_CONFIG_HCC_HCC_IBASED_BUBO_2_REG	HCC_LOWTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
716	BUCB_PH1	0X52B3	html	BUCB_PH1_CONFIG_HCC_HCC_IBASED_BUBO_3_REG	HCC_UPTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X12	
717	BUCB_PH1	0X52B4	html	BUCB_PH1_CONFIG_HCC_HCC_IBASED_BUBO_4_REG	HCC_UPTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
718	BUCB_PH1	0X52B5	html	BUCB_PH1_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_LOWTUBE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
719	BUCB_PH1	0X52B5	html	BUCB_PH1_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_UPTUBE_ALPHA	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
720	BUCB_PH1	0X52B6	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_4_REG	REGULAR2INCR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XE	
721	BUCB_PH1	0X52B7	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_5_REG	INCR2REGULAR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1A	
722	BUCB_PH1	0X52B8	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_6_REG	HCC_PH_FREQ_ADAPT_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
723	BUCB_PH1	0X52B8	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_6_REG	HCC_OLD_CVTYPE_INIT	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
724	BUCB_PH1	0X52B8	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_6_REG	BUBO_DURING_SKIP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
725	BUCB_PH1	0X52B8	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_6_CHANGE_FROM_HCC_CONST_CHG	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
726	BUCB_PH1	0X52B8	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_7_CHANGE_FROM_HCC_CONST_DIS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
727	BUCB_PH1	0X52B8	html	BUCB_PH1_CONFIG_HCC_HCC_MISC_6_REG	USE_ALWAYS_MASTER_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
728	BUCB_PH1	0X52B9	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_9_REG	HCC_MAX_TIME_CHG_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
729	BUCB_PH1	0X52BA	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_10_REG	HCC_MAX_TIME_CHG_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
730	BUCB_PH1	0X52BB	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_11_REG	HCC_MAX_TIME_DIS_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3C	
731	BUCB_PH1	0X52BC	html	BUCB_PH1_CONFIG_HCC_HCC_TIMER_12_REG	HCC_MAX_TIME_DIS_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
732	BUCB_PH1	0X52C0	html	BUCB_PH1_CONFIG_PHASE_BOOST_EN_SEG_PMOS_BOOST_REG	EN_SEG_PMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
733	BUCB_PH1	0X52C1	html	BUCB_PH1_CONFIG_PHASE_BOOST_EN_SEG_NMOS_BOOST_REG	EN_SEG_NMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
734	BUCB_PH1	0X52C2	html	BUCB_PH1_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_NMOS_BOOST	3	0	2:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
735	BUCB_PH1	0X52C2	html	BUCB_PH1_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_PMOS_BOOST	3	4	6:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
736	BUCB_PH1	0X52C3	html	BUCB_PH1_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_H_REG	CONFIG_DRIVER_DELAY_BOOST_H	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
737	BUCB_PH1	0X52C4	html	BUCB_PH1_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_L_REG	CONFIG_DRIVER_DELAY_BOOST_L	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X6	
738	BUCB_PH1	0X52C5	html	BUCB_PH1_CONFIG_PHASE_BOOST_UCL4_REG	UCL4	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
739	BUCB_PH1	0X52C6	html	BUCB_PH1_CONFIG_PHASE_BOOST_DC_LIMIT_REG	DC_LIMIT	6	0	5:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
740	BUCB_PH1	0X52C7	html	BUCB_PH1_CONFIG_PHASE_BOOST_CONFIG_ANA_SPARE_BOOST_REG	CONFIG_ANA_SPARE_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
741	BUCB_PH1	0X52F0	html	BUCB_PH1_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
742	BUCB_PH1	0X52F0	html	BUCB_PH1_DEBUG_STATUS_COM_RESET_CONFIG_REG	PHASE_NUMBER	4	4	7:4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
743	BUCB_PH1	0X52F1	html	BUCB_PH1_DEBUG_STATUS_COM_HW_DESC_REG	HW_DESC	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
744	BUCB_PH1	0X52F1	html	BUCB_PH1_DEBUG_STATUS_COM_HW_DESC_REG	PHASE_GANG	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
745	BUCB_PH1	0X52F2	html	BUCB_PH1_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
746	BUCB_PH1	0X52F3	html	BUCB_PH1_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
747	BUCB_PH1	0X52F4	html	BUCB_PH1_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
748	BUCB_PH1	0X52F5	html	BUCB_PH1_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
749	BUCB_PH1	0X52F6	html	BUCB_PH1_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
750	BUCB_PH1	0X52F7	html	BUCB_PH1_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
751	BUCB_PH1	0X52F8	html	BUCB_PH1_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
752	BUCB_PH1	0X52F9	html	BUCB_PH1_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
753	BUCB_PH2	0X5310	html	BUCB_PH2_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	VR_SEL	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
754	BUCB_PH2	0X5310	html	BUCB_PH2_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
755	BUCB_PH2	0X5310	html	BUCB_PH2_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PFM_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
756	BUCB_PH2	0X5311	html	BUCB_PH2_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
757	BUCB_PH2	0X5311	html	BUCB_PH2_CONFIG_PHASE_GEN2_MODE_REG	PH_SYNC_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
758	BUCB_PH2	0X5311	html	BUCB_PH2_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC_BOOST	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
759	BUCB_PH2	0X5311	html	BUCB_PH2_CONFIG_PHASE_GEN2_MODE_REG	PH_HANDSHAKE_SYNC_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
760	BUCB_PH2	0X5311	html	BUCB_PH2_CONFIG_PHASE_GEN2_MODE_REG	MODE_PFM_ECO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
761	BUCB_PH2	0X5311	html	BUCB_PH2_CONFIG_PHASE_GEN2_MODE_REG	SPFM_USE_MINUCL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
762	BUCB_PH2	0X5312	html	BUCB_PH2_CONFIG_PHASE_GEN2_CM_CALI_P_REG	CM_CALI_P	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH2_CM_CALI_P_62	SOO	0X0	
763	BUCB_PH2	0X5313	html	BUCB_PH2_CONFIG_PHASE_GEN2_CM_CALI_N_REG	CM_CALI_N	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH2_CM_CALI_N_63	SOO	0X0	
764	BUCB_PH2	0X5314	html	BUCB_PH2_CONFIG_PHASE_GEN2_CM_GAIN_CALI_P_REG	CM_GAIN_CALI_P	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH2_CM_GAIN_CALI_P_64	SOO	0X5D	
765	BUCB_PH2	0X5315	html	BUCB_PH2_CONFIG_PHASE_GEN2_CM_GAIN_CALI_N_REG	CM_GAIN_CALI_N	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH2_CM_GAIN_CALI_N_65	SOO	0X5D	
766	BUCB_PH2	0X5316	html	BUCB_PH2_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	DPWM_CNT_START	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
767	BUCB_PH2	0X5316	html	BUCB_PH2_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	SYNC_SOURCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
768	BUCB_PH2	0X5317	html	BUCB_PH2_CONFIG_PHASE_GEN2_FREQ_TUNE_REG	FREQ_TUNE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
769	BUCB_PH2	0X5318	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_CC_MODE_REG	CC_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
770	BUCB_PH2	0X5319	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	NMOS_TRACKER_POLARITY	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
771	BUCB_PH2	0X5319	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ISENSE_USE_PMOS	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
772	BUCB_PH2	0X5319	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	FORCE_DC_FACT_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
773	BUCB_PH2	0X5319	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	EN_FORCE_DC_FACT_SEL	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
774	BUCB_PH2	0X5319	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ZC_ALPHA	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
775	BUCB_PH2	0X531A	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	IMON_MAX_STEP_SIZE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
776	BUCB_PH2	0X531A	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	CONFIG_ISENSE_IFC_B	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
777	BUCB_PH2	0X531A	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	SEG_BYPASS	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
778	BUCB_PH2	0X531A	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	AUTO_SEG_MODE	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
779	BUCB_PH2	0X531A	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	LPF_PFM_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
780	BUCB_PH2	0X531B	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	RTCM_MODE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
781	BUCB_PH2	0X531B	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	FORCE_PFM_CURR_METHOD	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
782	BUCB_PH2	0X531B	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	EN_FORCE_PFM_CURR_METHOD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
783	BUCB_PH2	0X531B	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	ZERO_CROSSING_OFFSET	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
784	BUCB_PH2	0X531C	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
785	BUCB_PH2	0X531C	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_N	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
786	BUCB_PH2	0X531C	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	CURR_MUX_SEL	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
787	BUCB_PH2	0X531C	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	FORWARD_CF_MAG_CMC	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
788	BUCB_PH2	0X531D	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_PTRACK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
789	BUCB_PH2	0X531D	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_NTRACK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
790	BUCB_PH2	0X531E	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	PWM_INTERP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
791	BUCB_PH2	0X531E	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_CHARGE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
792	BUCB_PH2	0X531E	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_DISCHARGE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
793	BUCB_PH2	0X531F	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_PWM2_REG	SLP_CMP_THRESHOLD	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
794	BUCB_PH2	0X5320	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_1_REG	PFM_FREQ_RANGE_1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X31	
795	BUCB_PH2	0X5321	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_2_REG	PFM_FREQ_RANGE_2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X60	
796	BUCB_PH2	0X5322	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_3_REG	PFM_FREQ_RANGE_3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8D	
797	BUCB_PH2	0X5323	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
798	BUCB_PH2	0X5323	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
799	BUCB_PH2	0X5323	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
800	BUCB_PH2	0X5324	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_ADJ_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
801	BUCB_PH2	0X5324	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_UCL_DELTA	6	1	6:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
802	BUCB_PH2	0X5324	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_DIV_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
803	BUCB_PH2	0X5325	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_1_REG	PFM_FREQ_MEAS_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
804	BUCB_PH2	0X5326	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_2_REG	PFM_FREQ_MEAS_VALUE_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
805	BUCB_PH2	0X5327	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_3_REG	PFM_FREQ_MEAS_VALUE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
806	BUCB_PH2	0X5328	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_4_REG	SW_FREQ	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X84	
807	BUCB_PH2	0X5329	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	FREQ_MEAS_RANGE_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
808	BUCB_PH2	0X5329	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	CONFIG_FREQ_MEAS_MISC	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
809	BUCB_PH2	0X532A	html	BUCB_PH2_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_6_REG	FREQ_MEAS_RANGE2_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
810	BUCB_PH2	0X532B	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_0_REG	OSC_TRIM_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_PH2_OSC_TRIM_H_66	SOO	0X1	
811	BUCB_PH2	0X532C	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_1_REG	OSC_TRIM_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH2_OSC_TRIM_L_67	SOO	0X2C	
812	BUCB_PH2	0X532D	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_2_REG	DC_COUNT_32_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
813	BUCB_PH2	0X532E	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_3_REG	DC_COUNT_32_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
814	BUCB_PH2	0X532F	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_SW_PWR_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
815	BUCB_PH2	0X532F	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	EN_OSC_SW_PWR_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
816	BUCB_PH2	0X532F	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_TM_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
817	BUCB_PH2	0X532F	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_RESET_N	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
818	BUCB_PH2	0X532F	html	BUCB_PH2_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	AUTO_OSC_DISABLE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
819	BUCB_PH2	0X5330	html	BUCB_PH2_CONFIG_PHASE_GEN2_CF_WAKEUP_REG	CF_WAKEUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
820	BUCB_PH2	0X5331	html	BUCB_PH2_CONFIG_PHASE_GEN2_CONFIG_PH_DOMAIN_CTRL_REG	AUTO_ECO_PFM_IN_ISO	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
821	BUCB_PH2	0X5340	html	BUCB_PH2_CONFIG_PHASE_B_PWM_OCL_STARTUP_REG	PWM_OCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X46	
822	BUCB_PH2	0X5341	html	BUCB_PH2_CONFIG_PHASE_B_PWM_OCL_REG	PWM_OCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8C	
823	BUCB_PH2	0X5342	html	BUCB_PH2_CONFIG_PHASE_B_PFM_UCL_STARTUP_REG	PFM_UCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1E	
824	BUCB_PH2	0X5343	html	BUCB_PH2_CONFIG_PHASE_B_PFM_UCL_REG	PFM_UCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4B	
825	BUCB_PH2	0X5344	html	BUCB_PH2_CONFIG_PHASE_B_PFM_LCL_STARTUP_REG	PFM_LCL_STARTUP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
826	BUCB_PH2	0X5345	html	BUCB_PH2_CONFIG_PHASE_B_PFM_LCL_REG	PFM_LCL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
827	BUCB_PH2	0X5347	html	BUCB_PH2_CONFIG_PHASE_B_LCL_4_STARTUP_REG	LCL4_STARTUP	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
828	BUCB_PH2	0X5348	html	BUCB_PH2_CONFIG_PHASE_B_LCL_3_4_REG	LCL3	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
829	BUCB_PH2	0X5348	html	BUCB_PH2_CONFIG_PHASE_B_LCL_3_4_REG	LCL4	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
830	BUCB_PH2	0X5349	html	BUCB_PH2_CONFIG_PHASE_B_MINUCL_REG	MINUCL	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
831	BUCB_PH2	0X534A	html	BUCB_PH2_CONFIG_PHASE_B_ITRACK_SAT_REG	ITRACK_SAT	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC8	
832	BUCB_PH2	0X534B	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_A_REG	CONFIG_ISENSE_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XEE	
833	BUCB_PH2	0X534C	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_B_REG	CONFIG_ISENSE_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X80	
834	BUCB_PH2	0X534D	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_C_REG	CONFIG_ISENSE_C	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
835	BUCB_PH2	0X534E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_D_REG	CONFIG_ISENSE_D	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
836	BUCB_PH2	0X534F	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_E_REG	CONFIG_ISENSE_E	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
837	BUCB_PH2	0X5350	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_F_REG	CONFIG_ISENSE_F	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
838	BUCB_PH2	0X5351	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_G_REG	CONFIG_ISENSE_G	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
839	BUCB_PH2	0X5352	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_H_REG	CONFIG_ISENSE_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
840	BUCB_PH2	0X5355	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_ISENSE_K_REG	CONFIG_ISENSE_K	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
841	BUCB_PH2	0X5356	html	BUCB_PH2_CONFIG_PHASE_B_HS_ROW_EN_REG	HS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
842	BUCB_PH2	0X5357	html	BUCB_PH2_CONFIG_PHASE_B_LS_ROW_EN_REG	LS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
843	BUCB_PH2	0X5358	html	BUCB_PH2_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
844	BUCB_PH2	0X5358	html	BUCB_PH2_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
845	BUCB_PH2	0X5358	html	BUCB_PH2_CONFIG_PHASE_B_PGATE_STR_REG	HS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
846	BUCB_PH2	0X5358	html	BUCB_PH2_CONFIG_PHASE_B_PGATE_STR_REG	CFG_DTC_RISE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
847	BUCB_PH2	0X5359	html	BUCB_PH2_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
848	BUCB_PH2	0X5359	html	BUCB_PH2_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
849	BUCB_PH2	0X5359	html	BUCB_PH2_CONFIG_PHASE_B_NGATE_STR_REG	LS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
850	BUCB_PH2	0X5359	html	BUCB_PH2_CONFIG_PHASE_B_NGATE_STR_REG	CFG_DTC_FALL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
851	BUCB_PH2	0X535A	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_H_REG	CONFIG_FCDIG_ISO_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
852	BUCB_PH2	0X535B	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_L_REG	CONFIG_FCDIG_ISO_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
853	BUCB_PH2	0X535C	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	CONFIG_PWM_INTERP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
854	BUCB_PH2	0X535C	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	AVOID_PWM_ASYNC_PULSE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
855	BUCB_PH2	0X535D	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	NUMBER_MISSING_Z_AHO	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
856	BUCB_PH2	0X535D	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	RDIV_OFF_DURING_Z	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
857	BUCB_PH2	0X535D	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	USE_VVH_COMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
858	BUCB_PH2	0X535D	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	FCDIG_MONSEL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
859	BUCB_PH2	0X535D	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	EN_FCDIG_MON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
860	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	PFM_AUTO_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
861	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_VOK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
862	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_OCL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
863	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_MISSING_Z_AHO	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
864	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	USE_VVL_COMP_AHO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
865	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_RDIV_LEAK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
866	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_STARTUP_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
867	BUCB_PH2	0X535E	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	CONFIG_FCDIG_RES	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
868	BUCB_PH2	0X535F	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
869	BUCB_PH2	0X535F	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE	2	1	2:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
870	BUCB_PH2	0X535F	html	BUCB_PH2_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	HCC_KEEP_CURSENS_PREEN_AON	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
871	BUCB_PH2	0X5360	html	BUCB_PH2_CONFIG_PHASE_B_CFG_ANA_PHASE_REG	CFG_ANA_PHASE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
872	BUCB_PH2	0X5361	html	BUCB_PH2_CONFIG_PHASE_B_SLP_CFG_REG	SLP_CFG	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
873	BUCB_PH2	0X5362	html	BUCB_PH2_CONFIG_PHASE_B_ITRACK_SAT_STARTUP_REG	ITRACK_SAT_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X32	
874	BUCB_PH2	0X53A0	html	BUCB_PH2_CONFIG_HCC_HCC_BOOST_BYPASS_REG	CHECK_MAX_CNT_THRESH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
875	BUCB_PH2	0X53A0	html	BUCB_PH2_CONFIG_HCC_HCC_BOOST_BYPASS_REG	HCC_BOOST_BYPASS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
876	BUCB_PH2	0X53A1	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_DIS_TIME_CHECK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
877	BUCB_PH2	0X53A1	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_CHG_TIME_CHECK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
878	BUCB_PH2	0X53A1	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_1_REG	V2P_ON1PULSE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
879	BUCB_PH2	0X53A1	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_1_REG	P2V_ON1PULSE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
880	BUCB_PH2	0X53A1	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_1_REG	HCC_PHASE_MODE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
881	BUCB_PH2	0X53A1	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
882	BUCB_PH2	0X53A1	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN_AUTO_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
883	BUCB_PH2	0X53A2	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
884	BUCB_PH2	0X53A2	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
885	BUCB_PH2	0X53A2	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_2_REG	HCC_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
886	BUCB_PH2	0X53A2	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_PEAK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
887	BUCB_PH2	0X53A2	html	BUCB_PH2_CONFIG_HCC_HCC_CTRL_2_REG	HCC_EN_AUTO_SELECT	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
888	BUCB_PH2	0X53A4	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_2_REG	HCC_CONST_CHG_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
889	BUCB_PH2	0X53A5	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_3_REG	HCC_CONST_DIS_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
890	BUCB_PH2	0X53A6	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_CHG_TIME_CHECK_BOOST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
891	BUCB_PH2	0X53A6	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_DIS_TIME_CHECK_BOOST	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
892	BUCB_PH2	0X53A6	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_TIME_CVTYPE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
893	BUCB_PH2	0X53A6	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_4_REG	SYNC_HCC_CURRENT_TARGET	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
894	BUCB_PH2	0X53A6	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_ONTIME_ADAPTION	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
895	BUCB_PH2	0X53A6	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_OFFTIME_ADAPTION	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
896	BUCB_PH2	0X53A7	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_DIS_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
897	BUCB_PH2	0X53A7	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_CHG_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
898	BUCB_PH2	0X53A8	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_DIS_INCR_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
899	BUCB_PH2	0X53A8	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_CHG_INCR_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
900	BUCB_PH2	0X53A9	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_7_REG	HCC_CONST_CHG_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
901	BUCB_PH2	0X53AA	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_8_REG	HCC_CONST_DIS_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
902	BUCB_PH2	0X53AB	html	BUCB_PH2_CONFIG_HCC_HCC_HYSTERESIS_REG	HCC_HYSTERESIS	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
903	BUCB_PH2	0X53AC	html	BUCB_PH2_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_1	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
904	BUCB_PH2	0X53AC	html	BUCB_PH2_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_2	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
905	BUCB_PH2	0X53AD	html	BUCB_PH2_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_PULSE_DELTA_3	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
906	BUCB_PH2	0X53AD	html	BUCB_PH2_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_EN_PULSE_DELTA	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
907	BUCB_PH2	0X53AE	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_MASTER_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
908	BUCB_PH2	0X53AE	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_SLAVE_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
909	BUCB_PH2	0X53AE	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_1_REG	HCC_BLANK_UCL	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
910	BUCB_PH2	0X53AE	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_1_REG	HCC_SKIP_CF_CONST	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
911	BUCB_PH2	0X53AF	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_2_REG	HCC_SYNC_INCREMENT	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
912	BUCB_PH2	0X53B0	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
913	BUCB_PH2	0X53B0	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_ALPHA	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
914	BUCB_PH2	0X53B0	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BUCK_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
915	BUCB_PH2	0X53B0	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BOOST_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
916	BUCB_PH2	0X53B0	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_3_REG	HCC_EN_WCOMP_GATING	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
917	BUCB_PH2	0X53B0	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_3_REG	HCC_FORWARD_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
918	BUCB_PH2	0X53B1	html	BUCB_PH2_CONFIG_HCC_HCC_IBASED_BUBO_1_REG	HCC_LOWTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF3	
919	BUCB_PH2	0X53B2	html	BUCB_PH2_CONFIG_HCC_HCC_IBASED_BUBO_2_REG	HCC_LOWTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
920	BUCB_PH2	0X53B3	html	BUCB_PH2_CONFIG_HCC_HCC_IBASED_BUBO_3_REG	HCC_UPTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X12	
921	BUCB_PH2	0X53B4	html	BUCB_PH2_CONFIG_HCC_HCC_IBASED_BUBO_4_REG	HCC_UPTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
922	BUCB_PH2	0X53B5	html	BUCB_PH2_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_LOWTUBE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
923	BUCB_PH2	0X53B5	html	BUCB_PH2_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_UPTUBE_ALPHA	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
924	BUCB_PH2	0X53B6	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_4_REG	REGULAR2INCR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XE	
925	BUCB_PH2	0X53B7	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_5_REG	INCR2REGULAR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1A	
926	BUCB_PH2	0X53B8	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_6_REG	HCC_PH_FREQ_ADAPT_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
927	BUCB_PH2	0X53B8	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_6_REG	HCC_OLD_CVTYPE_INIT	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
928	BUCB_PH2	0X53B8	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_6_REG	BUBO_DURING_SKIP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
929	BUCB_PH2	0X53B8	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_6_CHANGE_FROM_HCC_CONST_CHG	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
930	BUCB_PH2	0X53B8	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_7_CHANGE_FROM_HCC_CONST_DIS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
931	BUCB_PH2	0X53B8	html	BUCB_PH2_CONFIG_HCC_HCC_MISC_6_REG	USE_ALWAYS_MASTER_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
932	BUCB_PH2	0X53B9	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_9_REG	HCC_MAX_TIME_CHG_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
933	BUCB_PH2	0X53BA	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_10_REG	HCC_MAX_TIME_CHG_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
934	BUCB_PH2	0X53BB	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_11_REG	HCC_MAX_TIME_DIS_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3C	
935	BUCB_PH2	0X53BC	html	BUCB_PH2_CONFIG_HCC_HCC_TIMER_12_REG	HCC_MAX_TIME_DIS_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
936	BUCB_PH2	0X53C0	html	BUCB_PH2_CONFIG_PHASE_BOOST_EN_SEG_PMOS_BOOST_REG	EN_SEG_PMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
937	BUCB_PH2	0X53C1	html	BUCB_PH2_CONFIG_PHASE_BOOST_EN_SEG_NMOS_BOOST_REG	EN_SEG_NMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
938	BUCB_PH2	0X53C2	html	BUCB_PH2_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_NMOS_BOOST	3	0	2:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
939	BUCB_PH2	0X53C2	html	BUCB_PH2_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_PMOS_BOOST	3	4	6:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
940	BUCB_PH2	0X53C3	html	BUCB_PH2_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_H_REG	CONFIG_DRIVER_DELAY_BOOST_H	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
941	BUCB_PH2	0X53C4	html	BUCB_PH2_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_L_REG	CONFIG_DRIVER_DELAY_BOOST_L	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X6	
942	BUCB_PH2	0X53C5	html	BUCB_PH2_CONFIG_PHASE_BOOST_UCL4_REG	UCL4	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
943	BUCB_PH2	0X53C6	html	BUCB_PH2_CONFIG_PHASE_BOOST_DC_LIMIT_REG	DC_LIMIT	6	0	5:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
944	BUCB_PH2	0X53C7	html	BUCB_PH2_CONFIG_PHASE_BOOST_CONFIG_ANA_SPARE_BOOST_REG	CONFIG_ANA_SPARE_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
945	BUCB_PH2	0X53F0	html	BUCB_PH2_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
946	BUCB_PH2	0X53F0	html	BUCB_PH2_DEBUG_STATUS_COM_RESET_CONFIG_REG	PHASE_NUMBER	4	4	7:4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
947	BUCB_PH2	0X53F1	html	BUCB_PH2_DEBUG_STATUS_COM_HW_DESC_REG	HW_DESC	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
948	BUCB_PH2	0X53F1	html	BUCB_PH2_DEBUG_STATUS_COM_HW_DESC_REG	PHASE_GANG	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
949	BUCB_PH2	0X53F2	html	BUCB_PH2_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
950	BUCB_PH2	0X53F3	html	BUCB_PH2_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
951	BUCB_PH2	0X53F4	html	BUCB_PH2_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
952	BUCB_PH2	0X53F5	html	BUCB_PH2_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
953	BUCB_PH2	0X53F6	html	BUCB_PH2_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
954	BUCB_PH2	0X53F7	html	BUCB_PH2_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
955	BUCB_PH2	0X53F8	html	BUCB_PH2_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
956	BUCB_PH2	0X53F9	html	BUCB_PH2_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
957	BUCB_PH3	0X5410	html	BUCB_PH3_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	VR_SEL	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
958	BUCB_PH3	0X5410	html	BUCB_PH3_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
959	BUCB_PH3	0X5410	html	BUCB_PH3_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PFM_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
960	BUCB_PH3	0X5411	html	BUCB_PH3_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
961	BUCB_PH3	0X5411	html	BUCB_PH3_CONFIG_PHASE_GEN2_MODE_REG	PH_SYNC_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
962	BUCB_PH3	0X5411	html	BUCB_PH3_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC_BOOST	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
963	BUCB_PH3	0X5411	html	BUCB_PH3_CONFIG_PHASE_GEN2_MODE_REG	PH_HANDSHAKE_SYNC_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
964	BUCB_PH3	0X5411	html	BUCB_PH3_CONFIG_PHASE_GEN2_MODE_REG	MODE_PFM_ECO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
965	BUCB_PH3	0X5411	html	BUCB_PH3_CONFIG_PHASE_GEN2_MODE_REG	SPFM_USE_MINUCL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
966	BUCB_PH3	0X5412	html	BUCB_PH3_CONFIG_PHASE_GEN2_CM_CALI_P_REG	CM_CALI_P	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH3_CM_CALI_P_68	SOO	0X0	
967	BUCB_PH3	0X5413	html	BUCB_PH3_CONFIG_PHASE_GEN2_CM_CALI_N_REG	CM_CALI_N	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH3_CM_CALI_N_69	SOO	0X0	
968	BUCB_PH3	0X5414	html	BUCB_PH3_CONFIG_PHASE_GEN2_CM_GAIN_CALI_P_REG	CM_GAIN_CALI_P	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH3_CM_GAIN_CALI_P_70	SOO	0X5D	
969	BUCB_PH3	0X5415	html	BUCB_PH3_CONFIG_PHASE_GEN2_CM_GAIN_CALI_N_REG	CM_GAIN_CALI_N	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH3_CM_GAIN_CALI_N_71	SOO	0X5D	
970	BUCB_PH3	0X5416	html	BUCB_PH3_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	DPWM_CNT_START	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X17	
971	BUCB_PH3	0X5416	html	BUCB_PH3_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	SYNC_SOURCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
972	BUCB_PH3	0X5417	html	BUCB_PH3_CONFIG_PHASE_GEN2_FREQ_TUNE_REG	FREQ_TUNE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
973	BUCB_PH3	0X5418	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_CC_MODE_REG	CC_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
974	BUCB_PH3	0X5419	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	NMOS_TRACKER_POLARITY	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
975	BUCB_PH3	0X5419	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ISENSE_USE_PMOS	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
976	BUCB_PH3	0X5419	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	FORCE_DC_FACT_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
977	BUCB_PH3	0X5419	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	EN_FORCE_DC_FACT_SEL	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
978	BUCB_PH3	0X5419	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ZC_ALPHA	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
979	BUCB_PH3	0X541A	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	IMON_MAX_STEP_SIZE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
980	BUCB_PH3	0X541A	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	CONFIG_ISENSE_IFC_B	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
981	BUCB_PH3	0X541A	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	SEG_BYPASS	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
982	BUCB_PH3	0X541A	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	AUTO_SEG_MODE	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
983	BUCB_PH3	0X541A	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	LPF_PFM_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
984	BUCB_PH3	0X541B	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	RTCM_MODE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
985	BUCB_PH3	0X541B	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	FORCE_PFM_CURR_METHOD	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
986	BUCB_PH3	0X541B	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	EN_FORCE_PFM_CURR_METHOD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
987	BUCB_PH3	0X541B	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	ZERO_CROSSING_OFFSET	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
988	BUCB_PH3	0X541C	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
989	BUCB_PH3	0X541C	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_N	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
990	BUCB_PH3	0X541C	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	CURR_MUX_SEL	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
991	BUCB_PH3	0X541C	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	FORWARD_CF_MAG_CMC	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
992	BUCB_PH3	0X541D	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_PTRACK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
993	BUCB_PH3	0X541D	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_NTRACK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
994	BUCB_PH3	0X541E	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	PWM_INTERP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
995	BUCB_PH3	0X541E	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_CHARGE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
996	BUCB_PH3	0X541E	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_DISCHARGE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
997	BUCB_PH3	0X541F	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_PWM2_REG	SLP_CMP_THRESHOLD	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
998	BUCB_PH3	0X5420	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_1_REG	PFM_FREQ_RANGE_1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X31	
999	BUCB_PH3	0X5421	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_2_REG	PFM_FREQ_RANGE_2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X60	
1000	BUCB_PH3	0X5422	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_3_REG	PFM_FREQ_RANGE_3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8D	
1001	BUCB_PH3	0X5423	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1002	BUCB_PH3	0X5423	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1003	BUCB_PH3	0X5423	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1004	BUCB_PH3	0X5424	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_ADJ_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1005	BUCB_PH3	0X5424	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_UCL_DELTA	6	1	6:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1006	BUCB_PH3	0X5424	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_DIV_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1007	BUCB_PH3	0X5425	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_1_REG	PFM_FREQ_MEAS_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1008	BUCB_PH3	0X5426	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_2_REG	PFM_FREQ_MEAS_VALUE_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1009	BUCB_PH3	0X5427	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_3_REG	PFM_FREQ_MEAS_VALUE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1010	BUCB_PH3	0X5428	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_4_REG	SW_FREQ	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X84	
1011	BUCB_PH3	0X5429	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	FREQ_MEAS_RANGE_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1012	BUCB_PH3	0X5429	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	CONFIG_FREQ_MEAS_MISC	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1013	BUCB_PH3	0X542A	html	BUCB_PH3_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_6_REG	FREQ_MEAS_RANGE2_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1014	BUCB_PH3	0X542B	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_0_REG	OSC_TRIM_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_PH3_OSC_TRIM_H_72	SOO	0X1	
1015	BUCB_PH3	0X542C	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_1_REG	OSC_TRIM_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH3_OSC_TRIM_L_73	SOO	0X2C	
1016	BUCB_PH3	0X542D	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_2_REG	DC_COUNT_32_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1017	BUCB_PH3	0X542E	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_3_REG	DC_COUNT_32_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1018	BUCB_PH3	0X542F	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_SW_PWR_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1019	BUCB_PH3	0X542F	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	EN_OSC_SW_PWR_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1020	BUCB_PH3	0X542F	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_TM_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1021	BUCB_PH3	0X542F	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_RESET_N	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1022	BUCB_PH3	0X542F	html	BUCB_PH3_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	AUTO_OSC_DISABLE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1023	BUCB_PH3	0X5430	html	BUCB_PH3_CONFIG_PHASE_GEN2_CF_WAKEUP_REG	CF_WAKEUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1024	BUCB_PH3	0X5431	html	BUCB_PH3_CONFIG_PHASE_GEN2_CONFIG_PH_DOMAIN_CTRL_REG	AUTO_ECO_PFM_IN_ISO	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1025	BUCB_PH3	0X5440	html	BUCB_PH3_CONFIG_PHASE_B_PWM_OCL_STARTUP_REG	PWM_OCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X46	
1026	BUCB_PH3	0X5441	html	BUCB_PH3_CONFIG_PHASE_B_PWM_OCL_REG	PWM_OCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8C	
1027	BUCB_PH3	0X5442	html	BUCB_PH3_CONFIG_PHASE_B_PFM_UCL_STARTUP_REG	PFM_UCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1E	
1028	BUCB_PH3	0X5443	html	BUCB_PH3_CONFIG_PHASE_B_PFM_UCL_REG	PFM_UCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4B	
1029	BUCB_PH3	0X5444	html	BUCB_PH3_CONFIG_PHASE_B_PFM_LCL_STARTUP_REG	PFM_LCL_STARTUP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1030	BUCB_PH3	0X5445	html	BUCB_PH3_CONFIG_PHASE_B_PFM_LCL_REG	PFM_LCL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1031	BUCB_PH3	0X5447	html	BUCB_PH3_CONFIG_PHASE_B_LCL_4_STARTUP_REG	LCL4_STARTUP	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1032	BUCB_PH3	0X5448	html	BUCB_PH3_CONFIG_PHASE_B_LCL_3_4_REG	LCL3	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1033	BUCB_PH3	0X5448	html	BUCB_PH3_CONFIG_PHASE_B_LCL_3_4_REG	LCL4	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1034	BUCB_PH3	0X5449	html	BUCB_PH3_CONFIG_PHASE_B_MINUCL_REG	MINUCL	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
1035	BUCB_PH3	0X544A	html	BUCB_PH3_CONFIG_PHASE_B_ITRACK_SAT_REG	ITRACK_SAT	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC8	
1036	BUCB_PH3	0X544B	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_A_REG	CONFIG_ISENSE_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XEE	
1037	BUCB_PH3	0X544C	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_B_REG	CONFIG_ISENSE_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X80	
1038	BUCB_PH3	0X544D	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_C_REG	CONFIG_ISENSE_C	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1039	BUCB_PH3	0X544E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_D_REG	CONFIG_ISENSE_D	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1040	BUCB_PH3	0X544F	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_E_REG	CONFIG_ISENSE_E	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1041	BUCB_PH3	0X5450	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_F_REG	CONFIG_ISENSE_F	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1042	BUCB_PH3	0X5451	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_G_REG	CONFIG_ISENSE_G	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1043	BUCB_PH3	0X5452	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_H_REG	CONFIG_ISENSE_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1044	BUCB_PH3	0X5455	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_ISENSE_K_REG	CONFIG_ISENSE_K	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1045	BUCB_PH3	0X5456	html	BUCB_PH3_CONFIG_PHASE_B_HS_ROW_EN_REG	HS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1046	BUCB_PH3	0X5457	html	BUCB_PH3_CONFIG_PHASE_B_LS_ROW_EN_REG	LS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1047	BUCB_PH3	0X5458	html	BUCB_PH3_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
1048	BUCB_PH3	0X5458	html	BUCB_PH3_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1049	BUCB_PH3	0X5458	html	BUCB_PH3_CONFIG_PHASE_B_PGATE_STR_REG	HS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1050	BUCB_PH3	0X5458	html	BUCB_PH3_CONFIG_PHASE_B_PGATE_STR_REG	CFG_DTC_RISE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1051	BUCB_PH3	0X5459	html	BUCB_PH3_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
1052	BUCB_PH3	0X5459	html	BUCB_PH3_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1053	BUCB_PH3	0X5459	html	BUCB_PH3_CONFIG_PHASE_B_NGATE_STR_REG	LS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1054	BUCB_PH3	0X5459	html	BUCB_PH3_CONFIG_PHASE_B_NGATE_STR_REG	CFG_DTC_FALL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1055	BUCB_PH3	0X545A	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_H_REG	CONFIG_FCDIG_ISO_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1056	BUCB_PH3	0X545B	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_L_REG	CONFIG_FCDIG_ISO_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1057	BUCB_PH3	0X545C	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	CONFIG_PWM_INTERP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1058	BUCB_PH3	0X545C	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	AVOID_PWM_ASYNC_PULSE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1059	BUCB_PH3	0X545D	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	NUMBER_MISSING_Z_AHO	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1060	BUCB_PH3	0X545D	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	RDIV_OFF_DURING_Z	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1061	BUCB_PH3	0X545D	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	USE_VVH_COMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1062	BUCB_PH3	0X545D	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	FCDIG_MONSEL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1063	BUCB_PH3	0X545D	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	EN_FCDIG_MON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1064	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	PFM_AUTO_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1065	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_VOK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1066	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_OCL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1067	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_MISSING_Z_AHO	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1068	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	USE_VVL_COMP_AHO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1069	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_RDIV_LEAK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1070	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_STARTUP_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1071	BUCB_PH3	0X545E	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	CONFIG_FCDIG_RES	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1072	BUCB_PH3	0X545F	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1073	BUCB_PH3	0X545F	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE	2	1	2:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1074	BUCB_PH3	0X545F	html	BUCB_PH3_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	HCC_KEEP_CURSENS_PREEN_AON	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1075	BUCB_PH3	0X5460	html	BUCB_PH3_CONFIG_PHASE_B_CFG_ANA_PHASE_REG	CFG_ANA_PHASE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1076	BUCB_PH3	0X5461	html	BUCB_PH3_CONFIG_PHASE_B_SLP_CFG_REG	SLP_CFG	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1077	BUCB_PH3	0X5462	html	BUCB_PH3_CONFIG_PHASE_B_ITRACK_SAT_STARTUP_REG	ITRACK_SAT_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X32	
1078	BUCB_PH3	0X54A0	html	BUCB_PH3_CONFIG_HCC_HCC_BOOST_BYPASS_REG	CHECK_MAX_CNT_THRESH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1079	BUCB_PH3	0X54A0	html	BUCB_PH3_CONFIG_HCC_HCC_BOOST_BYPASS_REG	HCC_BOOST_BYPASS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1080	BUCB_PH3	0X54A1	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_DIS_TIME_CHECK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1081	BUCB_PH3	0X54A1	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_CHG_TIME_CHECK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1082	BUCB_PH3	0X54A1	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_1_REG	V2P_ON1PULSE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1083	BUCB_PH3	0X54A1	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_1_REG	P2V_ON1PULSE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1084	BUCB_PH3	0X54A1	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_1_REG	HCC_PHASE_MODE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1085	BUCB_PH3	0X54A1	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1086	BUCB_PH3	0X54A1	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN_AUTO_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1087	BUCB_PH3	0X54A2	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1088	BUCB_PH3	0X54A2	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1089	BUCB_PH3	0X54A2	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_2_REG	HCC_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1090	BUCB_PH3	0X54A2	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_PEAK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1091	BUCB_PH3	0X54A2	html	BUCB_PH3_CONFIG_HCC_HCC_CTRL_2_REG	HCC_EN_AUTO_SELECT	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1092	BUCB_PH3	0X54A4	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_2_REG	HCC_CONST_CHG_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1093	BUCB_PH3	0X54A5	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_3_REG	HCC_CONST_DIS_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1094	BUCB_PH3	0X54A6	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_CHG_TIME_CHECK_BOOST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1095	BUCB_PH3	0X54A6	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_DIS_TIME_CHECK_BOOST	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1096	BUCB_PH3	0X54A6	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_TIME_CVTYPE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1097	BUCB_PH3	0X54A6	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_4_REG	SYNC_HCC_CURRENT_TARGET	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1098	BUCB_PH3	0X54A6	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_ONTIME_ADAPTION	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1099	BUCB_PH3	0X54A6	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_OFFTIME_ADAPTION	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1100	BUCB_PH3	0X54A7	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_DIS_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1101	BUCB_PH3	0X54A7	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_CHG_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1102	BUCB_PH3	0X54A8	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_DIS_INCR_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1103	BUCB_PH3	0X54A8	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_CHG_INCR_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1104	BUCB_PH3	0X54A9	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_7_REG	HCC_CONST_CHG_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1105	BUCB_PH3	0X54AA	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_8_REG	HCC_CONST_DIS_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1106	BUCB_PH3	0X54AB	html	BUCB_PH3_CONFIG_HCC_HCC_HYSTERESIS_REG	HCC_HYSTERESIS	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1107	BUCB_PH3	0X54AC	html	BUCB_PH3_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_1	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1108	BUCB_PH3	0X54AC	html	BUCB_PH3_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_2	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1109	BUCB_PH3	0X54AD	html	BUCB_PH3_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_PULSE_DELTA_3	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1110	BUCB_PH3	0X54AD	html	BUCB_PH3_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_EN_PULSE_DELTA	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1111	BUCB_PH3	0X54AE	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_MASTER_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1112	BUCB_PH3	0X54AE	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_SLAVE_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1113	BUCB_PH3	0X54AE	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_1_REG	HCC_BLANK_UCL	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1114	BUCB_PH3	0X54AE	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_1_REG	HCC_SKIP_CF_CONST	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1115	BUCB_PH3	0X54AF	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_2_REG	HCC_SYNC_INCREMENT	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1116	BUCB_PH3	0X54B0	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1117	BUCB_PH3	0X54B0	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_ALPHA	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1118	BUCB_PH3	0X54B0	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BUCK_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1119	BUCB_PH3	0X54B0	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BOOST_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1120	BUCB_PH3	0X54B0	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_3_REG	HCC_EN_WCOMP_GATING	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1121	BUCB_PH3	0X54B0	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_3_REG	HCC_FORWARD_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1122	BUCB_PH3	0X54B1	html	BUCB_PH3_CONFIG_HCC_HCC_IBASED_BUBO_1_REG	HCC_LOWTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF3	
1123	BUCB_PH3	0X54B2	html	BUCB_PH3_CONFIG_HCC_HCC_IBASED_BUBO_2_REG	HCC_LOWTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1124	BUCB_PH3	0X54B3	html	BUCB_PH3_CONFIG_HCC_HCC_IBASED_BUBO_3_REG	HCC_UPTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X12	
1125	BUCB_PH3	0X54B4	html	BUCB_PH3_CONFIG_HCC_HCC_IBASED_BUBO_4_REG	HCC_UPTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1126	BUCB_PH3	0X54B5	html	BUCB_PH3_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_LOWTUBE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1127	BUCB_PH3	0X54B5	html	BUCB_PH3_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_UPTUBE_ALPHA	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1128	BUCB_PH3	0X54B6	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_4_REG	REGULAR2INCR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XE	
1129	BUCB_PH3	0X54B7	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_5_REG	INCR2REGULAR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1A	
1130	BUCB_PH3	0X54B8	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_6_REG	HCC_PH_FREQ_ADAPT_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1131	BUCB_PH3	0X54B8	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_6_REG	HCC_OLD_CVTYPE_INIT	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1132	BUCB_PH3	0X54B8	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_6_REG	BUBO_DURING_SKIP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1133	BUCB_PH3	0X54B8	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_6_CHANGE_FROM_HCC_CONST_CHG	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1134	BUCB_PH3	0X54B8	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_7_CHANGE_FROM_HCC_CONST_DIS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1135	BUCB_PH3	0X54B8	html	BUCB_PH3_CONFIG_HCC_HCC_MISC_6_REG	USE_ALWAYS_MASTER_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1136	BUCB_PH3	0X54B9	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_9_REG	HCC_MAX_TIME_CHG_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1137	BUCB_PH3	0X54BA	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_10_REG	HCC_MAX_TIME_CHG_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1138	BUCB_PH3	0X54BB	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_11_REG	HCC_MAX_TIME_DIS_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3C	
1139	BUCB_PH3	0X54BC	html	BUCB_PH3_CONFIG_HCC_HCC_TIMER_12_REG	HCC_MAX_TIME_DIS_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1140	BUCB_PH3	0X54C0	html	BUCB_PH3_CONFIG_PHASE_BOOST_EN_SEG_PMOS_BOOST_REG	EN_SEG_PMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1141	BUCB_PH3	0X54C1	html	BUCB_PH3_CONFIG_PHASE_BOOST_EN_SEG_NMOS_BOOST_REG	EN_SEG_NMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1142	BUCB_PH3	0X54C2	html	BUCB_PH3_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_NMOS_BOOST	3	0	2:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
1143	BUCB_PH3	0X54C2	html	BUCB_PH3_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_PMOS_BOOST	3	4	6:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
1144	BUCB_PH3	0X54C3	html	BUCB_PH3_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_H_REG	CONFIG_DRIVER_DELAY_BOOST_H	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
1145	BUCB_PH3	0X54C4	html	BUCB_PH3_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_L_REG	CONFIG_DRIVER_DELAY_BOOST_L	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X6	
1146	BUCB_PH3	0X54C5	html	BUCB_PH3_CONFIG_PHASE_BOOST_UCL4_REG	UCL4	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
1147	BUCB_PH3	0X54C6	html	BUCB_PH3_CONFIG_PHASE_BOOST_DC_LIMIT_REG	DC_LIMIT	6	0	5:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1148	BUCB_PH3	0X54C7	html	BUCB_PH3_CONFIG_PHASE_BOOST_CONFIG_ANA_SPARE_BOOST_REG	CONFIG_ANA_SPARE_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1149	BUCB_PH3	0X54F0	html	BUCB_PH3_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1150	BUCB_PH3	0X54F0	html	BUCB_PH3_DEBUG_STATUS_COM_RESET_CONFIG_REG	PHASE_NUMBER	4	4	7:4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1151	BUCB_PH3	0X54F1	html	BUCB_PH3_DEBUG_STATUS_COM_HW_DESC_REG	HW_DESC	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1152	BUCB_PH3	0X54F1	html	BUCB_PH3_DEBUG_STATUS_COM_HW_DESC_REG	PHASE_GANG	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1153	BUCB_PH3	0X54F2	html	BUCB_PH3_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1154	BUCB_PH3	0X54F3	html	BUCB_PH3_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1155	BUCB_PH3	0X54F4	html	BUCB_PH3_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1156	BUCB_PH3	0X54F5	html	BUCB_PH3_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1157	BUCB_PH3	0X54F6	html	BUCB_PH3_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1158	BUCB_PH3	0X54F7	html	BUCB_PH3_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1159	BUCB_PH3	0X54F8	html	BUCB_PH3_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1160	BUCB_PH3	0X54F9	html	BUCB_PH3_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1161	BUCB_VRC2	0X5507	html	BUCB_VRC2_VR_CTRL_DVS_FAST_REG	DVS_FAST_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1162	BUCB_VRC2	0X5508	html	BUCB_VRC2_VR_CTRL_DVS_SLOW_REG	DVS_SLOW_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1163	BUCB_VRC2	0X5509	html	BUCB_VRC2_VR_CTRL_DVS_DECAY_REG	DVS_DECAY_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1164	BUCB_VRC2	0X550A	html	BUCB_VRC2_VR_CTRL_DVS_WP_REG	WP	3	0	2:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1165	BUCB_VRC2	0X550A	html	BUCB_VRC2_VR_CTRL_DVS_WP_REG	DVS_WP_RAMP	2	3	4:3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1166	BUCB_VRC2	0X550B	html	BUCB_VRC2_VR_CTRL_DVS_PS_REG	DVS_PS_MODE	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1167	BUCB_VRC2	0X550B	html	BUCB_VRC2_VR_CTRL_DVS_PS_REG	DVS_PS_STDBY	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1168	BUCB_VRC2	0X550B	html	BUCB_VRC2_VR_CTRL_DVS_PS_REG	DVS_PS_ON	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1169	BUCB_VRC2	0X5516	html	BUCB_VRC2_VR_MON_VOUT_REG	VOUT	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1170	BUCB_VRC2	0X5531	html	BUCB_VRC2_VR_CTRL_VID_SETTING_REG	VID_SETTING_VID	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1171	BUCB_VRC2	0X5532	html	BUCB_VRC2_VR_CTRL_PWR_STATE_REG	PWR_STATE_MODE	6	0	5:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1172	BUCB_VRC2	0X5532	html	BUCB_VRC2_VR_CTRL_PWR_STATE_REG	PWR_STATE_STDBY	1	6	6	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1173	BUCB_VRC2	0X5532	html	BUCB_VRC2_VR_CTRL_PWR_STATE_REG	PWR_STATE_ON	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1174	BUCB_VRC2	0X5533	html	BUCB_VRC2_VR_CTRL_VID_OFFSET_REG	VID_OFFSET	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1175	BUCB_VRC2	0X553A	html	BUCB_VRC2_VR_CTRL_WP0_REG	WP0_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1176	BUCB_VRC2	0X553B	html	BUCB_VRC2_VR_CTRL_WP1_REG	WP1_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
1177	BUCB_VRC2	0X553C	html	BUCB_VRC2_VR_CTRL_WP2_REG	WP2_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
1178	BUCB_VRC2	0X553D	html	BUCB_VRC2_VR_CTRL_WP3_REG	WP3_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
1179	BUCB_VRC2	0X553E	html	BUCB_VRC2_VR_CTRL_WP4_REG	WP4_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1180	BUCB_VRC2	0X553F	html	BUCB_VRC2_VR_CTRL_WP5_REG	WP5_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1181	BUCB_VRC2	0X5540	html	BUCB_VRC2_VR_CTRL_WP6_REG	WP6_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1182	BUCB_VRC2	0X5541	html	BUCB_VRC2_VR_CTRL_WP7_REG	WP7_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1183	BUCB_VRC2	0X5542	html	BUCB_VRC2_VR_CTRL_DVS_VID_IF_CFG_REG	DVS_VID_RAMP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1184	BUCB_VRC2	0X5581	html	BUCB_VRC2_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_MODE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1185	BUCB_VRC2	0X5581	html	BUCB_VRC2_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_STDBY	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1186	BUCB_VRC2	0X5581	html	BUCB_VRC2_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_ON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1187	BUCB_VRC2	0X5582	html	BUCB_VRC2_VR_CTRL_RAMP_CTRL_REG	RAMP_CTRL_RAMP	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1188	BUCB_VRC2	0X5582	html	BUCB_VRC2_VR_CTRL_RAMP_CTRL_REG	PLD_DIS	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1189	BUCB_VRC2	0X5584	html	BUCB_VRC2_VR_CTRL_HVSEL_H_REG	HVSEL_VID_H	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1190	BUCB_VRC2	0X5585	html	BUCB_VRC2_VR_CTRL_HVSEL_L_REG	HVSEL_VID_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1191	BUCB_VRC2	0X5586	html	BUCB_VRC2_VR_CTRL_TRIGGER_REG	TRIGGER	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1192	BUCB_VRC2	0X5586	html	BUCB_VRC2_VR_CTRL_TRIGGER_REG	TRIGGER_MASK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1193	BUCB_VRC2	0X5592	html	BUCB_VRC2_VR_CTRL_VID_ACTIVE_H_REG	VID_ACTIVE_H	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1194	BUCB_VRC2	0X5593	html	BUCB_VRC2_VR_CTRL_VID_ACTIVE_L_REG	VID_ACTIVE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1195	BUCB_VRC2	0X5594	html	BUCB_VRC2_VR_CTRL_VID_EFFECTIVE_H_REG	VID_EFFECTIVE_H	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1196	BUCB_VRC2	0X5595	html	BUCB_VRC2_VR_CTRL_VID_EFFECTIVE_L_REG	VID_EFFECTIVE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1197	BUCB_VRC2	0X5596	html	BUCB_VRC2_VR_CTRL_VR_STATUS_REG	STATE	4	0	3:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1198	BUCB_VRC2	0X5596	html	BUCB_VRC2_VR_CTRL_VR_STATUS_REG	VOK	1	4	4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1199	BUCB_VRC2	0X5596	html	BUCB_VRC2_VR_CTRL_VR_STATUS_REG	OC_STAT	1	5	5	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1200	BUCB_VRC2	0X55F0	html	BUCB_VRC2_DEBUG_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1201	BUCB_VRC2	0X55F1	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_1_REG	SEL_STARTUP_CLK_SLOW	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1202	BUCB_VRC2	0X55F1	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_1_REG	EN_ASYNC_SWITCH_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1203	BUCB_VRC2	0X55F1	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_1_REG	FORCE_FAST_SWITCH_OFF	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1204	BUCB_VRC2	0X55F1	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_1_REG	MASK_RESAMPLE_PFM	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1205	BUCB_VRC2	0X55F1	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_1_REG	COMBO_SYNC_SOURCE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1206	BUCB_VRC2	0X55F1	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_1_REG	PWRON_ENABLES_CLK_TREE	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1207	BUCB_VRC2	0X55F1	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_1_REG	EN_500_32_MEAS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1208	BUCB_VRC2	0X55F2	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_2_REG	EN_VID_SAT_TO_1	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1209	BUCB_VRC2	0X55F2	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_2_REG	FORCE_FB_SW_CTRL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1210	BUCB_VRC2	0X55F2	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_2_REG	FB_SW_CTRL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1211	BUCB_VRC2	0X55F2	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_2_REG	ALLOW_SPIF_CLK_REQ	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1212	BUCB_VRC2	0X55F3	html	BUCB_VRC2_DEBUG_CONFIG_VR_CTRL_3_REG	T_PRE_ENABLE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1213	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF0	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1214	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF1	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1215	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF2	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1216	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF3	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1217	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF4	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1218	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF5	1	5	5	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1219	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF6	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1220	BUCB_VRC2	0X55F4	html	BUCB_VRC2_DEBUG_GP_CONFIG_REG	GPCONF7	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1221	BUCB_VRC2	0X55F5	html	BUCB_VRC2_DEBUG_CONFIG_FOLLOW_REG	DEV_ID_FOLLOW	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1222	BUCB_VRC2	0X55F5	html	BUCB_VRC2_DEBUG_CONFIG_FOLLOW_REG	EN_FOLLOW	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1223	BUCB_VRC2	0X55F6	html	BUCB_VRC2_DEBUG_RTCM_AVR_MODE_CFG_REG	CURR_AVERAGING_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1224	BUCB_VRC2	0X55F6	html	BUCB_VRC2_DEBUG_RTCM_AVR_MODE_CFG_REG	SEL_WIN_SAMPLE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1225	BUCB_VRC2	0X55F6	html	BUCB_VRC2_DEBUG_RTCM_AVR_MODE_CFG_REG	MAX_CNT_VAL	5	2	6:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X13	
1226	BUCB_VRC2	0X55F7	html	BUCB_VRC2_DEBUG_IOUT_H_REG	IOUT_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1227	BUCB_VRC2	0X55F8	html	BUCB_VRC2_DEBUG_IOUT_L_REG	IOUT_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1228	BUCB_VRC2	0X55F9	html	BUCB_VRC2_DEBUG_IOUT_REG	IOUT	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1229	BUCB_VRC2	0X55FA	html	BUCB_VRC2_DEBUG_IIN_H_REG	IIN_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1230	BUCB_VRC2	0X55FB	html	BUCB_VRC2_DEBUG_IIN_L_REG	IIN_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1231	BUCB_VR2	0X5601	html	BUCB_VR2_CONFIG_PID_DP_P_REG	DP_P_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_DP_P_SIGNIF_74	SOO	0X42	
1232	BUCB_VR2	0X5602	html	BUCB_VR2_CONFIG_PID_DP_I_REG	DP_I_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_DP_I_SIGNIF_75	SOO	0X31	
1233	BUCB_VR2	0X5603	html	BUCB_VR2_CONFIG_PID_DP_D_REG	DP_D_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_DP_D_SIGNIF_76	SOO	0XC0	
1234	BUCB_VR2	0X5604	html	BUCB_VR2_CONFIG_PID_DP_EXP_REG	DP_D_EXP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_DP_D_EXP_77	SOO	0X0	
1235	BUCB_VR2	0X5604	html	BUCB_VR2_CONFIG_PID_DP_EXP_REG	DP_I_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR2_DP_I_EXP_77	SOO	0X0	
1236	BUCB_VR2	0X5604	html	BUCB_VR2_CONFIG_PID_DP_EXP_REG	DP_P_EXP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR2_DP_P_EXP_77	SOO	0X0	
1237	BUCB_VR2	0X5605	html	BUCB_VR2_CONFIG_PID_SP_P_REG	SP_P_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_SP_P_SIGNIF_78	SOO	0X52	
1238	BUCB_VR2	0X5606	html	BUCB_VR2_CONFIG_PID_SP_I_REG	SP_I_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_SP_I_SIGNIF_79	SOO	0X4A	
1239	BUCB_VR2	0X5607	html	BUCB_VR2_CONFIG_PID_SP_D_REG	SP_D_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_SP_D_SIGNIF_80	SOO	0XB0	
1240	BUCB_VR2	0X5608	html	BUCB_VR2_CONFIG_PID_SP_EXP_REG	SP_D_EXP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_SP_D_EXP_81	SOO	0X0	
1241	BUCB_VR2	0X5608	html	BUCB_VR2_CONFIG_PID_SP_EXP_REG	SP_I_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR2_SP_I_EXP_81	SOO	0X0	
1242	BUCB_VR2	0X5608	html	BUCB_VR2_CONFIG_PID_SP_EXP_REG	SP_P_EXP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR2_SP_P_EXP_81	SOO	0X0	
1243	BUCB_VR2	0X5609	html	BUCB_VR2_CONFIG_PID_NL1_P_REG	NLP_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1244	BUCB_VR2	0X5609	html	BUCB_VR2_CONFIG_PID_NL1_P_REG	NLP_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1245	BUCB_VR2	0X560A	html	BUCB_VR2_CONFIG_PID_NL2_P_REG	NLP_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1246	BUCB_VR2	0X560A	html	BUCB_VR2_CONFIG_PID_NL2_P_REG	NLP_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1247	BUCB_VR2	0X560B	html	BUCB_VR2_CONFIG_PID_NL1_I_REG	NLI_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1248	BUCB_VR2	0X560B	html	BUCB_VR2_CONFIG_PID_NL1_I_REG	NLI_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1249	BUCB_VR2	0X560C	html	BUCB_VR2_CONFIG_PID_NL2_I_REG	NLI_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1250	BUCB_VR2	0X560C	html	BUCB_VR2_CONFIG_PID_NL2_I_REG	NLI_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1251	BUCB_VR2	0X560D	html	BUCB_VR2_CONFIG_PID_NL1_D_REG	NLD_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1252	BUCB_VR2	0X560D	html	BUCB_VR2_CONFIG_PID_NL1_D_REG	NLD_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1253	BUCB_VR2	0X560E	html	BUCB_VR2_CONFIG_PID_NL2_D_REG	NLD_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1254	BUCB_VR2	0X560E	html	BUCB_VR2_CONFIG_PID_NL2_D_REG	NLD_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1255	BUCB_VR2	0X560F	html	BUCB_VR2_CONFIG_PID_NL_BLANK1_REG	NLP_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1256	BUCB_VR2	0X560F	html	BUCB_VR2_CONFIG_PID_NL_BLANK1_REG	NLI_BLANK	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1257	BUCB_VR2	0X5610	html	BUCB_VR2_CONFIG_PID_NL_BLANK2_REG	NLD_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1258	BUCB_VR2	0X5611	html	BUCB_VR2_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_P_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1259	BUCB_VR2	0X5611	html	BUCB_VR2_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_I_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1260	BUCB_VR2	0X5611	html	BUCB_VR2_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_D_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1261	BUCB_VR2	0X5611	html	BUCB_VR2_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_P_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1262	BUCB_VR2	0X5611	html	BUCB_VR2_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_I_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1263	BUCB_VR2	0X5611	html	BUCB_VR2_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_D_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1264	BUCB_VR2	0X5611	html	BUCB_VR2_CONFIG_PID_COEFF_TUNING_REG	COEFF_REDUCTION_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1265	BUCB_VR2	0X5612	html	BUCB_VR2_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_6	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1266	BUCB_VR2	0X5612	html	BUCB_VR2_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_5	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1267	BUCB_VR2	0X5612	html	BUCB_VR2_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_4	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1268	BUCB_VR2	0X5612	html	BUCB_VR2_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_3	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1269	BUCB_VR2	0X5612	html	BUCB_VR2_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_2	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1270	BUCB_VR2	0X5612	html	BUCB_VR2_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_1	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1271	BUCB_VR2	0X5613	html	BUCB_VR2_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1272	BUCB_VR2	0X5613	html	BUCB_VR2_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_I	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1273	BUCB_VR2	0X5613	html	BUCB_VR2_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_D	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1274	BUCB_VR2	0X5614	html	BUCB_VR2_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1275	BUCB_VR2	0X5614	html	BUCB_VR2_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_I	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1276	BUCB_VR2	0X5614	html	BUCB_VR2_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_D	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1277	BUCB_VR2	0X5615	html	BUCB_VR2_CONFIG_PID_PID_SAT1_REG	ADC_SAT_HIGH_TH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3F	
1278	BUCB_VR2	0X5615	html	BUCB_VR2_CONFIG_PID_PID_SAT1_REG	CF_SAT_HIGH_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1279	BUCB_VR2	0X5616	html	BUCB_VR2_CONFIG_PID_PID_SAT2_REG	CF_SAT_HIGH_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1280	BUCB_VR2	0X5617	html	BUCB_VR2_CONFIG_PID_PID_SAT3_REG	ADC_SAT_LOW_TH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
1281	BUCB_VR2	0X5617	html	BUCB_VR2_CONFIG_PID_PID_SAT3_REG	CF_SAT_LOW_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1282	BUCB_VR2	0X5618	html	BUCB_VR2_CONFIG_PID_PID_SAT4_REG	CF_SAT_LOW_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1283	BUCB_VR2	0X5619	html	BUCB_VR2_CONFIG_PID_PID_MIN_ACTION1_REG	MIN_ACTION	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1284	BUCB_VR2	0X5619	html	BUCB_VR2_CONFIG_PID_PID_MIN_ACTION1_REG	MAPPER_REF_HIGH_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1285	BUCB_VR2	0X561A	html	BUCB_VR2_CONFIG_PID_PID_MIN_ACTION2_REG	MAPPER_REF_HIGH_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1286	BUCB_VR2	0X561B	html	BUCB_VR2_CONFIG_PID_HARD_LIMIT_BUCK_REG	HARD_LIMIT_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1287	BUCB_VR2	0X561C	html	BUCB_VR2_CONFIG_PID_MAPPER_OFFSET_REG	MAPPER_OFFSET	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5F	
1288	BUCB_VR2	0X561D	html	BUCB_VR2_CONFIG_PID_CONFIG_MAPPER_A_REG	SINGLE_PULSE_BOOST	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1289	BUCB_VR2	0X561D	html	BUCB_VR2_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_QERR_MAP_FB	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1290	BUCB_VR2	0X561D	html	BUCB_VR2_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_HDC_CQ	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1291	BUCB_VR2	0X561D	html	BUCB_VR2_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_MIN_ACTION_CQ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1292	BUCB_VR2	0X561D	html	BUCB_VR2_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_FORCE_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1293	BUCB_VR2	0X561E	html	BUCB_VR2_CONFIG_PID_CONFIG_MAPPER_B_REG	CONFIG_MAPPER_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1294	BUCB_VR2	0X561F	html	BUCB_VR2_CONFIG_PID_CONFIG_MAPPER_C_REG	CONFIG_MAPPER_C	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1295	BUCB_VR2	0X5620	html	BUCB_VR2_CONFIG_PID_BOOST_DC_HI_REG	BOOST_DC_HIGH	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1296	BUCB_VR2	0X5621	html	BUCB_VR2_CONFIG_PID_BOOST_DC_LO_REG	BOOST_DC_LOW	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1297	BUCB_VR2	0X5622	html	BUCB_VR2_CONFIG_PID_INT_EXC_LIMIT_HI_REG	INT_EXC_LIMIT_HIGH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1298	BUCB_VR2	0X5623	html	BUCB_VR2_CONFIG_PID_INT_EXC_LIMIT_LO_REG	INT_EXC_LIMIT_LOW	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1299	BUCB_VR2	0X5624	html	BUCB_VR2_CONFIG_PID_INT_CONST_REG	INT_CONST_INCR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1300	BUCB_VR2	0X5624	html	BUCB_VR2_CONFIG_PID_INT_CONST_REG	TRIG_INTEG_PRESET_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1301	BUCB_VR2	0X5625	html	BUCB_VR2_CONFIG_PID_INT_VAR_UP_REG	INT_VAR_INCR_MAX	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1302	BUCB_VR2	0X5625	html	BUCB_VR2_CONFIG_PID_INT_VAR_UP_REG	INT_VAR_INCR_ALPHA_UP	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1303	BUCB_VR2	0X5626	html	BUCB_VR2_CONFIG_PID_INT_VAR_DOWN_REG	INT_VAR_INCR_MIN	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1304	BUCB_VR2	0X5626	html	BUCB_VR2_CONFIG_PID_INT_VAR_DOWN_REG	INT_VAR_INCR_ALPHA_DOWN	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1305	BUCB_VR2	0X5627	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_1_REG	DOUBLE_SAMPLING_LIMIT	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3F	
1306	BUCB_VR2	0X5627	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_1_REG	NS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1307	BUCB_VR2	0X5627	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_1_REG	NOTCH_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1308	BUCB_VR2	0X5628	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_2_REG	QERROR_DIRECT_FB	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1309	BUCB_VR2	0X5628	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_2_REG	QERROR_MAP_DIRECT_FB	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1310	BUCB_VR2	0X5628	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_2_REG	MIN_ACTION_VAR_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1311	BUCB_VR2	0X5628	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_2_REG	SINGLE_PULSE_BOOST_STYLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1312	BUCB_VR2	0X5628	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_2_REG	DISABLE_NL_DURING_RAMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1313	BUCB_VR2	0X5628	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_2_REG	DISABLE_IE_DURING_RAMP	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1314	BUCB_VR2	0X5628	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_2_REG	LOWER_GAIN_DURING_RAMP	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1315	BUCB_VR2	0X5629	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_A_REG	CONFIG_PID_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X20	
1316	BUCB_VR2	0X562A	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_B_REG	CONFIG_PID_B_SPARE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1317	BUCB_VR2	0X562A	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_B_REG	MODE_INT_EXC	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1318	BUCB_VR2	0X562A	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_B_REG	CC_DP_INT_PRESET_GODP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1319	BUCB_VR2	0X562A	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_B_REG	CC_DP_INT_PRESET_GOSP	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1320	BUCB_VR2	0X562B	html	BUCB_VR2_CONFIG_PID_CONFIG_VOLTAGE_OK_REG	VOLTAGE_OK_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X14	
1321	BUCB_VR2	0X562B	html	BUCB_VR2_CONFIG_PID_CONFIG_VOLTAGE_OK_REG	VOLTAGE_OK_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1322	BUCB_VR2	0X562C	html	BUCB_VR2_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VOK_IF_SIGN_POSITIVE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1323	BUCB_VR2	0X562C	html	BUCB_VR2_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VOK_IF_SIGN_NEGATIVE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1324	BUCB_VR2	0X562C	html	BUCB_VR2_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VNOK_LATCH	1	4	4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1325	BUCB_VR2	0X562D	html	BUCB_VR2_CONFIG_PID_PRESET1_REG	FORCE_PRESET_H	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1326	BUCB_VR2	0X562D	html	BUCB_VR2_CONFIG_PID_PRESET1_REG	FORCE_PRESET_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1327	BUCB_VR2	0X562D	html	BUCB_VR2_CONFIG_PID_PRESET1_REG	TRIGGER_PRESET_CALC	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1328	BUCB_VR2	0X562D	html	BUCB_VR2_CONFIG_PID_PRESET1_REG	FORCE_OLOOP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1329	BUCB_VR2	0X562D	html	BUCB_VR2_CONFIG_PID_PRESET1_REG	PRESET_CALC_250K	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1330	BUCB_VR2	0X562D	html	BUCB_VR2_CONFIG_PID_PRESET1_REG	PRESET_ADJ_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1331	BUCB_VR2	0X562E	html	BUCB_VR2_CONFIG_PID_PRESET2_REG	FORCE_PRESET_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5E	
1332	BUCB_VR2	0X562F	html	BUCB_VR2_CONFIG_PID_INTEG_VAL_H_REG	INTEG_VAL_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1333	BUCB_VR2	0X562F	html	BUCB_VR2_CONFIG_PID_INTEG_VAL_H_REG	INTEG_VAL_SAMPLE	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1334	BUCB_VR2	0X5630	html	BUCB_VR2_CONFIG_PID_INTEG_VAL_L_REG	INTEG_VAL_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1335	BUCB_VR2	0X5631	html	BUCB_VR2_CONFIG_PID_HARD_LIMIT_BOOST_REG	HARD_LIMIT_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1336	BUCB_VR2	0X5632	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_3_REG	HCC_AUTO_COEFF_DOUBLING	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1337	BUCB_VR2	0X5632	html	BUCB_VR2_CONFIG_PID_CONFIG_PID_MISC_3_REG	MAN_PID_COEFF_SEL_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1338	BUCB_VR2	0X5633	html	BUCB_VR2_CONFIG_PID_ANTI_WINDUP_CFG_REG	EN_BACK_CALC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1339	BUCB_VR2	0X5633	html	BUCB_VR2_CONFIG_PID_ANTI_WINDUP_CFG_REG	INTEG_SAT_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1340	BUCB_VR2	0X5633	html	BUCB_VR2_CONFIG_PID_ANTI_WINDUP_CFG_REG	KB_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1341	BUCB_VR2	0X5660	html	BUCB_VR2_CONFIG_CTRL_1_LOADLINE_REG	LOADLINE_GAIN	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1342	BUCB_VR2	0X5660	html	BUCB_VR2_CONFIG_CTRL_1_LOADLINE_REG	LOADLINE_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1343	BUCB_VR2	0X5661	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_DELAY_CNT_1	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
1344	BUCB_VR2	0X5661	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_STEP_SIZE_1	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1345	BUCB_VR2	0X5661	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_STEP2X_1	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1346	BUCB_VR2	0X5662	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_DELAY_CNT_2	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
1347	BUCB_VR2	0X5662	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_STEP_SIZE_2	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1348	BUCB_VR2	0X5662	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_STEP2X_2	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1349	BUCB_VR2	0X5663	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_DELAY_CNT_3	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
1350	BUCB_VR2	0X5663	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_STEP_SIZE_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1351	BUCB_VR2	0X5663	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_STEP2X_3	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1352	BUCB_VR2	0X5664	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_4_REG	PROLONG_CCM_REQUEST	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1353	BUCB_VR2	0X5664	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PWM_VOK_UP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1354	BUCB_VR2	0X5664	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PWM_VOK_DOWN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1355	BUCB_VR2	0X5664	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PFM_VOK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1356	BUCB_VR2	0X5664	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_4_REG	PRESET_INTEG_ON_RAMP	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1357	BUCB_VR2	0X5665	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_5_REG	CP_SAMPLE_BLANKING	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1358	BUCB_VR2	0X5665	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_5_REG	SPFM_DVS_CNT_START	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1359	BUCB_VR2	0X5666	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1360	BUCB_VR2	0X5666	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1361	BUCB_VR2	0X5666	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1362	BUCB_VR2	0X5667	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	VOUT_SEL_LSB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1363	BUCB_VR2	0X5667	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	ADC_LSB	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1364	BUCB_VR2	0X5667	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	ADC_SET_DELAY	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1365	BUCB_VR2	0X5667	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	CONFIG_VSENSE_A_MISC0	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1366	BUCB_VR2	0X5668	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	KEEP_REFBUF_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1367	BUCB_VR2	0X5668	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	DISABLE_FIRST_CAL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1368	BUCB_VR2	0X5668	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	SEL_ZERO_SAMPLING	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1369	BUCB_VR2	0X5668	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	SEL_GAIN_RES_250K	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1370	BUCB_VR2	0X5668	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	AFE_CAL_DIS_INSW	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1371	BUCB_VR2	0X5668	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	VOUT_SEL_START	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1372	BUCB_VR2	0X5668	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	EN_IDAC_CAL_LSB	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1373	BUCB_VR2	0X5669	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_ADC_VDDRES	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1374	BUCB_VR2	0X5669	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_AFE_VDDRES	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1375	BUCB_VR2	0X5669	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_REF_VDDRES	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1376	BUCB_VR2	0X5669	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_REF_SERRES	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1377	BUCB_VR2	0X5669	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	VPFM_GEN_FORCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1378	BUCB_VR2	0X566A	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_D_REG	VPFM_AMPL	5	0	4:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_VPFM_AMPL_82	SOO	0X7	
1379	BUCB_VR2	0X566A	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_D_REG	VPFM_CLP	3	5	7:5	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR2_VPFM_CLP_82	SOO	0X2	
1380	BUCB_VR2	0X566B	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_E_REG	VSENSE_DAC_BIAS_PWM	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_VSENSE_DAC_BIAS_PWM_83	SOO	0X0	
1381	BUCB_VR2	0X566B	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_E_REG	VSENSE_DAC_BIAS_SPFM	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_VSENSE_DAC_BIAS_SPFM_83	SOO	0X0	
1382	BUCB_VR2	0X566C	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_VSENSE_F_REG	VSENSE_DAC_BIAS_IPFM	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_VSENSE_DAC_BIAS_IPFM_84	SOO	0X0	
1383	BUCB_VR2	0X566D	html	BUCB_VR2_CONFIG_CTRL_1_TEMP_COMP_REG	TEMP_LO_INCR	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1384	BUCB_VR2	0X566D	html	BUCB_VR2_CONFIG_CTRL_1_TEMP_COMP_REG	TEMP_HI_INCR	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1385	BUCB_VR2	0X566E	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	CONFIG_WCOMP1_PFM	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
1386	BUCB_VR2	0X566E	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	PD_WCOMPS_PFM	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1387	BUCB_VR2	0X566E	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	CONFIG_WCOMP1_GAIN_PFM	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1388	BUCB_VR2	0X566F	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	CONFIG_WCOMP1_PWM	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XB	
1389	BUCB_VR2	0X566F	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	PD_WCOMPS_PWM	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1390	BUCB_VR2	0X566F	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	CONFIG_WCOMP1_GAIN_PWM	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1391	BUCB_VR2	0X5670	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP2_REG	CONFIG_WCOMP2	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XD	
1392	BUCB_VR2	0X5670	html	BUCB_VR2_CONFIG_CTRL_1_CONFIG_WCOMP2_REG	CONFIG_WCOMP_SPARE	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1393	BUCB_VR2	0X5680	html	BUCB_VR2_CONFIG_CTRL_2_MODE_1_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1394	BUCB_VR2	0X5680	html	BUCB_VR2_CONFIG_CTRL_2_MODE_1_REG	MODE_DCM	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1395	BUCB_VR2	0X5680	html	BUCB_VR2_CONFIG_CTRL_2_MODE_1_REG	EN_REQUEST_CCM	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1396	BUCB_VR2	0X5680	html	BUCB_VR2_CONFIG_CTRL_2_MODE_1_REG	EN_REQUEST_SINGLE_PHASE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1397	BUCB_VR2	0X5680	html	BUCB_VR2_CONFIG_CTRL_2_MODE_1_REG	SEL_PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1398	BUCB_VR2	0X5680	html	BUCB_VR2_CONFIG_CTRL_2_MODE_1_REG	FORCE_OFF_PH_GRP_MED	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1399	BUCB_VR2	0X5680	html	BUCB_VR2_CONFIG_CTRL_2_MODE_1_REG	FORCE_OFF_PH_GRP_HI	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1400	BUCB_VR2	0X5681	html	BUCB_VR2_CONFIG_CTRL_2_MODE_2_REG	ALLOW_AUTO_PFM	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1401	BUCB_VR2	0X5681	html	BUCB_VR2_CONFIG_CTRL_2_MODE_2_REG	FORCE_OFF_PH_GRP_MED_RAMP	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1402	BUCB_VR2	0X5681	html	BUCB_VR2_CONFIG_CTRL_2_MODE_2_REG	FORCE_OFF_PH_GRP_HI_RAMP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1403	BUCB_VR2	0X5681	html	BUCB_VR2_CONFIG_CTRL_2_MODE_2_REG	AUTO_CCM2DCM_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1404	BUCB_VR2	0X5681	html	BUCB_VR2_CONFIG_CTRL_2_MODE_2_REG	AUTO_PWM2PFM_STYLE	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1405	BUCB_VR2	0X5681	html	BUCB_VR2_CONFIG_CTRL_2_MODE_2_REG	DIS_DCM_BUBO_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1406	BUCB_VR2	0X5681	html	BUCB_VR2_CONFIG_CTRL_2_MODE_2_REG	AUTO_PFM_UNDERSHOOT_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1407	BUCB_VR2	0X5682	html	BUCB_VR2_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_MED	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1408	BUCB_VR2	0X5682	html	BUCB_VR2_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_HI	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1409	BUCB_VR2	0X5682	html	BUCB_VR2_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_HPPWM	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1410	BUCB_VR2	0X5682	html	BUCB_VR2_CONFIG_CTRL_2_MODE_3_REG	MODE_SPFM_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1411	BUCB_VR2	0X5682	html	BUCB_VR2_CONFIG_CTRL_2_MODE_3_REG	HCC_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1412	BUCB_VR2	0X5683	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_1_REG	WAIT_SAMPLE	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1413	BUCB_VR2	0X5683	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_1_REG	WAIT_RESAMPLE	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1414	BUCB_VR2	0X5684	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_2_REG	WAIT_IDLE	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
1415	BUCB_VR2	0X5685	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_3_REG	DP_WAIT_IDLE	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1416	BUCB_VR2	0X5686	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_4_REG	PRESET_CYCLES	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1417	BUCB_VR2	0X5686	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_4_REG	SAMPLES_PER_CONTROL	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1418	BUCB_VR2	0X5686	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_4_REG	DP_SAMPLES_PER_CONTROL	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1419	BUCB_VR2	0X5687	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_5_REG	WAIT_COMPENSATION	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1420	BUCB_VR2	0X5687	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_5_REG	PCNT	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1421	BUCB_VR2	0X5688	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_6_REG	SYNC_CNT	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X15	
1422	BUCB_VR2	0X5688	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_6_REG	PH_SYNC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1423	BUCB_VR2	0X5688	html	BUCB_VR2_CONFIG_CTRL_2_SEQUENCER_6_REG	SYNC_SOURCE_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1424	BUCB_VR2	0X5689	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_1_REG	AUTO_PH_SWITCHING_LOW_MED	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1425	BUCB_VR2	0X5689	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_1_REG	EN_FAST_DOUBLE_PH	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1426	BUCB_VR2	0X5689	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_1_REG	AUTO_PH_SWITCHING_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1427	BUCB_VR2	0X568A	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_2_REG	AUTO_PH_SWITCHING_MED_HIGH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
1428	BUCB_VR2	0X568A	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_2_REG	EN_HPPWM_MED	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1429	BUCB_VR2	0X568A	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_2_REG	EN_HPPWM_HI	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1430	BUCB_VR2	0X568B	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_3_REG	AUTO_PH_SWITCHING_HYST	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1431	BUCB_VR2	0X568B	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_3_REG	PHASE_SW_CURR_SRC	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1432	BUCB_VR2	0X568B	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_3_REG	ACTIVATE_PHASE_4_RAMP_DOWN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1433	BUCB_VR2	0X568C	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_4_REG	AUTO_PWM2PFM_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
1434	BUCB_VR2	0X568D	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_5_REG	CONFIG_DEBOUNCE_PWM2PFM	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1435	BUCB_VR2	0X568D	html	BUCB_VR2_CONFIG_CTRL_2_AUTO_MODE_5_REG	CONFIG_DEBOUNCE_PH_SW	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1436	BUCB_VR2	0X568E	html	BUCB_VR2_CONFIG_CTRL_2_CONFIG_AUTO_SEG_REG	SEG_CURRENT_TH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1437	BUCB_VR2	0X568E	html	BUCB_VR2_CONFIG_CTRL_2_CONFIG_AUTO_SEG_REG	SEG_BYPASS	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1438	BUCB_VR2	0X568F	html	BUCB_VR2_CONFIG_CTRL_2_CURMON_COLL_1_REG	ISENSE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1439	BUCB_VR2	0X568F	html	BUCB_VR2_CONFIG_CTRL_2_CURMON_COLL_1_REG	ISENSE_FORWARD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1440	BUCB_VR2	0X568F	html	BUCB_VR2_CONFIG_CTRL_2_CURMON_COLL_1_REG	IOUT_RESOLUTION	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1441	BUCB_VR2	0X5690	html	BUCB_VR2_CONFIG_CTRL_2_CURMON_COLL_2_REG	ISENSE_CLK_REQ_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1442	BUCB_VR2	0X56A0	html	BUCB_VR2_VOUT_TRIM_SETPOINT_OFFSET_CAL_REG	OFFSET_CORR	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_OFFSET_CORR_85	SOO	0X0	
1443	BUCB_VR2	0X56A1	html	BUCB_VR2_VOUT_TRIM_SETPOINT_GAIN_CAL_REG	GAIN_CORR	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_GAIN_CORR_86	SOO	0X80	
1444	BUCB_VR2	0X56A2	html	BUCB_VR2_VOUT_TRIM_SETPOINT_OFFSET_CAL_2_REG	OFFSET_CORR_DELTA_PFM	6	0	5:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_OFFSET_CORR_DELTA_PFM_87	TBD	0X0	
1445	BUCB_VR2	0X56A3	html	BUCB_VR2_VOUT_TRIM_SETPOINT_OFFSET_CAL_3_REG	VSENSE_IDAC_TRIM_HP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_VSENSE_IDAC_TRIM_HP_88	SOO	0X8	
1446	BUCB_VR2	0X56A3	html	BUCB_VR2_VOUT_TRIM_SETPOINT_OFFSET_CAL_3_REG	VSENSE_IDAC_TRIM_LP	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR2_VSENSE_IDAC_TRIM_LP_88	SOO	0X8	
1447	BUCB_VR2	0X56A4	html	BUCB_VR2_VOUT_TRIM_SETPOINT_OFFSET_CAL_4_REG	OFFSET_CORR_DELTA_SPFM	6	0	5:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR2_OFFSET_CORR_DELTA_SPFM_89	TBD	0X0	
1448	BUCB_VR2	0X56A5	html	BUCB_VR2_VOUT_TRIM_VOUT_MAX_H_REG	VOUT_MAX_H	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
1449	BUCB_VR2	0X56A6	html	BUCB_VR2_VOUT_TRIM_VOUT_MAX_L_REG	VOUT_MAX_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1450	BUCB_VR2	0X56C0	html	BUCB_VR2_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1451	BUCB_VR2	0X56C1	html	BUCB_VR2_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1452	BUCB_VR2	0X56C2	html	BUCB_VR2_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1453	BUCB_VR2	0X56C3	html	BUCB_VR2_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1454	BUCB_VR2	0X56C4	html	BUCB_VR2_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1455	BUCB_VR2	0X56C5	html	BUCB_VR2_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1456	BUCB_VR2	0X56C6	html	BUCB_VR2_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1457	BUCB_VR2	0X56C7	html	BUCB_VR2_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1458	BUCB_VR2	0X56C8	html	BUCB_VR2_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1459	BUCB_VR2	0X56D0	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	START_VSENSE_BIST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1460	BUCB_VR2	0X56D0	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	CONFIG_NUM_SAMPLES	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1461	BUCB_VR2	0X56D0	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	SET_PRESCALER	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1462	BUCB_VR2	0X56D0	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	NBITS_SEL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1463	BUCB_VR2	0X56D0	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	START_TRIM_PFM_SPFM	1	7	7	WO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1464	BUCB_VR2	0X56D1	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_2_REG	ADC_DATA_AVG_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1465	BUCB_VR2	0X56D1	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_2_REG	ADC_DATA_FILTER_VALID	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1466	BUCB_VR2	0X56D2	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_3_REG	ADC_DATA_AVG_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1467	BUCB_VR2	0X56D3	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_4_REG	ACC_PFM_H	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1468	BUCB_VR2	0X56D3	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_4_REG	END_OF_XPFM_TRIM	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1469	BUCB_VR2	0X56D4	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_5_REG	ACC_PFM_L	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1470	BUCB_VR2	0X56D5	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_6_REG	ACC_SPFM_H	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1471	BUCB_VR2	0X56D6	html	BUCB_VR2_TEST_REGS_CONFIG_VSENSE_BIST_7_REG	ACC_SPFM_L	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1472	BUCB_VR2	0X56D7	html	BUCB_VR2_TEST_REGS_TEST_VOUT_H_REG	TEST_VOUT_SEL_H	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1473	BUCB_VR2	0X56D7	html	BUCB_VR2_TEST_REGS_TEST_VOUT_H_REG	EN_TEST_VOUT_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1474	BUCB_VR2	0X56D8	html	BUCB_VR2_TEST_REGS_TEST_VOUT_L_REG	TEST_VOUT_SEL_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1475	BUCB_VR2	0X56D9	html	BUCB_VR2_TEST_REGS_TEST_MSEL_RCTRL_REG	TEST_MODE_SEL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1476	BUCB_VR2	0X56D9	html	BUCB_VR2_TEST_REGS_TEST_MSEL_RCTRL_REG	EN_TEST_MODE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1477	BUCB_VR2	0X56D9	html	BUCB_VR2_TEST_REGS_TEST_MSEL_RCTRL_REG	TEST_RAMP_CTRL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1478	BUCB_VR2	0X56D9	html	BUCB_VR2_TEST_REGS_TEST_MSEL_RCTRL_REG	EN_TEST_RAMP_CTRL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1479	BUCB_VR2	0X56DA	html	BUCB_VR2_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TEST_RESAMPLE_IFACE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1480	BUCB_VR2	0X56DA	html	BUCB_VR2_TEST_REGS_TEST_RESAMPLE_IFACE_REG	EN_TEST_RESAMPLE_IFACE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1481	BUCB_VR2	0X56DA	html	BUCB_VR2_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TEST_FORCE_SAMPLE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1482	BUCB_VR2	0X56DA	html	BUCB_VR2_TEST_REGS_TEST_RESAMPLE_IFACE_REG	OLD_SYNC_STYLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1483	BUCB_VR2	0X56DA	html	BUCB_VR2_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TST_NEED_CLOCK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1484	BUCB_VR2	0X56DB	html	BUCB_VR2_TEST_REGS_TEST_VINMON_REG	TEST_VINMON	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1485	BUCB_VR2	0X56DB	html	BUCB_VR2_TEST_REGS_TEST_VINMON_REG	EN_TEST_VINMON	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1486	BUCB_VR2	0X56DC	html	BUCB_VR2_TEST_REGS_TEST_RESET_REG	TEST_RESET_N	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1487	BUCB_VR2	0X56DC	html	BUCB_VR2_TEST_REGS_TEST_RESET_REG	EN_TEST_RESET_N	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1488	BUCB_VR2	0X56DC	html	BUCB_VR2_TEST_REGS_TEST_RESET_REG	TEST_PRE_ENABLE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1489	BUCB_VR2	0X56DC	html	BUCB_VR2_TEST_REGS_TEST_RESET_REG	EN_TEST_PRE_ENABLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1490	BUCB_VR2	0X56DD	html	BUCB_VR2_TEST_REGS_TEST_MISC_REG	TEST_MODE_CCM	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1491	BUCB_VR2	0X56DD	html	BUCB_VR2_TEST_REGS_TEST_MISC_REG	EN_TEST_MODE_CCM	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1492	BUCB_PH4	0X5710	html	BUCB_PH4_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	VR_SEL	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1493	BUCB_PH4	0X5710	html	BUCB_PH4_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1494	BUCB_PH4	0X5710	html	BUCB_PH4_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PFM_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1495	BUCB_PH4	0X5711	html	BUCB_PH4_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1496	BUCB_PH4	0X5711	html	BUCB_PH4_CONFIG_PHASE_GEN2_MODE_REG	PH_SYNC_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1497	BUCB_PH4	0X5711	html	BUCB_PH4_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC_BOOST	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1498	BUCB_PH4	0X5711	html	BUCB_PH4_CONFIG_PHASE_GEN2_MODE_REG	PH_HANDSHAKE_SYNC_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1499	BUCB_PH4	0X5711	html	BUCB_PH4_CONFIG_PHASE_GEN2_MODE_REG	MODE_PFM_ECO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1500	BUCB_PH4	0X5711	html	BUCB_PH4_CONFIG_PHASE_GEN2_MODE_REG	SPFM_USE_MINUCL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1501	BUCB_PH4	0X5712	html	BUCB_PH4_CONFIG_PHASE_GEN2_CM_CALI_P_REG	CM_CALI_P	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH4_CM_CALI_P_90	SOO	0X0	
1502	BUCB_PH4	0X5713	html	BUCB_PH4_CONFIG_PHASE_GEN2_CM_CALI_N_REG	CM_CALI_N	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH4_CM_CALI_N_91	SOO	0X0	
1503	BUCB_PH4	0X5714	html	BUCB_PH4_CONFIG_PHASE_GEN2_CM_GAIN_CALI_P_REG	CM_GAIN_CALI_P	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH4_CM_GAIN_CALI_P_92	SOO	0X5D	
1504	BUCB_PH4	0X5715	html	BUCB_PH4_CONFIG_PHASE_GEN2_CM_GAIN_CALI_N_REG	CM_GAIN_CALI_N	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH4_CM_GAIN_CALI_N_93	SOO	0X5D	
1505	BUCB_PH4	0X5716	html	BUCB_PH4_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	DPWM_CNT_START	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1506	BUCB_PH4	0X5716	html	BUCB_PH4_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	SYNC_SOURCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1507	BUCB_PH4	0X5717	html	BUCB_PH4_CONFIG_PHASE_GEN2_FREQ_TUNE_REG	FREQ_TUNE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
1508	BUCB_PH4	0X5718	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_CC_MODE_REG	CC_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1509	BUCB_PH4	0X5719	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	NMOS_TRACKER_POLARITY	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1510	BUCB_PH4	0X5719	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ISENSE_USE_PMOS	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1511	BUCB_PH4	0X5719	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	FORCE_DC_FACT_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1512	BUCB_PH4	0X5719	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	EN_FORCE_DC_FACT_SEL	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1513	BUCB_PH4	0X5719	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ZC_ALPHA	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1514	BUCB_PH4	0X571A	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	IMON_MAX_STEP_SIZE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1515	BUCB_PH4	0X571A	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	CONFIG_ISENSE_IFC_B	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1516	BUCB_PH4	0X571A	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	SEG_BYPASS	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1517	BUCB_PH4	0X571A	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	AUTO_SEG_MODE	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1518	BUCB_PH4	0X571A	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	LPF_PFM_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1519	BUCB_PH4	0X571B	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	RTCM_MODE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1520	BUCB_PH4	0X571B	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	FORCE_PFM_CURR_METHOD	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1521	BUCB_PH4	0X571B	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	EN_FORCE_PFM_CURR_METHOD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1522	BUCB_PH4	0X571B	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	ZERO_CROSSING_OFFSET	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1523	BUCB_PH4	0X571C	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1524	BUCB_PH4	0X571C	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_N	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1525	BUCB_PH4	0X571C	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	CURR_MUX_SEL	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1526	BUCB_PH4	0X571C	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	FORWARD_CF_MAG_CMC	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1527	BUCB_PH4	0X571D	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_PTRACK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1528	BUCB_PH4	0X571D	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_NTRACK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1529	BUCB_PH4	0X571E	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	PWM_INTERP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1530	BUCB_PH4	0X571E	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_CHARGE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1531	BUCB_PH4	0X571E	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_DISCHARGE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1532	BUCB_PH4	0X571F	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_PWM2_REG	SLP_CMP_THRESHOLD	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
1533	BUCB_PH4	0X5720	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_1_REG	PFM_FREQ_RANGE_1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X31	
1534	BUCB_PH4	0X5721	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_2_REG	PFM_FREQ_RANGE_2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X60	
1535	BUCB_PH4	0X5722	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_3_REG	PFM_FREQ_RANGE_3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8D	
1536	BUCB_PH4	0X5723	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1537	BUCB_PH4	0X5723	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1538	BUCB_PH4	0X5723	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1539	BUCB_PH4	0X5724	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_ADJ_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1540	BUCB_PH4	0X5724	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_UCL_DELTA	6	1	6:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1541	BUCB_PH4	0X5724	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_DIV_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1542	BUCB_PH4	0X5725	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_1_REG	PFM_FREQ_MEAS_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1543	BUCB_PH4	0X5726	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_2_REG	PFM_FREQ_MEAS_VALUE_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1544	BUCB_PH4	0X5727	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_3_REG	PFM_FREQ_MEAS_VALUE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1545	BUCB_PH4	0X5728	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_4_REG	SW_FREQ	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X84	
1546	BUCB_PH4	0X5729	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	FREQ_MEAS_RANGE_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1547	BUCB_PH4	0X5729	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	CONFIG_FREQ_MEAS_MISC	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1548	BUCB_PH4	0X572A	html	BUCB_PH4_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_6_REG	FREQ_MEAS_RANGE2_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1549	BUCB_PH4	0X572B	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_0_REG	OSC_TRIM_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_PH4_OSC_TRIM_H_94	SOO	0X1	
1550	BUCB_PH4	0X572C	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_1_REG	OSC_TRIM_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH4_OSC_TRIM_L_95	SOO	0X2C	
1551	BUCB_PH4	0X572D	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_2_REG	DC_COUNT_32_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1552	BUCB_PH4	0X572E	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_3_REG	DC_COUNT_32_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1553	BUCB_PH4	0X572F	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_SW_PWR_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1554	BUCB_PH4	0X572F	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	EN_OSC_SW_PWR_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1555	BUCB_PH4	0X572F	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_TM_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1556	BUCB_PH4	0X572F	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_RESET_N	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1557	BUCB_PH4	0X572F	html	BUCB_PH4_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	AUTO_OSC_DISABLE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1558	BUCB_PH4	0X5730	html	BUCB_PH4_CONFIG_PHASE_GEN2_CF_WAKEUP_REG	CF_WAKEUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1559	BUCB_PH4	0X5731	html	BUCB_PH4_CONFIG_PHASE_GEN2_CONFIG_PH_DOMAIN_CTRL_REG	AUTO_ECO_PFM_IN_ISO	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1560	BUCB_PH4	0X5740	html	BUCB_PH4_CONFIG_PHASE_B_PWM_OCL_STARTUP_REG	PWM_OCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X46	
1561	BUCB_PH4	0X5741	html	BUCB_PH4_CONFIG_PHASE_B_PWM_OCL_REG	PWM_OCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8C	
1562	BUCB_PH4	0X5742	html	BUCB_PH4_CONFIG_PHASE_B_PFM_UCL_STARTUP_REG	PFM_UCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1E	
1563	BUCB_PH4	0X5743	html	BUCB_PH4_CONFIG_PHASE_B_PFM_UCL_REG	PFM_UCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4B	
1564	BUCB_PH4	0X5744	html	BUCB_PH4_CONFIG_PHASE_B_PFM_LCL_STARTUP_REG	PFM_LCL_STARTUP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1565	BUCB_PH4	0X5745	html	BUCB_PH4_CONFIG_PHASE_B_PFM_LCL_REG	PFM_LCL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1566	BUCB_PH4	0X5747	html	BUCB_PH4_CONFIG_PHASE_B_LCL_4_STARTUP_REG	LCL4_STARTUP	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1567	BUCB_PH4	0X5748	html	BUCB_PH4_CONFIG_PHASE_B_LCL_3_4_REG	LCL3	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1568	BUCB_PH4	0X5748	html	BUCB_PH4_CONFIG_PHASE_B_LCL_3_4_REG	LCL4	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1569	BUCB_PH4	0X5749	html	BUCB_PH4_CONFIG_PHASE_B_MINUCL_REG	MINUCL	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
1570	BUCB_PH4	0X574A	html	BUCB_PH4_CONFIG_PHASE_B_ITRACK_SAT_REG	ITRACK_SAT	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC8	
1571	BUCB_PH4	0X574B	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_A_REG	CONFIG_ISENSE_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XEE	
1572	BUCB_PH4	0X574C	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_B_REG	CONFIG_ISENSE_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X80	
1573	BUCB_PH4	0X574D	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_C_REG	CONFIG_ISENSE_C	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1574	BUCB_PH4	0X574E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_D_REG	CONFIG_ISENSE_D	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1575	BUCB_PH4	0X574F	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_E_REG	CONFIG_ISENSE_E	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1576	BUCB_PH4	0X5750	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_F_REG	CONFIG_ISENSE_F	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1577	BUCB_PH4	0X5751	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_G_REG	CONFIG_ISENSE_G	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1578	BUCB_PH4	0X5752	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_H_REG	CONFIG_ISENSE_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1579	BUCB_PH4	0X5755	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_ISENSE_K_REG	CONFIG_ISENSE_K	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1580	BUCB_PH4	0X5756	html	BUCB_PH4_CONFIG_PHASE_B_HS_ROW_EN_REG	HS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1581	BUCB_PH4	0X5757	html	BUCB_PH4_CONFIG_PHASE_B_LS_ROW_EN_REG	LS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1582	BUCB_PH4	0X5758	html	BUCB_PH4_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
1583	BUCB_PH4	0X5758	html	BUCB_PH4_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1584	BUCB_PH4	0X5758	html	BUCB_PH4_CONFIG_PHASE_B_PGATE_STR_REG	HS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1585	BUCB_PH4	0X5758	html	BUCB_PH4_CONFIG_PHASE_B_PGATE_STR_REG	CFG_DTC_RISE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1586	BUCB_PH4	0X5759	html	BUCB_PH4_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
1587	BUCB_PH4	0X5759	html	BUCB_PH4_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1588	BUCB_PH4	0X5759	html	BUCB_PH4_CONFIG_PHASE_B_NGATE_STR_REG	LS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1589	BUCB_PH4	0X5759	html	BUCB_PH4_CONFIG_PHASE_B_NGATE_STR_REG	CFG_DTC_FALL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1590	BUCB_PH4	0X575A	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_H_REG	CONFIG_FCDIG_ISO_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1591	BUCB_PH4	0X575B	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_L_REG	CONFIG_FCDIG_ISO_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1592	BUCB_PH4	0X575C	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	CONFIG_PWM_INTERP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1593	BUCB_PH4	0X575C	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	AVOID_PWM_ASYNC_PULSE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1594	BUCB_PH4	0X575D	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	NUMBER_MISSING_Z_AHO	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1595	BUCB_PH4	0X575D	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	RDIV_OFF_DURING_Z	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1596	BUCB_PH4	0X575D	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	USE_VVH_COMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1597	BUCB_PH4	0X575D	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	FCDIG_MONSEL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1598	BUCB_PH4	0X575D	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	EN_FCDIG_MON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1599	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	PFM_AUTO_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1600	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_VOK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1601	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_OCL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1602	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_MISSING_Z_AHO	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1603	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	USE_VVL_COMP_AHO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1604	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_RDIV_LEAK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1605	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_STARTUP_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1606	BUCB_PH4	0X575E	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	CONFIG_FCDIG_RES	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1607	BUCB_PH4	0X575F	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1608	BUCB_PH4	0X575F	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE	2	1	2:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1609	BUCB_PH4	0X575F	html	BUCB_PH4_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	HCC_KEEP_CURSENS_PREEN_AON	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1610	BUCB_PH4	0X5760	html	BUCB_PH4_CONFIG_PHASE_B_CFG_ANA_PHASE_REG	CFG_ANA_PHASE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1611	BUCB_PH4	0X5761	html	BUCB_PH4_CONFIG_PHASE_B_SLP_CFG_REG	SLP_CFG	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1612	BUCB_PH4	0X5762	html	BUCB_PH4_CONFIG_PHASE_B_ITRACK_SAT_STARTUP_REG	ITRACK_SAT_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X32	
1613	BUCB_PH4	0X57A0	html	BUCB_PH4_CONFIG_HCC_HCC_BOOST_BYPASS_REG	CHECK_MAX_CNT_THRESH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1614	BUCB_PH4	0X57A0	html	BUCB_PH4_CONFIG_HCC_HCC_BOOST_BYPASS_REG	HCC_BOOST_BYPASS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1615	BUCB_PH4	0X57A1	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_DIS_TIME_CHECK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1616	BUCB_PH4	0X57A1	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_CHG_TIME_CHECK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1617	BUCB_PH4	0X57A1	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_1_REG	V2P_ON1PULSE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1618	BUCB_PH4	0X57A1	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_1_REG	P2V_ON1PULSE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1619	BUCB_PH4	0X57A1	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_1_REG	HCC_PHASE_MODE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1620	BUCB_PH4	0X57A1	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1621	BUCB_PH4	0X57A1	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN_AUTO_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1622	BUCB_PH4	0X57A2	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1623	BUCB_PH4	0X57A2	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1624	BUCB_PH4	0X57A2	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_2_REG	HCC_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1625	BUCB_PH4	0X57A2	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_PEAK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1626	BUCB_PH4	0X57A2	html	BUCB_PH4_CONFIG_HCC_HCC_CTRL_2_REG	HCC_EN_AUTO_SELECT	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1627	BUCB_PH4	0X57A4	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_2_REG	HCC_CONST_CHG_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1628	BUCB_PH4	0X57A5	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_3_REG	HCC_CONST_DIS_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1629	BUCB_PH4	0X57A6	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_CHG_TIME_CHECK_BOOST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1630	BUCB_PH4	0X57A6	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_DIS_TIME_CHECK_BOOST	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1631	BUCB_PH4	0X57A6	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_TIME_CVTYPE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1632	BUCB_PH4	0X57A6	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_4_REG	SYNC_HCC_CURRENT_TARGET	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1633	BUCB_PH4	0X57A6	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_ONTIME_ADAPTION	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1634	BUCB_PH4	0X57A6	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_OFFTIME_ADAPTION	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1635	BUCB_PH4	0X57A7	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_DIS_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1636	BUCB_PH4	0X57A7	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_CHG_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1637	BUCB_PH4	0X57A8	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_DIS_INCR_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1638	BUCB_PH4	0X57A8	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_CHG_INCR_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1639	BUCB_PH4	0X57A9	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_7_REG	HCC_CONST_CHG_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1640	BUCB_PH4	0X57AA	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_8_REG	HCC_CONST_DIS_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1641	BUCB_PH4	0X57AB	html	BUCB_PH4_CONFIG_HCC_HCC_HYSTERESIS_REG	HCC_HYSTERESIS	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1642	BUCB_PH4	0X57AC	html	BUCB_PH4_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_1	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1643	BUCB_PH4	0X57AC	html	BUCB_PH4_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_2	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1644	BUCB_PH4	0X57AD	html	BUCB_PH4_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_PULSE_DELTA_3	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1645	BUCB_PH4	0X57AD	html	BUCB_PH4_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_EN_PULSE_DELTA	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1646	BUCB_PH4	0X57AE	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_MASTER_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1647	BUCB_PH4	0X57AE	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_SLAVE_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1648	BUCB_PH4	0X57AE	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_1_REG	HCC_BLANK_UCL	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1649	BUCB_PH4	0X57AE	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_1_REG	HCC_SKIP_CF_CONST	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1650	BUCB_PH4	0X57AF	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_2_REG	HCC_SYNC_INCREMENT	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1651	BUCB_PH4	0X57B0	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1652	BUCB_PH4	0X57B0	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_ALPHA	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1653	BUCB_PH4	0X57B0	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BUCK_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1654	BUCB_PH4	0X57B0	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BOOST_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1655	BUCB_PH4	0X57B0	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_3_REG	HCC_EN_WCOMP_GATING	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1656	BUCB_PH4	0X57B0	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_3_REG	HCC_FORWARD_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1657	BUCB_PH4	0X57B1	html	BUCB_PH4_CONFIG_HCC_HCC_IBASED_BUBO_1_REG	HCC_LOWTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF3	
1658	BUCB_PH4	0X57B2	html	BUCB_PH4_CONFIG_HCC_HCC_IBASED_BUBO_2_REG	HCC_LOWTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1659	BUCB_PH4	0X57B3	html	BUCB_PH4_CONFIG_HCC_HCC_IBASED_BUBO_3_REG	HCC_UPTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X12	
1660	BUCB_PH4	0X57B4	html	BUCB_PH4_CONFIG_HCC_HCC_IBASED_BUBO_4_REG	HCC_UPTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1661	BUCB_PH4	0X57B5	html	BUCB_PH4_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_LOWTUBE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1662	BUCB_PH4	0X57B5	html	BUCB_PH4_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_UPTUBE_ALPHA	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1663	BUCB_PH4	0X57B6	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_4_REG	REGULAR2INCR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XE	
1664	BUCB_PH4	0X57B7	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_5_REG	INCR2REGULAR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1A	
1665	BUCB_PH4	0X57B8	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_6_REG	HCC_PH_FREQ_ADAPT_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1666	BUCB_PH4	0X57B8	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_6_REG	HCC_OLD_CVTYPE_INIT	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1667	BUCB_PH4	0X57B8	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_6_REG	BUBO_DURING_SKIP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1668	BUCB_PH4	0X57B8	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_6_CHANGE_FROM_HCC_CONST_CHG	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1669	BUCB_PH4	0X57B8	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_7_CHANGE_FROM_HCC_CONST_DIS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1670	BUCB_PH4	0X57B8	html	BUCB_PH4_CONFIG_HCC_HCC_MISC_6_REG	USE_ALWAYS_MASTER_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1671	BUCB_PH4	0X57B9	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_9_REG	HCC_MAX_TIME_CHG_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1672	BUCB_PH4	0X57BA	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_10_REG	HCC_MAX_TIME_CHG_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1673	BUCB_PH4	0X57BB	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_11_REG	HCC_MAX_TIME_DIS_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3C	
1674	BUCB_PH4	0X57BC	html	BUCB_PH4_CONFIG_HCC_HCC_TIMER_12_REG	HCC_MAX_TIME_DIS_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1675	BUCB_PH4	0X57C0	html	BUCB_PH4_CONFIG_PHASE_BOOST_EN_SEG_PMOS_BOOST_REG	EN_SEG_PMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1676	BUCB_PH4	0X57C1	html	BUCB_PH4_CONFIG_PHASE_BOOST_EN_SEG_NMOS_BOOST_REG	EN_SEG_NMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1677	BUCB_PH4	0X57C2	html	BUCB_PH4_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_NMOS_BOOST	3	0	2:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
1678	BUCB_PH4	0X57C2	html	BUCB_PH4_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_PMOS_BOOST	3	4	6:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
1679	BUCB_PH4	0X57C3	html	BUCB_PH4_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_H_REG	CONFIG_DRIVER_DELAY_BOOST_H	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
1680	BUCB_PH4	0X57C4	html	BUCB_PH4_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_L_REG	CONFIG_DRIVER_DELAY_BOOST_L	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X6	
1681	BUCB_PH4	0X57C5	html	BUCB_PH4_CONFIG_PHASE_BOOST_UCL4_REG	UCL4	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
1682	BUCB_PH4	0X57C6	html	BUCB_PH4_CONFIG_PHASE_BOOST_DC_LIMIT_REG	DC_LIMIT	6	0	5:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1683	BUCB_PH4	0X57C7	html	BUCB_PH4_CONFIG_PHASE_BOOST_CONFIG_ANA_SPARE_BOOST_REG	CONFIG_ANA_SPARE_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1684	BUCB_PH4	0X57F0	html	BUCB_PH4_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1685	BUCB_PH4	0X57F0	html	BUCB_PH4_DEBUG_STATUS_COM_RESET_CONFIG_REG	PHASE_NUMBER	4	4	7:4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1686	BUCB_PH4	0X57F1	html	BUCB_PH4_DEBUG_STATUS_COM_HW_DESC_REG	HW_DESC	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1687	BUCB_PH4	0X57F1	html	BUCB_PH4_DEBUG_STATUS_COM_HW_DESC_REG	PHASE_GANG	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1688	BUCB_PH4	0X57F2	html	BUCB_PH4_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1689	BUCB_PH4	0X57F3	html	BUCB_PH4_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1690	BUCB_PH4	0X57F4	html	BUCB_PH4_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1691	BUCB_PH4	0X57F5	html	BUCB_PH4_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1692	BUCB_PH4	0X57F6	html	BUCB_PH4_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1693	BUCB_PH4	0X57F7	html	BUCB_PH4_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1694	BUCB_PH4	0X57F8	html	BUCB_PH4_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1695	BUCB_PH4	0X57F9	html	BUCB_PH4_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1696	BUCB_PH5	0X5810	html	BUCB_PH5_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	VR_SEL	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1697	BUCB_PH5	0X5810	html	BUCB_PH5_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1698	BUCB_PH5	0X5810	html	BUCB_PH5_CONFIG_PHASE_GEN2_VR_GRP_SEL_REG	PFM_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1699	BUCB_PH5	0X5811	html	BUCB_PH5_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1700	BUCB_PH5	0X5811	html	BUCB_PH5_CONFIG_PHASE_GEN2_MODE_REG	PH_SYNC_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1701	BUCB_PH5	0X5811	html	BUCB_PH5_CONFIG_PHASE_GEN2_MODE_REG	MODE_CC_BOOST	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1702	BUCB_PH5	0X5811	html	BUCB_PH5_CONFIG_PHASE_GEN2_MODE_REG	PH_HANDSHAKE_SYNC_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1703	BUCB_PH5	0X5811	html	BUCB_PH5_CONFIG_PHASE_GEN2_MODE_REG	MODE_PFM_ECO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1704	BUCB_PH5	0X5811	html	BUCB_PH5_CONFIG_PHASE_GEN2_MODE_REG	SPFM_USE_MINUCL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1705	BUCB_PH5	0X5812	html	BUCB_PH5_CONFIG_PHASE_GEN2_CM_CALI_P_REG	CM_CALI_P	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH5_CM_CALI_P_96	SOO	0X0	
1706	BUCB_PH5	0X5813	html	BUCB_PH5_CONFIG_PHASE_GEN2_CM_CALI_N_REG	CM_CALI_N	6	0	5:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH5_CM_CALI_N_97	SOO	0X0	
1707	BUCB_PH5	0X5814	html	BUCB_PH5_CONFIG_PHASE_GEN2_CM_GAIN_CALI_P_REG	CM_GAIN_CALI_P	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH5_CM_GAIN_CALI_P_98	SOO	0X5D	
1708	BUCB_PH5	0X5815	html	BUCB_PH5_CONFIG_PHASE_GEN2_CM_GAIN_CALI_N_REG	CM_GAIN_CALI_N	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH5_CM_GAIN_CALI_N_99	SOO	0X5D	
1709	BUCB_PH5	0X5816	html	BUCB_PH5_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	DPWM_CNT_START	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X14	
1710	BUCB_PH5	0X5816	html	BUCB_PH5_CONFIG_PHASE_GEN2_PHASE_SYNC_REG	SYNC_SOURCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1711	BUCB_PH5	0X5817	html	BUCB_PH5_CONFIG_PHASE_GEN2_FREQ_TUNE_REG	FREQ_TUNE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
1712	BUCB_PH5	0X5818	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_CC_MODE_REG	CC_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1713	BUCB_PH5	0X5819	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	NMOS_TRACKER_POLARITY	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1714	BUCB_PH5	0X5819	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ISENSE_USE_PMOS	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1715	BUCB_PH5	0X5819	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	FORCE_DC_FACT_SEL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1716	BUCB_PH5	0X5819	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	EN_FORCE_DC_FACT_SEL	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1717	BUCB_PH5	0X5819	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_A_REG	ZC_ALPHA	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1718	BUCB_PH5	0X581A	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	IMON_MAX_STEP_SIZE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1719	BUCB_PH5	0X581A	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	CONFIG_ISENSE_IFC_B	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1720	BUCB_PH5	0X581A	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	SEG_BYPASS	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1721	BUCB_PH5	0X581A	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	AUTO_SEG_MODE	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1722	BUCB_PH5	0X581A	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_B_REG	LPF_PFM_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1723	BUCB_PH5	0X581B	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	RTCM_MODE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1724	BUCB_PH5	0X581B	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	FORCE_PFM_CURR_METHOD	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1725	BUCB_PH5	0X581B	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	EN_FORCE_PFM_CURR_METHOD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1726	BUCB_PH5	0X581B	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_C_REG	ZERO_CROSSING_OFFSET	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1727	BUCB_PH5	0X581C	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1728	BUCB_PH5	0X581C	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	TRACKER_STEP_ADAPT_THR_N	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1729	BUCB_PH5	0X581C	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	CURR_MUX_SEL	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1730	BUCB_PH5	0X581C	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_D_REG	FORWARD_CF_MAG_CMC	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1731	BUCB_PH5	0X581D	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_PTRACK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1732	BUCB_PH5	0X581D	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_ISENSE_IFC_E_REG	BYP_CAPTURE_FLOP_NTRACK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1733	BUCB_PH5	0X581E	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	PWM_INTERP_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1734	BUCB_PH5	0X581E	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_CHARGE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1735	BUCB_PH5	0X581E	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_PWM1_REG	EN_FAST_CF_DISCHARGE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1736	BUCB_PH5	0X581F	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_PWM2_REG	SLP_CMP_THRESHOLD	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
1737	BUCB_PH5	0X5820	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_1_REG	PFM_FREQ_RANGE_1	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X31	
1738	BUCB_PH5	0X5821	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_2_REG	PFM_FREQ_RANGE_2	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X60	
1739	BUCB_PH5	0X5822	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_3_REG	PFM_FREQ_RANGE_3	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8D	
1740	BUCB_PH5	0X5823	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1741	BUCB_PH5	0X5823	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1742	BUCB_PH5	0X5823	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_4_REG	PFM_FREQ_DELTA_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1743	BUCB_PH5	0X5824	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_ADJ_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1744	BUCB_PH5	0X5824	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_UCL_DELTA	6	1	6:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1745	BUCB_PH5	0X5824	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_ADJ_5_REG	PFM_FREQ_DIV_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1746	BUCB_PH5	0X5825	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_1_REG	PFM_FREQ_MEAS_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1747	BUCB_PH5	0X5826	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_2_REG	PFM_FREQ_MEAS_VALUE_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1748	BUCB_PH5	0X5827	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_3_REG	PFM_FREQ_MEAS_VALUE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1749	BUCB_PH5	0X5828	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_4_REG	SW_FREQ	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X84	
1750	BUCB_PH5	0X5829	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	FREQ_MEAS_RANGE_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1751	BUCB_PH5	0X5829	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_5_REG	CONFIG_FREQ_MEAS_MISC	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1752	BUCB_PH5	0X582A	html	BUCB_PH5_CONFIG_PHASE_GEN2_PFM_FREQ_MEAS_6_REG	FREQ_MEAS_RANGE2_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1753	BUCB_PH5	0X582B	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_0_REG	OSC_TRIM_H	1	0	0	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_PH5_OSC_TRIM_H_100	SOO	0X1	
1754	BUCB_PH5	0X582C	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_1_REG	OSC_TRIM_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_PH5_OSC_TRIM_L_101	SOO	0X2C	
1755	BUCB_PH5	0X582D	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_2_REG	DC_COUNT_32_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1756	BUCB_PH5	0X582E	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_3_REG	DC_COUNT_32_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1757	BUCB_PH5	0X582F	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_SW_PWR_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1758	BUCB_PH5	0X582F	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	EN_OSC_SW_PWR_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1759	BUCB_PH5	0X582F	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_TM_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1760	BUCB_PH5	0X582F	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	OSC_RESET_N	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1761	BUCB_PH5	0X582F	html	BUCB_PH5_CONFIG_PHASE_GEN2_OSC_CALI_4_REG	AUTO_OSC_DISABLE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1762	BUCB_PH5	0X5830	html	BUCB_PH5_CONFIG_PHASE_GEN2_CF_WAKEUP_REG	CF_WAKEUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1763	BUCB_PH5	0X5831	html	BUCB_PH5_CONFIG_PHASE_GEN2_CONFIG_PH_DOMAIN_CTRL_REG	AUTO_ECO_PFM_IN_ISO	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1764	BUCB_PH5	0X5840	html	BUCB_PH5_CONFIG_PHASE_B_PWM_OCL_STARTUP_REG	PWM_OCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X46	
1765	BUCB_PH5	0X5841	html	BUCB_PH5_CONFIG_PHASE_B_PWM_OCL_REG	PWM_OCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8C	
1766	BUCB_PH5	0X5842	html	BUCB_PH5_CONFIG_PHASE_B_PFM_UCL_STARTUP_REG	PFM_UCL_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1E	
1767	BUCB_PH5	0X5843	html	BUCB_PH5_CONFIG_PHASE_B_PFM_UCL_REG	PFM_UCL	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4B	
1768	BUCB_PH5	0X5844	html	BUCB_PH5_CONFIG_PHASE_B_PFM_LCL_STARTUP_REG	PFM_LCL_STARTUP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1769	BUCB_PH5	0X5845	html	BUCB_PH5_CONFIG_PHASE_B_PFM_LCL_REG	PFM_LCL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1770	BUCB_PH5	0X5847	html	BUCB_PH5_CONFIG_PHASE_B_LCL_4_STARTUP_REG	LCL4_STARTUP	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1771	BUCB_PH5	0X5848	html	BUCB_PH5_CONFIG_PHASE_B_LCL_3_4_REG	LCL3	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1772	BUCB_PH5	0X5848	html	BUCB_PH5_CONFIG_PHASE_B_LCL_3_4_REG	LCL4	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
1773	BUCB_PH5	0X5849	html	BUCB_PH5_CONFIG_PHASE_B_MINUCL_REG	MINUCL	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
1774	BUCB_PH5	0X584A	html	BUCB_PH5_CONFIG_PHASE_B_ITRACK_SAT_REG	ITRACK_SAT	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC8	
1775	BUCB_PH5	0X584B	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_A_REG	CONFIG_ISENSE_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XEE	
1776	BUCB_PH5	0X584C	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_B_REG	CONFIG_ISENSE_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X80	
1777	BUCB_PH5	0X584D	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_C_REG	CONFIG_ISENSE_C	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1778	BUCB_PH5	0X584E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_D_REG	CONFIG_ISENSE_D	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1779	BUCB_PH5	0X584F	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_E_REG	CONFIG_ISENSE_E	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1780	BUCB_PH5	0X5850	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_F_REG	CONFIG_ISENSE_F	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1781	BUCB_PH5	0X5851	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_G_REG	CONFIG_ISENSE_G	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1782	BUCB_PH5	0X5852	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_H_REG	CONFIG_ISENSE_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1783	BUCB_PH5	0X5855	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_ISENSE_K_REG	CONFIG_ISENSE_K	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1784	BUCB_PH5	0X5856	html	BUCB_PH5_CONFIG_PHASE_B_HS_ROW_EN_REG	HS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1785	BUCB_PH5	0X5857	html	BUCB_PH5_CONFIG_PHASE_B_LS_ROW_EN_REG	LS_ROW_EN	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1786	BUCB_PH5	0X5858	html	BUCB_PH5_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
1787	BUCB_PH5	0X5858	html	BUCB_PH5_CONFIG_PHASE_B_PGATE_STR_REG	PGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1788	BUCB_PH5	0X5858	html	BUCB_PH5_CONFIG_PHASE_B_PGATE_STR_REG	HS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1789	BUCB_PH5	0X5858	html	BUCB_PH5_CONFIG_PHASE_B_PGATE_STR_REG	CFG_DTC_RISE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1790	BUCB_PH5	0X5859	html	BUCB_PH5_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PD_STR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7	
1791	BUCB_PH5	0X5859	html	BUCB_PH5_CONFIG_PHASE_B_NGATE_STR_REG	NGATE_PU_STR	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1792	BUCB_PH5	0X5859	html	BUCB_PH5_CONFIG_PHASE_B_NGATE_STR_REG	LS_PRE_HIZ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1793	BUCB_PH5	0X5859	html	BUCB_PH5_CONFIG_PHASE_B_NGATE_STR_REG	CFG_DTC_FALL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1794	BUCB_PH5	0X585A	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_H_REG	CONFIG_FCDIG_ISO_H	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1795	BUCB_PH5	0X585B	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_ISO_L_REG	CONFIG_FCDIG_ISO_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1796	BUCB_PH5	0X585C	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	CONFIG_PWM_INTERP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1797	BUCB_PH5	0X585C	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_PWM_INTERP_REG	AVOID_PWM_ASYNC_PULSE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1798	BUCB_PH5	0X585D	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	NUMBER_MISSING_Z_AHO	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1799	BUCB_PH5	0X585D	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	RDIV_OFF_DURING_Z	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1800	BUCB_PH5	0X585D	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	USE_VVH_COMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1801	BUCB_PH5	0X585D	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	FCDIG_MONSEL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1802	BUCB_PH5	0X585D	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_1_REG	EN_FCDIG_MON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1803	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	PFM_AUTO_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1804	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_VOK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1805	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	EN_CAOS_OCL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1806	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_MISSING_Z_AHO	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1807	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	USE_VVL_COMP_AHO	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1808	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_RDIV_LEAK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1809	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	DIS_STARTUP_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1810	BUCB_PH5	0X585E	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_2_REG	CONFIG_FCDIG_RES	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1811	BUCB_PH5	0X585F	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1812	BUCB_PH5	0X585F	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	SHUTDOWN_FORCE_CVTYPE	2	1	2:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1813	BUCB_PH5	0X585F	html	BUCB_PH5_CONFIG_PHASE_B_CONFIG_FCDIG_3_REG	HCC_KEEP_CURSENS_PREEN_AON	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1814	BUCB_PH5	0X5860	html	BUCB_PH5_CONFIG_PHASE_B_CFG_ANA_PHASE_REG	CFG_ANA_PHASE	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1815	BUCB_PH5	0X5861	html	BUCB_PH5_CONFIG_PHASE_B_SLP_CFG_REG	SLP_CFG	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1816	BUCB_PH5	0X5862	html	BUCB_PH5_CONFIG_PHASE_B_ITRACK_SAT_STARTUP_REG	ITRACK_SAT_STARTUP	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X32	
1817	BUCB_PH5	0X58A0	html	BUCB_PH5_CONFIG_HCC_HCC_BOOST_BYPASS_REG	CHECK_MAX_CNT_THRESH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1818	BUCB_PH5	0X58A0	html	BUCB_PH5_CONFIG_HCC_HCC_BOOST_BYPASS_REG	HCC_BOOST_BYPASS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1819	BUCB_PH5	0X58A1	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_DIS_TIME_CHECK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1820	BUCB_PH5	0X58A1	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_1_REG	EN_MAX_CHG_TIME_CHECK	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1821	BUCB_PH5	0X58A1	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_1_REG	V2P_ON1PULSE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1822	BUCB_PH5	0X58A1	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_1_REG	P2V_ON1PULSE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1823	BUCB_PH5	0X58A1	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_1_REG	HCC_PHASE_MODE	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1824	BUCB_PH5	0X58A1	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1825	BUCB_PH5	0X58A1	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_1_REG	HCC_EN_AUTO_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1826	BUCB_PH5	0X58A2	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1827	BUCB_PH5	0X58A2	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_CVTYPE_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1828	BUCB_PH5	0X58A2	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_2_REG	HCC_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1829	BUCB_PH5	0X58A2	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_2_REG	HCC_FORCE_PEAK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1830	BUCB_PH5	0X58A2	html	BUCB_PH5_CONFIG_HCC_HCC_CTRL_2_REG	HCC_EN_AUTO_SELECT	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1831	BUCB_PH5	0X58A4	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_2_REG	HCC_CONST_CHG_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1832	BUCB_PH5	0X58A5	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_3_REG	HCC_CONST_DIS_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1833	BUCB_PH5	0X58A6	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_CHG_TIME_CHECK_BOOST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1834	BUCB_PH5	0X58A6	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_MAX_DIS_TIME_CHECK_BOOST	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1835	BUCB_PH5	0X58A6	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_TIME_CVTYPE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1836	BUCB_PH5	0X58A6	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_4_REG	SYNC_HCC_CURRENT_TARGET	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1837	BUCB_PH5	0X58A6	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_ONTIME_ADAPTION	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1838	BUCB_PH5	0X58A6	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_4_REG	HCC_EN_OFFTIME_ADAPTION	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1839	BUCB_PH5	0X58A7	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_DIS_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1840	BUCB_PH5	0X58A7	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_5_REG	HCC_MIN_CHG_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1841	BUCB_PH5	0X58A8	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_DIS_INCR_TIME	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1842	BUCB_PH5	0X58A8	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_6_REG	HCC_MIN_CHG_INCR_TIME	4	4	7:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
1843	BUCB_PH5	0X58A9	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_7_REG	HCC_CONST_CHG_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1844	BUCB_PH5	0X58AA	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_8_REG	HCC_CONST_DIS_INCR_TIME	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
1845	BUCB_PH5	0X58AB	html	BUCB_PH5_CONFIG_HCC_HCC_HYSTERESIS_REG	HCC_HYSTERESIS	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1846	BUCB_PH5	0X58AC	html	BUCB_PH5_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_1	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1847	BUCB_PH5	0X58AC	html	BUCB_PH5_CONFIG_HCC_HCC_PULSE_INC1_REG	HCC_PULSE_DELTA_2	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1848	BUCB_PH5	0X58AD	html	BUCB_PH5_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_PULSE_DELTA_3	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1849	BUCB_PH5	0X58AD	html	BUCB_PH5_CONFIG_HCC_HCC_PULSE_INC2_REG	HCC_EN_PULSE_DELTA	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1850	BUCB_PH5	0X58AE	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_MASTER_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1851	BUCB_PH5	0X58AE	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_1_REG	HCC_SYNC_SLAVE_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1852	BUCB_PH5	0X58AE	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_1_REG	HCC_BLANK_UCL	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1853	BUCB_PH5	0X58AE	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_1_REG	HCC_SKIP_CF_CONST	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1854	BUCB_PH5	0X58AF	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_2_REG	HCC_SYNC_INCREMENT	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1855	BUCB_PH5	0X58B0	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1856	BUCB_PH5	0X58B0	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_3_REG	HCC_PH_SYNC_ALPHA	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1857	BUCB_PH5	0X58B0	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BUCK_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1858	BUCB_PH5	0X58B0	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_3_REG	HCC_BUBO_WCOMP_BOOST_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1859	BUCB_PH5	0X58B0	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_3_REG	HCC_EN_WCOMP_GATING	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1860	BUCB_PH5	0X58B0	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_3_REG	HCC_FORWARD_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1861	BUCB_PH5	0X58B1	html	BUCB_PH5_CONFIG_HCC_HCC_IBASED_BUBO_1_REG	HCC_LOWTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF3	
1862	BUCB_PH5	0X58B2	html	BUCB_PH5_CONFIG_HCC_HCC_IBASED_BUBO_2_REG	HCC_LOWTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1863	BUCB_PH5	0X58B3	html	BUCB_PH5_CONFIG_HCC_HCC_IBASED_BUBO_3_REG	HCC_UPTUBE_CONST_HI	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X12	
1864	BUCB_PH5	0X58B4	html	BUCB_PH5_CONFIG_HCC_HCC_IBASED_BUBO_4_REG	HCC_UPTUBE_CONST_LO	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1865	BUCB_PH5	0X58B5	html	BUCB_PH5_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_LOWTUBE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1866	BUCB_PH5	0X58B5	html	BUCB_PH5_CONFIG_HCC_HCC_IBASED_BUBO_5_REG	HCC_UPTUBE_ALPHA	3	3	5:3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
1867	BUCB_PH5	0X58B6	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_4_REG	REGULAR2INCR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XE	
1868	BUCB_PH5	0X58B7	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_5_REG	INCR2REGULAR_SW_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1A	
1869	BUCB_PH5	0X58B8	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_6_REG	HCC_PH_FREQ_ADAPT_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
1870	BUCB_PH5	0X58B8	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_6_REG	HCC_OLD_CVTYPE_INIT	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1871	BUCB_PH5	0X58B8	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_6_REG	BUBO_DURING_SKIP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1872	BUCB_PH5	0X58B8	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_6_CHANGE_FROM_HCC_CONST_CHG	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1873	BUCB_PH5	0X58B8	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_6_REG	WAIT_AFSM_7_CHANGE_FROM_HCC_CONST_DIS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1874	BUCB_PH5	0X58B8	html	BUCB_PH5_CONFIG_HCC_HCC_MISC_6_REG	USE_ALWAYS_MASTER_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1875	BUCB_PH5	0X58B9	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_9_REG	HCC_MAX_TIME_CHG_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1876	BUCB_PH5	0X58BA	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_10_REG	HCC_MAX_TIME_CHG_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1877	BUCB_PH5	0X58BB	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_11_REG	HCC_MAX_TIME_DIS_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3C	
1878	BUCB_PH5	0X58BC	html	BUCB_PH5_CONFIG_HCC_HCC_TIMER_12_REG	HCC_MAX_TIME_DIS_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
1879	BUCB_PH5	0X58C0	html	BUCB_PH5_CONFIG_PHASE_BOOST_EN_SEG_PMOS_BOOST_REG	EN_SEG_PMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1880	BUCB_PH5	0X58C1	html	BUCB_PH5_CONFIG_PHASE_BOOST_EN_SEG_NMOS_BOOST_REG	EN_SEG_NMOS_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0XFF	
1881	BUCB_PH5	0X58C2	html	BUCB_PH5_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_NMOS_BOOST	3	0	2:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
1882	BUCB_PH5	0X58C2	html	BUCB_PH5_CONFIG_PHASE_BOOST_DRIVER_SLEWRATE_BOOST_REG	SLEWRATE_PMOS_BOOST	3	4	6:4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X7	
1883	BUCB_PH5	0X58C3	html	BUCB_PH5_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_H_REG	CONFIG_DRIVER_DELAY_BOOST_H	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
1884	BUCB_PH5	0X58C4	html	BUCB_PH5_CONFIG_PHASE_BOOST_CONFIG_DRDELAY_BOOST_L_REG	CONFIG_DRIVER_DELAY_BOOST_L	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X6	
1885	BUCB_PH5	0X58C5	html	BUCB_PH5_CONFIG_PHASE_BOOST_UCL4_REG	UCL4	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X87	
1886	BUCB_PH5	0X58C6	html	BUCB_PH5_CONFIG_PHASE_BOOST_DC_LIMIT_REG	DC_LIMIT	6	0	5:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1887	BUCB_PH5	0X58C7	html	BUCB_PH5_CONFIG_PHASE_BOOST_CONFIG_ANA_SPARE_BOOST_REG	CONFIG_ANA_SPARE_BOOST	8	0	7:0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1888	BUCB_PH5	0X58F0	html	BUCB_PH5_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1889	BUCB_PH5	0X58F0	html	BUCB_PH5_DEBUG_STATUS_COM_RESET_CONFIG_REG	PHASE_NUMBER	4	4	7:4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1890	BUCB_PH5	0X58F1	html	BUCB_PH5_DEBUG_STATUS_COM_HW_DESC_REG	HW_DESC	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1891	BUCB_PH5	0X58F1	html	BUCB_PH5_DEBUG_STATUS_COM_HW_DESC_REG	PHASE_GANG	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1892	BUCB_PH5	0X58F2	html	BUCB_PH5_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1893	BUCB_PH5	0X58F3	html	BUCB_PH5_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1894	BUCB_PH5	0X58F4	html	BUCB_PH5_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1895	BUCB_PH5	0X58F5	html	BUCB_PH5_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1896	BUCB_PH5	0X58F6	html	BUCB_PH5_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1897	BUCB_PH5	0X58F7	html	BUCB_PH5_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1898	BUCB_PH5	0X58F8	html	BUCB_PH5_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1899	BUCB_PH5	0X58F9	html	BUCB_PH5_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1900	BUCB_VRC3	0X5907	html	BUCB_VRC3_VR_CTRL_DVS_FAST_REG	DVS_FAST_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1901	BUCB_VRC3	0X5908	html	BUCB_VRC3_VR_CTRL_DVS_SLOW_REG	DVS_SLOW_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1902	BUCB_VRC3	0X5909	html	BUCB_VRC3_VR_CTRL_DVS_DECAY_REG	DVS_DECAY_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1903	BUCB_VRC3	0X590A	html	BUCB_VRC3_VR_CTRL_DVS_WP_REG	WP	3	0	2:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1904	BUCB_VRC3	0X590A	html	BUCB_VRC3_VR_CTRL_DVS_WP_REG	DVS_WP_RAMP	2	3	4:3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1905	BUCB_VRC3	0X590B	html	BUCB_VRC3_VR_CTRL_DVS_PS_REG	DVS_PS_MODE	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1906	BUCB_VRC3	0X590B	html	BUCB_VRC3_VR_CTRL_DVS_PS_REG	DVS_PS_STDBY	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1907	BUCB_VRC3	0X590B	html	BUCB_VRC3_VR_CTRL_DVS_PS_REG	DVS_PS_ON	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1908	BUCB_VRC3	0X5916	html	BUCB_VRC3_VR_MON_VOUT_REG	VOUT	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1909	BUCB_VRC3	0X5931	html	BUCB_VRC3_VR_CTRL_VID_SETTING_REG	VID_SETTING_VID	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1910	BUCB_VRC3	0X5932	html	BUCB_VRC3_VR_CTRL_PWR_STATE_REG	PWR_STATE_MODE	6	0	5:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1911	BUCB_VRC3	0X5932	html	BUCB_VRC3_VR_CTRL_PWR_STATE_REG	PWR_STATE_STDBY	1	6	6	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1912	BUCB_VRC3	0X5932	html	BUCB_VRC3_VR_CTRL_PWR_STATE_REG	PWR_STATE_ON	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1913	BUCB_VRC3	0X5933	html	BUCB_VRC3_VR_CTRL_VID_OFFSET_REG	VID_OFFSET	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5A	
1914	BUCB_VRC3	0X593A	html	BUCB_VRC3_VR_CTRL_WP0_REG	WP0_VID	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1915	BUCB_VRC3	0X593B	html	BUCB_VRC3_VR_CTRL_WP1_REG	WP1_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
1916	BUCB_VRC3	0X593C	html	BUCB_VRC3_VR_CTRL_WP2_REG	WP2_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
1917	BUCB_VRC3	0X593D	html	BUCB_VRC3_VR_CTRL_WP3_REG	WP3_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X83	
1918	BUCB_VRC3	0X593E	html	BUCB_VRC3_VR_CTRL_WP4_REG	WP4_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1919	BUCB_VRC3	0X593F	html	BUCB_VRC3_VR_CTRL_WP5_REG	WP5_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1920	BUCB_VRC3	0X5940	html	BUCB_VRC3_VR_CTRL_WP6_REG	WP6_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1921	BUCB_VRC3	0X5941	html	BUCB_VRC3_VR_CTRL_WP7_REG	WP7_VID	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1922	BUCB_VRC3	0X5942	html	BUCB_VRC3_VR_CTRL_DVS_VID_IF_CFG_REG	DVS_VID_RAMP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1923	BUCB_VRC3	0X5981	html	BUCB_VRC3_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_MODE	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1924	BUCB_VRC3	0X5981	html	BUCB_VRC3_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_STDBY	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1925	BUCB_VRC3	0X5981	html	BUCB_VRC3_VR_CTRL_PWR_CTRL_REG	PWR_CTRL_ON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1926	BUCB_VRC3	0X5982	html	BUCB_VRC3_VR_CTRL_RAMP_CTRL_REG	RAMP_CTRL_RAMP	4	0	3:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1927	BUCB_VRC3	0X5982	html	BUCB_VRC3_VR_CTRL_RAMP_CTRL_REG	PLD_DIS	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1928	BUCB_VRC3	0X5984	html	BUCB_VRC3_VR_CTRL_HVSEL_H_REG	HVSEL_VID_H	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1929	BUCB_VRC3	0X5985	html	BUCB_VRC3_VR_CTRL_HVSEL_L_REG	HVSEL_VID_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1930	BUCB_VRC3	0X5986	html	BUCB_VRC3_VR_CTRL_TRIGGER_REG	TRIGGER	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1931	BUCB_VRC3	0X5986	html	BUCB_VRC3_VR_CTRL_TRIGGER_REG	TRIGGER_MASK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1932	BUCB_VRC3	0X5992	html	BUCB_VRC3_VR_CTRL_VID_ACTIVE_H_REG	VID_ACTIVE_H	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1933	BUCB_VRC3	0X5993	html	BUCB_VRC3_VR_CTRL_VID_ACTIVE_L_REG	VID_ACTIVE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1934	BUCB_VRC3	0X5994	html	BUCB_VRC3_VR_CTRL_VID_EFFECTIVE_H_REG	VID_EFFECTIVE_H	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1935	BUCB_VRC3	0X5995	html	BUCB_VRC3_VR_CTRL_VID_EFFECTIVE_L_REG	VID_EFFECTIVE_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1936	BUCB_VRC3	0X5996	html	BUCB_VRC3_VR_CTRL_VR_STATUS_REG	STATE	4	0	3:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1937	BUCB_VRC3	0X5996	html	BUCB_VRC3_VR_CTRL_VR_STATUS_REG	VOK	1	4	4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1938	BUCB_VRC3	0X5996	html	BUCB_VRC3_VR_CTRL_VR_STATUS_REG	OC_STAT	1	5	5	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1939	BUCB_VRC3	0X59F0	html	BUCB_VRC3_DEBUG_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1940	BUCB_VRC3	0X59F1	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_1_REG	SEL_STARTUP_CLK_SLOW	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1941	BUCB_VRC3	0X59F1	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_1_REG	EN_ASYNC_SWITCH_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1942	BUCB_VRC3	0X59F1	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_1_REG	FORCE_FAST_SWITCH_OFF	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1943	BUCB_VRC3	0X59F1	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_1_REG	MASK_RESAMPLE_PFM	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1944	BUCB_VRC3	0X59F1	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_1_REG	COMBO_SYNC_SOURCE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1945	BUCB_VRC3	0X59F1	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_1_REG	PWRON_ENABLES_CLK_TREE	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1946	BUCB_VRC3	0X59F1	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_1_REG	EN_500_32_MEAS	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1947	BUCB_VRC3	0X59F2	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_2_REG	EN_VID_SAT_TO_1	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1948	BUCB_VRC3	0X59F2	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_2_REG	FORCE_FB_SW_CTRL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1949	BUCB_VRC3	0X59F2	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_2_REG	FB_SW_CTRL	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1950	BUCB_VRC3	0X59F2	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_2_REG	ALLOW_SPIF_CLK_REQ	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1951	BUCB_VRC3	0X59F3	html	BUCB_VRC3_DEBUG_CONFIG_VR_CTRL_3_REG	T_PRE_ENABLE	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
1952	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF0	1	0	0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1953	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF1	1	1	1	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1954	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF2	1	2	2	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1955	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF3	1	3	3	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1956	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF4	1	4	4	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1957	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF5	1	5	5	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1958	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF6	1	6	6	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1959	BUCB_VRC3	0X59F4	html	BUCB_VRC3_DEBUG_GP_CONFIG_REG	GPCONF7	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1960	BUCB_VRC3	0X59F5	html	BUCB_VRC3_DEBUG_CONFIG_FOLLOW_REG	DEV_ID_FOLLOW	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1961	BUCB_VRC3	0X59F5	html	BUCB_VRC3_DEBUG_CONFIG_FOLLOW_REG	EN_FOLLOW	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1962	BUCB_VRC3	0X59F6	html	BUCB_VRC3_DEBUG_RTCM_AVR_MODE_CFG_REG	CURR_AVERAGING_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1963	BUCB_VRC3	0X59F6	html	BUCB_VRC3_DEBUG_RTCM_AVR_MODE_CFG_REG	SEL_WIN_SAMPLE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1964	BUCB_VRC3	0X59F6	html	BUCB_VRC3_DEBUG_RTCM_AVR_MODE_CFG_REG	MAX_CNT_VAL	5	2	6:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X13	
1965	BUCB_VRC3	0X59F7	html	BUCB_VRC3_DEBUG_IOUT_H_REG	IOUT_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1966	BUCB_VRC3	0X59F8	html	BUCB_VRC3_DEBUG_IOUT_L_REG	IOUT_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1967	BUCB_VRC3	0X59F9	html	BUCB_VRC3_DEBUG_IOUT_REG	IOUT	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1968	BUCB_VRC3	0X59FA	html	BUCB_VRC3_DEBUG_IIN_H_REG	IIN_H	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1969	BUCB_VRC3	0X59FB	html	BUCB_VRC3_DEBUG_IIN_L_REG	IIN_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
1970	BUCB_VR3	0X5A01	html	BUCB_VR3_CONFIG_PID_DP_P_REG	DP_P_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_DP_P_SIGNIF_102	SOO	0X42	
1971	BUCB_VR3	0X5A02	html	BUCB_VR3_CONFIG_PID_DP_I_REG	DP_I_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_DP_I_SIGNIF_103	SOO	0X31	
1972	BUCB_VR3	0X5A03	html	BUCB_VR3_CONFIG_PID_DP_D_REG	DP_D_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_DP_D_SIGNIF_104	SOO	0XC0	
1973	BUCB_VR3	0X5A04	html	BUCB_VR3_CONFIG_PID_DP_EXP_REG	DP_D_EXP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_DP_D_EXP_105	SOO	0X0	
1974	BUCB_VR3	0X5A04	html	BUCB_VR3_CONFIG_PID_DP_EXP_REG	DP_I_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR3_DP_I_EXP_105	SOO	0X0	
1975	BUCB_VR3	0X5A04	html	BUCB_VR3_CONFIG_PID_DP_EXP_REG	DP_P_EXP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR3_DP_P_EXP_105	SOO	0X0	
1976	BUCB_VR3	0X5A05	html	BUCB_VR3_CONFIG_PID_SP_P_REG	SP_P_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_SP_P_SIGNIF_106	SOO	0X52	
1977	BUCB_VR3	0X5A06	html	BUCB_VR3_CONFIG_PID_SP_I_REG	SP_I_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_SP_I_SIGNIF_107	SOO	0X4A	
1978	BUCB_VR3	0X5A07	html	BUCB_VR3_CONFIG_PID_SP_D_REG	SP_D_SIGNIF	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_SP_D_SIGNIF_108	SOO	0XB0	
1979	BUCB_VR3	0X5A08	html	BUCB_VR3_CONFIG_PID_SP_EXP_REG	SP_D_EXP	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_SP_D_EXP_109	SOO	0X0	
1980	BUCB_VR3	0X5A08	html	BUCB_VR3_CONFIG_PID_SP_EXP_REG	SP_I_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR3_SP_I_EXP_109	SOO	0X0	
1981	BUCB_VR3	0X5A08	html	BUCB_VR3_CONFIG_PID_SP_EXP_REG	SP_P_EXP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR3_SP_P_EXP_109	SOO	0X0	
1982	BUCB_VR3	0X5A09	html	BUCB_VR3_CONFIG_PID_NL1_P_REG	NLP_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1983	BUCB_VR3	0X5A09	html	BUCB_VR3_CONFIG_PID_NL1_P_REG	NLP_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1984	BUCB_VR3	0X5A0A	html	BUCB_VR3_CONFIG_PID_NL2_P_REG	NLP_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1985	BUCB_VR3	0X5A0A	html	BUCB_VR3_CONFIG_PID_NL2_P_REG	NLP_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1986	BUCB_VR3	0X5A0B	html	BUCB_VR3_CONFIG_PID_NL1_I_REG	NLI_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1987	BUCB_VR3	0X5A0B	html	BUCB_VR3_CONFIG_PID_NL1_I_REG	NLI_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1988	BUCB_VR3	0X5A0C	html	BUCB_VR3_CONFIG_PID_NL2_I_REG	NLI_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1989	BUCB_VR3	0X5A0C	html	BUCB_VR3_CONFIG_PID_NL2_I_REG	NLI_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1990	BUCB_VR3	0X5A0D	html	BUCB_VR3_CONFIG_PID_NL1_D_REG	NLD_TH1	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
1991	BUCB_VR3	0X5A0D	html	BUCB_VR3_CONFIG_PID_NL1_D_REG	NLD_SIGN1	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1992	BUCB_VR3	0X5A0E	html	BUCB_VR3_CONFIG_PID_NL2_D_REG	NLD_TH2	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
1993	BUCB_VR3	0X5A0E	html	BUCB_VR3_CONFIG_PID_NL2_D_REG	NLD_SIGN2	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1994	BUCB_VR3	0X5A0F	html	BUCB_VR3_CONFIG_PID_NL_BLANK1_REG	NLP_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1995	BUCB_VR3	0X5A0F	html	BUCB_VR3_CONFIG_PID_NL_BLANK1_REG	NLI_BLANK	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1996	BUCB_VR3	0X5A10	html	BUCB_VR3_CONFIG_PID_NL_BLANK2_REG	NLD_BLANK	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
1997	BUCB_VR3	0X5A11	html	BUCB_VR3_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_P_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1998	BUCB_VR3	0X5A11	html	BUCB_VR3_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_I_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
1999	BUCB_VR3	0X5A11	html	BUCB_VR3_CONFIG_PID_COEFF_TUNING_REG	DP_TUNE_DCM_D_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2000	BUCB_VR3	0X5A11	html	BUCB_VR3_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_P_EN	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2001	BUCB_VR3	0X5A11	html	BUCB_VR3_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_I_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2002	BUCB_VR3	0X5A11	html	BUCB_VR3_CONFIG_PID_COEFF_TUNING_REG	SP_TUNE_DCM_D_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2003	BUCB_VR3	0X5A11	html	BUCB_VR3_CONFIG_PID_COEFF_TUNING_REG	COEFF_REDUCTION_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2004	BUCB_VR3	0X5A12	html	BUCB_VR3_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_6	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2005	BUCB_VR3	0X5A12	html	BUCB_VR3_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_5	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2006	BUCB_VR3	0X5A12	html	BUCB_VR3_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_4	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2007	BUCB_VR3	0X5A12	html	BUCB_VR3_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_3	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2008	BUCB_VR3	0X5A12	html	BUCB_VR3_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_2	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2009	BUCB_VR3	0X5A12	html	BUCB_VR3_CONFIG_PID_COEFF_REDUCTION_REG	COEFF_RED_RANGE_1	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2010	BUCB_VR3	0X5A13	html	BUCB_VR3_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2011	BUCB_VR3	0X5A13	html	BUCB_VR3_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_I	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2012	BUCB_VR3	0X5A13	html	BUCB_VR3_CONFIG_PID_DP_TUNE_DCM_COEFF_REG	DP_TUNE_DCM_D	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2013	BUCB_VR3	0X5A14	html	BUCB_VR3_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_P	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2014	BUCB_VR3	0X5A14	html	BUCB_VR3_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_I	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2015	BUCB_VR3	0X5A14	html	BUCB_VR3_CONFIG_PID_SP_TUNE_DCM_COEFF_REG	SP_TUNE_DCM_D	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2016	BUCB_VR3	0X5A15	html	BUCB_VR3_CONFIG_PID_PID_SAT1_REG	ADC_SAT_HIGH_TH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3F	
2017	BUCB_VR3	0X5A15	html	BUCB_VR3_CONFIG_PID_PID_SAT1_REG	CF_SAT_HIGH_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2018	BUCB_VR3	0X5A16	html	BUCB_VR3_CONFIG_PID_PID_SAT2_REG	CF_SAT_HIGH_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
2019	BUCB_VR3	0X5A17	html	BUCB_VR3_CONFIG_PID_PID_SAT3_REG	ADC_SAT_LOW_TH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
2020	BUCB_VR3	0X5A17	html	BUCB_VR3_CONFIG_PID_PID_SAT3_REG	CF_SAT_LOW_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2021	BUCB_VR3	0X5A18	html	BUCB_VR3_CONFIG_PID_PID_SAT4_REG	CF_SAT_LOW_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2022	BUCB_VR3	0X5A19	html	BUCB_VR3_CONFIG_PID_PID_MIN_ACTION1_REG	MIN_ACTION	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
2023	BUCB_VR3	0X5A19	html	BUCB_VR3_CONFIG_PID_PID_MIN_ACTION1_REG	MAPPER_REF_HIGH_H	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2024	BUCB_VR3	0X5A1A	html	BUCB_VR3_CONFIG_PID_PID_MIN_ACTION2_REG	MAPPER_REF_HIGH_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X7F	
2025	BUCB_VR3	0X5A1B	html	BUCB_VR3_CONFIG_PID_HARD_LIMIT_BUCK_REG	HARD_LIMIT_BUCK	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
2026	BUCB_VR3	0X5A1C	html	BUCB_VR3_CONFIG_PID_MAPPER_OFFSET_REG	MAPPER_OFFSET	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5F	
2027	BUCB_VR3	0X5A1D	html	BUCB_VR3_CONFIG_PID_CONFIG_MAPPER_A_REG	SINGLE_PULSE_BOOST	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
2028	BUCB_VR3	0X5A1D	html	BUCB_VR3_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_QERR_MAP_FB	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2029	BUCB_VR3	0X5A1D	html	BUCB_VR3_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_HDC_CQ	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2030	BUCB_VR3	0X5A1D	html	BUCB_VR3_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_MIN_ACTION_CQ	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2031	BUCB_VR3	0X5A1D	html	BUCB_VR3_CONFIG_PID_CONFIG_MAPPER_A_REG	EN_FORCE_CVTYPE	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2032	BUCB_VR3	0X5A1E	html	BUCB_VR3_CONFIG_PID_CONFIG_MAPPER_B_REG	CONFIG_MAPPER_B	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2033	BUCB_VR3	0X5A1F	html	BUCB_VR3_CONFIG_PID_CONFIG_MAPPER_C_REG	CONFIG_MAPPER_C	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2034	BUCB_VR3	0X5A20	html	BUCB_VR3_CONFIG_PID_BOOST_DC_HI_REG	BOOST_DC_HIGH	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2035	BUCB_VR3	0X5A21	html	BUCB_VR3_CONFIG_PID_BOOST_DC_LO_REG	BOOST_DC_LOW	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2036	BUCB_VR3	0X5A22	html	BUCB_VR3_CONFIG_PID_INT_EXC_LIMIT_HI_REG	INT_EXC_LIMIT_HIGH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2037	BUCB_VR3	0X5A23	html	BUCB_VR3_CONFIG_PID_INT_EXC_LIMIT_LO_REG	INT_EXC_LIMIT_LOW	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2038	BUCB_VR3	0X5A24	html	BUCB_VR3_CONFIG_PID_INT_CONST_REG	INT_CONST_INCR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2039	BUCB_VR3	0X5A24	html	BUCB_VR3_CONFIG_PID_INT_CONST_REG	TRIG_INTEG_PRESET_EN	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2040	BUCB_VR3	0X5A25	html	BUCB_VR3_CONFIG_PID_INT_VAR_UP_REG	INT_VAR_INCR_MAX	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2041	BUCB_VR3	0X5A25	html	BUCB_VR3_CONFIG_PID_INT_VAR_UP_REG	INT_VAR_INCR_ALPHA_UP	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
2042	BUCB_VR3	0X5A26	html	BUCB_VR3_CONFIG_PID_INT_VAR_DOWN_REG	INT_VAR_INCR_MIN	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2043	BUCB_VR3	0X5A26	html	BUCB_VR3_CONFIG_PID_INT_VAR_DOWN_REG	INT_VAR_INCR_ALPHA_DOWN	3	5	7:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2044	BUCB_VR3	0X5A27	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_1_REG	DOUBLE_SAMPLING_LIMIT	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3F	
2045	BUCB_VR3	0X5A27	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_1_REG	NS_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2046	BUCB_VR3	0X5A27	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_1_REG	NOTCH_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2047	BUCB_VR3	0X5A28	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_2_REG	QERROR_DIRECT_FB	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2048	BUCB_VR3	0X5A28	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_2_REG	QERROR_MAP_DIRECT_FB	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2049	BUCB_VR3	0X5A28	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_2_REG	MIN_ACTION_VAR_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2050	BUCB_VR3	0X5A28	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_2_REG	SINGLE_PULSE_BOOST_STYLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2051	BUCB_VR3	0X5A28	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_2_REG	DISABLE_NL_DURING_RAMP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2052	BUCB_VR3	0X5A28	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_2_REG	DISABLE_IE_DURING_RAMP	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2053	BUCB_VR3	0X5A28	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_2_REG	LOWER_GAIN_DURING_RAMP	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2054	BUCB_VR3	0X5A29	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_A_REG	CONFIG_PID_A	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X20	
2055	BUCB_VR3	0X5A2A	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_B_REG	CONFIG_PID_B_SPARE	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2056	BUCB_VR3	0X5A2A	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_B_REG	MODE_INT_EXC	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2057	BUCB_VR3	0X5A2A	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_B_REG	CC_DP_INT_PRESET_GODP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2058	BUCB_VR3	0X5A2A	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_B_REG	CC_DP_INT_PRESET_GOSP	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2059	BUCB_VR3	0X5A2B	html	BUCB_VR3_CONFIG_PID_CONFIG_VOLTAGE_OK_REG	VOLTAGE_OK_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X14	
2060	BUCB_VR3	0X5A2B	html	BUCB_VR3_CONFIG_PID_CONFIG_VOLTAGE_OK_REG	VOLTAGE_OK_ALPHA	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2061	BUCB_VR3	0X5A2C	html	BUCB_VR3_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VOK_IF_SIGN_POSITIVE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2062	BUCB_VR3	0X5A2C	html	BUCB_VR3_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VOK_IF_SIGN_NEGATIVE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2063	BUCB_VR3	0X5A2C	html	BUCB_VR3_CONFIG_PID_CONFIG_VOLTAGE_OK_2_REG	VNOK_LATCH	1	4	4	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2064	BUCB_VR3	0X5A2D	html	BUCB_VR3_CONFIG_PID_PRESET1_REG	FORCE_PRESET_H	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2065	BUCB_VR3	0X5A2D	html	BUCB_VR3_CONFIG_PID_PRESET1_REG	FORCE_PRESET_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2066	BUCB_VR3	0X5A2D	html	BUCB_VR3_CONFIG_PID_PRESET1_REG	TRIGGER_PRESET_CALC	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2067	BUCB_VR3	0X5A2D	html	BUCB_VR3_CONFIG_PID_PRESET1_REG	FORCE_OLOOP	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2068	BUCB_VR3	0X5A2D	html	BUCB_VR3_CONFIG_PID_PRESET1_REG	PRESET_CALC_250K	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2069	BUCB_VR3	0X5A2D	html	BUCB_VR3_CONFIG_PID_PRESET1_REG	PRESET_ADJ_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2070	BUCB_VR3	0X5A2E	html	BUCB_VR3_CONFIG_PID_PRESET2_REG	FORCE_PRESET_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5E	
2071	BUCB_VR3	0X5A2F	html	BUCB_VR3_CONFIG_PID_INTEG_VAL_H_REG	INTEG_VAL_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2072	BUCB_VR3	0X5A2F	html	BUCB_VR3_CONFIG_PID_INTEG_VAL_H_REG	INTEG_VAL_SAMPLE	1	7	7	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2073	BUCB_VR3	0X5A30	html	BUCB_VR3_CONFIG_PID_INTEG_VAL_L_REG	INTEG_VAL_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2074	BUCB_VR3	0X5A31	html	BUCB_VR3_CONFIG_PID_HARD_LIMIT_BOOST_REG	HARD_LIMIT_BOOST	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
2075	BUCB_VR3	0X5A32	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_3_REG	HCC_AUTO_COEFF_DOUBLING	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2076	BUCB_VR3	0X5A32	html	BUCB_VR3_CONFIG_PID_CONFIG_PID_MISC_3_REG	MAN_PID_COEFF_SEL_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2077	BUCB_VR3	0X5A33	html	BUCB_VR3_CONFIG_PID_ANTI_WINDUP_CFG_REG	EN_BACK_CALC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2078	BUCB_VR3	0X5A33	html	BUCB_VR3_CONFIG_PID_ANTI_WINDUP_CFG_REG	INTEG_SAT_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2079	BUCB_VR3	0X5A33	html	BUCB_VR3_CONFIG_PID_ANTI_WINDUP_CFG_REG	KB_EXP	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2080	BUCB_VR3	0X5A60	html	BUCB_VR3_CONFIG_CTRL_1_LOADLINE_REG	LOADLINE_GAIN	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2081	BUCB_VR3	0X5A60	html	BUCB_VR3_CONFIG_CTRL_1_LOADLINE_REG	LOADLINE_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2082	BUCB_VR3	0X5A61	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_DELAY_CNT_1	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
2083	BUCB_VR3	0X5A61	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_STEP_SIZE_1	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2084	BUCB_VR3	0X5A61	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_1_REG	DVS_STEP2X_1	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2085	BUCB_VR3	0X5A62	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_DELAY_CNT_2	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
2086	BUCB_VR3	0X5A62	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_STEP_SIZE_2	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2087	BUCB_VR3	0X5A62	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_2_REG	DVS_STEP2X_2	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2088	BUCB_VR3	0X5A63	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_DELAY_CNT_3	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XA	
2089	BUCB_VR3	0X5A63	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_STEP_SIZE_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2090	BUCB_VR3	0X5A63	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_3_REG	DVS_STEP2X_3	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2091	BUCB_VR3	0X5A64	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_4_REG	PROLONG_CCM_REQUEST	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
2092	BUCB_VR3	0X5A64	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PWM_VOK_UP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2093	BUCB_VR3	0X5A64	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PWM_VOK_DOWN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2094	BUCB_VR3	0X5A64	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_4_REG	OVERRIDE_PFM_VOK	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2095	BUCB_VR3	0X5A64	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_4_REG	PRESET_INTEG_ON_RAMP	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2096	BUCB_VR3	0X5A65	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_5_REG	CP_SAMPLE_BLANKING	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2097	BUCB_VR3	0X5A65	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_5_REG	SPFM_DVS_CNT_START	6	2	7:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
2098	BUCB_VR3	0X5A66	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2099	BUCB_VR3	0X5A66	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2100	BUCB_VR3	0X5A66	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_DVS_6_REG	DVS_STEP_SIZE_SPFM_3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2101	BUCB_VR3	0X5A67	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	VOUT_SEL_LSB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2102	BUCB_VR3	0X5A67	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	ADC_LSB	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2103	BUCB_VR3	0X5A67	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	ADC_SET_DELAY	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
2104	BUCB_VR3	0X5A67	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_A_REG	CONFIG_VSENSE_A_MISC0	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2105	BUCB_VR3	0X5A68	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	KEEP_REFBUF_ON	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2106	BUCB_VR3	0X5A68	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	DISABLE_FIRST_CAL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2107	BUCB_VR3	0X5A68	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	SEL_ZERO_SAMPLING	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2108	BUCB_VR3	0X5A68	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	SEL_GAIN_RES_250K	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2109	BUCB_VR3	0X5A68	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	AFE_CAL_DIS_INSW	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2110	BUCB_VR3	0X5A68	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	VOUT_SEL_START	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2111	BUCB_VR3	0X5A68	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_B_REG	EN_IDAC_CAL_LSB	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2112	BUCB_VR3	0X5A69	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_ADC_VDDRES	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2113	BUCB_VR3	0X5A69	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_AFE_VDDRES	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2114	BUCB_VR3	0X5A69	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_REF_VDDRES	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2115	BUCB_VR3	0X5A69	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	SEL_REF_SERRES	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2116	BUCB_VR3	0X5A69	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_C_REG	VPFM_GEN_FORCE_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2117	BUCB_VR3	0X5A6A	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_D_REG	VPFM_AMPL	5	0	4:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_VPFM_AMPL_110	SOO	0X7	
2118	BUCB_VR3	0X5A6A	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_D_REG	VPFM_CLP	3	5	7:5	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR3_VPFM_CLP_110	SOO	0X2	
2119	BUCB_VR3	0X5A6B	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_E_REG	VSENSE_DAC_BIAS_PWM	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_VSENSE_DAC_BIAS_PWM_111	SOO	0X0	
2120	BUCB_VR3	0X5A6B	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_E_REG	VSENSE_DAC_BIAS_SPFM	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_VSENSE_DAC_BIAS_SPFM_111	SOO	0X0	
2121	BUCB_VR3	0X5A6C	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_VSENSE_F_REG	VSENSE_DAC_BIAS_IPFM	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_VSENSE_DAC_BIAS_IPFM_112	SOO	0X0	
2122	BUCB_VR3	0X5A6D	html	BUCB_VR3_CONFIG_CTRL_1_TEMP_COMP_REG	TEMP_LO_INCR	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2123	BUCB_VR3	0X5A6D	html	BUCB_VR3_CONFIG_CTRL_1_TEMP_COMP_REG	TEMP_HI_INCR	2	2	3:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2124	BUCB_VR3	0X5A6E	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	CONFIG_WCOMP1_PFM	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
2125	BUCB_VR3	0X5A6E	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	PD_WCOMPS_PFM	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2126	BUCB_VR3	0X5A6E	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP1_PFM_REG	CONFIG_WCOMP1_GAIN_PFM	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2127	BUCB_VR3	0X5A6F	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	CONFIG_WCOMP1_PWM	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XB	
2128	BUCB_VR3	0X5A6F	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	PD_WCOMPS_PWM	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2129	BUCB_VR3	0X5A6F	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP1_PWM_REG	CONFIG_WCOMP1_GAIN_PWM	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2130	BUCB_VR3	0X5A70	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP2_REG	CONFIG_WCOMP2	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XD	
2131	BUCB_VR3	0X5A70	html	BUCB_VR3_CONFIG_CTRL_1_CONFIG_WCOMP2_REG	CONFIG_WCOMP_SPARE	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2132	BUCB_VR3	0X5A80	html	BUCB_VR3_CONFIG_CTRL_2_MODE_1_REG	MODE_CC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2133	BUCB_VR3	0X5A80	html	BUCB_VR3_CONFIG_CTRL_2_MODE_1_REG	MODE_DCM	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2134	BUCB_VR3	0X5A80	html	BUCB_VR3_CONFIG_CTRL_2_MODE_1_REG	EN_REQUEST_CCM	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2135	BUCB_VR3	0X5A80	html	BUCB_VR3_CONFIG_CTRL_2_MODE_1_REG	EN_REQUEST_SINGLE_PHASE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2136	BUCB_VR3	0X5A80	html	BUCB_VR3_CONFIG_CTRL_2_MODE_1_REG	SEL_PH_GRP	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2137	BUCB_VR3	0X5A80	html	BUCB_VR3_CONFIG_CTRL_2_MODE_1_REG	FORCE_OFF_PH_GRP_MED	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2138	BUCB_VR3	0X5A80	html	BUCB_VR3_CONFIG_CTRL_2_MODE_1_REG	FORCE_OFF_PH_GRP_HI	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2139	BUCB_VR3	0X5A81	html	BUCB_VR3_CONFIG_CTRL_2_MODE_2_REG	ALLOW_AUTO_PFM	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
2140	BUCB_VR3	0X5A81	html	BUCB_VR3_CONFIG_CTRL_2_MODE_2_REG	FORCE_OFF_PH_GRP_MED_RAMP	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2141	BUCB_VR3	0X5A81	html	BUCB_VR3_CONFIG_CTRL_2_MODE_2_REG	FORCE_OFF_PH_GRP_HI_RAMP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2142	BUCB_VR3	0X5A81	html	BUCB_VR3_CONFIG_CTRL_2_MODE_2_REG	AUTO_CCM2DCM_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2143	BUCB_VR3	0X5A81	html	BUCB_VR3_CONFIG_CTRL_2_MODE_2_REG	AUTO_PWM2PFM_STYLE	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2144	BUCB_VR3	0X5A81	html	BUCB_VR3_CONFIG_CTRL_2_MODE_2_REG	DIS_DCM_BUBO_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2145	BUCB_VR3	0X5A81	html	BUCB_VR3_CONFIG_CTRL_2_MODE_2_REG	AUTO_PFM_UNDERSHOOT_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2146	BUCB_VR3	0X5A82	html	BUCB_VR3_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_MED	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2147	BUCB_VR3	0X5A82	html	BUCB_VR3_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_HI	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2148	BUCB_VR3	0X5A82	html	BUCB_VR3_CONFIG_CTRL_2_MODE_3_REG	FORCE_CCM_HPPWM	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2149	BUCB_VR3	0X5A82	html	BUCB_VR3_CONFIG_CTRL_2_MODE_3_REG	MODE_SPFM_STARTUP	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2150	BUCB_VR3	0X5A82	html	BUCB_VR3_CONFIG_CTRL_2_MODE_3_REG	HCC_EN	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2151	BUCB_VR3	0X5A83	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_1_REG	WAIT_SAMPLE	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2152	BUCB_VR3	0X5A83	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_1_REG	WAIT_RESAMPLE	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
2153	BUCB_VR3	0X5A84	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_2_REG	WAIT_IDLE	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
2154	BUCB_VR3	0X5A85	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_3_REG	DP_WAIT_IDLE	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X6	
2155	BUCB_VR3	0X5A86	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_4_REG	PRESET_CYCLES	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2156	BUCB_VR3	0X5A86	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_4_REG	SAMPLES_PER_CONTROL	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2157	BUCB_VR3	0X5A86	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_4_REG	DP_SAMPLES_PER_CONTROL	2	6	7:6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2158	BUCB_VR3	0X5A87	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_5_REG	WAIT_COMPENSATION	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X2	
2159	BUCB_VR3	0X5A87	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_5_REG	PCNT	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2160	BUCB_VR3	0X5A88	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_6_REG	SYNC_CNT	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X14	
2161	BUCB_VR3	0X5A88	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_6_REG	PH_SYNC_EN	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2162	BUCB_VR3	0X5A88	html	BUCB_VR3_CONFIG_CTRL_2_SEQUENCER_6_REG	SYNC_SOURCE_SEL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2163	BUCB_VR3	0X5A89	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_1_REG	AUTO_PH_SWITCHING_LOW_MED	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
2164	BUCB_VR3	0X5A89	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_1_REG	EN_FAST_DOUBLE_PH	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2165	BUCB_VR3	0X5A89	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_1_REG	AUTO_PH_SWITCHING_EN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2166	BUCB_VR3	0X5A8A	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_2_REG	AUTO_PH_SWITCHING_MED_HIGH	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X9	
2167	BUCB_VR3	0X5A8A	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_2_REG	EN_HPPWM_MED	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2168	BUCB_VR3	0X5A8A	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_2_REG	EN_HPPWM_HI	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2169	BUCB_VR3	0X5A8B	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_3_REG	AUTO_PH_SWITCHING_HYST	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X5	
2170	BUCB_VR3	0X5A8B	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_3_REG	PHASE_SW_CURR_SRC	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2171	BUCB_VR3	0X5A8B	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_3_REG	ACTIVATE_PHASE_4_RAMP_DOWN	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2172	BUCB_VR3	0X5A8C	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_4_REG	AUTO_PWM2PFM_TH	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1F	
2173	BUCB_VR3	0X5A8D	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_5_REG	CONFIG_DEBOUNCE_PWM2PFM	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
2174	BUCB_VR3	0X5A8D	html	BUCB_VR3_CONFIG_CTRL_2_AUTO_MODE_5_REG	CONFIG_DEBOUNCE_PH_SW	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
2175	BUCB_VR3	0X5A8E	html	BUCB_VR3_CONFIG_CTRL_2_CONFIG_AUTO_SEG_REG	SEG_CURRENT_TH	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XC	
2176	BUCB_VR3	0X5A8E	html	BUCB_VR3_CONFIG_CTRL_2_CONFIG_AUTO_SEG_REG	SEG_BYPASS	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2177	BUCB_VR3	0X5A8F	html	BUCB_VR3_CONFIG_CTRL_2_CURMON_COLL_1_REG	ISENSE_ALPHA	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X4	
2178	BUCB_VR3	0X5A8F	html	BUCB_VR3_CONFIG_CTRL_2_CURMON_COLL_1_REG	ISENSE_FORWARD	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2179	BUCB_VR3	0X5A8F	html	BUCB_VR3_CONFIG_CTRL_2_CURMON_COLL_1_REG	IOUT_RESOLUTION	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2180	BUCB_VR3	0X5A90	html	BUCB_VR3_CONFIG_CTRL_2_CURMON_COLL_2_REG	ISENSE_CLK_REQ_THR	5	0	4:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X8	
2181	BUCB_VR3	0X5AA0	html	BUCB_VR3_VOUT_TRIM_SETPOINT_OFFSET_CAL_REG	OFFSET_CORR	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_OFFSET_CORR_113	SOO	0X0	
2182	BUCB_VR3	0X5AA1	html	BUCB_VR3_VOUT_TRIM_SETPOINT_GAIN_CAL_REG	GAIN_CORR	8	0	7:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_GAIN_CORR_114	SOO	0X80	
2183	BUCB_VR3	0X5AA2	html	BUCB_VR3_VOUT_TRIM_SETPOINT_OFFSET_CAL_2_REG	OFFSET_CORR_DELTA_PFM	6	0	5:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_OFFSET_CORR_DELTA_PFM_115	TBD	0X0	
2184	BUCB_VR3	0X5AA3	html	BUCB_VR3_VOUT_TRIM_SETPOINT_OFFSET_CAL_3_REG	VSENSE_IDAC_TRIM_HP	4	0	3:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_VSENSE_IDAC_TRIM_HP_116	SOO	0X8	
2185	BUCB_VR3	0X5AA3	html	BUCB_VR3_VOUT_TRIM_SETPOINT_OFFSET_CAL_3_REG	VSENSE_IDAC_TRIM_LP	4	4	7:4	RW	NA	TRUE	TBD	FALSE	TRUE	-	OTP_BUCB_VR3_VSENSE_IDAC_TRIM_LP_116	SOO	0X8	
2186	BUCB_VR3	0X5AA4	html	BUCB_VR3_VOUT_TRIM_SETPOINT_OFFSET_CAL_4_REG	OFFSET_CORR_DELTA_SPFM	6	0	5:0	WU	NA	TRUE	TBD	FALSE	TRUE	system	OTP_BUCB_VR3_OFFSET_CORR_DELTA_SPFM_117	TBD	0X0	
2187	BUCB_VR3	0X5AA5	html	BUCB_VR3_VOUT_TRIM_VOUT_MAX_H_REG	VOUT_MAX_H	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XF	
2188	BUCB_VR3	0X5AA6	html	BUCB_VR3_VOUT_TRIM_VOUT_MAX_L_REG	VOUT_MAX_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XFF	
2189	BUCB_VR3	0X5AC0	html	BUCB_VR3_DEBUG_STATUS_COM_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2190	BUCB_VR3	0X5AC1	html	BUCB_VR3_DEBUG_STATUS_COM_MON6_SIGSEL_REG	MON6_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2191	BUCB_VR3	0X5AC2	html	BUCB_VR3_DEBUG_STATUS_COM_MON5_SIGSEL_REG	MON5_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2192	BUCB_VR3	0X5AC3	html	BUCB_VR3_DEBUG_STATUS_COM_MON4_SIGSEL_REG	MON4_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2193	BUCB_VR3	0X5AC4	html	BUCB_VR3_DEBUG_STATUS_COM_MON3_SIGSEL_REG	MON3_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2194	BUCB_VR3	0X5AC5	html	BUCB_VR3_DEBUG_STATUS_COM_MON2_SIGSEL_REG	MON2_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2195	BUCB_VR3	0X5AC6	html	BUCB_VR3_DEBUG_STATUS_COM_MON1_SIGSEL_REG	MON1_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2196	BUCB_VR3	0X5AC7	html	BUCB_VR3_DEBUG_STATUS_COM_MON0_SIGSEL_REG	MON0_SIGSEL	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2197	BUCB_VR3	0X5AC8	html	BUCB_VR3_DEBUG_STATUS_COM_MONMUX_READ_REG	MONMUX_READ	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2198	BUCB_VR3	0X5AD0	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	START_VSENSE_BIST	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2199	BUCB_VR3	0X5AD0	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	CONFIG_NUM_SAMPLES	3	1	3:1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2200	BUCB_VR3	0X5AD0	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	SET_PRESCALER	2	4	5:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2201	BUCB_VR3	0X5AD0	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	NBITS_SEL	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2202	BUCB_VR3	0X5AD0	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_1_REG	START_TRIM_PFM_SPFM	1	7	7	WO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2203	BUCB_VR3	0X5AD1	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_2_REG	ADC_DATA_AVG_H	7	0	6:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2204	BUCB_VR3	0X5AD1	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_2_REG	ADC_DATA_FILTER_VALID	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2205	BUCB_VR3	0X5AD2	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_3_REG	ADC_DATA_AVG_L	8	0	7:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2206	BUCB_VR3	0X5AD3	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_4_REG	ACC_PFM_H	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2207	BUCB_VR3	0X5AD3	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_4_REG	END_OF_XPFM_TRIM	1	7	7	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2208	BUCB_VR3	0X5AD4	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_5_REG	ACC_PFM_L	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2209	BUCB_VR3	0X5AD5	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_6_REG	ACC_SPFM_H	6	0	5:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2210	BUCB_VR3	0X5AD6	html	BUCB_VR3_TEST_REGS_CONFIG_VSENSE_BIST_7_REG	ACC_SPFM_L	8	0	7:0	WU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2211	BUCB_VR3	0X5AD7	html	BUCB_VR3_TEST_REGS_TEST_VOUT_H_REG	TEST_VOUT_SEL_H	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2212	BUCB_VR3	0X5AD7	html	BUCB_VR3_TEST_REGS_TEST_VOUT_H_REG	EN_TEST_VOUT_SEL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2213	BUCB_VR3	0X5AD8	html	BUCB_VR3_TEST_REGS_TEST_VOUT_L_REG	TEST_VOUT_SEL_L	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2214	BUCB_VR3	0X5AD9	html	BUCB_VR3_TEST_REGS_TEST_MSEL_RCTRL_REG	TEST_MODE_SEL	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2215	BUCB_VR3	0X5AD9	html	BUCB_VR3_TEST_REGS_TEST_MSEL_RCTRL_REG	EN_TEST_MODE_SEL	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2216	BUCB_VR3	0X5AD9	html	BUCB_VR3_TEST_REGS_TEST_MSEL_RCTRL_REG	TEST_RAMP_CTRL	2	5	6:5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2217	BUCB_VR3	0X5AD9	html	BUCB_VR3_TEST_REGS_TEST_MSEL_RCTRL_REG	EN_TEST_RAMP_CTRL	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2218	BUCB_VR3	0X5ADA	html	BUCB_VR3_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TEST_RESAMPLE_IFACE	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2219	BUCB_VR3	0X5ADA	html	BUCB_VR3_TEST_REGS_TEST_RESAMPLE_IFACE_REG	EN_TEST_RESAMPLE_IFACE	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2220	BUCB_VR3	0X5ADA	html	BUCB_VR3_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TEST_FORCE_SAMPLE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2221	BUCB_VR3	0X5ADA	html	BUCB_VR3_TEST_REGS_TEST_RESAMPLE_IFACE_REG	OLD_SYNC_STYLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2222	BUCB_VR3	0X5ADA	html	BUCB_VR3_TEST_REGS_TEST_RESAMPLE_IFACE_REG	TST_NEED_CLOCK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2223	BUCB_VR3	0X5ADB	html	BUCB_VR3_TEST_REGS_TEST_VINMON_REG	TEST_VINMON	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2224	BUCB_VR3	0X5ADB	html	BUCB_VR3_TEST_REGS_TEST_VINMON_REG	EN_TEST_VINMON	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2225	BUCB_VR3	0X5ADC	html	BUCB_VR3_TEST_REGS_TEST_RESET_REG	TEST_RESET_N	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2226	BUCB_VR3	0X5ADC	html	BUCB_VR3_TEST_REGS_TEST_RESET_REG	EN_TEST_RESET_N	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2227	BUCB_VR3	0X5ADC	html	BUCB_VR3_TEST_REGS_TEST_RESET_REG	TEST_PRE_ENABLE	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2228	BUCB_VR3	0X5ADC	html	BUCB_VR3_TEST_REGS_TEST_RESET_REG	EN_TEST_PRE_ENABLE	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2229	BUCB_VR3	0X5ADD	html	BUCB_VR3_TEST_REGS_TEST_MISC_REG	TEST_MODE_CCM	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2230	BUCB_VR3	0X5ADD	html	BUCB_VR3_TEST_REGS_TEST_MISC_REG	EN_TEST_MODE_CCM	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2231	BUCB_COMBO	0X5BE0	html	BUCB_COMBO_COMBO_RESET_CONFIG_REG	RESET_CONFIG	3	0	2:0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2232	BUCB_COMBO	0X5BE1	html	BUCB_COMBO_COMBO_CONFIG_REG_ACCESS_REG	VR_REGS_ALL_CALL	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2233	BUCB_COMBO	0X5BE1	html	BUCB_COMBO_COMBO_CONFIG_REG_ACCESS_REG	PH_REGS_ALL_CALL	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2234	BUCB_COMBO	0X5BE2	html	BUCB_COMBO_COMBO_CONFIG_BIAS_REG	FORCE_PU_BIAS_A	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2235	BUCB_COMBO	0X5BE2	html	BUCB_COMBO_COMBO_CONFIG_BIAS_REG	FORCE_PU_BIAS_B	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2236	BUCB_COMBO	0X5BE2	html	BUCB_COMBO_COMBO_CONFIG_BIAS_REG	FORCE_PU_BIAS_EN	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2237	BUCB_COMBO	0X5BE2	html	BUCB_COMBO_COMBO_CONFIG_BIAS_REG	USE_VIRTUAL_LDOS	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2238	BUCB_COMBO	0X5BE3	html	BUCB_COMBO_COMBO_PEAKMEAS_THR_REG	PEAKMEAS_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2239	BUCB_COMBO	0X5BE4	html	BUCB_COMBO_COMBO_PEAKMEAS_RESET_REG	PEAKMEAS_RESET_1	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2240	BUCB_COMBO	0X5BE4	html	BUCB_COMBO_COMBO_PEAKMEAS_RESET_REG	PEAKMEAS_RESET_2	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2241	BUCB_COMBO	0X5BE4	html	BUCB_COMBO_COMBO_PEAKMEAS_RESET_REG	PEAKMEAS_RESET_3	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2242	BUCB_COMBO	0X5BE4	html	BUCB_COMBO_COMBO_PEAKMEAS_RESET_REG	PEAKMEAS_ON_1	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2243	BUCB_COMBO	0X5BE4	html	BUCB_COMBO_COMBO_PEAKMEAS_RESET_REG	PEAKMEAS_ON_2	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2244	BUCB_COMBO	0X5BE4	html	BUCB_COMBO_COMBO_PEAKMEAS_RESET_REG	PEAKMEAS_ON_3	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2245	BUCB_COMBO	0X5BE5	html	BUCB_COMBO_COMBO_PEAKMEAS_RES_REG	PEAKMEAS_CMP_1	1	0	0	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2246	BUCB_COMBO	0X5BE5	html	BUCB_COMBO_COMBO_PEAKMEAS_RES_REG	PEAKMEAS_CMP_2	1	1	1	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2247	BUCB_COMBO	0X5BE5	html	BUCB_COMBO_COMBO_PEAKMEAS_RES_REG	PEAKMEAS_CMP_3	1	2	2	RU	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2248	BUCB_COMBO	0X5BE6	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_1_REG	LV_BYP_THR	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X10	
2249	BUCB_COMBO	0X5BE6	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_1_REG	ALLOW_LV_BYP_AUTO_DIG	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2250	BUCB_COMBO	0X5BE6	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_1_REG	ALLOW_LV_BYP_AUTO_ANA	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2251	BUCB_COMBO	0X5BE7	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_2_REG	LV_BYP_THR_HYST	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
2252	BUCB_COMBO	0X5BE7	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_2_REG	LV_BYP_VALUE_PMOS_BUCK	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2253	BUCB_COMBO	0X5BE7	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_2_REG	LV_BYP_VALUE_NMOS_BUCK	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2254	BUCB_COMBO	0X5BE7	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_2_REG	LV_BYP_VALUE_PMOS_BOOST	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2255	BUCB_COMBO	0X5BE7	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_2_REG	LV_BYP_VALUE_NMOS_BOOST	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2256	BUCB_COMBO	0X5BE7	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_2_REG	ALLOW_LV_BYP_AUTO_DIG_BOOST	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2257	BUCB_COMBO	0X5BE8	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_3_REG	LV_BYP_VOUT_THR	7	0	6:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X38	
2258	BUCB_COMBO	0X5BE8	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_3_REG	ALLOW_LV_BYP_AUTO_ANA_BOOST	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2259	BUCB_COMBO	0X5BE9	html	BUCB_COMBO_COMBO_CONFIG_VINMON_REG	VINMON_RESAMPLE_THR	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2260	BUCB_COMBO	0X5BEA	html	BUCB_COMBO_COMBO_CONFIG_STANDBY_REG	COMBO_STDBY_IDAC	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2261	BUCB_COMBO	0X5BEA	html	BUCB_COMBO_COMBO_CONFIG_STANDBY_REG	OVERRIDE_KEEP_REFBUF_ON	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2262	BUCB_COMBO	0X5BEA	html	BUCB_COMBO_COMBO_CONFIG_STANDBY_REG	COMBO_ECO_MODE_A	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2263	BUCB_COMBO	0X5BEA	html	BUCB_COMBO_COMBO_CONFIG_STANDBY_REG	COMBO_ECO_MODE_B	1	5	5	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2264	BUCB_COMBO	0X5BEB	html	BUCB_COMBO_COMBO_CONFIG_CLK_REQ_REG	EN_FAST_CLK_REQ_SW	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2265	BUCB_COMBO	0X5BEB	html	BUCB_COMBO_COMBO_CONFIG_CLK_REQ_REG	FAST_CLK_REQ_SW	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2266	BUCB_COMBO	0X5BEC	html	BUCB_COMBO_COMBO_CONFIG_TEMPER_1_REG	TEMP_THR_NOM_2_HI	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X28	
2267	BUCB_COMBO	0X5BED	html	BUCB_COMBO_COMBO_CONFIG_TEMPER_2_REG	TEMP_THR_LO_2_NOM	6	0	5:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0XB	
2268	BUCB_COMBO	0X5BEE	html	BUCB_COMBO_COMBO_CONFIG_TEMPER_3_REG	TEMP_THR_HYST	3	0	2:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2269	BUCB_COMBO	0X5BEF	html	BUCB_COMBO_COMBO_CONFIG_PDOMAINS_1_REG	AUTO_VSENSE_LP_IN_ISO	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2270	BUCB_COMBO	0X5BEF	html	BUCB_COMBO_COMBO_CONFIG_PDOMAINS_1_REG	FORCE_PWM_DOMAIN_ON	1	6	6	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2271	BUCB_COMBO	0X5BEF	html	BUCB_COMBO_COMBO_CONFIG_PDOMAINS_1_REG	FORCE_PFM_DOMAINS_ON	1	7	7	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2272	BUCB_COMBO	0X5BF0	html	BUCB_COMBO_COMBO_CONFIG_PDOMAINS_2_REG	WAIT_PWR_ON_TIME	8	0	7:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X28	
2273	BUCB_COMBO	0X5BF1	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_4_REG	HCC_BUBO_LV_BOOST_EN	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2274	BUCB_COMBO	0X5BF1	html	BUCB_COMBO_COMBO_AUTO_LV_BYP_4_REG	HCC_BUBO_LV_BUCK_EN	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2275	BUCB_COMBO	0X5BF2	html	BUCB_COMBO_COMBO_TEST_ANA_REG	TST_EN	4	0	3:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2276	BUCB_COMBO	0X5BF2	html	BUCB_COMBO_COMBO_TEST_ANA_REG	TST_MUX_SEL	3	4	6:4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2277	BUCB_COMBO	0X5BF3	html	BUCB_COMBO_COMBO_CONFIG_BIAS_A_REG	CFG_IREFGEN_A	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
2278	BUCB_COMBO	0X5BF3	html	BUCB_COMBO_COMBO_CONFIG_BIAS_A_REG	CFG_ANA_TOP_A	4	2	5:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2279	BUCB_COMBO	0X5BF4	html	BUCB_COMBO_COMBO_CONFIG_BIAS_B_REG	CFG_IREFGEN_B	2	0	1:0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X3	
2280	BUCB_COMBO	0X5BF4	html	BUCB_COMBO_COMBO_CONFIG_BIAS_B_REG	CFG_ANA_TOP_B	4	2	5:2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2281	BUCB_COMBO	0X5BF5	html	BUCB_COMBO_COMBO_CONFIG_BIAS_MISC_A_REG	DIS_IREF_RDY_A	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2282	BUCB_COMBO	0X5BF5	html	BUCB_COMBO_COMBO_CONFIG_BIAS_MISC_A_REG	DIS_LDOS_RDY_A	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2283	BUCB_COMBO	0X5BF5	html	BUCB_COMBO_COMBO_CONFIG_BIAS_MISC_A_REG	ENA_VCASCP_A	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2284	BUCB_COMBO	0X5BF6	html	BUCB_COMBO_COMBO_CONFIG_BIAS_MISC_B_REG	DIS_IREF_RDY_B	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2285	BUCB_COMBO	0X5BF6	html	BUCB_COMBO_COMBO_CONFIG_BIAS_MISC_B_REG	DIS_LDOS_RDY_B	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X1	
2286	BUCB_COMBO	0X5BF6	html	BUCB_COMBO_COMBO_CONFIG_BIAS_MISC_B_REG	ENA_VCASCP_B	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2287	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE0	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2288	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE1	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2289	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE2	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2290	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE3	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2291	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE4	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2292	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE5	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2293	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE6	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2294	BUCB_COMBO	0X5BF8	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_VOUT_MAX_REG	LIM_VOUT_MAX_ZONE7	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2295	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE0	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2296	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE1	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2297	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE2	1	2	2	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2298	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE3	1	3	3	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2299	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE4	1	4	4	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2300	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE5	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2301	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE6	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2302	BUCB_COMBO	0X5BF9	html	BUCB_COMBO_DCDC_LCK_CFG_LIM_BLOCK_ACC_REG	LIM_BLOCK_ACC_ZONE7	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2303	BUCB_COMBO	0X5BFA	html	BUCB_COMBO_DCDC_LCK_CFG_SEL_BLOCK_ACC_REG	SEL_BLOCK_ACC_VR	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2304	BUCB_COMBO	0X5BFA	html	BUCB_COMBO_DCDC_LCK_CFG_SEL_BLOCK_ACC_REG	SEL_BLOCK_ACC_PH	1	1	1	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2305	BUCB_COMBO	0X5BFB	html	BUCB_COMBO_DCDC_LCK_CFG_DCDC_HLCK_REG	DCDC_HLCK	1	0	0	RW	NA	TRUE	TBD	FALSE	FALSE	NA	NA	SOI	0X0	
2306	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO1_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO1_OUTEN_118	SOO	0X0	
2307	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO2_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO2_OUTEN_118	SOO	0X0	
2308	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO3_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO3_OUTEN_118	SOO	0X0	
2309	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO4_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO4_OUTEN_118	SOO	0X0	
2310	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO5_OUTEN	1	4	4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO5_OUTEN_118	SOO	0X0	
2311	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO6_OUTEN	1	5	5	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO6_OUTEN_118	SOO	0X0	
2312	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO7_OUTEN	1	6	6	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO7_OUTEN_118	SOO	0X0	
2313	GPIO	0X5C00	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG1	CONDITIONER_GPIO8_OUTEN	1	7	7	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO8_OUTEN_118	SOO	0X0	
2314	GPIO	0X5C01	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_GPIO9_OUTEN	1	0	0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO9_OUTEN_119	SOO	0X0	
2315	GPIO	0X5C01	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_GPIO10_OUTEN	1	1	1	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO10_OUTEN_119	SOO	0X0	
2316	GPIO	0X5C01	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_GPIO11_OUTEN	1	2	2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO11_OUTEN_119	SOO	0X0	
2317	GPIO	0X5C01	html	GPIO_GCB_IO_CONDITIONER_OUT_CFG2	CONDITIONER_GPIO12_OUTEN	1	3	3	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CONDITIONER_GPIO12_OUTEN_119	SOO	0X0	
2318	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO1_INEN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO1_INEN_120	SOO	0X0	
2319	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO2_INEN	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO2_INEN_120	SOO	0X0	
2320	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO3_INEN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO3_INEN_120	SOO	0X0	
2321	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO4_INEN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO4_INEN_120	SOO	0X0	
2322	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO5_INEN	1	4	4	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO5_INEN_120	SOO	0X0	
2323	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO6_INEN	1	5	5	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO6_INEN_120	SOO	0X0	
2324	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO7_INEN	1	6	6	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO7_INEN_120	SOO	0X0	
2325	GPIO	0X5C02	html	GPIO_GCB_IO_CONDITIONER_IN_CFG1	CONDITIONER_GPIO8_INEN	1	7	7	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO8_INEN_120	SOO	0X0	
2326	GPIO	0X5C03	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_GPIO9_INEN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO9_INEN_121	SOO	0X0	
2327	GPIO	0X5C03	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_GPIO10_INEN	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO10_INEN_121	SOO	0X0	
2328	GPIO	0X5C03	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_GPIO11_INEN	1	2	2	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO11_INEN_121	SOO	0X0	
2329	GPIO	0X5C03	html	GPIO_GCB_IO_CONDITIONER_IN_CFG2	CONDITIONER_GPIO12_INEN	1	3	3	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_GPIO12_INEN_121	SOO	0X0	
2330	GPIO	0X5C04	html	GPIO_GCB_IO_CONDITIONER_IN_CFG3	CONDITIONER_PMIC_ON_INEN	1	0	0	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_PMIC_ON_INEN_122	SOO	0X0	
2331	GPIO	0X5C04	html	GPIO_GCB_IO_CONDITIONER_IN_CFG3	CONDITIONER_CLK32K_INEN	1	1	1	RW	NA	TRUE	C	TRUE	TRUE	chiplead	OTP_GPIO_CONDITIONER_CLK32K_INEN_122	SOO	0X0	
2332	GPIO	0X5C05	html	GPIO_GCB_GPIO1_CFG1	GPIO1_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_DEB_123	SOO	0X0	
2333	GPIO	0X5C05	html	GPIO_GCB_GPIO1_CFG1	GPIO1_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_SUPPLY_123	SOO	0X1	
2334	GPIO	0X5C05	html	GPIO_GCB_GPIO1_CFG1	GPIO1_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_DRV_123	SOO	0X0	
2335	GPIO	0X5C06	html	GPIO_GCB_GPIO2_CFG1	GPIO2_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_DEB_124	SOO	0X0	
2336	GPIO	0X5C06	html	GPIO_GCB_GPIO2_CFG1	GPIO2_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_SUPPLY_124	SOO	0X1	
2337	GPIO	0X5C06	html	GPIO_GCB_GPIO2_CFG1	GPIO2_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_DRV_124	SOO	0X0	
2338	GPIO	0X5C07	html	GPIO_GCB_GPIO3_CFG1	GPIO3_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_DEB_125	SOO	0X0	
2339	GPIO	0X5C07	html	GPIO_GCB_GPIO3_CFG1	GPIO3_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_SUPPLY_125	SOO	0X1	
2340	GPIO	0X5C07	html	GPIO_GCB_GPIO3_CFG1	GPIO3_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_DRV_125	SOO	0X0	
2341	GPIO	0X5C08	html	GPIO_GCB_GPIO4_CFG1	GPIO4_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_DEB_126	SOO	0X0	
2342	GPIO	0X5C08	html	GPIO_GCB_GPIO4_CFG1	GPIO4_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_SUPPLY_126	SOO	0X1	
2343	GPIO	0X5C08	html	GPIO_GCB_GPIO4_CFG1	GPIO4_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_DRV_126	SOO	0X0	
2344	GPIO	0X5C09	html	GPIO_GCB_GPIO5_CFG1	GPIO5_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_DEB_127	SOO	0X0	
2345	GPIO	0X5C09	html	GPIO_GCB_GPIO5_CFG1	GPIO5_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_SUPPLY_127	SOO	0X1	
2346	GPIO	0X5C09	html	GPIO_GCB_GPIO5_CFG1	GPIO5_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_DRV_127	SOO	0X0	
2347	GPIO	0X5C0A	html	GPIO_GCB_GPIO6_CFG1	GPIO6_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_DEB_128	SOO	0X0	
2348	GPIO	0X5C0A	html	GPIO_GCB_GPIO6_CFG1	GPIO6_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_SUPPLY_128	SOO	0X1	
2349	GPIO	0X5C0A	html	GPIO_GCB_GPIO6_CFG1	GPIO6_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_DRV_128	SOO	0X0	
2350	GPIO	0X5C0B	html	GPIO_GCB_GPIO7_CFG1	GPIO7_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_DEB_129	SOO	0X0	
2351	GPIO	0X5C0B	html	GPIO_GCB_GPIO7_CFG1	GPIO7_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_SUPPLY_129	SOO	0X1	
2352	GPIO	0X5C0B	html	GPIO_GCB_GPIO7_CFG1	GPIO7_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_DRV_129	SOO	0X0	
2353	GPIO	0X5C0C	html	GPIO_GCB_GPIO8_CFG1	GPIO8_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_DEB_130	SOO	0X0	
2354	GPIO	0X5C0C	html	GPIO_GCB_GPIO8_CFG1	GPIO8_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_SUPPLY_130	SOO	0X1	
2355	GPIO	0X5C0C	html	GPIO_GCB_GPIO8_CFG1	GPIO8_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_DRV_130	SOO	0X0	
2356	GPIO	0X5C0D	html	GPIO_GCB_GPIO9_CFG1	GPIO9_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_DEB_131	SOO	0X0	
2357	GPIO	0X5C0D	html	GPIO_GCB_GPIO9_CFG1	GPIO9_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_SUPPLY_131	SOO	0X1	
2358	GPIO	0X5C0D	html	GPIO_GCB_GPIO9_CFG1	GPIO9_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_DRV_131	SOO	0X0	
2359	GPIO	0X5C0E	html	GPIO_GCB_GPIO10_CFG1	GPIO10_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_DEB_132	SOO	0X0	
2360	GPIO	0X5C0E	html	GPIO_GCB_GPIO10_CFG1	GPIO10_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_SUPPLY_132	SOO	0X1	
2361	GPIO	0X5C0E	html	GPIO_GCB_GPIO10_CFG1	GPIO10_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_DRV_132	SOO	0X0	
2362	GPIO	0X5C0F	html	GPIO_GCB_GPIO11_CFG1	GPIO11_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_DEB_133	SOO	0X0	
2363	GPIO	0X5C0F	html	GPIO_GCB_GPIO11_CFG1	GPIO11_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_SUPPLY_133	SOO	0X1	
2364	GPIO	0X5C0F	html	GPIO_GCB_GPIO11_CFG1	GPIO11_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_DRV_133	SOO	0X0	
2365	GPIO	0X5C10	html	GPIO_GCB_GPIO12_CFG1	GPIO12_DEB	3	0	2:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_DEB_134	SOO	0X0	
2366	GPIO	0X5C10	html	GPIO_GCB_GPIO12_CFG1	GPIO12_SUPPLY	2	3	4:3	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_SUPPLY_134	SOO	0X1	
2367	GPIO	0X5C10	html	GPIO_GCB_GPIO12_CFG1	GPIO12_DRV	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_DRV_134	SOO	0X0	
2368	GPIO	0X5C11	html	GPIO_GCB_GPIO1_CFG2	GPIO1_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_PU_PD_135	SOO	0X2	
2369	GPIO	0X5C11	html	GPIO_GCB_GPIO1_CFG2	GPIO1_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_IOTYPE_135	SOO	0X1	
2370	GPIO	0X5C11	html	GPIO_GCB_GPIO1_CFG2	GPIO1_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_IOCONFIG_135	SOO	0X1	
2371	GPIO	0X5C11	html	GPIO_GCB_GPIO1_CFG2	GPIO1_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO1_DATA_135	SOO	0X0	
2372	GPIO	0X5C12	html	GPIO_GCB_GPIO2_CFG2	GPIO2_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_PU_PD_136	SOO	0X2	
2373	GPIO	0X5C12	html	GPIO_GCB_GPIO2_CFG2	GPIO2_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_IOTYPE_136	SOO	0X0	
2374	GPIO	0X5C12	html	GPIO_GCB_GPIO2_CFG2	GPIO2_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_IOCONFIG_136	SOO	0X1	
2375	GPIO	0X5C12	html	GPIO_GCB_GPIO2_CFG2	GPIO2_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO2_DATA_136	SOO	0X0	
2376	GPIO	0X5C13	html	GPIO_GCB_GPIO3_CFG2	GPIO3_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_PU_PD_137	SOO	0X2	
2377	GPIO	0X5C13	html	GPIO_GCB_GPIO3_CFG2	GPIO3_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_IOTYPE_137	SOO	0X0	
2378	GPIO	0X5C13	html	GPIO_GCB_GPIO3_CFG2	GPIO3_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_IOCONFIG_137	SOO	0X1	
2379	GPIO	0X5C13	html	GPIO_GCB_GPIO3_CFG2	GPIO3_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO3_DATA_137	SOO	0X0	
2380	GPIO	0X5C14	html	GPIO_GCB_GPIO4_CFG2	GPIO4_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_PU_PD_138	SOO	0X2	
2381	GPIO	0X5C14	html	GPIO_GCB_GPIO4_CFG2	GPIO4_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_IOTYPE_138	SOO	0X0	
2382	GPIO	0X5C14	html	GPIO_GCB_GPIO4_CFG2	GPIO4_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_IOCONFIG_138	SOO	0X1	
2383	GPIO	0X5C14	html	GPIO_GCB_GPIO4_CFG2	GPIO4_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO4_DATA_138	SOO	0X0	
2384	GPIO	0X5C15	html	GPIO_GCB_GPIO5_CFG2	GPIO5_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_PU_PD_139	SOO	0X2	
2385	GPIO	0X5C15	html	GPIO_GCB_GPIO5_CFG2	GPIO5_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_IOTYPE_139	SOO	0X0	
2386	GPIO	0X5C15	html	GPIO_GCB_GPIO5_CFG2	GPIO5_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_IOCONFIG_139	SOO	0X1	
2387	GPIO	0X5C15	html	GPIO_GCB_GPIO5_CFG2	GPIO5_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO5_DATA_139	SOO	0X0	
2388	GPIO	0X5C16	html	GPIO_GCB_GPIO6_CFG2	GPIO6_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_PU_PD_140	SOO	0X2	
2389	GPIO	0X5C16	html	GPIO_GCB_GPIO6_CFG2	GPIO6_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_IOTYPE_140	SOO	0X0	
2390	GPIO	0X5C16	html	GPIO_GCB_GPIO6_CFG2	GPIO6_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_IOCONFIG_140	SOO	0X1	
2391	GPIO	0X5C16	html	GPIO_GCB_GPIO6_CFG2	GPIO6_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO6_DATA_140	SOO	0X0	
2392	GPIO	0X5C17	html	GPIO_GCB_GPIO7_CFG2	GPIO7_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_PU_PD_141	SOO	0X2	
2393	GPIO	0X5C17	html	GPIO_GCB_GPIO7_CFG2	GPIO7_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_IOTYPE_141	SOO	0X0	
2394	GPIO	0X5C17	html	GPIO_GCB_GPIO7_CFG2	GPIO7_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_IOCONFIG_141	SOO	0X1	
2395	GPIO	0X5C17	html	GPIO_GCB_GPIO7_CFG2	GPIO7_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO7_DATA_141	SOO	0X0	
2396	GPIO	0X5C18	html	GPIO_GCB_GPIO8_CFG2	GPIO8_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_PU_PD_142	SOO	0X2	
2397	GPIO	0X5C18	html	GPIO_GCB_GPIO8_CFG2	GPIO8_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_IOTYPE_142	SOO	0X0	
2398	GPIO	0X5C18	html	GPIO_GCB_GPIO8_CFG2	GPIO8_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_IOCONFIG_142	SOO	0X1	
2399	GPIO	0X5C18	html	GPIO_GCB_GPIO8_CFG2	GPIO8_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO8_DATA_142	SOO	0X0	
2400	GPIO	0X5C19	html	GPIO_GCB_GPIO9_CFG2	GPIO9_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_PU_PD_143	SOO	0X2	
2401	GPIO	0X5C19	html	GPIO_GCB_GPIO9_CFG2	GPIO9_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_IOTYPE_143	SOO	0X0	
2402	GPIO	0X5C19	html	GPIO_GCB_GPIO9_CFG2	GPIO9_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_IOCONFIG_143	SOO	0X1	
2403	GPIO	0X5C19	html	GPIO_GCB_GPIO9_CFG2	GPIO9_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO9_DATA_143	SOO	0X0	
2404	GPIO	0X5C1A	html	GPIO_GCB_GPIO10_CFG2	GPIO10_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_PU_PD_144	SOO	0X2	
2405	GPIO	0X5C1A	html	GPIO_GCB_GPIO10_CFG2	GPIO10_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOTYPE_144	SOO	0X0	
2406	GPIO	0X5C1A	html	GPIO_GCB_GPIO10_CFG2	GPIO10_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_IOCONFIG_144	SOO	0X1	
2407	GPIO	0X5C1A	html	GPIO_GCB_GPIO10_CFG2	GPIO10_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO10_DATA_144	SOO	0X0	
2408	GPIO	0X5C1B	html	GPIO_GCB_GPIO11_CFG2	GPIO11_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_PU_PD_145	SOO	0X2	
2409	GPIO	0X5C1B	html	GPIO_GCB_GPIO11_CFG2	GPIO11_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOTYPE_145	SOO	0X0	
2410	GPIO	0X5C1B	html	GPIO_GCB_GPIO11_CFG2	GPIO11_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_IOCONFIG_145	SOO	0X1	
2411	GPIO	0X5C1B	html	GPIO_GCB_GPIO11_CFG2	GPIO11_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO11_DATA_145	SOO	0X0	
2412	GPIO	0X5C1C	html	GPIO_GCB_GPIO12_CFG2	GPIO12_PU_PD	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_PU_PD_146	SOO	0X2	
2413	GPIO	0X5C1C	html	GPIO_GCB_GPIO12_CFG2	GPIO12_IOTYPE	3	2	4:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOTYPE_146	SOO	0X0	
2414	GPIO	0X5C1C	html	GPIO_GCB_GPIO12_CFG2	GPIO12_IOCONFIG	2	5	6:5	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_IOCONFIG_146	SOO	0X1	
2415	GPIO	0X5C1C	html	GPIO_GCB_GPIO12_CFG2	GPIO12_DATA	1	7	7	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_GPIO12_DATA_146	SOO	0X0	
2416	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO1	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2417	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO2	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2418	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO3	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2419	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO4	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2420	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO5	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2421	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO6	1	5	5	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2422	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO7	1	6	6	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2423	GPIO	0X5C1D	html	GPIO_GCB_STATUS1	STA_GPIO8	1	7	7	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2424	GPIO	0X5C1E	html	GPIO_GCB_STATUS2	STA_GPIO9	1	0	0	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2425	GPIO	0X5C1E	html	GPIO_GCB_STATUS2	STA_GPIO10	1	1	1	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2426	GPIO	0X5C1E	html	GPIO_GCB_STATUS2	STA_GPIO11	1	2	2	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2427	GPIO	0X5C1E	html	GPIO_GCB_STATUS2	STA_GPIO12	1	3	3	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2428	GPIO	0X5C1E	html	GPIO_GCB_STATUS2	STA_PMIC_ON	1	4	4	RO	NA	TRUE	TBD	FALSE	FALSE	NA	NA	TBD	0X0	
2429	GPIO	0X5C1F	html	GPIO_GCB_PMIC_ON_CFG	PMIC_ON_SUPPLY	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_PMIC_ON_SUPPLY_147	SOO	0X1	
2430	GPIO	0X5C1F	html	GPIO_GCB_PMIC_ON_CFG	PMIC_ON_PU_PD	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_PMIC_ON_PU_PD_147	SOO	0X0	
2431	GPIO	0X5C1F	html	GPIO_GCB_PMIC_ON_CFG	DEB_CFG	4	4	7:4	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_DEB_CFG_147	SOO	0X7	
2432	GPIO	0X5C20	html	GPIO_GCB_CLK32K_CFG	CLK32K_SUPPLY	2	0	1:0	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CLK32K_SUPPLY_148	SOO	0X1	
2433	GPIO	0X5C20	html	GPIO_GCB_CLK32K_CFG	CLK32K_PU_PD	2	2	3:2	RW	NA	TRUE	TBD	TRUE	TRUE	system	OTP_GPIO_CLK32K_PU_PD_148	SOO	0X0	
2434	GPIO	0X5C21	html	GPIO_GCB_PULL_SEL_CFG1	SEL_R_GPIO1	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO1_149	SOO	0X3	
2435	GPIO	0X5C21	html	GPIO_GCB_PULL_SEL_CFG1	SEL_R_GPIO2	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO2_149	SOO	0X3	
2436	GPIO	0X5C21	html	GPIO_GCB_PULL_SEL_CFG1	SEL_R_GPIO3	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO3_149	SOO	0X3	
2437	GPIO	0X5C21	html	GPIO_GCB_PULL_SEL_CFG1	SEL_R_GPIO4	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO4_149	SOO	0X3	
2438	GPIO	0X5C22	html	GPIO_GCB_PULL_SEL_CFG2	SEL_R_GPIO5	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO5_150	SOO	0X3	
2439	GPIO	0X5C22	html	GPIO_GCB_PULL_SEL_CFG2	SEL_R_GPIO6	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO6_150	SOO	0X3	
2440	GPIO	0X5C22	html	GPIO_GCB_PULL_SEL_CFG2	SEL_R_GPIO7	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO7_150	SOO	0X3	
2441	GPIO	0X5C22	html	GPIO_GCB_PULL_SEL_CFG2	SEL_R_GPIO8	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO8_150	SOO	0X3	
2442	GPIO	0X5C23	html	GPIO_GCB_PULL_SEL_CFG3	SEL_R_GPIO9	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO9_151	SOO	0X3	
2443	GPIO	0X5C23	html	GPIO_GCB_PULL_SEL_CFG3	SEL_R_GPIO10	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO10_151	SOO	0X3	
2444	GPIO	0X5C23	html	GPIO_GCB_PULL_SEL_CFG3	SEL_R_GPIO11	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO11_151	SOO	0X3	
2445	GPIO	0X5C23	html	GPIO_GCB_PULL_SEL_CFG3	SEL_R_GPIO12	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_GPIO12_151	SOO	0X3	
2446	GPIO	0X5C24	html	GPIO_GCB_PULL_SEL_CFG4	SEL_R_TCK	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_TCK_152	SOO	0X3	
2447	GPIO	0X5C24	html	GPIO_GCB_PULL_SEL_CFG4	SEL_R_TDI	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_TDI_152	SOO	0X3	
2448	GPIO	0X5C24	html	GPIO_GCB_PULL_SEL_CFG4	SEL_R_TMS	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_TMS_152	SOO	0X3	
2449	GPIO	0X5C24	html	GPIO_GCB_PULL_SEL_CFG4	SEL_R_TDO	2	6	7:6	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_TDO_152	SOO	0X3	
2450	GPIO	0X5C25	html	GPIO_GCB_PULL_SEL_CFG5	SEL_R_PMIC_ON	2	0	1:0	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_PMIC_ON_153	SOO	0X3	
2451	GPIO	0X5C25	html	GPIO_GCB_PULL_SEL_CFG5	SEL_R_CLK32K	2	2	3:2	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_CLK32K_153	SOO	0X3	
2452	GPIO	0X5C25	html	GPIO_GCB_PULL_SEL_CFG5	SEL_R_NTRST	2	4	5:4	RW	NA	TRUE	TBD	FALSE	TRUE	system	OTP_GPIO_SEL_R_NTRST_153	SOO	0X3	
2453	GPIO	0X5C26	html	GPIO_GCB_GPIO_DBG	DISABLE_JTAG_RESET_CLOCK_REQ	1	0	0	RW	NA	TRUE	C	FALSE	TRUE	design	OTP_GPIO_DISABLE_JTAG_RESET_CLOCK_REQ_154	SOO	0X0	
2454	TST_CTRL	0X5D00	html	TST_CTRL_DTBI_SEL_0	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2455	TST_CTRL	0X5D01	html	TST_CTRL_DTBI_SEL_1	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2456	TST_CTRL	0X5D02	html	TST_CTRL_DTBI_SEL_2	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2457	TST_CTRL	0X5D03	html	TST_CTRL_DTBI_SEL_3	CHANNEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2458	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	EN_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2459	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	EN_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2460	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	EN_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2461	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	EN_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2462	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	REG_EN_0	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2463	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	REG_EN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2464	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	REG_EN_2	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2465	TST_CTRL	0X5D04	html	TST_CTRL_DTBI_CTRL	REG_EN_3	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2466	TST_CTRL	0X5D05	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_0	2	0	1:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2467	TST_CTRL	0X5D05	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_1	2	2	3:2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2468	TST_CTRL	0X5D05	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_2	2	4	5:4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2469	TST_CTRL	0X5D05	html	TST_CTRL_DTBI_CTRL2	PULSE_CFG_3	2	6	7:6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2470	TST_CTRL	0X5D06	html	TST_CTRL_DTBI_DATA0	VAL_3_0	4	0	3:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2471	TST_CTRL	0X5D06	html	TST_CTRL_DTBI_DATA0	VAL_7_4	4	4	7:4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2472	TST_CTRL	0X5D07	html	TST_CTRL_DTBI_DATA1	VAL_11_8	4	0	3:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2473	TST_CTRL	0X5D07	html	TST_CTRL_DTBI_DATA1	VAL_15_12	4	4	7:4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2474	TST_CTRL	0X5D20	html	TST_CTRL_DTBO_SEL_MAIN_0_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2475	TST_CTRL	0X5D21	html	TST_CTRL_DTBO_SEL_MAIN_0_MSB	CHANNEL	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2476	TST_CTRL	0X5D22	html	TST_CTRL_DTBO_SEL_MAIN_1_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2477	TST_CTRL	0X5D23	html	TST_CTRL_DTBO_SEL_MAIN_1_MSB	CHANNEL	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2478	TST_CTRL	0X5D24	html	TST_CTRL_DTBO_SEL_MAIN_2_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2479	TST_CTRL	0X5D25	html	TST_CTRL_DTBO_SEL_MAIN_2_MSB	CHANNEL	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2480	TST_CTRL	0X5D26	html	TST_CTRL_DTBO_SEL_MAIN_3_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2481	TST_CTRL	0X5D27	html	TST_CTRL_DTBO_SEL_MAIN_3_MSB	CHANNEL	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2482	TST_CTRL	0X5D28	html	TST_CTRL_DTBO_SEL_STROBE_LSB	CHANNEL	8	0	7:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2483	TST_CTRL	0X5D29	html	TST_CTRL_DTBO_SEL_STROBE_MSB	CHANNEL	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2484	TST_CTRL	0X5D2A	html	TST_CTRL_DTBO_SEL_STROBE_0	BIT_SEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2485	TST_CTRL	0X5D2B	html	TST_CTRL_DTBO_SEL_STROBE_1	BIT_SEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2486	TST_CTRL	0X5D2C	html	TST_CTRL_DTBO_SEL_STROBE_2	BIT_SEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2487	TST_CTRL	0X5D2D	html	TST_CTRL_DTBO_SEL_STROBE_3	BIT_SEL	5	0	4:0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2488	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2489	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2490	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2491	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_SEL_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2492	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_0	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2493	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2494	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_2	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2495	TST_CTRL	0X5D2E	html	TST_CTRL_DTBO_CAPTURE_CFG	STROBE_EDGE_3	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2496	TST_CTRL	0X5D2F	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_0	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2497	TST_CTRL	0X5D2F	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_1	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2498	TST_CTRL	0X5D2F	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_2	1	2	2	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2499	TST_CTRL	0X5D2F	html	TST_CTRL_DTBO_CAPTURE_CLR	STROBE_3	1	3	3	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2500	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	MAIN_EN_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2501	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	MAIN_EN_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2502	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	MAIN_EN_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2503	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	MAIN_EN_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2504	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	STROBE_EN_0	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2505	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	STROBE_EN_1	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2506	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	STROBE_EN_2	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2507	TST_CTRL	0X5D30	html	TST_CTRL_DTBO_CTRL	STROBE_EN_3	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2508	TST_CTRL	0X5D31	html	TST_CTRL_DTBO_STATUS_MAIN	SEL_ERROR	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2509	TST_CTRL	0X5D32	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_HUB	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2510	TST_CTRL	0X5D32	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_NORTHE	1	1	1	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2511	TST_CTRL	0X5D32	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_NORTHW	1	2	2	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2512	TST_CTRL	0X5D32	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_CENTER	1	3	3	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2513	TST_CTRL	0X5D32	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_SOUTHW	1	4	4	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2514	TST_CTRL	0X5D32	html	TST_CTRL_DTBO_STATUS_ERROR0	SEL_ERROR_SOUTHE	1	5	5	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2515	TST_CTRL	0X5D33	html	TST_CTRL_DTBO_STATUS_ERROR1	SEL_ERROR_DEEP_CLKGEN	1	0	0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2516	TST_CTRL	0X5D34	html	TST_CTRL_DTBO_DATA_CTRL	ENABLE	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2517	TST_CTRL	0X5D35	html	TST_CTRL_DTBO_STROBE_DATA	VALUE	4	0	3:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2518	TST_CTRL	0X5D36	html	TST_CTRL_DTBO_MAIN_DATA_0	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2519	TST_CTRL	0X5D37	html	TST_CTRL_DTBO_MAIN_DATA_1	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2520	TST_CTRL	0X5D38	html	TST_CTRL_DTBO_STROBE_STABLE	VALUE	4	0	3:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2521	TST_CTRL	0X5D39	html	TST_CTRL_DTBO_MAIN_STABLE_0	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2522	TST_CTRL	0X5D3A	html	TST_CTRL_DTBO_MAIN_STABLE_1	VALUE	8	0	7:0	RO	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2523	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	GCB_OTPLOAD_SUPRESS	1	0	0	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2524	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	POWERSEQ_BUCKS_OFF	1	1	1	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2525	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	POWERSEQ_RESOURCES_OFF	1	2	2	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2526	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	POWERSEQ_TIMERS_MIN	1	3	3	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2527	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	UVLO_OVLO_OVRTMP_ALLOW_DEADLOCK	1	4	4	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2528	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	RESERVED1	1	5	5	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2529	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	RESERVED2	1	6	6	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2530	TST_CTRL	0X5D60	html	TST_CTRL_DFT_FORCE	RESERVED3	1	7	7	WU	NA	TRUE	TBD	TRUE	FALSE	NA	NA	TBD	0X0	
2531	TST_CTRL	0X5D80	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO1	EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2532	TST_CTRL	0X5D80	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO1	EN_SW	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2533	TST_CTRL	0X5D80	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO1	EN_STUP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2534	TST_CTRL	0X5D80	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO1	EN_STBY	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2535	TST_CTRL	0X5D80	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO1	EN_PULLDOWN	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2536	TST_CTRL	0X5D80	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO1	VOLTAGE_OK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2537	TST_CTRL	0X5D81	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO2	EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2538	TST_CTRL	0X5D81	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO2	EN_STUP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2539	TST_CTRL	0X5D81	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO2	EN_PULLDOWN	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2540	TST_CTRL	0X5D81	html	TST_CTRL_OVERRIDE_FORCE_OVR0_LDO2	VOLTAGE_OK	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2541	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2542	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2543	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2544	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2545	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_4	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2546	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_5	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2547	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_6	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2548	TST_CTRL	0X5D82	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW0	EN_SS_7	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2549	TST_CTRL	0X5D83	html	TST_CTRL_OVERRIDE_FORCE_OVR1_SW0	SW_ON	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2550	TST_CTRL	0X5D83	html	TST_CTRL_OVERRIDE_FORCE_OVR1_SW0	SW_PULLDOWN	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2551	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2552	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2553	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2554	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2555	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_4	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2556	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_5	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2557	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_6	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2558	TST_CTRL	0X5D84	html	TST_CTRL_OVERRIDE_FORCE_OVR0_SW1	EN_SS_7	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2559	TST_CTRL	0X5D85	html	TST_CTRL_OVERRIDE_FORCE_OVR1_SW1	SW_ON	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2560	TST_CTRL	0X5D85	html	TST_CTRL_OVERRIDE_FORCE_OVR1_SW1	SW_PULLDOWN	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2561	TST_CTRL	0X5D86	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO1	EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2562	TST_CTRL	0X5D86	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO1	EN_SW	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2563	TST_CTRL	0X5D86	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO1	EN_STUP	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2564	TST_CTRL	0X5D86	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO1	EN_STBY	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2565	TST_CTRL	0X5D86	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO1	EN_PULLDOWN	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2566	TST_CTRL	0X5D86	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO1	VOLTAGE_OK	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2567	TST_CTRL	0X5D87	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO2	EN	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2568	TST_CTRL	0X5D87	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO2	EN_STUP	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2569	TST_CTRL	0X5D87	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO2	EN_PULLDOWN	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2570	TST_CTRL	0X5D87	html	TST_CTRL_OVERRIDE_FORCE_INV0_LDO2	VOLTAGE_OK	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2571	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2572	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2573	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2574	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2575	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_4	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2576	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_5	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2577	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_6	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2578	TST_CTRL	0X5D88	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW0	EN_SS_7	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2579	TST_CTRL	0X5D89	html	TST_CTRL_OVERRIDE_FORCE_INV1_SW0	SW_ON	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2580	TST_CTRL	0X5D89	html	TST_CTRL_OVERRIDE_FORCE_INV1_SW0	SW_PULLDOWN	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2581	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_0	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2582	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_1	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2583	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_2	1	2	2	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2584	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_3	1	3	3	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2585	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_4	1	4	4	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2586	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_5	1	5	5	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2587	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_6	1	6	6	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2588	TST_CTRL	0X5D8A	html	TST_CTRL_OVERRIDE_FORCE_INV0_SW1	EN_SS_7	1	7	7	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2589	TST_CTRL	0X5D8B	html	TST_CTRL_OVERRIDE_FORCE_INV1_SW1	SW_ON	1	0	0	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
2590	TST_CTRL	0X5D8B	html	TST_CTRL_OVERRIDE_FORCE_INV1_SW1	SW_PULLDOWN	1	1	1	RW	NA	TRUE	TBD	TRUE	FALSE	NA	NA	SOI	0X0	
