// Seed: 3530135325
module module_0;
  assign id_1 = id_1 - 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  supply0 id_8 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  assign id_6[1^1'h0] = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
