{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692734986846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692734986847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 14:09:46 2023 " "Processing started: Tue Aug 22 14:09:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692734986847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692734986847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692734986847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692734987230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692734987230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692734996563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692734996563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_tb " "Found entity 1: Problema1_tb" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692734996565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692734996565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex0 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex0\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex1 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex1\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex2 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex2\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex3 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex3\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex4 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex4\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex5 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex5\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex6 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex6\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex00 Problema1_tb.sv(4) " "Verilog HDL Implicit Net warning at Problema1_tb.sv(4): created implicit net for \"hex00\"" {  } { { "Problema1_tb.sv" "" { Text "D:/Quartus_Taller/Lab2/Problema_1/Problema1_tb.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1692734996566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema1 " "Elaborating entity \"Problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692734996591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692734996664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 14:09:56 2023 " "Processing ended: Tue Aug 22 14:09:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692734996664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692734996664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692734996664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692734996664 ""}
