mem_wrapper.v,verilog,xil_defaultlib,../../../../ZW02a-25_FYP.gen/sources_1/ip/mem_wrapper/sim/mem_wrapper.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
