
---------- Begin Simulation Statistics ----------
final_tick                               158140259375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    945                       # Simulator instruction rate (inst/s)
host_mem_usage                               30310040                       # Number of bytes of host memory used
host_op_rate                                      969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                139679.03                       # Real time elapsed on the host
host_tick_rate                                 358002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132019172                       # Number of instructions simulated
sim_ops                                     135397705                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50005354375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.922213                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  226519                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               310631                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22939                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            271023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43154                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52786                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9632                       # Number of indirect misses.
system.cpu.branchPred.lookups                  508754                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   92395                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6618                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2861248                       # Number of instructions committed
system.cpu.committedOps                       3233172                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.165034                       # CPI: cycles per instruction
system.cpu.discardedOps                         66706                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1511249                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            801512                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           364814                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7728388                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240094                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4430                       # number of quiesce instructions executed
system.cpu.numCycles                         11917196                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4430                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1779362     55.03%     55.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14571      0.45%     55.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                 874977     27.06%     82.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                564262     17.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3233172                       # Class of committed instruction
system.cpu.quiesceCycles                     68091371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4188808                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          344                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13736                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1949242                       # Transaction distribution
system.membus.trans_dist::ReadResp            1954360                       # Transaction distribution
system.membus.trans_dist::WriteReq            1038052                       # Transaction distribution
system.membus.trans_dist::WriteResp           1038052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3810                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2973                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1827                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1828                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4864                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5884190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5884190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5995262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       647616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        99601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       807909                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    188292208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    188292208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189116373                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2999422                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000124                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011136                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2999050     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     372      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2999422                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7747005135                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91012500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1620671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17776000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           87877672                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11896886239                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1275250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6552898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1638225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8191123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638225                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6552898                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8191123                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8191123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8191123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16382246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2140160                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2140160                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4070987                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4070987                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        39886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          126                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       315656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       373000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       180224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11649034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11837450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12422294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1090                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        62678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        99601                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5049404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5966908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2883584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    186384404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    189399060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    197697921                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21064273375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         13589313                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          737                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             9                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17020443465                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10498379000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18348115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10484637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39317390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10484637                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863478                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18348115                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18348115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18348115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18348115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57665505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1359872                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       931328                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18348115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       27194528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863478                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703710                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10567188                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26211593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3686645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37761716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1944719                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1944719                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       997376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       997376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5730314                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5884190                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    183369748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    188292208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3646091                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3646091    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3646091                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8412388760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10720893000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99577816                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104951768                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2530288                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2559036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      5089324                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24894454                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25062390                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       632572                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        80004                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       712576                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1991343072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     49802027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57665505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2098810604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50600341                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51175240                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101775581                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041943413                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100977267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57665505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200586185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171838184                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60686336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    232852200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     95945796                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    125698068                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    221643864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42959546                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1896448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44866234                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     23986449                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3928069                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27914518                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3436395685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1213596759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6552898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4656545342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1918710450                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2513692175                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4432402625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5355106135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3727288934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6552898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9088947967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        40768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          254                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          383                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          637                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       325085                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       490188                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         815273                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       325085                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       325085                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       325085                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       490188                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        815273                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    122683412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         403712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          124863856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       243840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60686336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64075904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1916933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1951027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       948224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1001186                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32827125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2453405511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8073375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2497009721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4876278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     49802027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1213596759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10484637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1638225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1281380860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4876278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82629151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3667002270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10484637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1638225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3686645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8073375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3778390582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2863989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000362830000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3487272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1062296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1951027                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1001186                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1951027                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1001186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            122080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            121812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            121830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            121808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           121791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           121810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           121836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           121802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           121793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             62538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             62639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             62546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             62574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             62574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             62586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             62591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            62572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            62548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            62615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            62576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            62544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65721514855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9748885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116903161105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33707.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59957.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5175                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1817893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  930735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1951014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1001186                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1689781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   68760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 161376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 154449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15807                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       202334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.411725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.077736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.101821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5335      2.64%      2.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5913      2.92%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3067      1.52%      7.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3195      1.58%      8.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3487      1.72%     10.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3433      1.70%     12.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2495      1.23%     13.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3443      1.70%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       171966     84.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       202334                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     559.186801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1267.030489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2543     72.97%     72.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.14%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.09%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.11%     73.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.17%     73.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.11%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      0.26%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          383     10.99%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.11%     84.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.17%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.09%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           11      0.32%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          396     11.36%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.09%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.09%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.03%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.03%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.17%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.03%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.03%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            1      0.03%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      0.23%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.03%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           72      2.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7296-7423            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     287.282066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     53.344583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    441.341097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2388     68.52%     68.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            75      2.15%     70.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            19      0.55%     71.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.43%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.23%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           18      0.52%     72.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.29%     72.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.23%     72.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.09%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      0.20%     73.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.17%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.14%     73.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.11%     73.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     73.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     73.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     73.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     73.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     73.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.06%     74.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     74.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     74.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           67      1.92%     76.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          833     23.90%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              124785728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   80000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64075392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               124863856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             64075904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2495.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1281.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2497.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1281.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50003915625                       # Total gap between requests
system.mem_ctrls.avgGap                      16937.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641532                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122608660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       398464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       244288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60685376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32827124.625291690230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2451910631.020300865173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703710.466405428946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7968426.681107787415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4885236.852198590524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 49802026.825452327728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1213577561.012935161591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10484637.226411016658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1638224.566626721527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982934.739976032870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1916933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3810                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       948224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2198428470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 114099760510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    318027300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    286944825                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  93892726755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33306158915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 910739264855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  13254656135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1785719635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    780166235                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85655.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59522.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    150012.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45489.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24643760.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    855935.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    960468.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1618000.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1395093.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1015841.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         99842081.624992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         69686929.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3546191475                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1391409361.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     947700012.562449                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     283373837.400014                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6816909316.987699                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.323588                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14402121140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32899790235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8860                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4430                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9607132.279910                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2618688.976366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4430    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        32375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22831750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4430                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115580663375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42559596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1123952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1123952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1123952                       # number of overall hits
system.cpu.icache.overall_hits::total         1123952                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          254                       # number of overall misses
system.cpu.icache.overall_misses::total           254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11033750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11033750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11033750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11033750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1124206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1124206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1124206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1124206                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.960630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.960630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.960630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.960630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10631500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10631500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.299213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.299213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.299213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.299213                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1123952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1123952                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11033750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11033750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1124206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1124206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.960630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.960630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.299213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.299213                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.747007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9239358                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                91                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          101531.406593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.747007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.837396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.837396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2248666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2248666                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1395596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1395596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1395596                       # number of overall hits
system.cpu.dcache.overall_hits::total         1395596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8307                       # number of overall misses
system.cpu.dcache.overall_misses::total          8307                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    630332750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    630332750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    630332750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    630332750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1403903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1403903                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1403903                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1403903                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75879.709883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75879.709883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75879.709883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75879.709883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3810                       # number of writebacks
system.cpu.dcache.writebacks::total              3810                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1616                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45199                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45199                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    510000750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    510000750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    510000750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    510000750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     98312375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     98312375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76221.902556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76221.902556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76221.902556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76221.902556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.100666                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.100666                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6692                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       875964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          875964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    381907125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    381907125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       880844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       880844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78259.656762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78259.656762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4523                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4523                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    373839625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    373839625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     98312375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98312375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76858.475535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76858.475535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21736.098828                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21736.098828                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       519632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         519632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    248425625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    248425625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       523059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       523059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72490.698862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72490.698862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40676                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40676                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    136161125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    136161125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74527.162014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74527.162014                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.533025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5622304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5622304                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158140259375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               158142395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    945                       # Simulator instruction rate (inst/s)
host_mem_usage                               30319420                       # Number of bytes of host memory used
host_op_rate                                      969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                139696.35                       # Real time elapsed on the host
host_tick_rate                                 357973                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132021153                       # Number of instructions simulated
sim_ops                                     135400154                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050007                       # Number of seconds simulated
sim_ticks                                 50007490000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.912759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  226634                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               310829                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22959                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            271071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43154                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52786                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9632                       # Number of indirect misses.
system.cpu.branchPred.lookups                  509055                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   92494                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6618                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2863229                       # Number of instructions committed
system.cpu.committedOps                       3235621                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.163346                       # CPI: cycles per instruction
system.cpu.discardedOps                         66760                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1512454                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            801989                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           365013                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7729397                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240191                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4430                       # number of quiesce instructions executed
system.cpu.numCycles                         11920613                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4430                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1780784     55.04%     55.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14572      0.45%     55.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                 875533     27.06%     82.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                564731     17.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3235621                       # Class of committed instruction
system.cpu.quiesceCycles                     68091371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4191216                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          345                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1949242                       # Transaction distribution
system.membus.trans_dist::ReadResp            1954370                       # Transaction distribution
system.membus.trans_dist::WriteReq            1038052                       # Transaction distribution
system.membus.trans_dist::WriteResp           1038052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3814                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2979                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1827                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1828                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4873                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       110500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5884190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5884190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5995292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       648384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        99601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       808741                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    188292208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    188292208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189117269                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2999432                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000124                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011151                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2999059     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     373      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2999432                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7747044885                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91012500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1626046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17776000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           87929422                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11896886239                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1280250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6552618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1638155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8190773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1638155                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6552618                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8190773                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8190773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8190773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16381546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2140160                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2140160                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4070987                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4070987                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        39886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          126                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       315656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       373000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       180224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11649034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11837450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12422294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1090                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        62678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        99601                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5049404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5966908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2883584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    186384404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    189399060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    197697921                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21064273375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         13589313                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          737                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             9                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17020443465                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10498379000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18347332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863142                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10484189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39315711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10484189                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863142                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18347332                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18347332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18347332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18347332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57663042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1359872                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       931328                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863142                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18347332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       27193366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863142                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703595                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10566737                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26210474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3686488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37760104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1944719                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1944719                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       997376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       997376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       129156                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5730314                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5884190                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4131900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    183369748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       184352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    188292208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3646091                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3646091    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3646091                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8412388760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10720893000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99582072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104956024                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2530376                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2559036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      5089412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24895518                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25063454                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       632594                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        80004                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       712598                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1991343137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     49799900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     57663042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2098806079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50599940                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51173054                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101772994                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2041943077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma    100972954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     57663042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2200579073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171863816                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60686336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    232877832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     95958600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    125698068                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    221656668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42965954                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1896448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     44872642                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     23989650                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3928069                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27917719                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3436761493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1213544931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6552618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4656859043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1918884551                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2513584825                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4432469376                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5355646044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3727129756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6552618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9089328419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        40896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          384                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          639                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       326351                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       491446                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         817797                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       326351                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       326351                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       326351                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       491446                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        817797                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    122683412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         404224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          124864368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       244096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60686336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64076160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1916933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1951035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3814                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       948224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1001190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32825723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2453300736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8083269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2496913322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4881189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     49799900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1213544931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10484189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1638155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1281331257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4881189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     82625623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3666845667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10484189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1638155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3686488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8083269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3778244579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     64578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2863989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000362830000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3487293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1062296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1951035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1001190                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1951035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1001190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            122080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            121812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            121831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            121808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           121791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           121810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           121836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           121802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           121793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             62538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             62639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             62546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             62574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             62574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             62586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             62591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            62572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            62548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            62615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            62576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            62544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65721640855                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9748925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116903497105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33707.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59957.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5175                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1817895                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  930735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1951022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1001190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1689781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   68760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 161377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 154449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15807                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       202340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.390689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.029451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.134303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5338      2.64%      2.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5915      2.92%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3067      1.52%      7.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3195      1.58%      8.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3487      1.72%     10.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3433      1.70%     12.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2495      1.23%     13.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3444      1.70%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       171966     84.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       202340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     559.186801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1267.030489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2543     72.97%     72.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.14%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.09%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.11%     73.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.17%     73.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.11%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      0.26%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          383     10.99%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.11%     84.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.17%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.09%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           11      0.32%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          396     11.36%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.09%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.09%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.03%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.03%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.03%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.17%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.03%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.03%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            1      0.03%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      0.23%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.03%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           72      2.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7296-7423            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     287.282066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     53.344583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    441.341097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2388     68.52%     68.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            75      2.15%     70.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            19      0.55%     71.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.43%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.23%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           18      0.52%     72.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.29%     72.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.23%     72.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.09%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            7      0.20%     73.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.17%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.14%     73.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.11%     73.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     73.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     73.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     73.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     73.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     73.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.06%     74.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     74.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     74.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           67      1.92%     76.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          833     23.90%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1152-1183            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              124786240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   80000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64075392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               124864368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             64076160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2495.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1281.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2496.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1281.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50007281250                       # Total gap between requests
system.mem_ctrls.avgGap                      16938.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641532                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122608660                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       398976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       244288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60685376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32825722.706738527864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2451805919.473262786865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703595.001468779985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7978324.846937928349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4885028.222772228532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 49799899.974983744323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1213525733.845069885254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10484189.468417631462                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1638154.604440254858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982892.762664152891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1916933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3814                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       948224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2198428470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 114099760510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    318027300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    287280825                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  93892726755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33306158915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 910739264855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  13254656135                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1785719635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    780166235                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85655.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59522.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    150012.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45484.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24617914.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    855935.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    960468.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1618000.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1395093.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1015841.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         99845042.174992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         69688995.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3546206025                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1391409361.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     947749105.799949                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     283379880.900014                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6817021194.375198                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.320003                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14402404140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32901432860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8860                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4430                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9607132.279910                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2618688.976366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4430    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        32375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22831750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4430                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115582799000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42559596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1124602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1124602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1124602                       # number of overall hits
system.cpu.icache.overall_hits::total         1124602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11076250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11076250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11076250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11076250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1124857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1124857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1124857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1124857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000227                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000227                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000227                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000227                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.274510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.274510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.274510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.274510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10672750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10672750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10672750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10672750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000227                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000227                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000227                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000227                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41853.921569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41853.921569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41853.921569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41853.921569                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1124602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1124602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11076250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11076250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1124857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1124857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000227                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.274510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.274510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10672750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10672750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41853.921569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41853.921569                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.747103                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41884079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               523                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80084.281071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.747103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.837397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.837397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2249969                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2249969                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1396629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1396629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1396629                       # number of overall hits
system.cpu.dcache.overall_hits::total         1396629                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8316                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8316                       # number of overall misses
system.cpu.dcache.overall_misses::total          8316                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    630983375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    630983375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    630983375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    630983375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1404945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1404945                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1404945                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1404945                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005919                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005919                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75875.826720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75875.826720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75875.826720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75875.826720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3814                       # number of writebacks
system.cpu.dcache.writebacks::total              3814                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1616                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45199                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45199                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    510638875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    510638875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    510638875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    510638875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     98312375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     98312375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004769                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004769                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004769                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004769                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76214.757463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76214.757463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76214.757463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76214.757463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.100666                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.100666                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6701                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       876528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          876528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    382557750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    382557750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       881417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       881417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78248.670485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78248.670485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4873                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4873                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4523                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4523                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    374477750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    374477750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     98312375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98312375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76847.475888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76847.475888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21736.098828                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21736.098828                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       520101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         520101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    248425625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    248425625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       523528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       523528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006546                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006546                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72490.698862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72490.698862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40676                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40676                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    136161125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    136161125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74527.162014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74527.162014                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1419829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            196.843061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5626481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5626481                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158142395000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
