{"Kwanghyun Kim": [0.9993762075901031, ["Automatic Insertion of BIST Hardware Using VHDL", ["Kwanghyun Kim", "Joseph G. Tront", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=285730.285733", "dac", 1988]], "Dong Sam Ha": [0.8138713240623474, ["Automatic Insertion of BIST Hardware Using VHDL", ["Kwanghyun Kim", "Joseph G. Tront", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=285730.285733", "dac", 1988]], "Youm Huh": [0.8766056448221207, ["Verification of VHDL Designs Using VAL", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", "dac", 1988]], "Foong-Charn Chang": [0.7554200440645218, ["An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits", ["Foong-Charn Chang", "Chin-Fu Chen", "Prasad Subramaniam"], "http://portal.acm.org/citation.cfm?id=285730.285776", "dac", 1988]], "Kiyoung Choi": [1, ["Incremental-in-time Algorithm for Digital Simulation", ["Kiyoung Choi", "Sun Young Hwang", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285811", "dac", 1988]], "Sun Young Hwang": [0.9997736215591431, ["Incremental-in-time Algorithm for Digital Simulation", ["Kiyoung Choi", "Sun Young Hwang", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285811", "dac", 1988]], "Nohbyung Park": [0.990628719329834, ["Module Selection for Pipelined Synthesis", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "http://portal.acm.org/citation.cfm?id=285730.285818", "dac", 1988]], "Moon-Jung Chung": [0.9994046837091446, ["Routing Algorithm for Gate Array Macro Cells", ["Atreyi Chakraverti", "Moon-Jung Chung"], "http://portal.acm.org/citation.cfm?id=285730.285842", "dac", 1988]]}