# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do LAB1PART4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Homework/PSOC/Project3/Lab1Part4/LAB1PART4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:49 on Mar 29,2018
# vcom -reportprogress 300 -93 -work work F:/Homework/PSOC/Project3/Lab1Part4/LAB1PART4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LAB1PART4
# -- Compiling architecture BEHAVIOURAL of LAB1PART4
# End time: 11:29:49 on Mar 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab1part4
# vsim work.lab1part4 
# Start time: 11:29:54 on Mar 29,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab1part4(behavioural)
add wave -position end  sim:/lab1part4/C
add wave -position end  sim:/lab1part4/HEX0
force -freeze sim:/lab1part4/C 00 0
run
force -freeze sim:/lab1part4/C 01 0
run
force -freeze sim:/lab1part4/C 10 0
run
force -freeze sim:/lab1part4/C 11 0
run
run
# End time: 11:31:26 on Mar 29,2018, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
