<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>cpzero.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.3 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    </ul>
  </div>
<h1>cpzero.h</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Definitions to support the system control coprocessor.</span>
<a name="l00002"></a>00002 <span class="comment">   Copyright 2001, 2003 Brian R. Gaeke.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">This file is part of VMIPS.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">VMIPS is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">under the terms of the GNU General Public License as published by the</span>
<a name="l00008"></a>00008 <span class="comment">Free Software Foundation; either version 2 of the License, or (at your</span>
<a name="l00009"></a>00009 <span class="comment">option) any later version.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">VMIPS is distributed in the hope that it will be useful, but</span>
<a name="l00012"></a>00012 <span class="comment">WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY</span>
<a name="l00013"></a>00013 <span class="comment">or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<a name="l00014"></a>00014 <span class="comment">for more details.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">You should have received a copy of the GNU General Public License along</span>
<a name="l00017"></a>00017 <span class="comment">with VMIPS; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00018"></a>00018 <span class="comment">59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#ifndef _CPZERO_H_</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define _CPZERO_H_</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &quot;tlbentry.h&quot;</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include &lt;cstdio&gt;</span>
<a name="l00025"></a>00025 <span class="keyword">class </span><a class="code" href="classCPU.html">CPU</a>;
<a name="l00026"></a>00026 <span class="keyword">class </span><a class="code" href="classDeviceExc.html">DeviceExc</a>;
<a name="l00027"></a>00027 <span class="keyword">class </span><a class="code" href="classIntCtrl.html">IntCtrl</a>;
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="preprocessor">#define TLB_ENTRIES 64</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a><a class="code" href="classCPZero.html">00031</a> <span class="keyword">class </span><a class="code" href="classCPZero.html">CPZero</a>
<a name="l00032"></a>00032 {
<a name="l00033"></a>00033         <a class="code" href="classTLBEntry.html">TLBEntry</a> tlb[TLB_ENTRIES];
<a name="l00034"></a>00034         uint32 reg[32];
<a name="l00035"></a>00035         <a class="code" href="classCPU.html">CPU</a> *cpu;
<a name="l00036"></a>00036         <a class="code" href="classIntCtrl.html">IntCtrl</a> *intc;
<a name="l00037"></a>00037 
<a name="l00038"></a>00038         <span class="comment">// Return TRUE if interrupts are enabled, FALSE otherwise.</span>
<a name="l00039"></a>00039         <span class="keywordtype">bool</span> interrupts_enabled(<span class="keywordtype">void</span>) <span class="keyword">const</span>;
<a name="l00040"></a>00040 
<a name="l00041"></a>00041         <span class="comment">// Return TRUE if the cpu is running in kernel mode, FALSE otherwise.</span>
<a name="l00042"></a>00042         <span class="keywordtype">bool</span> kernel_mode(<span class="keywordtype">void</span>) <span class="keyword">const</span>;
<a name="l00043"></a>00043 
<a name="l00044"></a>00044         <span class="comment">// Return the currently pending interrupts.</span>
<a name="l00045"></a>00045         uint32 getIP(<span class="keywordtype">void</span>);
<a name="l00046"></a>00046 
<a name="l00047"></a>00047         <span class="keywordtype">void</span> mfc0_emulate(uint32 instr, uint32 pc);
<a name="l00048"></a>00048         <span class="keywordtype">void</span> mtc0_emulate(uint32 instr, uint32 pc);
<a name="l00049"></a>00049         <span class="keywordtype">void</span> bc0x_emulate(uint32 instr, uint32 pc);
<a name="l00050"></a>00050         <span class="keywordtype">void</span> tlbr_emulate(uint32 instr, uint32 pc);
<a name="l00051"></a>00051         <span class="keywordtype">void</span> tlbwi_emulate(uint32 instr, uint32 pc);
<a name="l00052"></a>00052         <span class="keywordtype">void</span> tlbwr_emulate(uint32 instr, uint32 pc);
<a name="l00053"></a>00053         <span class="keywordtype">void</span> tlbp_emulate(uint32 instr, uint32 pc);
<a name="l00054"></a>00054         <span class="keywordtype">void</span> rfe_emulate(uint32 instr, uint32 pc);
<a name="l00055"></a>00055         <span class="keywordtype">void</span> load_addr_trans_excp_info(uint32 va, uint32 vpn, <a class="code" href="classTLBEntry.html">TLBEntry</a> *match);
<a name="l00056"></a>00056         <span class="keywordtype">int</span> find_matching_tlb_entry(uint32, uint32);
<a name="l00057"></a>00057         uint32 tlb_translate(uint32 seg, uint32 vaddr, <span class="keywordtype">int</span> mode,
<a name="l00058"></a>00058                 <span class="keywordtype">bool</span> *cacheable, <a class="code" href="classDeviceExc.html">DeviceExc</a> *client);
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="keyword">public</span>:
<a name="l00061"></a>00061         <span class="keywordtype">bool</span> tlb_miss_user;
<a name="l00062"></a>00062 
<a name="l00063"></a>00063         <span class="comment">// Write TLB entry number INDEX with the contents of the EntryHi</span>
<a name="l00064"></a>00064         <span class="comment">// and EntryLo registers.</span>
<a name="l00065"></a>00065         <span class="keywordtype">void</span> tlb_write(<span class="keywordtype">unsigned</span> index);
<a name="l00066"></a>00066 
<a name="l00067"></a>00067     <span class="comment">// Return the contents of the readable bits of register REG.</span>
<a name="l00068"></a>00068         uint32 read_reg(uint32 reg);
<a name="l00069"></a>00069 
<a name="l00070"></a>00070     <span class="comment">// Change the contents of the writable bits of register REG to DATA.</span>
<a name="l00071"></a>00071         <span class="keywordtype">void</span> write_reg(uint32 reg, uint32 data);
<a name="l00072"></a>00072 
<a name="l00073"></a>00073         <span class="comment">/* Convention says that CP0&#39;s condition is TRUE if the memory</span>
<a name="l00074"></a>00074 <span class="comment">           write-back buffer is empty. Because memory writes are fast as far</span>
<a name="l00075"></a>00075 <span class="comment">           as the emulation is concerned, the write buffer is always empty</span>
<a name="l00076"></a>00076 <span class="comment">           for CP0. */</span>
<a name="l00077"></a>00077         <span class="keywordtype">bool</span> cpCond() { <span class="keywordflow">return</span> <span class="keyword">true</span>; }
<a name="l00078"></a>00078 
<a name="l00079"></a>00079         <a class="code" href="classCPZero.html">CPZero</a>(<a class="code" href="classCPU.html">CPU</a> *m, <a class="code" href="classIntCtrl.html">IntCtrl</a> *i) : cpu (m), intc (i) { }
<a name="l00080"></a>00080         <span class="keywordtype">void</span> reset(<span class="keywordtype">void</span>);
<a name="l00081"></a>00081 
<a name="l00082"></a>00082         <span class="comment">/* Request to translate virtual address VADDR, while the processor is</span>
<a name="l00083"></a>00083 <span class="comment">           in mode MODE to a physical address. CLIENT is the entity that will</span>
<a name="l00084"></a>00084 <span class="comment">           recieve any interrupts generated by the attempted translation. On</span>
<a name="l00085"></a>00085 <span class="comment">           return CACHEABLE will be set to TRUE if the returned address is</span>
<a name="l00086"></a>00086 <span class="comment">           cacheable, it will be set to FALSE otherwise. Returns the physical</span>
<a name="l00087"></a>00087 <span class="comment">           address corresponding to VADDR if such a translation is possible,</span>
<a name="l00088"></a>00088 <span class="comment">           otherwise an interrupt is raised with CLIENT and the return value</span>
<a name="l00089"></a>00089 <span class="comment">           is undefined. */</span>
<a name="l00090"></a>00090         uint32 address_trans(uint32 vaddr, <span class="keywordtype">int</span> mode, <span class="keywordtype">bool</span> *cacheable,
<a name="l00091"></a>00091                 <a class="code" href="classDeviceExc.html">DeviceExc</a> *client);
<a name="l00092"></a>00092 
<a name="l00093"></a>00093         <span class="keywordtype">void</span> enter_exception(uint32 pc, uint32 excCode, uint32 ce, <span class="keywordtype">bool</span> dly);
<a name="l00094"></a>00094         <span class="keywordtype">bool</span> use_boot_excp_address(<span class="keywordtype">void</span>);
<a name="l00095"></a>00095         <span class="keywordtype">bool</span> caches_isolated(<span class="keywordtype">void</span>);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         <span class="comment">/* Return TRUE if the instruction and data caches are swapped,</span>
<a name="l00098"></a>00098 <span class="comment">           FALSE otherwise. */</span>
<a name="l00099"></a>00099         <span class="keywordtype">bool</span> caches_swapped(<span class="keywordtype">void</span>);
<a name="l00100"></a>00100 
<a name="l00101"></a>00101         <span class="keywordtype">bool</span> cop_usable (<span class="keywordtype">int</span> coprocno);
<a name="l00102"></a>00102         <span class="keywordtype">void</span> cpzero_emulate(uint32 instr, uint32 pc);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104         <span class="comment">// Write the state of the CP0 registers to stream F.</span>
<a name="l00105"></a>00105         <span class="keywordtype">void</span> dump_regs(FILE *f);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         <span class="comment">// Write the state of the TLB to stream F.</span>
<a name="l00108"></a>00108         <span class="keywordtype">void</span> dump_tlb(FILE *f);
<a name="l00109"></a>00109 
<a name="l00110"></a>00110         <span class="comment">// Write the state of the CP0 registers and the TLB to stream F.</span>
<a name="l00111"></a>00111         <span class="keywordtype">void</span> dump_regs_and_tlb(FILE *f);
<a name="l00112"></a>00112 
<a name="l00113"></a>00113         <span class="comment">/* Change the CP0 random register after an instruction step. */</span>
<a name="l00114"></a>00114         <span class="keywordtype">void</span> adjust_random(<span class="keywordtype">void</span>);
<a name="l00115"></a>00115 
<a name="l00116"></a>00116         <span class="comment">/* Return TRUE if there is an interrupt which should be handled</span>
<a name="l00117"></a>00117 <span class="comment">           at the next available opportunity, FALSE otherwise. */</span>
<a name="l00118"></a>00118         <span class="keywordtype">bool</span> interrupt_pending(<span class="keywordtype">void</span>);
<a name="l00119"></a>00119 
<a name="l00120"></a>00120         <span class="keywordtype">void</span> read_debug_info(uint32 *status, uint32 *bad, uint32 *cause);
<a name="l00121"></a>00121         <span class="keywordtype">void</span> write_debug_info(uint32 status, uint32 bad, uint32 cause);
<a name="l00122"></a>00122 
<a name="l00123"></a>00123         <span class="comment">/* TLB translate VADDR without exceptions.  Returns true if a valid</span>
<a name="l00124"></a>00124 <span class="comment">           TLB mapping is found, false otherwise. If VADDR has no valid</span>
<a name="l00125"></a>00125 <span class="comment">           mapping, PADDR is written with 0xffffffff, otherwise it is written</span>
<a name="l00126"></a>00126 <span class="comment">           with the translation. */</span>
<a name="l00127"></a>00127         <span class="keywordtype">bool</span> debug_tlb_translate(uint32 vaddr, uint32 *paddr);
<a name="l00128"></a>00128 };
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="preprocessor">#endif </span><span class="comment">/* _CPZERO_H_ */</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Functions</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Dec 18 17:22:25 2013 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
