{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 15:25:08 2018 " "Info: Processing started: Wed Dec 12 15:25:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDFS -c DDFS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDFS -c DDFS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDFS EP3C25F324C8 " "Info: Selected device EP3C25F324C8 for design \"DDFS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Info: Device EP3C40F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info: Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "Critical Warning: No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[0] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[1] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[2] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 26 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[3] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Info: Pin S\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[4] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Info: Pin S\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[5] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Info: Pin S\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[6] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 30 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Info: Pin S\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[7] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[8\] " "Info: Pin S\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[8] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[9\] " "Info: Pin S\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[9] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[10\] " "Info: Pin S\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[10] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 34 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[11\] " "Info: Pin S\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { S[11] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 8 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 35 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[0\] " "Info: Pin K\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { K[0] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 7 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 18 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[0] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 6 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[1\] " "Info: Pin K\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { K[1] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 7 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[1] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 7 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[2\] " "Info: Pin K\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { K[2] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 7 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[2] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 8 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[3\] " "Info: Pin K\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { K[3] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 7 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[3] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 9 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[4\] " "Info: Pin K\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { K[4] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 7 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[4] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 10 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[5\] " "Info: Pin K\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { K[5] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 7 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { K[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[5] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 11 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[6] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[7] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Info: Pin A\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[8] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Info: Pin A\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[9] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Info: Pin A\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[10] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Info: Pin A\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { A[11] } } } { "adder12.vhd" "" { Text "E:/baogao/DDFS/DDFS/adder12.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDFS.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DDFS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 18 12 0 " "Info: Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 18 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 25 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 31 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "1MHZ " "Warning: Node \"1MHZ\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1MHZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "48MHZ " "Warning: Node \"48MHZ\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "48MHZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA1 " "Warning: Node \"DA1\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DA2 " "Warning: Node \"DA2\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DA2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[0\] " "Warning: Node \"EN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[1\] " "Warning: Node \"EN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[2\] " "Warning: Node \"EN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[3\] " "Warning: Node \"EN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[4\] " "Warning: Node \"EN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[5\] " "Warning: Node \"EN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[6\] " "Warning: Node \"EN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN\[7\] " "Warning: Node \"EN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "K1 " "Warning: Node \"K1\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "K1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "K2 " "Warning: Node \"K2\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "K2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "K3 " "Warning: Node \"K3\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "K3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "K4 " "Warning: Node \"K4\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "K4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "K7 " "Warning: Node \"K7\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "K7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "K8 " "Warning: Node \"K8\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "K8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Warning: Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Warning: Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Warning: Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Warning: Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Warning: Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Warning: Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Warning: Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[0\] " "Warning: Node \"cos\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[1\] " "Warning: Node \"cos\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[2\] " "Warning: Node \"cos\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[3\] " "Warning: Node \"cos\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[4\] " "Warning: Node \"cos\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[5\] " "Warning: Node \"cos\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[6\] " "Warning: Node \"cos\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[7\] " "Warning: Node \"cos\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[8\] " "Warning: Node \"cos\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cos\[9\] " "Warning: Node \"cos\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cos\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel0 " "Warning: Node \"sel0\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel1 " "Warning: Node \"sel1\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[0\] " "Warning: Node \"sins\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[1\] " "Warning: Node \"sins\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[2\] " "Warning: Node \"sins\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[3\] " "Warning: Node \"sins\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[4\] " "Warning: Node \"sins\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[5\] " "Warning: Node \"sins\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[6\] " "Warning: Node \"sins\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[7\] " "Warning: Node \"sins\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[8\] " "Warning: Node \"sins\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sins\[9\] " "Warning: Node \"sins\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sins\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y11 X53_Y22 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/baogao/DDFS/DDFS/DDFS.fit.smsg " "Info: Generated suppressed messages file E:/baogao/DDFS/DDFS/DDFS.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 53 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Info: Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 15:25:13 2018 " "Info: Processing ended: Wed Dec 12 15:25:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
