--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml display7seg_decoder.twx display7seg_decoder.ncd -o
display7seg_decoder.twr display7seg_decoder.pcf

Design file:              display7seg_decoder.ncd
Physical constraint file: display7seg_decoder.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
----------------+---------------+---------+
Source Pad      |Destination Pad|  Delay  |
----------------+---------------+---------+
binary_number<0>|seg<0>         |    6.977|
binary_number<0>|seg<1>         |    7.270|
binary_number<0>|seg<2>         |    7.614|
binary_number<0>|seg<3>         |    7.589|
binary_number<0>|seg<4>         |    7.109|
binary_number<0>|seg<5>         |    7.287|
binary_number<0>|seg<6>         |    7.102|
binary_number<1>|seg<0>         |    7.336|
binary_number<1>|seg<1>         |    7.889|
binary_number<1>|seg<2>         |    8.151|
binary_number<1>|seg<3>         |    7.986|
binary_number<1>|seg<4>         |    7.694|
binary_number<1>|seg<5>         |    7.872|
binary_number<1>|seg<6>         |    7.639|
binary_number<2>|seg<0>         |    7.185|
binary_number<2>|seg<1>         |    7.033|
binary_number<2>|seg<2>         |    7.556|
binary_number<2>|seg<3>         |    7.702|
binary_number<2>|seg<4>         |    7.232|
binary_number<2>|seg<5>         |    7.410|
binary_number<2>|seg<6>         |    7.044|
binary_number<3>|seg<0>         |    7.580|
binary_number<3>|seg<1>         |    7.862|
binary_number<3>|seg<2>         |    8.995|
binary_number<3>|seg<3>         |    8.049|
binary_number<3>|seg<4>         |    8.633|
binary_number<3>|seg<5>         |    8.811|
binary_number<3>|seg<6>         |    8.483|
binary_number<4>|seg<0>         |    7.070|
binary_number<4>|seg<1>         |    7.363|
binary_number<4>|seg<2>         |    8.448|
binary_number<4>|seg<3>         |    7.582|
binary_number<4>|seg<4>         |    7.659|
binary_number<4>|seg<5>         |    7.837|
binary_number<4>|seg<6>         |    7.936|
----------------+---------------+---------+


Analysis completed Thu Mar 14 14:28:41 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



