legend:
  title: Legend

days:
  - name: June 21st
    events:
      - time: 08:45 to 09:00
        title: "Welcome and Introduction"
        subtitle: Xing Hu, Institute of Computing Technology, Chinese Academy of Sciences
        detail: "#no1"
      - time: 09:00 to 09:30
        title: " Hypothesizing (Fantasizing) Autonomous Hardware Design"
        subtitle: Zhiru Zhang, Cornell University
        detail: "#no2"
      - time: 09:30 to 10:00
        title: "The Role of AI for Next Generation SW/HW Codesign"
        subtitle: Vincent T. Lee, Meta
        detail: "#no3"
      - time: 10:00 to 10:30
        title: "QiMeng: Automated Hardware and Software Design for Processor Chip"
        subtitle: Di Huang, Institute of Computing Technology, Chinese Academy of Sciences
        detail: "#no4"
      - time: 10:30 to 11:00
        title: "Hair of the Dog: How AI Can Help Formally Verify AI-Designed Chips"
        subtitle: Yatin Manerkar, University of Michigan
        detail: "#no5"
      - time: 11:00 to 11:30
        title:  "Learning with Limited Resources: Optimizing Neural Networks for Extreme Efficiency"
        subtitle: Radu Marculescu, University of Texas at Austin
        detail: "#no6"
      - time: 11:30 to 11:45
        title: Break
      - time: 11:45 to 12:05
        title: "hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation"
        detail: "#no7"
      - time: 12:05 to 12:15
        title: "Towards an Agile and Autonomous Verification Framework for AI-Generated Chip Designs"
        detail: "#no8"
      - time: 12:15 to 12:25
        title: "Leveraging Large Language Models for Coverage-Driven Verification of Open-Source RISC-V Cores"
        detail: "#no9"
      - time: 12:25 to 12:35
        title: "ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols"
        detail: "#no10"
      - time: 12:35 to 12:45
        title: "ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development"
        detail: "#no11"
      
