{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638174655675 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638174655709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638174655770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638174655770 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1638174655840 ""}  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1638174655840 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638174656149 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638174656154 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638174656320 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638174656320 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 9704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638174656328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 9706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638174656328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 9708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638174656328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 9710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638174656328 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 9712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638174656328 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638174656328 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638174656819 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638174658182 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638174658191 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1638174658191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1638174658191 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_100_MHz.sdc " "Reading SDC File: '../board/timing_100_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638174658193 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1638174658251 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638174658251 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638174658252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638174658252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638174658252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638174658252 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638174658252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_controller:SRAM_unit\|SRAM_UB_N_O~0 " "Destination node SRAM_controller:SRAM_unit\|SRAM_UB_N_O~0" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_controller:SRAM_unit\|SRAM_LB_N_O~0 " "Destination node SRAM_controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638174658544 ""}  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 9692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638174658544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638174658544 ""}  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638174658544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn~0  " "Automatically promoted node resetn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M2_enable " "Destination node M2_enable" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|w_offset\[9\]~8 " "Destination node milestone2:M2_unit\|w_offset\[9\]~8" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 4717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_enable~0 " "Destination node M1_enable~0" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_enable~1 " "Destination node M1_enable~1" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|SRAM_write_data\[0\]~0 " "Destination node milestone2:M2_unit\|SRAM_write_data\[0\]~0" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_GREEN_O\[8\]~output " "Destination node LED_GREEN_O\[8\]~output" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 9619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638174658544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638174658544 ""}  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 3701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638174658544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638174659078 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638174659082 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638174659082 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638174659086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638174659092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638174659098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638174659279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "164 Embedded multiplier block " "Packed 164 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638174659282 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Created 36 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1638174659282 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638174659282 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638174659876 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638174659889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638174661970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638174662531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638174662585 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638174665629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638174665629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638174666359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638174669923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638174669923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638174670562 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638174670562 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638174670562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638174670564 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.22 " "Total time spent on timing analysis during the Fitter is 1.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638174670731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638174670761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638174671216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638174671217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638174671684 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638174672468 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DATA_IO\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[0\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DATA_IO\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[1\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DATA_IO\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[2\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DATA_IO\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[3] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[3\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DATA_IO\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[4] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[4\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DATA_IO\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[5] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[5\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DATA_IO\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[6] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[6\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DATA_IO\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[7] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[7\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DATA_IO\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[8] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[8\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DATA_IO\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[9] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[9\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DATA_IO\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[10] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[10\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DATA_IO\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[11] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[11\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DATA_IO\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[12] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[12\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DATA_IO\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[13] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[13\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DATA_IO\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[14] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[14\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DATA_IO\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[15] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[15\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_I 2.5 V Y2 " "Pin CLOCK_50_I uses I/O standard 2.5 V at Y2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLOCK_50_I } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX_I 3.3-V LVTTL G12 " "Pin UART_RX_I uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { UART_RX_I } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX_I" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638174673326 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638174673326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.fit.smsg " "Generated suppressed messages file D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638174673509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5896 " "Peak virtual memory: 5896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638174674190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 16:31:14 2021 " "Processing ended: Mon Nov 29 16:31:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638174674190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638174674190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638174674190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638174674190 ""}
