
![Logo](https://i.pinimg.com/736x/09/52/48/0952480d2a933351131466027413b8c7.jpg)


# Hey! I am Chaitra

Hope you coverage all my repos. Welcome!


## ðŸš€ About Me
I'm a Design Verification Engineer, and have a keen interest in anything and everthing VLSI!

I am currently working on projects that make me familiar with UVM.
## ðŸ›  Skills
+ Verilog
+ System Verilog
+ UVM
+ Xilinx Ise
+ QuestaSim
+ Synopsys VCS
+ Cadence Virtuoso


## ðŸ”— Links

[![portfolio](https://img.shields.io/badge/MY_Projects-000?style=for-the-badge&logo=github&logoColor=white)](https://github.com/theteamonk)

[![linkedin](https://img.shields.io/badge/linkedin-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/chaithrashreeharish)

[![Verification_Academy](https://img.shields.io/badge/Verification_Academy-1DA1F2?style=for-the-badge&logo=Siemens&logoColor=white)](https://verificationacademy.com/forums/u/chaitra/summary)

[![edaplayground](https://www.edaplayground.com/img/logo.png?v=2)](https://www.edaplayground.com/user/531179)
