FabricBegin					
NULL	N_term	N_term	N_term	NULL	
W_term	CLB	CLB	IO	E_term	
W_term	CLB	CLB	IO	E_term	
W_term	CLB	CLB	IO	E_term	
W_term	CLB	CLB	IO	E_term	
NULL	S_term	S_term	S_term	NULL	
FabricEnd					

TILE	CLB				
#direction	source_name	X-offset	Y-offset	destination_name	wires
NORTH	N1BEG	0	1	N1END	3
NORTH	N2BEG	0	2	N2END	3
EAST	E1BEG	1	0	E1END	4
EAST	E2BEG	2	0	E2END	4
SOUTH	S1BEG	0	-1	S1END	5
SOUTH	S2BEG	0	-2	S2END	5
WEST	W1BEG	-1	0	W1END	6
WEST	W2BEG	-2	0	W2END	6
JUMP	IJ_BEG	0	0	IJ_END	13
JUMP	OJ_BEG	0	0	OJ_END	7
BEL	clb_slice_4xLUT4.vhdl				
BEL	test.vhd				
MATRIX	CLB_Matrix				
EndTILE					

TILE	IO				
#direction	source_name	X-offset	Y-offset	destination_name	wires
NORTH	N1BEG	0	1	N1END	3
NORTH	N2BEG	0	2	N2END	3
EAST	E1BEG	1	0	E1END	4
EAST	E2BEG	2	0	E2END	4
SOUTH	S1BEG	0	-1	S1END	5
SOUTH	S2BEG	0	-2	S2END	5
WEST	W1BEG	-1	0	W1END	6
WEST	W2BEG	-2	0	W2END	6
JUMP	IJ_BEG	0	0	IJ_END	13
JUMP	OJ_BEG	0	0	OJ_END	7
BEL	IO_4_bidirectional.vhdl				
MATRIX	IO_Matrix				
EndTILE					

TILE	W_term				
#direction	source_name	X-offset	Y-offset	destination_name	wires
EAST	E1BEG	1	0	E1END	4
EAST	E2BEG	2	0	E2END	4
WEST	W1BEG	-1	0	W1END	6
WEST	W2BEG	-2	0	W2END	6
MATRIX	CLB_Matrix				
EndTILE					

TILE	E_term				
#direction	source_name	X-offset	Y-offset	destination_name	wires
EAST	E1BEG	1	0	E1END	4
EAST	E2BEG	2	0	E2END	4
WEST	W1BEG	-1	0	W1END	6
WEST	W2BEG	-2	0	W2END	6
MATRIX	CLB_Matrix				
EndTILE					

TILE	N_term				
#direction	source_name	X-offset	Y-offset	destination_name	wires
NORTH	N1BEG	0	1	N1END	3
NORTH	N2BEG	0	2	N2END	3
SOUTH	S1BEG	0	-1	S1END	5
SOUTH	S2BEG	0	-2	S2END	5
MATRIX	IO_Matrix				
EndTILE					

TILE	S_term				
#direction	source_name	X-offset	Y-offset	destination_name	wires
NORTH	N1BEG	0	1	N1END	3
NORTH	N2BEG	0	2	N2END	3
SOUTH	S1BEG	0	-1	S1END	5
SOUTH	S2BEG	0	-2	S2END	5
MATRIX	IO_Matrix				
EndTILE					
