module proj001 (
  input clock, rst_n,
  input [3:0] d_in,
  input start,
  output [4:0] result,
  output valid
);
`protected
    MTI!#W=jEtfjfK^1C!>5!kz#'GwpsVxz>so+[V@GK|)[k1XS{DY~7rDD;oGix1U}h@{\Y}JT7\Z+
    {]w+@>5zjt+'vaF[@$Q[XQk}WB<oB\<v~w+[,#>Li$U^|U\;T6VQIJ*UAeOz^@,;]\Q@Q[Uv?u!w
    KAw<']xf;j2J1xIjeEQ~5!77,sW[LKlv{o~<5l5TCbc,T;YG?-D5=2W~GHB,m]5<C+e_SVJ={GTD
    *c
`endprotected
endmodule
