
30_Synchronizing_Task_With_EventGroups.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fd4  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08008114  08008114  00018114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800831c  0800831c  0001831c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008324  08008324  00018324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008328  08008328  00018328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  20000004  0800832c  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001e18  2000007c  080083a4  0002007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20001e94  080083a4  00021e94  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002603f  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004992  00000000  00000000  000460eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000022d8  00000000  00000000  0004aa80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002130  00000000  00000000  0004cd58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00006007  00000000  00000000  0004ee88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020c01  00000000  00000000  00054e8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ef8e1  00000000  00000000  00075a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00165371  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009bdc  00000000  00000000  001653c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000007c 	.word	0x2000007c
 800015c:	00000000 	.word	0x00000000
 8000160:	080080fc 	.word	0x080080fc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000080 	.word	0x20000080
 800017c:	080080fc 	.word	0x080080fc

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b974 	b.w	8000520 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	4604      	mov	r4, r0
 8000258:	468e      	mov	lr, r1
 800025a:	2b00      	cmp	r3, #0
 800025c:	d14d      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025e:	428a      	cmp	r2, r1
 8000260:	4694      	mov	ip, r2
 8000262:	d969      	bls.n	8000338 <__udivmoddi4+0xe8>
 8000264:	fab2 f282 	clz	r2, r2
 8000268:	b152      	cbz	r2, 8000280 <__udivmoddi4+0x30>
 800026a:	fa01 f302 	lsl.w	r3, r1, r2
 800026e:	f1c2 0120 	rsb	r1, r2, #32
 8000272:	fa20 f101 	lsr.w	r1, r0, r1
 8000276:	fa0c fc02 	lsl.w	ip, ip, r2
 800027a:	ea41 0e03 	orr.w	lr, r1, r3
 800027e:	4094      	lsls	r4, r2
 8000280:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000284:	0c21      	lsrs	r1, r4, #16
 8000286:	fbbe f6f8 	udiv	r6, lr, r8
 800028a:	fa1f f78c 	uxth.w	r7, ip
 800028e:	fb08 e316 	mls	r3, r8, r6, lr
 8000292:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000296:	fb06 f107 	mul.w	r1, r6, r7
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002a6:	f080 811f 	bcs.w	80004e8 <__udivmoddi4+0x298>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 811c 	bls.w	80004e8 <__udivmoddi4+0x298>
 80002b0:	3e02      	subs	r6, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a5b      	subs	r3, r3, r1
 80002b6:	b2a4      	uxth	r4, r4
 80002b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002bc:	fb08 3310 	mls	r3, r8, r0, r3
 80002c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c4:	fb00 f707 	mul.w	r7, r0, r7
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	d90a      	bls.n	80002e2 <__udivmoddi4+0x92>
 80002cc:	eb1c 0404 	adds.w	r4, ip, r4
 80002d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80002d4:	f080 810a 	bcs.w	80004ec <__udivmoddi4+0x29c>
 80002d8:	42a7      	cmp	r7, r4
 80002da:	f240 8107 	bls.w	80004ec <__udivmoddi4+0x29c>
 80002de:	4464      	add	r4, ip
 80002e0:	3802      	subs	r0, #2
 80002e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002e6:	1be4      	subs	r4, r4, r7
 80002e8:	2600      	movs	r6, #0
 80002ea:	b11d      	cbz	r5, 80002f4 <__udivmoddi4+0xa4>
 80002ec:	40d4      	lsrs	r4, r2
 80002ee:	2300      	movs	r3, #0
 80002f0:	e9c5 4300 	strd	r4, r3, [r5]
 80002f4:	4631      	mov	r1, r6
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0xc2>
 80002fe:	2d00      	cmp	r5, #0
 8000300:	f000 80ef 	beq.w	80004e2 <__udivmoddi4+0x292>
 8000304:	2600      	movs	r6, #0
 8000306:	e9c5 0100 	strd	r0, r1, [r5]
 800030a:	4630      	mov	r0, r6
 800030c:	4631      	mov	r1, r6
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f683 	clz	r6, r3
 8000316:	2e00      	cmp	r6, #0
 8000318:	d14a      	bne.n	80003b0 <__udivmoddi4+0x160>
 800031a:	428b      	cmp	r3, r1
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd4>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80f9 	bhi.w	8000516 <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb61 0303 	sbc.w	r3, r1, r3
 800032a:	2001      	movs	r0, #1
 800032c:	469e      	mov	lr, r3
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e0      	beq.n	80002f4 <__udivmoddi4+0xa4>
 8000332:	e9c5 4e00 	strd	r4, lr, [r5]
 8000336:	e7dd      	b.n	80002f4 <__udivmoddi4+0xa4>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xec>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 8092 	bne.w	800046a <__udivmoddi4+0x21a>
 8000346:	eba1 010c 	sub.w	r1, r1, ip
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f fe8c 	uxth.w	lr, ip
 8000352:	2601      	movs	r6, #1
 8000354:	0c20      	lsrs	r0, r4, #16
 8000356:	fbb1 f3f7 	udiv	r3, r1, r7
 800035a:	fb07 1113 	mls	r1, r7, r3, r1
 800035e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000362:	fb0e f003 	mul.w	r0, lr, r3
 8000366:	4288      	cmp	r0, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x12c>
 800036a:	eb1c 0101 	adds.w	r1, ip, r1
 800036e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x12a>
 8000374:	4288      	cmp	r0, r1
 8000376:	f200 80cb 	bhi.w	8000510 <__udivmoddi4+0x2c0>
 800037a:	4643      	mov	r3, r8
 800037c:	1a09      	subs	r1, r1, r0
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb1 f0f7 	udiv	r0, r1, r7
 8000384:	fb07 1110 	mls	r1, r7, r0, r1
 8000388:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800038c:	fb0e fe00 	mul.w	lr, lr, r0
 8000390:	45a6      	cmp	lr, r4
 8000392:	d908      	bls.n	80003a6 <__udivmoddi4+0x156>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f100 31ff 	add.w	r1, r0, #4294967295
 800039c:	d202      	bcs.n	80003a4 <__udivmoddi4+0x154>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f200 80bb 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003a4:	4608      	mov	r0, r1
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ae:	e79c      	b.n	80002ea <__udivmoddi4+0x9a>
 80003b0:	f1c6 0720 	rsb	r7, r6, #32
 80003b4:	40b3      	lsls	r3, r6
 80003b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa20 f407 	lsr.w	r4, r0, r7
 80003c2:	fa01 f306 	lsl.w	r3, r1, r6
 80003c6:	431c      	orrs	r4, r3
 80003c8:	40f9      	lsrs	r1, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fa00 f306 	lsl.w	r3, r0, r6
 80003d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	fb09 1118 	mls	r1, r9, r8, r1
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	4288      	cmp	r0, r1
 80003ea:	fa02 f206 	lsl.w	r2, r2, r6
 80003ee:	d90b      	bls.n	8000408 <__udivmoddi4+0x1b8>
 80003f0:	eb1c 0101 	adds.w	r1, ip, r1
 80003f4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f8:	f080 8088 	bcs.w	800050c <__udivmoddi4+0x2bc>
 80003fc:	4288      	cmp	r0, r1
 80003fe:	f240 8085 	bls.w	800050c <__udivmoddi4+0x2bc>
 8000402:	f1a8 0802 	sub.w	r8, r8, #2
 8000406:	4461      	add	r1, ip
 8000408:	1a09      	subs	r1, r1, r0
 800040a:	b2a4      	uxth	r4, r4
 800040c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000410:	fb09 1110 	mls	r1, r9, r0, r1
 8000414:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000418:	fb00 fe0e 	mul.w	lr, r0, lr
 800041c:	458e      	cmp	lr, r1
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x1e2>
 8000420:	eb1c 0101 	adds.w	r1, ip, r1
 8000424:	f100 34ff 	add.w	r4, r0, #4294967295
 8000428:	d26c      	bcs.n	8000504 <__udivmoddi4+0x2b4>
 800042a:	458e      	cmp	lr, r1
 800042c:	d96a      	bls.n	8000504 <__udivmoddi4+0x2b4>
 800042e:	3802      	subs	r0, #2
 8000430:	4461      	add	r1, ip
 8000432:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000436:	fba0 9402 	umull	r9, r4, r0, r2
 800043a:	eba1 010e 	sub.w	r1, r1, lr
 800043e:	42a1      	cmp	r1, r4
 8000440:	46c8      	mov	r8, r9
 8000442:	46a6      	mov	lr, r4
 8000444:	d356      	bcc.n	80004f4 <__udivmoddi4+0x2a4>
 8000446:	d053      	beq.n	80004f0 <__udivmoddi4+0x2a0>
 8000448:	b15d      	cbz	r5, 8000462 <__udivmoddi4+0x212>
 800044a:	ebb3 0208 	subs.w	r2, r3, r8
 800044e:	eb61 010e 	sbc.w	r1, r1, lr
 8000452:	fa01 f707 	lsl.w	r7, r1, r7
 8000456:	fa22 f306 	lsr.w	r3, r2, r6
 800045a:	40f1      	lsrs	r1, r6
 800045c:	431f      	orrs	r7, r3
 800045e:	e9c5 7100 	strd	r7, r1, [r5]
 8000462:	2600      	movs	r6, #0
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	f1c2 0320 	rsb	r3, r2, #32
 800046e:	40d8      	lsrs	r0, r3
 8000470:	fa0c fc02 	lsl.w	ip, ip, r2
 8000474:	fa21 f303 	lsr.w	r3, r1, r3
 8000478:	4091      	lsls	r1, r2
 800047a:	4301      	orrs	r1, r0
 800047c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000480:	fa1f fe8c 	uxth.w	lr, ip
 8000484:	fbb3 f0f7 	udiv	r0, r3, r7
 8000488:	fb07 3610 	mls	r6, r7, r0, r3
 800048c:	0c0b      	lsrs	r3, r1, #16
 800048e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000492:	fb00 f60e 	mul.w	r6, r0, lr
 8000496:	429e      	cmp	r6, r3
 8000498:	fa04 f402 	lsl.w	r4, r4, r2
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x260>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004a6:	d22f      	bcs.n	8000508 <__udivmoddi4+0x2b8>
 80004a8:	429e      	cmp	r6, r3
 80004aa:	d92d      	bls.n	8000508 <__udivmoddi4+0x2b8>
 80004ac:	3802      	subs	r0, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1b9b      	subs	r3, r3, r6
 80004b2:	b289      	uxth	r1, r1
 80004b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b8:	fb07 3316 	mls	r3, r7, r6, r3
 80004bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c0:	fb06 f30e 	mul.w	r3, r6, lr
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x28a>
 80004c8:	eb1c 0101 	adds.w	r1, ip, r1
 80004cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80004d0:	d216      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d914      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004d6:	3e02      	subs	r6, #2
 80004d8:	4461      	add	r1, ip
 80004da:	1ac9      	subs	r1, r1, r3
 80004dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004e0:	e738      	b.n	8000354 <__udivmoddi4+0x104>
 80004e2:	462e      	mov	r6, r5
 80004e4:	4628      	mov	r0, r5
 80004e6:	e705      	b.n	80002f4 <__udivmoddi4+0xa4>
 80004e8:	4606      	mov	r6, r0
 80004ea:	e6e3      	b.n	80002b4 <__udivmoddi4+0x64>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6f8      	b.n	80002e2 <__udivmoddi4+0x92>
 80004f0:	454b      	cmp	r3, r9
 80004f2:	d2a9      	bcs.n	8000448 <__udivmoddi4+0x1f8>
 80004f4:	ebb9 0802 	subs.w	r8, r9, r2
 80004f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004fc:	3801      	subs	r0, #1
 80004fe:	e7a3      	b.n	8000448 <__udivmoddi4+0x1f8>
 8000500:	4646      	mov	r6, r8
 8000502:	e7ea      	b.n	80004da <__udivmoddi4+0x28a>
 8000504:	4620      	mov	r0, r4
 8000506:	e794      	b.n	8000432 <__udivmoddi4+0x1e2>
 8000508:	4640      	mov	r0, r8
 800050a:	e7d1      	b.n	80004b0 <__udivmoddi4+0x260>
 800050c:	46d0      	mov	r8, sl
 800050e:	e77b      	b.n	8000408 <__udivmoddi4+0x1b8>
 8000510:	3b02      	subs	r3, #2
 8000512:	4461      	add	r1, ip
 8000514:	e732      	b.n	800037c <__udivmoddi4+0x12c>
 8000516:	4630      	mov	r0, r6
 8000518:	e709      	b.n	800032e <__udivmoddi4+0xde>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e742      	b.n	80003a6 <__udivmoddi4+0x156>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800052c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000534:	f023 0218 	bic.w	r2, r3, #24
 8000538:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4313      	orrs	r3, r2
 8000540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000550:	b480      	push	{r7}
 8000552:	b085      	sub	sp, #20
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800055c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800055e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4313      	orrs	r3, r2
 8000566:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000568:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800056c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4013      	ands	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000574:	68fb      	ldr	r3, [r7, #12]
}
 8000576:	bf00      	nop
 8000578:	3714      	adds	r7, #20
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
	...

08000584 <main>:
EventBits_t uxAllSyncBits = (TASK1_BIT | TASK2_BIT | TASK3_BIT);

const TickType_t xDelay500ms = pdMS_TO_TICKS(500UL);

int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af02      	add	r7, sp, #8
  HAL_Init();
 800058a:	f000 fca1 	bl	8000ed0 <HAL_Init>
  SystemClock_Config();
 800058e:	f000 f88b 	bl	80006a8 <SystemClock_Config>
  MX_GPIO_Init();
 8000592:	f000 f927 	bl	80007e4 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 8000596:	f000 f8fd 	bl	8000794 <MX_USB_PCD_Init>
  LPUART1_UART_TX_Init();
 800059a:	f000 fc0f 	bl	8000dbc <LPUART1_UART_TX_Init>

  printf("System Initializing... \n\r");
 800059e:	4814      	ldr	r0, [pc, #80]	; (80005f0 <main+0x6c>)
 80005a0:	f006 feca 	bl	8007338 <iprintf>

  xEventGroup = xEventGroupCreate();
 80005a4:	f003 fea0 	bl	80042e8 <xEventGroupCreate>
 80005a8:	4603      	mov	r3, r0
 80005aa:	4a12      	ldr	r2, [pc, #72]	; (80005f4 <main+0x70>)
 80005ac:	6013      	str	r3, [r2, #0]
  xTaskCreate(Task1, "Task 1", 100, NULL, 1, NULL);
 80005ae:	2300      	movs	r3, #0
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	2300      	movs	r3, #0
 80005b8:	2264      	movs	r2, #100	; 0x64
 80005ba:	490f      	ldr	r1, [pc, #60]	; (80005f8 <main+0x74>)
 80005bc:	480f      	ldr	r0, [pc, #60]	; (80005fc <main+0x78>)
 80005be:	f004 fde4 	bl	800518a <xTaskCreate>
  xTaskCreate(Task2, "Task 2", 100, NULL, 1, NULL);
 80005c2:	2300      	movs	r3, #0
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2300      	movs	r3, #0
 80005cc:	2264      	movs	r2, #100	; 0x64
 80005ce:	490c      	ldr	r1, [pc, #48]	; (8000600 <main+0x7c>)
 80005d0:	480c      	ldr	r0, [pc, #48]	; (8000604 <main+0x80>)
 80005d2:	f004 fdda 	bl	800518a <xTaskCreate>
  xTaskCreate(Task3, "Input Task 3", 100, NULL, 1, NULL);
 80005d6:	2300      	movs	r3, #0
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	2301      	movs	r3, #1
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2300      	movs	r3, #0
 80005e0:	2264      	movs	r2, #100	; 0x64
 80005e2:	4909      	ldr	r1, [pc, #36]	; (8000608 <main+0x84>)
 80005e4:	4809      	ldr	r0, [pc, #36]	; (800060c <main+0x88>)
 80005e6:	f004 fdd0 	bl	800518a <xTaskCreate>

  vTaskStartScheduler();
 80005ea:	f004 ff5d 	bl	80054a8 <vTaskStartScheduler>

  while (1)
 80005ee:	e7fe      	b.n	80005ee <main+0x6a>
 80005f0:	08008114 	.word	0x08008114
 80005f4:	20000390 	.word	0x20000390
 80005f8:	08008130 	.word	0x08008130
 80005fc:	08000611 	.word	0x08000611
 8000600:	08008138 	.word	0x08008138
 8000604:	08000639 	.word	0x08000639
 8000608:	08008140 	.word	0x08008140
 800060c:	08000661 	.word	0x08000661

08000610 <Task1>:
  }
  /* USER CODE END 3 */
}

static void Task1(void *pvParameters)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	EventBits_t uxReturn;

	while(1)
	{
		uxReturn = xEventGroupSync( xEventGroup,
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <Task1+0x20>)
 800061a:	6818      	ldr	r0, [r3, #0]
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <Task1+0x24>)
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	f04f 33ff 	mov.w	r3, #4294967295
 8000624:	2101      	movs	r1, #1
 8000626:	f003 fe79 	bl	800431c <xEventGroupSync>
 800062a:	60f8      	str	r0, [r7, #12]
 800062c:	e7f4      	b.n	8000618 <Task1+0x8>
 800062e:	bf00      	nop
 8000630:	20000390 	.word	0x20000390
 8000634:	20000004 	.word	0x20000004

08000638 <Task2>:
		}
	}
}

static void Task2(void *pvParameters)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
	EventBits_t uxReturn;

	while(1)
	{
		uxReturn = xEventGroupSync( xEventGroup,
 8000640:	4b05      	ldr	r3, [pc, #20]	; (8000658 <Task2+0x20>)
 8000642:	6818      	ldr	r0, [r3, #0]
 8000644:	4b05      	ldr	r3, [pc, #20]	; (800065c <Task2+0x24>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	f04f 33ff 	mov.w	r3, #4294967295
 800064c:	2102      	movs	r1, #2
 800064e:	f003 fe65 	bl	800431c <xEventGroupSync>
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	e7f4      	b.n	8000640 <Task2+0x8>
 8000656:	bf00      	nop
 8000658:	20000390 	.word	0x20000390
 800065c:	20000004 	.word	0x20000004

08000660 <Task3>:
		}
	}
}

static void Task3(void *pvParameters)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	EventBits_t uxReturn;

	while(1)
	{
		uxReturn = xEventGroupSync( xEventGroup,
 8000668:	4b0c      	ldr	r3, [pc, #48]	; (800069c <Task3+0x3c>)
 800066a:	6818      	ldr	r0, [r3, #0]
 800066c:	4b0c      	ldr	r3, [pc, #48]	; (80006a0 <Task3+0x40>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	f04f 33ff 	mov.w	r3, #4294967295
 8000674:	2104      	movs	r1, #4
 8000676:	f003 fe51 	bl	800431c <xEventGroupSync>
 800067a:	60f8      	str	r0, [r7, #12]
		                            TASK3_BIT,
		                            uxAllSyncBits,
		                            portMAX_DELAY);

		if((uxReturn & uxAllSyncBits) == uxAllSyncBits)
 800067c:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <Task3+0x40>)
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	401a      	ands	r2, r3
 8000684:	4b06      	ldr	r3, [pc, #24]	; (80006a0 <Task3+0x40>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	429a      	cmp	r2, r3
 800068a:	d1ed      	bne.n	8000668 <Task3+0x8>
		{
			// Do something ...
			printf("Task 3 happened ... Which mean all task happened ... \r\n");
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <Task3+0x44>)
 800068e:	f006 fed9 	bl	8007444 <puts>
			vTaskDelay((TickType_t)150);
 8000692:	2096      	movs	r0, #150	; 0x96
 8000694:	f004 fed4 	bl	8005440 <vTaskDelay>
		uxReturn = xEventGroupSync( xEventGroup,
 8000698:	e7e6      	b.n	8000668 <Task3+0x8>
 800069a:	bf00      	nop
 800069c:	20000390 	.word	0x20000390
 80006a0:	20000004 	.word	0x20000004
 80006a4:	08008150 	.word	0x08008150

080006a8 <SystemClock_Config>:
		}
	}
}

void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b09a      	sub	sp, #104	; 0x68
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0320 	add.w	r3, r7, #32
 80006b2:	2248      	movs	r2, #72	; 0x48
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f006 fda1 	bl	80071fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]
 80006ca:	615a      	str	r2, [r3, #20]
 80006cc:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 80006ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006d2:	68db      	ldr	r3, [r3, #12]
 80006d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80006d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80006dc:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80006de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	f023 0303 	bic.w	r3, r3, #3
 80006e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006f2:	f001 f843 	bl	800177c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ff14 	bl	8000524 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006fc:	4b24      	ldr	r3, [pc, #144]	; (8000790 <SystemClock_Config+0xe8>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000704:	4a22      	ldr	r2, [pc, #136]	; (8000790 <SystemClock_Config+0xe8>)
 8000706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800070a:	6013      	str	r3, [r2, #0]
 800070c:	4b20      	ldr	r3, [pc, #128]	; (8000790 <SystemClock_Config+0xe8>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000714:	603b      	str	r3, [r7, #0]
 8000716:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8000718:	2327      	movs	r3, #39	; 0x27
 800071a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800071c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000720:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000722:	2301      	movs	r3, #1
 8000724:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000726:	f44f 7380 	mov.w	r3, #256	; 0x100
 800072a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800072c:	2301      	movs	r3, #1
 800072e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000730:	2340      	movs	r3, #64	; 0x40
 8000732:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000734:	2300      	movs	r3, #0
 8000736:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000738:	2360      	movs	r3, #96	; 0x60
 800073a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800073c:	2300      	movs	r3, #0
 800073e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000740:	f107 0320 	add.w	r3, r7, #32
 8000744:	4618      	mov	r0, r3
 8000746:	f001 fc0b 	bl	8001f60 <HAL_RCC_OscConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000750:	f000 f8b2 	bl	80008b8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000754:	236f      	movs	r3, #111	; 0x6f
 8000756:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000758:	2302      	movs	r3, #2
 800075a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2101      	movs	r1, #1
 8000774:	4618      	mov	r0, r3
 8000776:	f001 ff67 	bl	8002648 <HAL_RCC_ClockConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000780:	f000 f89a 	bl	80008b8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000784:	f002 fd54 	bl	8003230 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000788:	bf00      	nop
 800078a:	3768      	adds	r7, #104	; 0x68
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	58000400 	.word	0x58000400

08000794 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000798:	4b10      	ldr	r3, [pc, #64]	; (80007dc <MX_USB_PCD_Init+0x48>)
 800079a:	4a11      	ldr	r2, [pc, #68]	; (80007e0 <MX_USB_PCD_Init+0x4c>)
 800079c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007a0:	2208      	movs	r2, #8
 80007a2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80007a4:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007a6:	2202      	movs	r2, #2
 80007a8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007ac:	2202      	movs	r2, #2
 80007ae:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80007bc:	4b07      	ldr	r3, [pc, #28]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80007c8:	4804      	ldr	r0, [pc, #16]	; (80007dc <MX_USB_PCD_Init+0x48>)
 80007ca:	f000 fe35 	bl	8001438 <HAL_PCD_Init>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80007d4:	f000 f870 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000098 	.word	0x20000098
 80007e0:	40006800 	.word	0x40006800

080007e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b086      	sub	sp, #24
 80007e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f8:	2004      	movs	r0, #4
 80007fa:	f7ff fea9 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	2001      	movs	r0, #1
 8000800:	f7ff fea6 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000804:	2002      	movs	r0, #2
 8000806:	f7ff fea3 	bl	8000550 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800080a:	2008      	movs	r0, #8
 800080c:	f7ff fea0 	bl	8000550 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000810:	2200      	movs	r2, #0
 8000812:	2123      	movs	r1, #35	; 0x23
 8000814:	481c      	ldr	r0, [pc, #112]	; (8000888 <MX_GPIO_Init+0xa4>)
 8000816:	f000 fdf7 	bl	8001408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800081a:	2310      	movs	r3, #16
 800081c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800081e:	2300      	movs	r3, #0
 8000820:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	4619      	mov	r1, r3
 800082a:	4818      	ldr	r0, [pc, #96]	; (800088c <MX_GPIO_Init+0xa8>)
 800082c:	f000 fc7c 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8000830:	2323      	movs	r3, #35	; 0x23
 8000832:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000834:	2301      	movs	r3, #1
 8000836:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083c:	2300      	movs	r3, #0
 800083e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4619      	mov	r1, r3
 8000844:	4810      	ldr	r0, [pc, #64]	; (8000888 <MX_GPIO_Init+0xa4>)
 8000846:	f000 fc6f 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 800084a:	2303      	movs	r3, #3
 800084c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800084e:	2300      	movs	r3, #0
 8000850:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	4619      	mov	r1, r3
 800085a:	480d      	ldr	r0, [pc, #52]	; (8000890 <MX_GPIO_Init+0xac>)
 800085c:	f000 fc64 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000860:	23c0      	movs	r3, #192	; 0xc0
 8000862:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000864:	2302      	movs	r3, #2
 8000866:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000868:	2301      	movs	r3, #1
 800086a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086c:	2300      	movs	r3, #0
 800086e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000870:	2307      	movs	r3, #7
 8000872:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	4619      	mov	r1, r3
 8000878:	4803      	ldr	r0, [pc, #12]	; (8000888 <MX_GPIO_Init+0xa4>)
 800087a:	f000 fc55 	bl	8001128 <HAL_GPIO_Init>

}
 800087e:	bf00      	nop
 8000880:	3718      	adds	r7, #24
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	48000400 	.word	0x48000400
 800088c:	48000800 	.word	0x48000800
 8000890:	48000c00 	.word	0x48000c00

08000894 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a04      	ldr	r2, [pc, #16]	; (80008b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d101      	bne.n	80008aa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008a6:	f000 fb33 	bl	8000f10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40012c00 	.word	0x40012c00

080008b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008bc:	b672      	cpsid	i
}
 80008be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <Error_Handler+0x8>

080008c2 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80008c2:	b480      	push	{r7}
 80008c4:	b085      	sub	sp, #20
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4013      	ands	r3, r2
 80008e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008e6:	68fb      	ldr	r3, [r7, #12]
}
 80008e8:	bf00      	nop
 80008ea:	3714      	adds	r7, #20
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80008fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000900:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000902:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4313      	orrs	r3, r2
 800090a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800090c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000910:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4013      	ands	r3, r2
 8000916:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000918:	68fb      	ldr	r3, [r7, #12]
}
 800091a:	bf00      	nop
 800091c:	3714      	adds	r7, #20
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000926:	b480      	push	{r7}
 8000928:	b085      	sub	sp, #20
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800092e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000932:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000934:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4313      	orrs	r3, r2
 800093c:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800093e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000942:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4013      	ands	r3, r2
 8000948:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800094a:	68fb      	ldr	r3, [r7, #12]
}
 800094c:	bf00      	nop
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 800095e:	463b      	mov	r3, r7
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	210f      	movs	r1, #15
 800096a:	f06f 0001 	mvn.w	r0, #1
 800096e:	f000 fbb3 	bl	80010d8 <HAL_NVIC_SetPriority>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8000972:	2300      	movs	r3, #0
 8000974:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8000976:	2300      	movs	r3, #0
 8000978:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 800097a:	463b      	mov	r3, r7
 800097c:	4618      	mov	r0, r3
 800097e:	f000 ff0d 	bl	800179c <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8000982:	f000 ff4d 	bl	8001820 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b09c      	sub	sp, #112	; 0x70
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009a8:	f107 030c 	add.w	r3, r7, #12
 80009ac:	2250      	movs	r2, #80	; 0x50
 80009ae:	2100      	movs	r1, #0
 80009b0:	4618      	mov	r0, r3
 80009b2:	f006 fc24 	bl	80071fe <memset>
  if(huart->Instance==LPUART1)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a16      	ldr	r2, [pc, #88]	; (8000a14 <HAL_UART_MspInit+0x84>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d124      	bne.n	8000a0a <HAL_UART_MspInit+0x7a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80009c0:	2302      	movs	r3, #2
 80009c2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009c8:	f107 030c 	add.w	r3, r7, #12
 80009cc:	4618      	mov	r0, r3
 80009ce:	f002 fab9 	bl	8002f44 <HAL_RCCEx_PeriphCLKConfig>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009d8:	f7ff ff6e 	bl	80008b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80009dc:	2001      	movs	r0, #1
 80009de:	f7ff ffa2 	bl	8000926 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e2:	2001      	movs	r0, #1
 80009e4:	f7ff ff6d 	bl	80008c2 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009e8:	230c      	movs	r3, #12
 80009ea:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80009f8:	2308      	movs	r3, #8
 80009fa:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a00:	4619      	mov	r1, r3
 8000a02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a06:	f000 fb8f 	bl	8001128 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000a0a:	bf00      	nop
 8000a0c:	3770      	adds	r7, #112	; 0x70
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40008000 	.word	0x40008000

08000a18 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b09c      	sub	sp, #112	; 0x70
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
 8000a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a30:	f107 030c 	add.w	r3, r7, #12
 8000a34:	2250      	movs	r2, #80	; 0x50
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f006 fbe0 	bl	80071fe <memset>
  if(hpcd->Instance==USB)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a1f      	ldr	r2, [pc, #124]	; (8000ac0 <HAL_PCD_MspInit+0xa8>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d136      	bne.n	8000ab6 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000a48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a4c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8000a4e:	2318      	movs	r3, #24
 8000a50:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000a52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a56:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8000a58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a5c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000a5e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000a62:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 8000a64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a68:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000a6a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000a6e:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a70:	f107 030c 	add.w	r3, r7, #12
 8000a74:	4618      	mov	r0, r3
 8000a76:	f002 fa65 	bl	8002f44 <HAL_RCCEx_PeriphCLKConfig>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8000a80:	f7ff ff1a 	bl	80008b8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a84:	2001      	movs	r0, #1
 8000a86:	f7ff ff1c 	bl	80008c2 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a8a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a8e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a90:	2302      	movs	r3, #2
 8000a92:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000a9c:	230a      	movs	r3, #10
 8000a9e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aaa:	f000 fb3d 	bl	8001128 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000aae:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000ab2:	f7ff ff1f 	bl	80008f4 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000ab6:	bf00      	nop
 8000ab8:	3770      	adds	r7, #112	; 0x70
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40006800 	.word	0x40006800

08000ac4 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000acc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ad0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ad2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000adc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ae0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
}
 8000aea:	bf00      	nop
 8000aec:	3714      	adds	r7, #20
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
	...

08000af8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08c      	sub	sp, #48	; 0x30
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	2019      	movs	r0, #25
 8000b0e:	f000 fae3 	bl	80010d8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000b12:	2019      	movs	r0, #25
 8000b14:	f000 fafa 	bl	800110c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b18:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000b1c:	f7ff ffd2 	bl	8000ac4 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b20:	f107 0208 	add.w	r2, r7, #8
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	4611      	mov	r1, r2
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f001 ff78 	bl	8002a20 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b30:	f001 ff60 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8000b34:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b38:	4a12      	ldr	r2, [pc, #72]	; (8000b84 <HAL_InitTick+0x8c>)
 8000b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b3e:	0c9b      	lsrs	r3, r3, #18
 8000b40:	3b01      	subs	r3, #1
 8000b42:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b44:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <HAL_InitTick+0x90>)
 8000b46:	4a11      	ldr	r2, [pc, #68]	; (8000b8c <HAL_InitTick+0x94>)
 8000b48:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <HAL_InitTick+0x90>)
 8000b4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b50:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b52:	4a0d      	ldr	r2, [pc, #52]	; (8000b88 <HAL_InitTick+0x90>)
 8000b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b56:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <HAL_InitTick+0x90>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <HAL_InitTick+0x90>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000b64:	4808      	ldr	r0, [pc, #32]	; (8000b88 <HAL_InitTick+0x90>)
 8000b66:	f002 fc7a 	bl	800345e <HAL_TIM_Base_Init>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d104      	bne.n	8000b7a <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000b70:	4805      	ldr	r0, [pc, #20]	; (8000b88 <HAL_InitTick+0x90>)
 8000b72:	f002 fcd5 	bl	8003520 <HAL_TIM_Base_Start_IT>
 8000b76:	4603      	mov	r3, r0
 8000b78:	e000      	b.n	8000b7c <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3730      	adds	r7, #48	; 0x30
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	431bde83 	.word	0x431bde83
 8000b88:	20000394 	.word	0x20000394
 8000b8c:	40012c00 	.word	0x40012c00

08000b90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <NMI_Handler+0x4>

08000b96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b9a:	e7fe      	b.n	8000b9a <HardFault_Handler+0x4>

08000b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <MemManage_Handler+0x4>

08000ba2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba6:	e7fe      	b.n	8000ba6 <BusFault_Handler+0x4>

08000ba8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <UsageFault_Handler+0x4>

08000bae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bc0:	4802      	ldr	r0, [pc, #8]	; (8000bcc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000bc2:	f002 fcfb 	bl	80035bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000394 	.word	0x20000394

08000bd0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]
 8000be0:	e00a      	b.n	8000bf8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000be2:	f3af 8000 	nop.w
 8000be6:	4601      	mov	r1, r0
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	1c5a      	adds	r2, r3, #1
 8000bec:	60ba      	str	r2, [r7, #8]
 8000bee:	b2ca      	uxtb	r2, r1
 8000bf0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	697a      	ldr	r2, [r7, #20]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	dbf0      	blt.n	8000be2 <_read+0x12>
	}

return len;
 8000c00:	687b      	ldr	r3, [r7, #4]
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3718      	adds	r7, #24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b086      	sub	sp, #24
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	60f8      	str	r0, [r7, #12]
 8000c12:	60b9      	str	r1, [r7, #8]
 8000c14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	e009      	b.n	8000c30 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	1c5a      	adds	r2, r3, #1
 8000c20:	60ba      	str	r2, [r7, #8]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f000 f90f 	bl	8000e48 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697a      	ldr	r2, [r7, #20]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	dbf1      	blt.n	8000c1c <_write+0x12>
	}
	return len;
 8000c38:	687b      	ldr	r3, [r7, #4]
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <_close>:

int _close(int file)
{
 8000c42:	b480      	push	{r7}
 8000c44:	b083      	sub	sp, #12
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
	return -1;
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b083      	sub	sp, #12
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
 8000c62:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c6a:	605a      	str	r2, [r3, #4]
	return 0;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <_isatty>:

int _isatty(int file)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	b083      	sub	sp, #12
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
	return 1;
 8000c82:	2301      	movs	r3, #1
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
	return 0;
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3714      	adds	r7, #20
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
	...

08000cac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb4:	4a14      	ldr	r2, [pc, #80]	; (8000d08 <_sbrk+0x5c>)
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <_sbrk+0x60>)
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc0:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d102      	bne.n	8000cce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc8:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <_sbrk+0x64>)
 8000cca:	4a12      	ldr	r2, [pc, #72]	; (8000d14 <_sbrk+0x68>)
 8000ccc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cce:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d207      	bcs.n	8000cec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cdc:	f006 f95e 	bl	8006f9c <__errno>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	220c      	movs	r2, #12
 8000ce4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cea:	e009      	b.n	8000d00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <_sbrk+0x64>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf2:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <_sbrk+0x64>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	4a05      	ldr	r2, [pc, #20]	; (8000d10 <_sbrk+0x64>)
 8000cfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20030000 	.word	0x20030000
 8000d0c:	00000400 	.word	0x00000400
 8000d10:	200003e0 	.word	0x200003e0
 8000d14:	20001e98 	.word	0x20001e98

08000d18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000d1c:	4b24      	ldr	r3, [pc, #144]	; (8000db0 <SystemInit+0x98>)
 8000d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d22:	4a23      	ldr	r2, [pc, #140]	; (8000db0 <SystemInit+0x98>)
 8000d24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000d3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d40:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000d44:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000d50:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <SystemInit+0x9c>)
 8000d52:	4013      	ands	r3, r2
 8000d54:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000d56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d62:	f023 0305 	bic.w	r3, r3, #5
 8000d66:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000d72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d76:	f023 0301 	bic.w	r3, r3, #1
 8000d7a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000d7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d82:	4a0d      	ldr	r2, [pc, #52]	; (8000db8 <SystemInit+0xa0>)
 8000d84:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000d86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	; (8000db8 <SystemInit+0xa0>)
 8000d8c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000d98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d9c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000da2:	2200      	movs	r2, #0
 8000da4:	619a      	str	r2, [r3, #24]
}
 8000da6:	bf00      	nop
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	e000ed00 	.word	0xe000ed00
 8000db4:	faf6fefb 	.word	0xfaf6fefb
 8000db8:	22041000 	.word	0x22041000

08000dbc <LPUART1_UART_TX_Init>:
#include "uart.h"

UART_HandleTypeDef hlpuart1;

void LPUART1_UART_TX_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000dc0:	4b13      	ldr	r3, [pc, #76]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000dc2:	4a14      	ldr	r2, [pc, #80]	; (8000e14 <LPUART1_UART_TX_Init+0x58>)
 8000dc4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000dc6:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000dc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dcc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000dd4:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000dda:	4b0d      	ldr	r3, [pc, #52]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX;
 8000de0:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000de2:	2208      	movs	r2, #8
 8000de4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de6:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000df2:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000df8:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000dfe:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e04:	4802      	ldr	r0, [pc, #8]	; (8000e10 <LPUART1_UART_TX_Init+0x54>)
 8000e06:	f002 fdc3 	bl	8003990 <HAL_UART_Init>
  {
  }
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	200003e4 	.word	0x200003e4
 8000e14:	40008000 	.word	0x40008000

08000e18 <LPUART1_write>:
  {
  }
}

int LPUART1_write(int ch)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	while(!(LPUART1->ISR & 0x0080)){}
 8000e20:	bf00      	nop
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <LPUART1_write+0x2c>)
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d0f9      	beq.n	8000e22 <LPUART1_write+0xa>
	LPUART1->RDR = (ch & 0xFF);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a04      	ldr	r2, [pc, #16]	; (8000e44 <LPUART1_write+0x2c>)
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	6253      	str	r3, [r2, #36]	; 0x24
	return ch;
 8000e36:	687b      	ldr	r3, [r7, #4]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	40008000 	.word	0x40008000

08000e48 <__io_putchar>:
{
	while(!(LPUART1->ISR & 0x0020)) {}
	return LPUART1->RDR;
}

int __io_putchar(int ch) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	LPUART1_write(ch);
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f7ff ffe1 	bl	8000e18 <LPUART1_write>
	return ch;
 8000e56:	687b      	ldr	r3, [r7, #4]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000e60:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e62:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e64:	3304      	adds	r3, #4

08000e66 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e66:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e68:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000e6a:	d3f9      	bcc.n	8000e60 <CopyDataInit>
  bx lr
 8000e6c:	4770      	bx	lr

08000e6e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000e6e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000e70:	3004      	adds	r0, #4

08000e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000e72:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000e74:	d3fb      	bcc.n	8000e6e <FillZerobss>
  bx lr
 8000e76:	4770      	bx	lr

08000e78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e78:	480c      	ldr	r0, [pc, #48]	; (8000eac <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000e7a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e7c:	f7ff ff4c 	bl	8000d18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000e80:	480b      	ldr	r0, [pc, #44]	; (8000eb0 <LoopForever+0x8>)
 8000e82:	490c      	ldr	r1, [pc, #48]	; (8000eb4 <LoopForever+0xc>)
 8000e84:	4a0c      	ldr	r2, [pc, #48]	; (8000eb8 <LoopForever+0x10>)
 8000e86:	2300      	movs	r3, #0
 8000e88:	f7ff ffed 	bl	8000e66 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000e8c:	480b      	ldr	r0, [pc, #44]	; (8000ebc <LoopForever+0x14>)
 8000e8e:	490c      	ldr	r1, [pc, #48]	; (8000ec0 <LoopForever+0x18>)
 8000e90:	2300      	movs	r3, #0
 8000e92:	f7ff ffee 	bl	8000e72 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000e96:	480b      	ldr	r0, [pc, #44]	; (8000ec4 <LoopForever+0x1c>)
 8000e98:	490b      	ldr	r1, [pc, #44]	; (8000ec8 <LoopForever+0x20>)
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	f7ff ffe9 	bl	8000e72 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ea0:	f006 f978 	bl	8007194 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000ea4:	f7ff fb6e 	bl	8000584 <main>

08000ea8 <LoopForever>:

LoopForever:
  b LoopForever
 8000ea8:	e7fe      	b.n	8000ea8 <LoopForever>
 8000eaa:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000eac:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000eb0:	20000004 	.word	0x20000004
 8000eb4:	2000007c 	.word	0x2000007c
 8000eb8:	0800832c 	.word	0x0800832c
  INIT_BSS _sbss, _ebss
 8000ebc:	2000007c 	.word	0x2000007c
 8000ec0:	20001e94 	.word	0x20001e94
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000ec4:	20030000 	.word	0x20030000
 8000ec8:	20030000 	.word	0x20030000

08000ecc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ecc:	e7fe      	b.n	8000ecc <ADC1_IRQHandler>
	...

08000ed0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eda:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <HAL_Init+0x3c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a0b      	ldr	r2, [pc, #44]	; (8000f0c <HAL_Init+0x3c>)
 8000ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee6:	2003      	movs	r0, #3
 8000ee8:	f000 f8eb 	bl	80010c2 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eec:	200f      	movs	r0, #15
 8000eee:	f7ff fe03 	bl	8000af8 <HAL_InitTick>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d002      	beq.n	8000efe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	71fb      	strb	r3, [r7, #7]
 8000efc:	e001      	b.n	8000f02 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000efe:	f7ff fd2b 	bl	8000958 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f02:	79fb      	ldrb	r3, [r7, #7]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	58004000 	.word	0x58004000

08000f10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f14:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <HAL_IncTick+0x20>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <HAL_IncTick+0x24>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4413      	add	r3, r2
 8000f20:	4a04      	ldr	r2, [pc, #16]	; (8000f34 <HAL_IncTick+0x24>)
 8000f22:	6013      	str	r3, [r2, #0]
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000010 	.word	0x20000010
 8000f34:	20000474 	.word	0x20000474

08000f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f3c:	4b03      	ldr	r3, [pc, #12]	; (8000f4c <HAL_GetTick+0x14>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	20000474 	.word	0x20000474

08000f50 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <HAL_GetTickPrio+0x14>)
 8000f56:	681b      	ldr	r3, [r3, #0]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	2000000c 	.word	0x2000000c

08000f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <__NVIC_SetPriorityGrouping+0x44>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f84:	4013      	ands	r3, r2
 8000f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f9a:	4a04      	ldr	r2, [pc, #16]	; (8000fac <__NVIC_SetPriorityGrouping+0x44>)
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	60d3      	str	r3, [r2, #12]
}
 8000fa0:	bf00      	nop
 8000fa2:	3714      	adds	r7, #20
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	f003 0307 	and.w	r3, r3, #7
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	db0b      	blt.n	8000ff6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	f003 021f 	and.w	r2, r3, #31
 8000fe4:	4907      	ldr	r1, [pc, #28]	; (8001004 <__NVIC_EnableIRQ+0x38>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	2001      	movs	r0, #1
 8000fee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	2b00      	cmp	r3, #0
 800101a:	db0a      	blt.n	8001032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	b2da      	uxtb	r2, r3
 8001020:	490c      	ldr	r1, [pc, #48]	; (8001054 <__NVIC_SetPriority+0x4c>)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	0112      	lsls	r2, r2, #4
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	440b      	add	r3, r1
 800102c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001030:	e00a      	b.n	8001048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4908      	ldr	r1, [pc, #32]	; (8001058 <__NVIC_SetPriority+0x50>)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	f003 030f 	and.w	r3, r3, #15
 800103e:	3b04      	subs	r3, #4
 8001040:	0112      	lsls	r2, r2, #4
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	440b      	add	r3, r1
 8001046:	761a      	strb	r2, [r3, #24]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	; 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f1c3 0307 	rsb	r3, r3, #7
 8001076:	2b04      	cmp	r3, #4
 8001078:	bf28      	it	cs
 800107a:	2304      	movcs	r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3304      	adds	r3, #4
 8001082:	2b06      	cmp	r3, #6
 8001084:	d902      	bls.n	800108c <NVIC_EncodePriority+0x30>
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3b03      	subs	r3, #3
 800108a:	e000      	b.n	800108e <NVIC_EncodePriority+0x32>
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	f04f 32ff 	mov.w	r2, #4294967295
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43da      	mvns	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	401a      	ands	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	43d9      	mvns	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4313      	orrs	r3, r2
         );
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	; 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ff4c 	bl	8000f68 <__NVIC_SetPriorityGrouping>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
 80010e4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010e6:	f7ff ff63 	bl	8000fb0 <__NVIC_GetPriorityGrouping>
 80010ea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	68b9      	ldr	r1, [r7, #8]
 80010f0:	6978      	ldr	r0, [r7, #20]
 80010f2:	f7ff ffb3 	bl	800105c <NVIC_EncodePriority>
 80010f6:	4602      	mov	r2, r0
 80010f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010fc:	4611      	mov	r1, r2
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff ff82 	bl	8001008 <__NVIC_SetPriority>
}
 8001104:	bf00      	nop
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ff56 	bl	8000fcc <__NVIC_EnableIRQ>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001128:	b480      	push	{r7}
 800112a:	b087      	sub	sp, #28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001136:	e14c      	b.n	80013d2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	2101      	movs	r1, #1
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	fa01 f303 	lsl.w	r3, r1, r3
 8001144:	4013      	ands	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	f000 813e 	beq.w	80013cc <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0303 	and.w	r3, r3, #3
 8001158:	2b01      	cmp	r3, #1
 800115a:	d005      	beq.n	8001168 <HAL_GPIO_Init+0x40>
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 0303 	and.w	r3, r3, #3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d130      	bne.n	80011ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	68da      	ldr	r2, [r3, #12]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	4313      	orrs	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800119e:	2201      	movs	r2, #1
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	091b      	lsrs	r3, r3, #4
 80011b4:	f003 0201 	and.w	r2, r3, #1
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d017      	beq.n	8001206 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	4013      	ands	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	2b02      	cmp	r3, #2
 8001210:	d123      	bne.n	800125a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	08da      	lsrs	r2, r3, #3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3208      	adds	r2, #8
 800121a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800121e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	220f      	movs	r2, #15
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	4013      	ands	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	691a      	ldr	r2, [r3, #16]
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	08da      	lsrs	r2, r3, #3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3208      	adds	r2, #8
 8001254:	6939      	ldr	r1, [r7, #16]
 8001256:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	2203      	movs	r2, #3
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	43db      	mvns	r3, r3
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f003 0203 	and.w	r2, r3, #3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001296:	2b00      	cmp	r3, #0
 8001298:	f000 8098 	beq.w	80013cc <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800129c:	4a54      	ldr	r2, [pc, #336]	; (80013f0 <HAL_GPIO_Init+0x2c8>)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	3302      	adds	r3, #2
 80012a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	f003 0303 	and.w	r3, r3, #3
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	220f      	movs	r2, #15
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	43db      	mvns	r3, r3
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012c6:	d019      	beq.n	80012fc <HAL_GPIO_Init+0x1d4>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a4a      	ldr	r2, [pc, #296]	; (80013f4 <HAL_GPIO_Init+0x2cc>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d013      	beq.n	80012f8 <HAL_GPIO_Init+0x1d0>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a49      	ldr	r2, [pc, #292]	; (80013f8 <HAL_GPIO_Init+0x2d0>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d00d      	beq.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a48      	ldr	r2, [pc, #288]	; (80013fc <HAL_GPIO_Init+0x2d4>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d007      	beq.n	80012f0 <HAL_GPIO_Init+0x1c8>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4a47      	ldr	r2, [pc, #284]	; (8001400 <HAL_GPIO_Init+0x2d8>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d101      	bne.n	80012ec <HAL_GPIO_Init+0x1c4>
 80012e8:	2304      	movs	r3, #4
 80012ea:	e008      	b.n	80012fe <HAL_GPIO_Init+0x1d6>
 80012ec:	2307      	movs	r3, #7
 80012ee:	e006      	b.n	80012fe <HAL_GPIO_Init+0x1d6>
 80012f0:	2303      	movs	r3, #3
 80012f2:	e004      	b.n	80012fe <HAL_GPIO_Init+0x1d6>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e002      	b.n	80012fe <HAL_GPIO_Init+0x1d6>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <HAL_GPIO_Init+0x1d6>
 80012fc:	2300      	movs	r3, #0
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	f002 0203 	and.w	r2, r2, #3
 8001304:	0092      	lsls	r2, r2, #2
 8001306:	4093      	lsls	r3, r2
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800130e:	4938      	ldr	r1, [pc, #224]	; (80013f0 <HAL_GPIO_Init+0x2c8>)
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	089b      	lsrs	r3, r3, #2
 8001314:	3302      	adds	r3, #2
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800131c:	4b39      	ldr	r3, [pc, #228]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	43db      	mvns	r3, r3
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4313      	orrs	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001340:	4a30      	ldr	r2, [pc, #192]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001346:	4b2f      	ldr	r3, [pc, #188]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	43db      	mvns	r3, r3
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4313      	orrs	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800136a:	4a26      	ldr	r2, [pc, #152]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001370:	4b24      	ldr	r3, [pc, #144]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 8001372:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	43db      	mvns	r3, r3
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	4013      	ands	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4313      	orrs	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001396:	4a1b      	ldr	r2, [pc, #108]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800139e:	4b19      	ldr	r3, [pc, #100]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 80013a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80013a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	43db      	mvns	r3, r3
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	4013      	ands	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d003      	beq.n	80013c4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80013bc:	693a      	ldr	r2, [r7, #16]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013c4:	4a0f      	ldr	r2, [pc, #60]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	3301      	adds	r3, #1
 80013d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	fa22 f303 	lsr.w	r3, r2, r3
 80013dc:	2b00      	cmp	r3, #0
 80013de:	f47f aeab 	bne.w	8001138 <HAL_GPIO_Init+0x10>
  }
}
 80013e2:	bf00      	nop
 80013e4:	bf00      	nop
 80013e6:	371c      	adds	r7, #28
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	40010000 	.word	0x40010000
 80013f4:	48000400 	.word	0x48000400
 80013f8:	48000800 	.word	0x48000800
 80013fc:	48000c00 	.word	0x48000c00
 8001400:	48001000 	.word	0x48001000
 8001404:	58000800 	.word	0x58000800

08001408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
 8001414:	4613      	mov	r3, r2
 8001416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001418:	787b      	ldrb	r3, [r7, #1]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d003      	beq.n	8001426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800141e:	887a      	ldrh	r2, [r7, #2]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001424:	e002      	b.n	800142c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143a:	b08b      	sub	sp, #44	; 0x2c
 800143c:	af06      	add	r7, sp, #24
 800143e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d101      	bne.n	800144a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e0dd      	b.n	8001606 <HAL_PCD_Init+0x1ce>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d106      	bne.n	8001464 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff fada 	bl	8000a18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2203      	movs	r2, #3
 8001468:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* DMA Not supported for FS instance, Force to Zero */
  hpcd->Init.dma_enable = 0U;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f002 feb5 	bl	80041e6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800147c:	2300      	movs	r3, #0
 800147e:	73fb      	strb	r3, [r7, #15]
 8001480:	e04d      	b.n	800151e <HAL_PCD_Init+0xe6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	6879      	ldr	r1, [r7, #4]
 8001486:	1c5a      	adds	r2, r3, #1
 8001488:	4613      	mov	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	440b      	add	r3, r1
 8001492:	3305      	adds	r3, #5
 8001494:	2201      	movs	r2, #1
 8001496:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001498:	7bfb      	ldrb	r3, [r7, #15]
 800149a:	6879      	ldr	r1, [r7, #4]
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	4613      	mov	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	440b      	add	r3, r1
 80014a8:	3304      	adds	r3, #4
 80014aa:	7bfa      	ldrb	r2, [r7, #15]
 80014ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014ae:	7bfa      	ldrb	r2, [r7, #15]
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	b298      	uxth	r0, r3
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	440b      	add	r3, r1
 80014c0:	333a      	adds	r3, #58	; 0x3a
 80014c2:	4602      	mov	r2, r0
 80014c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	6879      	ldr	r1, [r7, #4]
 80014ca:	1c5a      	adds	r2, r3, #1
 80014cc:	4613      	mov	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	440b      	add	r3, r1
 80014d6:	3307      	adds	r3, #7
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014dc:	7bfa      	ldrb	r2, [r7, #15]
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	440b      	add	r3, r1
 80014ea:	333c      	adds	r3, #60	; 0x3c
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014f0:	7bfa      	ldrb	r2, [r7, #15]
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	4613      	mov	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	440b      	add	r3, r1
 80014fe:	3340      	adds	r3, #64	; 0x40
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001504:	7bfa      	ldrb	r2, [r7, #15]
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	440b      	add	r3, r1
 8001512:	3344      	adds	r3, #68	; 0x44
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	3301      	adds	r3, #1
 800151c:	73fb      	strb	r3, [r7, #15]
 800151e:	7bfa      	ldrb	r2, [r7, #15]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	d3ac      	bcc.n	8001482 <HAL_PCD_Init+0x4a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001528:	2300      	movs	r3, #0
 800152a:	73fb      	strb	r3, [r7, #15]
 800152c:	e044      	b.n	80015b8 <HAL_PCD_Init+0x180>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800152e:	7bfa      	ldrb	r2, [r7, #15]
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	440b      	add	r3, r1
 800153c:	f203 136d 	addw	r3, r3, #365	; 0x16d
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001544:	7bfa      	ldrb	r2, [r7, #15]
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	440b      	add	r3, r1
 8001552:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8001556:	7bfa      	ldrb	r2, [r7, #15]
 8001558:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800155a:	7bfa      	ldrb	r2, [r7, #15]
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	4613      	mov	r3, r2
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	00db      	lsls	r3, r3, #3
 8001566:	440b      	add	r3, r1
 8001568:	f203 136f 	addw	r3, r3, #367	; 0x16f
 800156c:	2200      	movs	r2, #0
 800156e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001570:	7bfa      	ldrb	r2, [r7, #15]
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	4613      	mov	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	440b      	add	r3, r1
 800157e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001586:	7bfa      	ldrb	r2, [r7, #15]
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	00db      	lsls	r3, r3, #3
 8001592:	440b      	add	r3, r1
 8001594:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800159c:	7bfa      	ldrb	r2, [r7, #15]
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	440b      	add	r3, r1
 80015aa:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	3301      	adds	r3, #1
 80015b6:	73fb      	strb	r3, [r7, #15]
 80015b8:	7bfa      	ldrb	r2, [r7, #15]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d3b5      	bcc.n	800152e <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	603b      	str	r3, [r7, #0]
 80015c8:	687e      	ldr	r6, [r7, #4]
 80015ca:	466d      	mov	r5, sp
 80015cc:	f106 0410 	add.w	r4, r6, #16
 80015d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80015dc:	1d33      	adds	r3, r6, #4
 80015de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015e0:	6838      	ldr	r0, [r7, #0]
 80015e2:	f002 fe1b 	bl	800421c <USB_DevInit>

  hpcd->USB_Address = 0U;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2201      	movs	r2, #1
 80015f2:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d102      	bne.n	8001604 <HAL_PCD_Init+0x1cc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f000 f805 	bl	800160e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800160e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800160e:	b480      	push	{r7}
 8001610:	b085      	sub	sp, #20
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001632:	b29b      	uxth	r3, r3
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	b29a      	uxth	r2, r3
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001646:	b29b      	uxth	r3, r3
 8001648:	f043 0302 	orr.w	r3, r3, #2
 800164c:	b29a      	uxth	r2, r3
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
	...

08001664 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800166c:	4b06      	ldr	r3, [pc, #24]	; (8001688 <LL_EXTI_EnableIT_0_31+0x24>)
 800166e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001672:	4905      	ldr	r1, [pc, #20]	; (8001688 <LL_EXTI_EnableIT_0_31+0x24>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4313      	orrs	r3, r2
 8001678:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	58000800 	.word	0x58000800

0800168c <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001694:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <LL_EXTI_DisableIT_0_31+0x28>)
 8001696:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	43db      	mvns	r3, r3
 800169e:	4905      	ldr	r1, [pc, #20]	; (80016b4 <LL_EXTI_DisableIT_0_31+0x28>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	58000800 	.word	0x58000800

080016b8 <LL_C2_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 80016c0:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80016c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	43db      	mvns	r3, r3
 80016ca:	4905      	ldr	r1, [pc, #20]	; (80016e0 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 80016cc:	4013      	ands	r3, r2
 80016ce:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	58000800 	.word	0x58000800

080016e4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80016ec:	4b05      	ldr	r3, [pc, #20]	; (8001704 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4904      	ldr	r1, [pc, #16]	; (8001704 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	600b      	str	r3, [r1, #0]

}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	58000800 	.word	0x58000800

08001708 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001710:	4b06      	ldr	r3, [pc, #24]	; (800172c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	43db      	mvns	r3, r3
 8001718:	4904      	ldr	r1, [pc, #16]	; (800172c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800171a:	4013      	ands	r3, r2
 800171c:	600b      	str	r3, [r1, #0]

}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	58000800 	.word	0x58000800

08001730 <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800173a:	685a      	ldr	r2, [r3, #4]
 800173c:	4904      	ldr	r1, [pc, #16]	; (8001750 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4313      	orrs	r3, r2
 8001742:	604b      	str	r3, [r1, #4]
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	58000800 	.word	0x58000800

08001754 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800175e:	685a      	ldr	r2, [r3, #4]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	43db      	mvns	r3, r3
 8001764:	4904      	ldr	r1, [pc, #16]	; (8001778 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001766:	4013      	ands	r3, r2
 8001768:	604b      	str	r3, [r1, #4]
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	58000800 	.word	0x58000800

0800177c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a04      	ldr	r2, [pc, #16]	; (8001798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800178a:	6013      	str	r3, [r2, #0]
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	58000400 	.word	0x58000400

0800179c <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <HAL_PWR_ConfigPVD+0x80>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f023 020e 	bic.w	r2, r3, #14
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	491a      	ldr	r1, [pc, #104]	; (800181c <HAL_PWR_ConfigPVD+0x80>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	604b      	str	r3, [r1, #4]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  
  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 80017b6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017ba:	f7ff ff67 	bl	800168c <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 80017be:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017c2:	f7ff ff79 	bl	80016b8 <LL_C2_EXTI_DisableIT_0_31>
    
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 80017c6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017ca:	f7ff ffc3 	bl	8001754 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 80017ce:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017d2:	f7ff ff99 	bl	8001708 <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80017e2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017e6:	f7ff ff3d 	bl	8001664 <LL_EXTI_EnableIT_0_31>
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80017f6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017fa:	f7ff ff73 	bl	80016e4 <LL_EXTI_EnableRisingTrig_0_31>
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d003      	beq.n	8001812 <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 800180a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800180e:	f7ff ff8f 	bl	8001730 <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	58000400 	.word	0x58000400

08001820 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8001824:	4b05      	ldr	r3, [pc, #20]	; (800183c <HAL_PWR_EnablePVD+0x1c>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	4a04      	ldr	r2, [pc, #16]	; (800183c <HAL_PWR_EnablePVD+0x1c>)
 800182a:	f043 0301 	orr.w	r3, r3, #1
 800182e:	6053      	str	r3, [r2, #4]
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	58000400 	.word	0x58000400

08001840 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001844:	4b04      	ldr	r3, [pc, #16]	; (8001858 <HAL_PWREx_GetVoltageRange+0x18>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800184c:	4618      	mov	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	58000400 	.word	0x58000400

0800185c <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001860:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800186a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800186e:	d101      	bne.n	8001874 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001884:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800188e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001892:	6013      	str	r3, [r2, #0]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80018a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
}
 80018b2:	bf00      	nop
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80018c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80018ce:	d101      	bne.n	80018d4 <LL_RCC_HSE_IsReady+0x18>
 80018d0:	2301      	movs	r3, #1
 80018d2:	e000      	b.n	80018d6 <LL_RCC_HSE_IsReady+0x1a>
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80018e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f2:	6013      	str	r3, [r2, #0]
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001902:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800190c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001910:	6013      	str	r3, [r2, #0]
}
 8001912:	bf00      	nop
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001920:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800192a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800192e:	d101      	bne.n	8001934 <LL_RCC_HSI_IsReady+0x18>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <LL_RCC_HSI_IsReady+0x1a>
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001948:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	061b      	lsls	r3, r3, #24
 8001956:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800195a:	4313      	orrs	r3, r2
 800195c:	604b      	str	r3, [r1, #4]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800196e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001972:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001976:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001982:	bf00      	nop
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001990:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001998:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800199c:	f023 0301 	bic.w	r3, r3, #1
 80019a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80019b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d101      	bne.n	80019c6 <LL_RCC_HSI48_IsReady+0x18>
 80019c2:	2301      	movs	r3, #1
 80019c4:	e000      	b.n	80019c8 <LL_RCC_HSI48_IsReady+0x1a>
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80019d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019e2:	f043 0301 	orr.w	r3, r3, #1
 80019e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80019ea:	bf00      	nop
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80019f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a04:	f023 0301 	bic.w	r3, r3, #1
 8001a08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a48:	f023 0304 	bic.w	r3, r3, #4
 8001a4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001a5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d101      	bne.n	8001a72 <LL_RCC_LSE_IsReady+0x18>
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e000      	b.n	8001a74 <LL_RCC_LSE_IsReady+0x1a>
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001a82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001aa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001aac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ab0:	f023 0301 	bic.w	r3, r3, #1
 8001ab4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001ac6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d101      	bne.n	8001ada <LL_RCC_LSI1_IsReady+0x18>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e000      	b.n	8001adc <LL_RCC_LSI1_IsReady+0x1a>
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001aea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001af2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b18:	f023 0304 	bic.w	r3, r3, #4
 8001b1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001b2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b36:	f003 0308 	and.w	r3, r3, #8
 8001b3a:	2b08      	cmp	r3, #8
 8001b3c:	d101      	bne.n	8001b42 <LL_RCC_LSI2_IsReady+0x18>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e000      	b.n	8001b44 <LL_RCC_LSI2_IsReady+0x1a>
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001b56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b5e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	021b      	lsls	r3, r3, #8
 8001b66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001b80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	6013      	str	r3, [r2, #0]
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ba8:	f023 0301 	bic.w	r3, r3, #1
 8001bac:	6013      	str	r3, [r2, #0]
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001bbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d101      	bne.n	8001bce <LL_RCC_MSI_IsReady+0x16>
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e000      	b.n	8001bd0 <LL_RCC_MSI_IsReady+0x18>
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	600b      	str	r3, [r1, #0]
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	b083      	sub	sp, #12
 8001c06:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c12:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2bb0      	cmp	r3, #176	; 0xb0
 8001c18:	d901      	bls.n	8001c1e <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001c1a:	23b0      	movs	r3, #176	; 0xb0
 8001c1c:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001c1e:	687b      	ldr	r3, [r7, #4]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001c34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	021b      	lsls	r3, r3, #8
 8001c42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c46:	4313      	orrs	r3, r2
 8001c48:	604b      	str	r3, [r1, #4]
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001c5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f023 0203 	bic.w	r2, r3, #3
 8001c68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	608b      	str	r3, [r1, #8]
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 030c 	and.w	r3, r3, #12
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001c9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ca8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	608b      	str	r3, [r1, #8]
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001cc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cf6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001cfa:	f023 020f 	bic.w	r2, r3, #15
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	091b      	lsrs	r3, r3, #4
 8001d02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d06:	4313      	orrs	r3, r2
 8001d08:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001d20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	608b      	str	r3, [r1, #8]
}
 8001d34:	bf00      	nop
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001d48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	608b      	str	r3, [r1, #8]
}
 8001d5c:	bf00      	nop
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001d6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8001d84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d88:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001d8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001da6:	011b      	lsls	r3, r3, #4
 8001da8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001db6:	b480      	push	{r7}
 8001db8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001dd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001df4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001df8:	6013      	str	r3, [r2, #0]
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e16:	6013      	str	r3, [r2, #0]
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001e26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e34:	d101      	bne.n	8001e3a <LL_RCC_PLL_IsReady+0x18>
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <LL_RCC_PLL_IsReady+0x1a>
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001e4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	0a1b      	lsrs	r3, r3, #8
 8001e52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	f003 0303 	and.w	r3, r3, #3
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001eac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eba:	d101      	bne.n	8001ec0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e000      	b.n	8001ec2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001ed0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ed4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001edc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ee0:	d101      	bne.n	8001ee6 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e000      	b.n	8001ee8 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001ef6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001efa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f06:	d101      	bne.n	8001f0c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e000      	b.n	8001f0e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f2a:	d101      	bne.n	8001f30 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e000      	b.n	8001f32 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001f4e:	d101      	bne.n	8001f54 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001f50:	2301      	movs	r3, #1
 8001f52:	e000      	b.n	8001f56 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f60:	b590      	push	{r4, r7, lr}
 8001f62:	b08d      	sub	sp, #52	; 0x34
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e363      	b.n	800263a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0320 	and.w	r3, r3, #32
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f000 808d 	beq.w	800209a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f80:	f7ff fe7d 	bl	8001c7e <LL_RCC_GetSysClkSource>
 8001f84:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f86:	f7ff ff83 	bl	8001e90 <LL_RCC_PLL_GetMainSource>
 8001f8a:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d005      	beq.n	8001f9e <HAL_RCC_OscConfig+0x3e>
 8001f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f94:	2b0c      	cmp	r3, #12
 8001f96:	d147      	bne.n	8002028 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d144      	bne.n	8002028 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e347      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001fae:	f7ff fe28 	bl	8001c02 <LL_RCC_MSI_GetRange>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	429c      	cmp	r4, r3
 8001fb6:	d914      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fd61 	bl	8002a84 <RCC_SetFlashLatencyFromMSIRange>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e336      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff fe02 	bl	8001bda <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff fe26 	bl	8001c2c <LL_RCC_MSI_SetCalibTrimming>
 8001fe0:	e013      	b.n	800200a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fdf7 	bl	8001bda <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fe1b 	bl	8001c2c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 fd42 	bl	8002a84 <RCC_SetFlashLatencyFromMSIRange>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e317      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800200a:	f000 fcc9 	bl	80029a0 <HAL_RCC_GetHCLKFreq>
 800200e:	4603      	mov	r3, r0
 8002010:	4aa4      	ldr	r2, [pc, #656]	; (80022a4 <HAL_RCC_OscConfig+0x344>)
 8002012:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002014:	4ba4      	ldr	r3, [pc, #656]	; (80022a8 <HAL_RCC_OscConfig+0x348>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f7fe fd6d 	bl	8000af8 <HAL_InitTick>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d039      	beq.n	8002098 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e308      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d01e      	beq.n	800206e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002030:	f7ff fda4 	bl	8001b7c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002034:	f7fe ff80 	bl	8000f38 <HAL_GetTick>
 8002038:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800203c:	f7fe ff7c 	bl	8000f38 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e2f5      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800204e:	f7ff fdb3 	bl	8001bb8 <LL_RCC_MSI_IsReady>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0f1      	beq.n	800203c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff fdbc 	bl	8001bda <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff fde0 	bl	8001c2c <LL_RCC_MSI_SetCalibTrimming>
 800206c:	e015      	b.n	800209a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800206e:	f7ff fd94 	bl	8001b9a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002072:	f7fe ff61 	bl	8000f38 <HAL_GetTick>
 8002076:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800207a:	f7fe ff5d 	bl	8000f38 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e2d6      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800208c:	f7ff fd94 	bl	8001bb8 <LL_RCC_MSI_IsReady>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1f1      	bne.n	800207a <HAL_RCC_OscConfig+0x11a>
 8002096:	e000      	b.n	800209a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002098:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d047      	beq.n	8002136 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020a6:	f7ff fdea 	bl	8001c7e <LL_RCC_GetSysClkSource>
 80020aa:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020ac:	f7ff fef0 	bl	8001e90 <LL_RCC_PLL_GetMainSource>
 80020b0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80020b2:	6a3b      	ldr	r3, [r7, #32]
 80020b4:	2b08      	cmp	r3, #8
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_OscConfig+0x164>
 80020b8:	6a3b      	ldr	r3, [r7, #32]
 80020ba:	2b0c      	cmp	r3, #12
 80020bc:	d108      	bne.n	80020d0 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	2b03      	cmp	r3, #3
 80020c2:	d105      	bne.n	80020d0 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d134      	bne.n	8002136 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e2b4      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020d8:	d102      	bne.n	80020e0 <HAL_RCC_OscConfig+0x180>
 80020da:	f7ff fbd1 	bl	8001880 <LL_RCC_HSE_Enable>
 80020de:	e001      	b.n	80020e4 <HAL_RCC_OscConfig+0x184>
 80020e0:	f7ff fbdd 	bl	800189e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d012      	beq.n	8002112 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ec:	f7fe ff24 	bl	8000f38 <HAL_GetTick>
 80020f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80020f2:	e008      	b.n	8002106 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f4:	f7fe ff20 	bl	8000f38 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	2b64      	cmp	r3, #100	; 0x64
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e299      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002106:	f7ff fbd9 	bl	80018bc <LL_RCC_HSE_IsReady>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0f1      	beq.n	80020f4 <HAL_RCC_OscConfig+0x194>
 8002110:	e011      	b.n	8002136 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002112:	f7fe ff11 	bl	8000f38 <HAL_GetTick>
 8002116:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800211a:	f7fe ff0d 	bl	8000f38 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b64      	cmp	r3, #100	; 0x64
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e286      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800212c:	f7ff fbc6 	bl	80018bc <LL_RCC_HSE_IsReady>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f1      	bne.n	800211a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d04c      	beq.n	80021dc <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002142:	f7ff fd9c 	bl	8001c7e <LL_RCC_GetSysClkSource>
 8002146:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002148:	f7ff fea2 	bl	8001e90 <LL_RCC_PLL_GetMainSource>
 800214c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	2b04      	cmp	r3, #4
 8002152:	d005      	beq.n	8002160 <HAL_RCC_OscConfig+0x200>
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	2b0c      	cmp	r3, #12
 8002158:	d10e      	bne.n	8002178 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	2b02      	cmp	r3, #2
 800215e:	d10b      	bne.n	8002178 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e266      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fbe5 	bl	8001940 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002176:	e031      	b.n	80021dc <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d019      	beq.n	80021b4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002180:	f7ff fbae 	bl	80018e0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002184:	f7fe fed8 	bl	8000f38 <HAL_GetTick>
 8002188:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218c:	f7fe fed4 	bl	8000f38 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e24d      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800219e:	f7ff fbbd 	bl	800191c <LL_RCC_HSI_IsReady>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d0f1      	beq.n	800218c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	691b      	ldr	r3, [r3, #16]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fbc7 	bl	8001940 <LL_RCC_HSI_SetCalibTrimming>
 80021b2:	e013      	b.n	80021dc <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021b4:	f7ff fba3 	bl	80018fe <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b8:	f7fe febe 	bl	8000f38 <HAL_GetTick>
 80021bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c0:	f7fe feba 	bl	8000f38 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e233      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80021d2:	f7ff fba3 	bl	800191c <LL_RCC_HSI_IsReady>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d1f1      	bne.n	80021c0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d106      	bne.n	80021f6 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 80a3 	beq.w	800233c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d076      	beq.n	80022ec <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0310 	and.w	r3, r3, #16
 8002206:	2b00      	cmp	r3, #0
 8002208:	d046      	beq.n	8002298 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800220a:	f7ff fc5a 	bl	8001ac2 <LL_RCC_LSI1_IsReady>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d113      	bne.n	800223c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002214:	f7ff fc33 	bl	8001a7e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002218:	f7fe fe8e 	bl	8000f38 <HAL_GetTick>
 800221c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002220:	f7fe fe8a 	bl	8000f38 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e203      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002232:	f7ff fc46 	bl	8001ac2 <LL_RCC_LSI1_IsReady>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d0f1      	beq.n	8002220 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800223c:	f7ff fc53 	bl	8001ae6 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002240:	f7fe fe7a 	bl	8000f38 <HAL_GetTick>
 8002244:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002248:	f7fe fe76 	bl	8000f38 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b03      	cmp	r3, #3
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e1ef      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800225a:	f7ff fc66 	bl	8001b2a <LL_RCC_LSI2_IsReady>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0f1      	beq.n	8002248 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	699b      	ldr	r3, [r3, #24]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fc70 	bl	8001b4e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800226e:	f7ff fc17 	bl	8001aa0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002272:	f7fe fe61 	bl	8000f38 <HAL_GetTick>
 8002276:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800227a:	f7fe fe5d 	bl	8000f38 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e1d6      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800228c:	f7ff fc19 	bl	8001ac2 <LL_RCC_LSI1_IsReady>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f1      	bne.n	800227a <HAL_RCC_OscConfig+0x31a>
 8002296:	e051      	b.n	800233c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002298:	f7ff fbf1 	bl	8001a7e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800229c:	f7fe fe4c 	bl	8000f38 <HAL_GetTick>
 80022a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80022a2:	e00c      	b.n	80022be <HAL_RCC_OscConfig+0x35e>
 80022a4:	20000008 	.word	0x20000008
 80022a8:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80022ac:	f7fe fe44 	bl	8000f38 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e1bd      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80022be:	f7ff fc00 	bl	8001ac2 <LL_RCC_LSI1_IsReady>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d0f1      	beq.n	80022ac <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80022c8:	f7ff fc1e 	bl	8001b08 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80022ce:	f7fe fe33 	bl	8000f38 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b03      	cmp	r3, #3
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e1ac      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80022e0:	f7ff fc23 	bl	8001b2a <LL_RCC_LSI2_IsReady>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1f1      	bne.n	80022ce <HAL_RCC_OscConfig+0x36e>
 80022ea:	e027      	b.n	800233c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80022ec:	f7ff fc0c 	bl	8001b08 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f0:	f7fe fe22 	bl	8000f38 <HAL_GetTick>
 80022f4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80022f8:	f7fe fe1e 	bl	8000f38 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b03      	cmp	r3, #3
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e197      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800230a:	f7ff fc0e 	bl	8001b2a <LL_RCC_LSI2_IsReady>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d1f1      	bne.n	80022f8 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002314:	f7ff fbc4 	bl	8001aa0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002318:	f7fe fe0e 	bl	8000f38 <HAL_GetTick>
 800231c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002320:	f7fe fe0a 	bl	8000f38 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e183      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002332:	f7ff fbc6 	bl	8001ac2 <LL_RCC_LSI1_IsReady>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1f1      	bne.n	8002320 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d05b      	beq.n	8002400 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002348:	4ba7      	ldr	r3, [pc, #668]	; (80025e8 <HAL_RCC_OscConfig+0x688>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002350:	2b00      	cmp	r3, #0
 8002352:	d114      	bne.n	800237e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002354:	f7ff fa12 	bl	800177c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002358:	f7fe fdee 	bl	8000f38 <HAL_GetTick>
 800235c:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002360:	f7fe fdea 	bl	8000f38 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e163      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002372:	4b9d      	ldr	r3, [pc, #628]	; (80025e8 <HAL_RCC_OscConfig+0x688>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800237a:	2b00      	cmp	r3, #0
 800237c:	d0f0      	beq.n	8002360 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d102      	bne.n	800238c <HAL_RCC_OscConfig+0x42c>
 8002386:	f7ff fb24 	bl	80019d2 <LL_RCC_LSE_Enable>
 800238a:	e00c      	b.n	80023a6 <HAL_RCC_OscConfig+0x446>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2b05      	cmp	r3, #5
 8002392:	d104      	bne.n	800239e <HAL_RCC_OscConfig+0x43e>
 8002394:	f7ff fb3f 	bl	8001a16 <LL_RCC_LSE_EnableBypass>
 8002398:	f7ff fb1b 	bl	80019d2 <LL_RCC_LSE_Enable>
 800239c:	e003      	b.n	80023a6 <HAL_RCC_OscConfig+0x446>
 800239e:	f7ff fb29 	bl	80019f4 <LL_RCC_LSE_Disable>
 80023a2:	f7ff fb49 	bl	8001a38 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d014      	beq.n	80023d8 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ae:	f7fe fdc3 	bl	8000f38 <HAL_GetTick>
 80023b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80023b4:	e00a      	b.n	80023cc <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b6:	f7fe fdbf 	bl	8000f38 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e136      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80023cc:	f7ff fb45 	bl	8001a5a <LL_RCC_LSE_IsReady>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0ef      	beq.n	80023b6 <HAL_RCC_OscConfig+0x456>
 80023d6:	e013      	b.n	8002400 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d8:	f7fe fdae 	bl	8000f38 <HAL_GetTick>
 80023dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80023de:	e00a      	b.n	80023f6 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023e0:	f7fe fdaa 	bl	8000f38 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e121      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80023f6:	f7ff fb30 	bl	8001a5a <LL_RCC_LSE_IsReady>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1ef      	bne.n	80023e0 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002408:	2b00      	cmp	r3, #0
 800240a:	d02c      	beq.n	8002466 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002410:	2b00      	cmp	r3, #0
 8002412:	d014      	beq.n	800243e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002414:	f7ff faa9 	bl	800196a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002418:	f7fe fd8e 	bl	8000f38 <HAL_GetTick>
 800241c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002420:	f7fe fd8a 	bl	8000f38 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e103      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002432:	f7ff fabc 	bl	80019ae <LL_RCC_HSI48_IsReady>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0f1      	beq.n	8002420 <HAL_RCC_OscConfig+0x4c0>
 800243c:	e013      	b.n	8002466 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800243e:	f7ff faa5 	bl	800198c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002442:	f7fe fd79 	bl	8000f38 <HAL_GetTick>
 8002446:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002448:	e008      	b.n	800245c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800244a:	f7fe fd75 	bl	8000f38 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e0ee      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800245c:	f7ff faa7 	bl	80019ae <LL_RCC_HSI48_IsReady>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f1      	bne.n	800244a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 80e4 	beq.w	8002638 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002470:	f7ff fc05 	bl	8001c7e <LL_RCC_GetSysClkSource>
 8002474:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002476:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002482:	2b02      	cmp	r3, #2
 8002484:	f040 80b4 	bne.w	80025f0 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f003 0203 	and.w	r2, r3, #3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	429a      	cmp	r2, r3
 8002494:	d123      	bne.n	80024de <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d11c      	bne.n	80024de <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	0a1b      	lsrs	r3, r3, #8
 80024a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d114      	bne.n	80024de <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80024be:	429a      	cmp	r2, r3
 80024c0:	d10d      	bne.n	80024de <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d106      	bne.n	80024de <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80024da:	429a      	cmp	r2, r3
 80024dc:	d05d      	beq.n	800259a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	2b0c      	cmp	r3, #12
 80024e2:	d058      	beq.n	8002596 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e0a1      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80024f6:	f7ff fc85 	bl	8001e04 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80024fa:	f7fe fd1d 	bl	8000f38 <HAL_GetTick>
 80024fe:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002502:	f7fe fd19 	bl	8000f38 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e092      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1ef      	bne.n	8002502 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002522:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002526:	68da      	ldr	r2, [r3, #12]
 8002528:	4b30      	ldr	r3, [pc, #192]	; (80025ec <HAL_RCC_OscConfig+0x68c>)
 800252a:	4013      	ands	r3, r2
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002534:	4311      	orrs	r1, r2
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800253a:	0212      	lsls	r2, r2, #8
 800253c:	4311      	orrs	r1, r2
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002542:	4311      	orrs	r1, r2
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002548:	4311      	orrs	r1, r2
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800254e:	430a      	orrs	r2, r1
 8002550:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002554:	4313      	orrs	r3, r2
 8002556:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002558:	f7ff fc45 	bl	8001de6 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800255c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800256a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800256c:	f7fe fce4 	bl	8000f38 <HAL_GetTick>
 8002570:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002574:	f7fe fce0 	bl	8000f38 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e059      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002586:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d0ef      	beq.n	8002574 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002594:	e050      	b.n	8002638 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e04f      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800259a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d147      	bne.n	8002638 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80025a8:	f7ff fc1d 	bl	8001de6 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025bc:	f7fe fcbc 	bl	8000f38 <HAL_GetTick>
 80025c0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c4:	f7fe fcb8 	bl	8000f38 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e031      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0ef      	beq.n	80025c4 <HAL_RCC_OscConfig+0x664>
 80025e4:	e028      	b.n	8002638 <HAL_RCC_OscConfig+0x6d8>
 80025e6:	bf00      	nop
 80025e8:	58000400 	.word	0x58000400
 80025ec:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	2b0c      	cmp	r3, #12
 80025f4:	d01e      	beq.n	8002634 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f6:	f7ff fc05 	bl	8001e04 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fa:	f7fe fc9d 	bl	8000f38 <HAL_GetTick>
 80025fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002602:	f7fe fc99 	bl	8000f38 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e012      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1ef      	bne.n	8002602 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002622:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <HAL_RCC_OscConfig+0x6e4>)
 800262e:	4013      	ands	r3, r2
 8002630:	60cb      	str	r3, [r1, #12]
 8002632:	e001      	b.n	8002638 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e000      	b.n	800263a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3734      	adds	r7, #52	; 0x34
 800263e:	46bd      	mov	sp, r7
 8002640:	bd90      	pop	{r4, r7, pc}
 8002642:	bf00      	nop
 8002644:	eefefffc 	.word	0xeefefffc

08002648 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d101      	bne.n	800265c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e12d      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800265c:	4b98      	ldr	r3, [pc, #608]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0307 	and.w	r3, r3, #7
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	429a      	cmp	r2, r3
 8002668:	d91b      	bls.n	80026a2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266a:	4b95      	ldr	r3, [pc, #596]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 0207 	bic.w	r2, r3, #7
 8002672:	4993      	ldr	r1, [pc, #588]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	4313      	orrs	r3, r2
 8002678:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800267a:	f7fe fc5d 	bl	8000f38 <HAL_GetTick>
 800267e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002680:	e008      	b.n	8002694 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002682:	f7fe fc59 	bl	8000f38 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e111      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002694:	4b8a      	ldr	r3, [pc, #552]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d1ef      	bne.n	8002682 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d016      	beq.n	80026dc <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff faef 	bl	8001c96 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80026b8:	f7fe fc3e 	bl	8000f38 <HAL_GetTick>
 80026bc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80026c0:	f7fe fc3a 	bl	8000f38 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e0f2      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80026d2:	f7ff fbe9 	bl	8001ea8 <LL_RCC_IsActiveFlag_HPRE>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0f1      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0320 	and.w	r3, r3, #32
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d016      	beq.n	8002716 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	695b      	ldr	r3, [r3, #20]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff fae6 	bl	8001cbe <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80026f2:	f7fe fc21 	bl	8000f38 <HAL_GetTick>
 80026f6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80026f8:	e008      	b.n	800270c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80026fa:	f7fe fc1d 	bl	8000f38 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d901      	bls.n	800270c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e0d5      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800270c:	f7ff fbde 	bl	8001ecc <LL_RCC_IsActiveFlag_C2HPRE>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f1      	beq.n	80026fa <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800271e:	2b00      	cmp	r3, #0
 8002720:	d016      	beq.n	8002750 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff fadf 	bl	8001cea <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800272c:	f7fe fc04 	bl	8000f38 <HAL_GetTick>
 8002730:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002734:	f7fe fc00 	bl	8000f38 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e0b8      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002746:	f7ff fbd4 	bl	8001ef2 <LL_RCC_IsActiveFlag_SHDHPRE>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0f1      	beq.n	8002734 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b00      	cmp	r3, #0
 800275a:	d016      	beq.n	800278a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fad9 	bl	8001d18 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002766:	f7fe fbe7 	bl	8000f38 <HAL_GetTick>
 800276a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800276c:	e008      	b.n	8002780 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800276e:	f7fe fbe3 	bl	8000f38 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e09b      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002780:	f7ff fbca 	bl	8001f18 <LL_RCC_IsActiveFlag_PPRE1>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d0f1      	beq.n	800276e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	2b00      	cmp	r3, #0
 8002794:	d017      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff facf 	bl	8001d40 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80027a2:	f7fe fbc9 	bl	8000f38 <HAL_GetTick>
 80027a6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027aa:	f7fe fbc5 	bl	8000f38 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e07d      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80027bc:	f7ff fbbe 	bl	8001f3c <LL_RCC_IsActiveFlag_PPRE2>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d0f1      	beq.n	80027aa <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d043      	beq.n	800285a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d106      	bne.n	80027e8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80027da:	f7ff f86f 	bl	80018bc <LL_RCC_HSE_IsReady>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d11e      	bne.n	8002822 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e067      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	2b03      	cmp	r3, #3
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80027f0:	f7ff fb17 	bl	8001e22 <LL_RCC_PLL_IsReady>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d113      	bne.n	8002822 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e05c      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d106      	bne.n	8002814 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002806:	f7ff f9d7 	bl	8001bb8 <LL_RCC_MSI_IsReady>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d108      	bne.n	8002822 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e051      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002814:	f7ff f882 	bl	800191c <LL_RCC_HSI_IsReady>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e04a      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff fa15 	bl	8001c56 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800282c:	f7fe fb84 	bl	8000f38 <HAL_GetTick>
 8002830:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002832:	e00a      	b.n	800284a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002834:	f7fe fb80 	bl	8000f38 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002842:	4293      	cmp	r3, r2
 8002844:	d901      	bls.n	800284a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e036      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800284a:	f7ff fa18 	bl	8001c7e <LL_RCC_GetSysClkSource>
 800284e:	4602      	mov	r2, r0
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	429a      	cmp	r2, r3
 8002858:	d1ec      	bne.n	8002834 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800285a:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	429a      	cmp	r2, r3
 8002866:	d21b      	bcs.n	80028a0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002868:	4b15      	ldr	r3, [pc, #84]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 0207 	bic.w	r2, r3, #7
 8002870:	4913      	ldr	r1, [pc, #76]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	4313      	orrs	r3, r2
 8002876:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002878:	f7fe fb5e 	bl	8000f38 <HAL_GetTick>
 800287c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800287e:	e008      	b.n	8002892 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002880:	f7fe fb5a 	bl	8000f38 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e012      	b.n	80028b8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002892:	4b0b      	ldr	r3, [pc, #44]	; (80028c0 <HAL_RCC_ClockConfig+0x278>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	d1ef      	bne.n	8002880 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80028a0:	f000 f87e 	bl	80029a0 <HAL_RCC_GetHCLKFreq>
 80028a4:	4603      	mov	r3, r0
 80028a6:	4a07      	ldr	r2, [pc, #28]	; (80028c4 <HAL_RCC_ClockConfig+0x27c>)
 80028a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80028aa:	f7fe fb51 	bl	8000f50 <HAL_GetTickPrio>
 80028ae:	4603      	mov	r3, r0
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7fe f921 	bl	8000af8 <HAL_InitTick>
 80028b6:	4603      	mov	r3, r0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	58004000 	.word	0x58004000
 80028c4:	20000008 	.word	0x20000008

080028c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c8:	b590      	push	{r4, r7, lr}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028ce:	f7ff f9d6 	bl	8001c7e <LL_RCC_GetSysClkSource>
 80028d2:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d10a      	bne.n	80028f0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80028da:	f7ff f992 	bl	8001c02 <LL_RCC_MSI_GetRange>
 80028de:	4603      	mov	r3, r0
 80028e0:	091b      	lsrs	r3, r3, #4
 80028e2:	f003 030f 	and.w	r3, r3, #15
 80028e6:	4a2b      	ldr	r2, [pc, #172]	; (8002994 <HAL_RCC_GetSysClockFreq+0xcc>)
 80028e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	e04b      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b04      	cmp	r3, #4
 80028f4:	d102      	bne.n	80028fc <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028f6:	4b28      	ldr	r3, [pc, #160]	; (8002998 <HAL_RCC_GetSysClockFreq+0xd0>)
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	e045      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d10a      	bne.n	8002918 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002902:	f7fe ffab 	bl	800185c <LL_RCC_HSE_IsEnabledDiv2>
 8002906:	4603      	mov	r3, r0
 8002908:	2b01      	cmp	r3, #1
 800290a:	d102      	bne.n	8002912 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800290c:	4b22      	ldr	r3, [pc, #136]	; (8002998 <HAL_RCC_GetSysClockFreq+0xd0>)
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e03a      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002912:	4b22      	ldr	r3, [pc, #136]	; (800299c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	e037      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002918:	f7ff faba 	bl	8001e90 <LL_RCC_PLL_GetMainSource>
 800291c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	2b02      	cmp	r3, #2
 8002922:	d003      	beq.n	800292c <HAL_RCC_GetSysClockFreq+0x64>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	2b03      	cmp	r3, #3
 8002928:	d003      	beq.n	8002932 <HAL_RCC_GetSysClockFreq+0x6a>
 800292a:	e00d      	b.n	8002948 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800292c:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <HAL_RCC_GetSysClockFreq+0xd0>)
 800292e:	60bb      	str	r3, [r7, #8]
        break;
 8002930:	e015      	b.n	800295e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002932:	f7fe ff93 	bl	800185c <LL_RCC_HSE_IsEnabledDiv2>
 8002936:	4603      	mov	r3, r0
 8002938:	2b01      	cmp	r3, #1
 800293a:	d102      	bne.n	8002942 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800293c:	4b16      	ldr	r3, [pc, #88]	; (8002998 <HAL_RCC_GetSysClockFreq+0xd0>)
 800293e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002940:	e00d      	b.n	800295e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002942:	4b16      	ldr	r3, [pc, #88]	; (800299c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002944:	60bb      	str	r3, [r7, #8]
        break;
 8002946:	e00a      	b.n	800295e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002948:	f7ff f95b 	bl	8001c02 <LL_RCC_MSI_GetRange>
 800294c:	4603      	mov	r3, r0
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	f003 030f 	and.w	r3, r3, #15
 8002954:	4a0f      	ldr	r2, [pc, #60]	; (8002994 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295a:	60bb      	str	r3, [r7, #8]
        break;
 800295c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800295e:	f7ff fa72 	bl	8001e46 <LL_RCC_PLL_GetN>
 8002962:	4602      	mov	r2, r0
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	fb03 f402 	mul.w	r4, r3, r2
 800296a:	f7ff fa85 	bl	8001e78 <LL_RCC_PLL_GetDivider>
 800296e:	4603      	mov	r3, r0
 8002970:	091b      	lsrs	r3, r3, #4
 8002972:	3301      	adds	r3, #1
 8002974:	fbb4 f4f3 	udiv	r4, r4, r3
 8002978:	f7ff fa72 	bl	8001e60 <LL_RCC_PLL_GetR>
 800297c:	4603      	mov	r3, r0
 800297e:	0f5b      	lsrs	r3, r3, #29
 8002980:	3301      	adds	r3, #1
 8002982:	fbb4 f3f3 	udiv	r3, r4, r3
 8002986:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002988:	68fb      	ldr	r3, [r7, #12]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	bd90      	pop	{r4, r7, pc}
 8002992:	bf00      	nop
 8002994:	0800822c 	.word	0x0800822c
 8002998:	00f42400 	.word	0x00f42400
 800299c:	01e84800 	.word	0x01e84800

080029a0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029a0:	b598      	push	{r3, r4, r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80029a4:	f7ff ff90 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 80029a8:	4604      	mov	r4, r0
 80029aa:	f7ff f9dd 	bl	8001d68 <LL_RCC_GetAHBPrescaler>
 80029ae:	4603      	mov	r3, r0
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 030f 	and.w	r3, r3, #15
 80029b6:	4a03      	ldr	r2, [pc, #12]	; (80029c4 <HAL_RCC_GetHCLKFreq+0x24>)
 80029b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029bc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	bd98      	pop	{r3, r4, r7, pc}
 80029c4:	080081cc 	.word	0x080081cc

080029c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029c8:	b598      	push	{r3, r4, r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80029cc:	f7ff ffe8 	bl	80029a0 <HAL_RCC_GetHCLKFreq>
 80029d0:	4604      	mov	r4, r0
 80029d2:	f7ff f9f0 	bl	8001db6 <LL_RCC_GetAPB1Prescaler>
 80029d6:	4603      	mov	r3, r0
 80029d8:	0a1b      	lsrs	r3, r3, #8
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	4a04      	ldr	r2, [pc, #16]	; (80029f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e4:	f003 031f 	and.w	r3, r3, #31
 80029e8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	bd98      	pop	{r3, r4, r7, pc}
 80029f0:	0800820c 	.word	0x0800820c

080029f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029f4:	b598      	push	{r3, r4, r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80029f8:	f7ff ffd2 	bl	80029a0 <HAL_RCC_GetHCLKFreq>
 80029fc:	4604      	mov	r4, r0
 80029fe:	f7ff f9e6 	bl	8001dce <LL_RCC_GetAPB2Prescaler>
 8002a02:	4603      	mov	r3, r0
 8002a04:	0adb      	lsrs	r3, r3, #11
 8002a06:	f003 0307 	and.w	r3, r3, #7
 8002a0a:	4a04      	ldr	r2, [pc, #16]	; (8002a1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a10:	f003 031f 	and.w	r3, r3, #31
 8002a14:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	bd98      	pop	{r3, r4, r7, pc}
 8002a1c:	0800820c 	.word	0x0800820c

08002a20 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	226f      	movs	r2, #111	; 0x6f
 8002a2e:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002a30:	f7ff f925 	bl	8001c7e <LL_RCC_GetSysClkSource>
 8002a34:	4602      	mov	r2, r0
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002a3a:	f7ff f995 	bl	8001d68 <LL_RCC_GetAHBPrescaler>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002a44:	f7ff f9b7 	bl	8001db6 <LL_RCC_GetAPB1Prescaler>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002a4e:	f7ff f9be 	bl	8001dce <LL_RCC_GetAPB2Prescaler>
 8002a52:	4602      	mov	r2, r0
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002a58:	f7ff f992 	bl	8001d80 <LL_C2_RCC_GetAHBPrescaler>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002a62:	f7ff f99a 	bl	8001d9a <LL_RCC_GetAHB4Prescaler>
 8002a66:	4602      	mov	r2, r0
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <HAL_RCC_GetClockConfig+0x60>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0207 	and.w	r2, r3, #7
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	601a      	str	r2, [r3, #0]
}
 8002a78:	bf00      	nop
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	58004000 	.word	0x58004000

08002a84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002a84:	b590      	push	{r4, r7, lr}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2bb0      	cmp	r3, #176	; 0xb0
 8002a90:	d903      	bls.n	8002a9a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002a92:	4b15      	ldr	r3, [pc, #84]	; (8002ae8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	e007      	b.n	8002aaa <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	4a11      	ldr	r2, [pc, #68]	; (8002ae8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002aaa:	f7ff f976 	bl	8001d9a <LL_RCC_GetAHB4Prescaler>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	091b      	lsrs	r3, r3, #4
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	4a0d      	ldr	r2, [pc, #52]	; (8002aec <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	4a0a      	ldr	r2, [pc, #40]	; (8002af0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	0c9c      	lsrs	r4, r3, #18
 8002ace:	f7fe feb7 	bl	8001840 <HAL_PWREx_GetVoltageRange>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4620      	mov	r0, r4
 8002ad8:	f000 f80c 	bl	8002af4 <RCC_SetFlashLatency>
 8002adc:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd90      	pop	{r4, r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	0800822c 	.word	0x0800822c
 8002aec:	080081cc 	.word	0x080081cc
 8002af0:	431bde83 	.word	0x431bde83

08002af4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b093      	sub	sp, #76	; 0x4c
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002afe:	4b37      	ldr	r3, [pc, #220]	; (8002bdc <RCC_SetFlashLatency+0xe8>)
 8002b00:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002b04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002b0a:	4a35      	ldr	r2, [pc, #212]	; (8002be0 <RCC_SetFlashLatency+0xec>)
 8002b0c:	f107 031c 	add.w	r3, r7, #28
 8002b10:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002b16:	4b33      	ldr	r3, [pc, #204]	; (8002be4 <RCC_SetFlashLatency+0xf0>)
 8002b18:	f107 040c 	add.w	r4, r7, #12
 8002b1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b1e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002b22:	2300      	movs	r3, #0
 8002b24:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b2c:	d11a      	bne.n	8002b64 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002b2e:	2300      	movs	r3, #0
 8002b30:	643b      	str	r3, [r7, #64]	; 0x40
 8002b32:	e013      	b.n	8002b5c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002b34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	3348      	adds	r3, #72	; 0x48
 8002b3a:	443b      	add	r3, r7
 8002b3c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d807      	bhi.n	8002b56 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002b46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	3348      	adds	r3, #72	; 0x48
 8002b4c:	443b      	add	r3, r7
 8002b4e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002b52:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002b54:	e020      	b.n	8002b98 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002b56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b58:	3301      	adds	r3, #1
 8002b5a:	643b      	str	r3, [r7, #64]	; 0x40
 8002b5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d9e8      	bls.n	8002b34 <RCC_SetFlashLatency+0x40>
 8002b62:	e019      	b.n	8002b98 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002b64:	2300      	movs	r3, #0
 8002b66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b68:	e013      	b.n	8002b92 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002b6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	3348      	adds	r3, #72	; 0x48
 8002b70:	443b      	add	r3, r7
 8002b72:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d807      	bhi.n	8002b8c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002b7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	3348      	adds	r3, #72	; 0x48
 8002b82:	443b      	add	r3, r7
 8002b84:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002b88:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002b8a:	e005      	b.n	8002b98 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b8e:	3301      	adds	r3, #1
 8002b90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d9e8      	bls.n	8002b6a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002b98:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <RCC_SetFlashLatency+0xf4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f023 0207 	bic.w	r2, r3, #7
 8002ba0:	4911      	ldr	r1, [pc, #68]	; (8002be8 <RCC_SetFlashLatency+0xf4>)
 8002ba2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002ba8:	f7fe f9c6 	bl	8000f38 <HAL_GetTick>
 8002bac:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002bae:	e008      	b.n	8002bc2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002bb0:	f7fe f9c2 	bl	8000f38 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d901      	bls.n	8002bc2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e007      	b.n	8002bd2 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002bc2:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <RCC_SetFlashLatency+0xf4>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0307 	and.w	r3, r3, #7
 8002bca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d1ef      	bne.n	8002bb0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	374c      	adds	r7, #76	; 0x4c
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd90      	pop	{r4, r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	08008188 	.word	0x08008188
 8002be0:	08008198 	.word	0x08008198
 8002be4:	080081a4 	.word	0x080081a4
 8002be8:	58004000 	.word	0x58004000

08002bec <LL_RCC_LSE_IsEnabled>:
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002bf0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d101      	bne.n	8002c04 <LL_RCC_LSE_IsEnabled+0x18>
 8002c00:	2301      	movs	r3, #1
 8002c02:	e000      	b.n	8002c06 <LL_RCC_LSE_IsEnabled+0x1a>
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <LL_RCC_LSE_IsReady>:
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002c14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d101      	bne.n	8002c28 <LL_RCC_LSE_IsReady+0x18>
 8002c24:	2301      	movs	r3, #1
 8002c26:	e000      	b.n	8002c2a <LL_RCC_LSE_IsReady+0x1a>
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <LL_RCC_MSI_EnablePLLMode>:
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002c38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c42:	f043 0304 	orr.w	r3, r3, #4
 8002c46:	6013      	str	r3, [r2, #0]
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <LL_RCC_SetRFWKPClockSource>:
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002c5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c62:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <LL_RCC_SetSMPSClockSource>:
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002c86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8c:	f023 0203 	bic.w	r2, r3, #3
 8002c90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <LL_RCC_SetSMPSPrescaler>:
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002cb8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002cc2:	bf00      	nop
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr

08002cce <LL_RCC_SetUSARTClockSource>:
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b083      	sub	sp, #12
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cde:	f023 0203 	bic.w	r2, r3, #3
 8002ce2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <LL_RCC_SetLPUARTClockSource>:
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002d02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <LL_RCC_SetI2CClockSource>:
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d32:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	091b      	lsrs	r3, r3, #4
 8002d3a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	401a      	ands	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002d4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <LL_RCC_SetLPTIMClockSource>:
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002d68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d6c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	0c1b      	lsrs	r3, r3, #16
 8002d74:	041b      	lsls	r3, r3, #16
 8002d76:	43db      	mvns	r3, r3
 8002d78:	401a      	ands	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	041b      	lsls	r3, r3, #16
 8002d7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d82:	4313      	orrs	r3, r2
 8002d84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <LL_RCC_SetSAIClockSource>:
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002da8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <LL_RCC_SetRNGClockSource>:
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002dc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dd0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002dd4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <LL_RCC_SetCLK48ClockSource>:
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002df4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <LL_RCC_SetUSBClockSource>:
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f7ff ffe3 	bl	8002dec <LL_RCC_SetCLK48ClockSource>
}
 8002e26:	bf00      	nop
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <LL_RCC_SetADCClockSource>:
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b083      	sub	sp, #12
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002e36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e3e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <LL_RCC_SetRTCClockSource>:
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b083      	sub	sp, #12
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e6a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <LL_RCC_GetRTCClockSource>:
{
 8002e86:	b480      	push	{r7}
 8002e88:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <LL_RCC_ForceBackupDomainReset>:
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002ea4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002ec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ece:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002eda:	bf00      	nop
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <LL_RCC_PLLSAI1_Enable>:
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002ee8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ef2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ef6:	6013      	str	r3, [r2, #0]
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <LL_RCC_PLLSAI1_Disable>:
{
 8002f02:	b480      	push	{r7}
 8002f04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002f06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f10:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002f14:	6013      	str	r3, [r2, #0]
}
 8002f16:	bf00      	nop
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <LL_RCC_PLLSAI1_IsReady>:
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002f24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f32:	d101      	bne.n	8002f38 <LL_RCC_PLLSAI1_IsReady+0x18>
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b088      	sub	sp, #32
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002f50:	2300      	movs	r3, #0
 8002f52:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d034      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f68:	d021      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002f6a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f6e:	d81b      	bhi.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f70:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f74:	d01d      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002f76:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f7a:	d815      	bhi.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00b      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002f80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f84:	d110      	bne.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002f86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f94:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8002f96:	e00d      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 f94d 	bl	800323c <RCCEx_PLLSAI1_ConfigNP>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002fa6:	e005      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	77fb      	strb	r3, [r7, #31]
        break;
 8002fac:	e002      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002fae:	bf00      	nop
 8002fb0:	e000      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8002fb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fb4:	7ffb      	ldrb	r3, [r7, #31]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d105      	bne.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff fee8 	bl	8002d94 <LL_RCC_SetSAIClockSource>
 8002fc4:	e001      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fc6:	7ffb      	ldrb	r3, [r7, #31]
 8002fc8:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d046      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002fd6:	f7ff ff56 	bl	8002e86 <LL_RCC_GetRTCClockSource>
 8002fda:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d03c      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002fe6:	f7fe fbc9 	bl	800177c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d105      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff ff30 	bl	8002e5a <LL_RCC_SetRTCClockSource>
 8002ffa:	e02e      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002ffc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003004:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003006:	f7ff ff4b 	bl	8002ea0 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800300a:	f7ff ff5a 	bl	8002ec2 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800301c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003026:	f7ff fde1 	bl	8002bec <LL_RCC_LSE_IsEnabled>
 800302a:	4603      	mov	r3, r0
 800302c:	2b01      	cmp	r3, #1
 800302e:	d114      	bne.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003030:	f7fd ff82 	bl	8000f38 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003036:	e00b      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003038:	f7fd ff7e 	bl	8000f38 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	f241 3288 	movw	r2, #5000	; 0x1388
 8003046:	4293      	cmp	r3, r2
 8003048:	d902      	bls.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	77fb      	strb	r3, [r7, #31]
              break;
 800304e:	e004      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003050:	f7ff fdde 	bl	8002c10 <LL_RCC_LSE_IsReady>
 8003054:	4603      	mov	r3, r0
 8003056:	2b01      	cmp	r3, #1
 8003058:	d1ee      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800305a:	7ffb      	ldrb	r3, [r7, #31]
 800305c:	77bb      	strb	r3, [r7, #30]
 800305e:	e001      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003060:	7ffb      	ldrb	r3, [r7, #31]
 8003062:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	2b00      	cmp	r3, #0
 800306e:	d004      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff fe2a 	bl	8002cce <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d004      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff fe35 	bl	8002cfa <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0310 	and.w	r3, r3, #16
 8003098:	2b00      	cmp	r3, #0
 800309a:	d004      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff fe5d 	bl	8002d60 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0320 	and.w	r3, r3, #32
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d004      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fe52 	bl	8002d60 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d004      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff fe2a 	bl	8002d26 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0308 	and.w	r3, r3, #8
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d004      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fe1f 	bl	8002d26 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d022      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff fe8d 	bl	8002e18 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003102:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003106:	d107      	bne.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003108:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003112:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003116:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800311c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003120:	d10b      	bne.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	3304      	adds	r3, #4
 8003126:	4618      	mov	r0, r3
 8003128:	f000 f8e3 	bl	80032f2 <RCCEx_PLLSAI1_ConfigNQ>
 800312c:	4603      	mov	r3, r0
 800312e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003130:	7ffb      	ldrb	r3, [r7, #31]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003136:	7ffb      	ldrb	r3, [r7, #31]
 8003138:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003142:	2b00      	cmp	r3, #0
 8003144:	d02b      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800314a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800314e:	d008      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003154:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003158:	d003      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315e:	2b00      	cmp	r3, #0
 8003160:	d105      	bne.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff fe2a 	bl	8002dc0 <LL_RCC_SetRNGClockSource>
 800316c:	e00a      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003172:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	2000      	movs	r0, #0
 800317a:	f7ff fe21 	bl	8002dc0 <LL_RCC_SetRNGClockSource>
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f7ff fe34 	bl	8002dec <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003188:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800318c:	d107      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800318e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003198:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800319c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d022      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff fe3d 	bl	8002e2e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031bc:	d107      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80031be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031cc:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031d6:	d10b      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3304      	adds	r3, #4
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 f8e3 	bl	80033a8 <RCCEx_PLLSAI1_ConfigNR>
 80031e2:	4603      	mov	r3, r0
 80031e4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80031e6:	7ffb      	ldrb	r3, [r7, #31]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80031ec:	7ffb      	ldrb	r3, [r7, #31]
 80031ee:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d004      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff fd26 	bl	8002c52 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d009      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff fd45 	bl	8002ca6 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fd2c 	bl	8002c7e <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003226:	7fbb      	ldrb	r3, [r7, #30]
}
 8003228:	4618      	mov	r0, r3
 800322a:	3720      	adds	r7, #32
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8003234:	f7ff fcfe 	bl	8002c34 <LL_RCC_MSI_EnablePLLMode>
}
 8003238:	bf00      	nop
 800323a:	bd80      	pop	{r7, pc}

0800323c <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003244:	2300      	movs	r3, #0
 8003246:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003248:	f7ff fe5b 	bl	8002f02 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800324c:	f7fd fe74 	bl	8000f38 <HAL_GetTick>
 8003250:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003252:	e009      	b.n	8003268 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003254:	f7fd fe70 	bl	8000f38 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d902      	bls.n	8003268 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	73fb      	strb	r3, [r7, #15]
      break;
 8003266:	e004      	b.n	8003272 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003268:	f7ff fe5a 	bl	8002f20 <LL_RCC_PLLSAI1_IsReady>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1f0      	bne.n	8003254 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d137      	bne.n	80032e8 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003278:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	021b      	lsls	r3, r3, #8
 8003288:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800328c:	4313      	orrs	r3, r2
 800328e:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003290:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032a2:	4313      	orrs	r3, r2
 80032a4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80032a6:	f7ff fe1d 	bl	8002ee4 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032aa:	f7fd fe45 	bl	8000f38 <HAL_GetTick>
 80032ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80032b0:	e009      	b.n	80032c6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032b2:	f7fd fe41 	bl	8000f38 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d902      	bls.n	80032c6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	73fb      	strb	r3, [r7, #15]
        break;
 80032c4:	e004      	b.n	80032d0 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80032c6:	f7ff fe2b 	bl	8002f20 <LL_RCC_PLLSAI1_IsReady>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d1f0      	bne.n	80032b2 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80032d0:	7bfb      	ldrb	r3, [r7, #15]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d108      	bne.n	80032e8 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80032d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032e4:	4313      	orrs	r3, r2
 80032e6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80032e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b084      	sub	sp, #16
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032fa:	2300      	movs	r3, #0
 80032fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80032fe:	f7ff fe00 	bl	8002f02 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003302:	f7fd fe19 	bl	8000f38 <HAL_GetTick>
 8003306:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003308:	e009      	b.n	800331e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800330a:	f7fd fe15 	bl	8000f38 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d902      	bls.n	800331e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	73fb      	strb	r3, [r7, #15]
      break;
 800331c:	e004      	b.n	8003328 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800331e:	f7ff fdff 	bl	8002f20 <LL_RCC_PLLSAI1_IsReady>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1f0      	bne.n	800330a <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003328:	7bfb      	ldrb	r3, [r7, #15]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d137      	bne.n	800339e <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800332e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	021b      	lsls	r3, r3, #8
 800333e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003342:	4313      	orrs	r3, r2
 8003344:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003346:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003358:	4313      	orrs	r3, r2
 800335a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800335c:	f7ff fdc2 	bl	8002ee4 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003360:	f7fd fdea 	bl	8000f38 <HAL_GetTick>
 8003364:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003366:	e009      	b.n	800337c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003368:	f7fd fde6 	bl	8000f38 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d902      	bls.n	800337c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	73fb      	strb	r3, [r7, #15]
        break;
 800337a:	e004      	b.n	8003386 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800337c:	f7ff fdd0 	bl	8002f20 <LL_RCC_PLLSAI1_IsReady>
 8003380:	4603      	mov	r3, r0
 8003382:	2b01      	cmp	r3, #1
 8003384:	d1f0      	bne.n	8003368 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d108      	bne.n	800339e <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800338c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003390:	691a      	ldr	r2, [r3, #16]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	691b      	ldr	r3, [r3, #16]
 8003396:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800339a:	4313      	orrs	r3, r2
 800339c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800339e:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033b0:	2300      	movs	r3, #0
 80033b2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80033b4:	f7ff fda5 	bl	8002f02 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80033b8:	f7fd fdbe 	bl	8000f38 <HAL_GetTick>
 80033bc:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80033be:	e009      	b.n	80033d4 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033c0:	f7fd fdba 	bl	8000f38 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d902      	bls.n	80033d4 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	73fb      	strb	r3, [r7, #15]
      break;
 80033d2:	e004      	b.n	80033de <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80033d4:	f7ff fda4 	bl	8002f20 <LL_RCC_PLLSAI1_IsReady>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1f0      	bne.n	80033c0 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80033de:	7bfb      	ldrb	r3, [r7, #15]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d137      	bne.n	8003454 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80033e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	021b      	lsls	r3, r3, #8
 80033f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033f8:	4313      	orrs	r3, r2
 80033fa:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80033fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800340e:	4313      	orrs	r3, r2
 8003410:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003412:	f7ff fd67 	bl	8002ee4 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003416:	f7fd fd8f 	bl	8000f38 <HAL_GetTick>
 800341a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800341c:	e009      	b.n	8003432 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800341e:	f7fd fd8b 	bl	8000f38 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d902      	bls.n	8003432 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	73fb      	strb	r3, [r7, #15]
        break;
 8003430:	e004      	b.n	800343c <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003432:	f7ff fd75 	bl	8002f20 <LL_RCC_PLLSAI1_IsReady>
 8003436:	4603      	mov	r3, r0
 8003438:	2b01      	cmp	r3, #1
 800343a:	d1f0      	bne.n	800341e <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d108      	bne.n	8003454 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003450:	4313      	orrs	r3, r2
 8003452:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003454:	7bfb      	ldrb	r3, [r7, #15]
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e049      	b.n	8003504 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d106      	bne.n	800348a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f841 	bl	800350c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2202      	movs	r2, #2
 800348e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3304      	adds	r3, #4
 800349a:	4619      	mov	r1, r3
 800349c:	4610      	mov	r0, r2
 800349e:	f000 f9d5 	bl	800384c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2201      	movs	r2, #1
 80034e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3708      	adds	r7, #8
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b01      	cmp	r3, #1
 8003532:	d001      	beq.n	8003538 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e036      	b.n	80035a6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2202      	movs	r2, #2
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f042 0201 	orr.w	r2, r2, #1
 800354e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a17      	ldr	r2, [pc, #92]	; (80035b4 <HAL_TIM_Base_Start_IT+0x94>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d004      	beq.n	8003564 <HAL_TIM_Base_Start_IT+0x44>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003562:	d115      	bne.n	8003590 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689a      	ldr	r2, [r3, #8]
 800356a:	4b13      	ldr	r3, [pc, #76]	; (80035b8 <HAL_TIM_Base_Start_IT+0x98>)
 800356c:	4013      	ands	r3, r2
 800356e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2b06      	cmp	r3, #6
 8003574:	d015      	beq.n	80035a2 <HAL_TIM_Base_Start_IT+0x82>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800357c:	d011      	beq.n	80035a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f042 0201 	orr.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358e:	e008      	b.n	80035a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]
 80035a0:	e000      	b.n	80035a4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	40012c00 	.word	0x40012c00
 80035b8:	00010007 	.word	0x00010007

080035bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d122      	bne.n	8003618 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d11b      	bne.n	8003618 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0202 	mvn.w	r2, #2
 80035e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	f003 0303 	and.w	r3, r3, #3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 f905 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 8003604:	e005      	b.n	8003612 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 f8f7 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f908 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f003 0304 	and.w	r3, r3, #4
 8003622:	2b04      	cmp	r3, #4
 8003624:	d122      	bne.n	800366c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b04      	cmp	r3, #4
 8003632:	d11b      	bne.n	800366c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0204 	mvn.w	r2, #4
 800363c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2202      	movs	r2, #2
 8003642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f8db 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 8003658:	e005      	b.n	8003666 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f8cd 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f8de 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b08      	cmp	r3, #8
 8003678:	d122      	bne.n	80036c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f003 0308 	and.w	r3, r3, #8
 8003684:	2b08      	cmp	r3, #8
 8003686:	d11b      	bne.n	80036c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f06f 0208 	mvn.w	r2, #8
 8003690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2204      	movs	r2, #4
 8003696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	f003 0303 	and.w	r3, r3, #3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f8b1 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 80036ac:	e005      	b.n	80036ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f8a3 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f8b4 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	f003 0310 	and.w	r3, r3, #16
 80036ca:	2b10      	cmp	r3, #16
 80036cc:	d122      	bne.n	8003714 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	f003 0310 	and.w	r3, r3, #16
 80036d8:	2b10      	cmp	r3, #16
 80036da:	d11b      	bne.n	8003714 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f06f 0210 	mvn.w	r2, #16
 80036e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2208      	movs	r2, #8
 80036ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f887 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 8003700:	e005      	b.n	800370e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f879 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f88a 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b01      	cmp	r3, #1
 8003720:	d10e      	bne.n	8003740 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	f003 0301 	and.w	r3, r3, #1
 800372c:	2b01      	cmp	r3, #1
 800372e:	d107      	bne.n	8003740 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f06f 0201 	mvn.w	r2, #1
 8003738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7fd f8aa 	bl	8000894 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800374a:	2b80      	cmp	r3, #128	; 0x80
 800374c:	d10e      	bne.n	800376c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003758:	2b80      	cmp	r3, #128	; 0x80
 800375a:	d107      	bne.n	800376c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f8de 	bl	8003928 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800377a:	d10e      	bne.n	800379a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003786:	2b80      	cmp	r3, #128	; 0x80
 8003788:	d107      	bne.n	800379a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 f8d1 	bl	800393c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a4:	2b40      	cmp	r3, #64	; 0x40
 80037a6:	d10e      	bne.n	80037c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b2:	2b40      	cmp	r3, #64	; 0x40
 80037b4:	d107      	bne.n	80037c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f838 	bl	8003836 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	f003 0320 	and.w	r3, r3, #32
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	d10e      	bne.n	80037f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f003 0320 	and.w	r3, r3, #32
 80037de:	2b20      	cmp	r3, #32
 80037e0:	d107      	bne.n	80037f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f06f 0220 	mvn.w	r2, #32
 80037ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 f891 	bl	8003914 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
	...

0800384c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a2a      	ldr	r2, [pc, #168]	; (8003908 <TIM_Base_SetConfig+0xbc>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d003      	beq.n	800386c <TIM_Base_SetConfig+0x20>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800386a:	d108      	bne.n	800387e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	4313      	orrs	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a21      	ldr	r2, [pc, #132]	; (8003908 <TIM_Base_SetConfig+0xbc>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d00b      	beq.n	800389e <TIM_Base_SetConfig+0x52>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800388c:	d007      	beq.n	800389e <TIM_Base_SetConfig+0x52>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a1e      	ldr	r2, [pc, #120]	; (800390c <TIM_Base_SetConfig+0xc0>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d003      	beq.n	800389e <TIM_Base_SetConfig+0x52>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a1d      	ldr	r2, [pc, #116]	; (8003910 <TIM_Base_SetConfig+0xc4>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d108      	bne.n	80038b0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a0c      	ldr	r2, [pc, #48]	; (8003908 <TIM_Base_SetConfig+0xbc>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d007      	beq.n	80038ec <TIM_Base_SetConfig+0xa0>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a0b      	ldr	r2, [pc, #44]	; (800390c <TIM_Base_SetConfig+0xc0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d003      	beq.n	80038ec <TIM_Base_SetConfig+0xa0>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a0a      	ldr	r2, [pc, #40]	; (8003910 <TIM_Base_SetConfig+0xc4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d103      	bne.n	80038f4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	691a      	ldr	r2, [r3, #16]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	615a      	str	r2, [r3, #20]
}
 80038fa:	bf00      	nop
 80038fc:	3714      	adds	r7, #20
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	40012c00 	.word	0x40012c00
 800390c:	40014400 	.word	0x40014400
 8003910:	40014800 	.word	0x40014800

08003914 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <LL_RCC_GetUSARTClockSource>:
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8003958:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800395c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4013      	ands	r3, r2
}
 8003964:	4618      	mov	r0, r3
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <LL_RCC_GetLPUARTClockSource>:
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800397c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4013      	ands	r3, r2
}
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e042      	b.n	8003a28 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d106      	bne.n	80039ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7fc ffeb 	bl	8000990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2224      	movs	r2, #36	; 0x24
 80039be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 0201 	bic.w	r2, r2, #1
 80039d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 f82c 	bl	8003a30 <UART_SetConfig>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e022      	b.n	8003a28 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d002      	beq.n	80039f0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 fa46 	bl	8003e7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f042 0201 	orr.w	r2, r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 facd 	bl	8003fc0 <UART_CheckIdleState>
 8003a26:	4603      	mov	r3, r0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a34:	b08c      	sub	sp, #48	; 0x30
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	69db      	ldr	r3, [r3, #28]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	4baf      	ldr	r3, [pc, #700]	; (8003d1c <UART_SetConfig+0x2ec>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	6812      	ldr	r2, [r2, #0]
 8003a66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	68da      	ldr	r2, [r3, #12]
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4aa4      	ldr	r2, [pc, #656]	; (8003d20 <UART_SetConfig+0x2f0>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d004      	beq.n	8003a9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003aa6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	6812      	ldr	r2, [r2, #0]
 8003aae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ab0:	430b      	orrs	r3, r1
 8003ab2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aba:	f023 010f 	bic.w	r1, r3, #15
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a95      	ldr	r2, [pc, #596]	; (8003d24 <UART_SetConfig+0x2f4>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d125      	bne.n	8003b20 <UART_SetConfig+0xf0>
 8003ad4:	2003      	movs	r0, #3
 8003ad6:	f7ff ff3b 	bl	8003950 <LL_RCC_GetUSARTClockSource>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b03      	cmp	r3, #3
 8003ade:	d81b      	bhi.n	8003b18 <UART_SetConfig+0xe8>
 8003ae0:	a201      	add	r2, pc, #4	; (adr r2, 8003ae8 <UART_SetConfig+0xb8>)
 8003ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae6:	bf00      	nop
 8003ae8:	08003af9 	.word	0x08003af9
 8003aec:	08003b09 	.word	0x08003b09
 8003af0:	08003b01 	.word	0x08003b01
 8003af4:	08003b11 	.word	0x08003b11
 8003af8:	2301      	movs	r3, #1
 8003afa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003afe:	e042      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b00:	2302      	movs	r3, #2
 8003b02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b06:	e03e      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b08:	2304      	movs	r3, #4
 8003b0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b0e:	e03a      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b10:	2308      	movs	r3, #8
 8003b12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b16:	e036      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b18:	2310      	movs	r3, #16
 8003b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b1e:	e032      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a7e      	ldr	r2, [pc, #504]	; (8003d20 <UART_SetConfig+0x2f0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d12a      	bne.n	8003b80 <UART_SetConfig+0x150>
 8003b2a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003b2e:	f7ff ff1f 	bl	8003970 <LL_RCC_GetLPUARTClockSource>
 8003b32:	4603      	mov	r3, r0
 8003b34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b38:	d01a      	beq.n	8003b70 <UART_SetConfig+0x140>
 8003b3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b3e:	d81b      	bhi.n	8003b78 <UART_SetConfig+0x148>
 8003b40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b44:	d00c      	beq.n	8003b60 <UART_SetConfig+0x130>
 8003b46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b4a:	d815      	bhi.n	8003b78 <UART_SetConfig+0x148>
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <UART_SetConfig+0x128>
 8003b50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b54:	d008      	beq.n	8003b68 <UART_SetConfig+0x138>
 8003b56:	e00f      	b.n	8003b78 <UART_SetConfig+0x148>
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b5e:	e012      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b60:	2302      	movs	r3, #2
 8003b62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b66:	e00e      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b68:	2304      	movs	r3, #4
 8003b6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b6e:	e00a      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b70:	2308      	movs	r3, #8
 8003b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b76:	e006      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b78:	2310      	movs	r3, #16
 8003b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b7e:	e002      	b.n	8003b86 <UART_SetConfig+0x156>
 8003b80:	2310      	movs	r3, #16
 8003b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a65      	ldr	r2, [pc, #404]	; (8003d20 <UART_SetConfig+0x2f0>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	f040 8097 	bne.w	8003cc0 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b96:	2b08      	cmp	r3, #8
 8003b98:	d823      	bhi.n	8003be2 <UART_SetConfig+0x1b2>
 8003b9a:	a201      	add	r2, pc, #4	; (adr r2, 8003ba0 <UART_SetConfig+0x170>)
 8003b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba0:	08003bc5 	.word	0x08003bc5
 8003ba4:	08003be3 	.word	0x08003be3
 8003ba8:	08003bcd 	.word	0x08003bcd
 8003bac:	08003be3 	.word	0x08003be3
 8003bb0:	08003bd3 	.word	0x08003bd3
 8003bb4:	08003be3 	.word	0x08003be3
 8003bb8:	08003be3 	.word	0x08003be3
 8003bbc:	08003be3 	.word	0x08003be3
 8003bc0:	08003bdb 	.word	0x08003bdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bc4:	f7fe ff00 	bl	80029c8 <HAL_RCC_GetPCLK1Freq>
 8003bc8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003bca:	e010      	b.n	8003bee <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bcc:	4b56      	ldr	r3, [pc, #344]	; (8003d28 <UART_SetConfig+0x2f8>)
 8003bce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003bd0:	e00d      	b.n	8003bee <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bd2:	f7fe fe79 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 8003bd6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003bd8:	e009      	b.n	8003bee <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bde:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003be0:	e005      	b.n	8003bee <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003bec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 812a 	beq.w	8003e4a <UART_SetConfig+0x41a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	4a4c      	ldr	r2, [pc, #304]	; (8003d2c <UART_SetConfig+0x2fc>)
 8003bfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c00:	461a      	mov	r2, r3
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c08:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	4413      	add	r3, r2
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d305      	bcc.n	8003c26 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d903      	bls.n	8003c2e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003c2c:	e10d      	b.n	8003e4a <UART_SetConfig+0x41a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	2200      	movs	r2, #0
 8003c32:	60bb      	str	r3, [r7, #8]
 8003c34:	60fa      	str	r2, [r7, #12]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	4a3c      	ldr	r2, [pc, #240]	; (8003d2c <UART_SetConfig+0x2fc>)
 8003c3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2200      	movs	r2, #0
 8003c44:	603b      	str	r3, [r7, #0]
 8003c46:	607a      	str	r2, [r7, #4]
 8003c48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003c50:	f7fc fae6 	bl	8000220 <__aeabi_uldivmod>
 8003c54:	4602      	mov	r2, r0
 8003c56:	460b      	mov	r3, r1
 8003c58:	4610      	mov	r0, r2
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	f04f 0200 	mov.w	r2, #0
 8003c60:	f04f 0300 	mov.w	r3, #0
 8003c64:	020b      	lsls	r3, r1, #8
 8003c66:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003c6a:	0202      	lsls	r2, r0, #8
 8003c6c:	6979      	ldr	r1, [r7, #20]
 8003c6e:	6849      	ldr	r1, [r1, #4]
 8003c70:	0849      	lsrs	r1, r1, #1
 8003c72:	2000      	movs	r0, #0
 8003c74:	460c      	mov	r4, r1
 8003c76:	4605      	mov	r5, r0
 8003c78:	eb12 0804 	adds.w	r8, r2, r4
 8003c7c:	eb43 0905 	adc.w	r9, r3, r5
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	469a      	mov	sl, r3
 8003c88:	4693      	mov	fp, r2
 8003c8a:	4652      	mov	r2, sl
 8003c8c:	465b      	mov	r3, fp
 8003c8e:	4640      	mov	r0, r8
 8003c90:	4649      	mov	r1, r9
 8003c92:	f7fc fac5 	bl	8000220 <__aeabi_uldivmod>
 8003c96:	4602      	mov	r2, r0
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ca4:	d308      	bcc.n	8003cb8 <UART_SetConfig+0x288>
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cac:	d204      	bcs.n	8003cb8 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	6a3a      	ldr	r2, [r7, #32]
 8003cb4:	60da      	str	r2, [r3, #12]
 8003cb6:	e0c8      	b.n	8003e4a <UART_SetConfig+0x41a>
        }
        else
        {
          ret = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003cbe:	e0c4      	b.n	8003e4a <UART_SetConfig+0x41a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cc8:	d16d      	bne.n	8003da6 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8003cca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	2b07      	cmp	r3, #7
 8003cd2:	d82d      	bhi.n	8003d30 <UART_SetConfig+0x300>
 8003cd4:	a201      	add	r2, pc, #4	; (adr r2, 8003cdc <UART_SetConfig+0x2ac>)
 8003cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cda:	bf00      	nop
 8003cdc:	08003cfd 	.word	0x08003cfd
 8003ce0:	08003d05 	.word	0x08003d05
 8003ce4:	08003d31 	.word	0x08003d31
 8003ce8:	08003d0b 	.word	0x08003d0b
 8003cec:	08003d31 	.word	0x08003d31
 8003cf0:	08003d31 	.word	0x08003d31
 8003cf4:	08003d31 	.word	0x08003d31
 8003cf8:	08003d13 	.word	0x08003d13
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cfc:	f7fe fe7a 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8003d00:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d02:	e01b      	b.n	8003d3c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d04:	4b08      	ldr	r3, [pc, #32]	; (8003d28 <UART_SetConfig+0x2f8>)
 8003d06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d08:	e018      	b.n	8003d3c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d0a:	f7fe fddd 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 8003d0e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d10:	e014      	b.n	8003d3c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d18:	e010      	b.n	8003d3c <UART_SetConfig+0x30c>
 8003d1a:	bf00      	nop
 8003d1c:	cfff69f3 	.word	0xcfff69f3
 8003d20:	40008000 	.word	0x40008000
 8003d24:	40013800 	.word	0x40013800
 8003d28:	00f42400 	.word	0x00f42400
 8003d2c:	0800826c 	.word	0x0800826c
      default:
        pclk = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003d3a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 8083 	beq.w	8003e4a <UART_SetConfig+0x41a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d48:	4a4a      	ldr	r2, [pc, #296]	; (8003e74 <UART_SetConfig+0x444>)
 8003d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d4e:	461a      	mov	r2, r3
 8003d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d52:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d56:	005a      	lsls	r2, r3, #1
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	085b      	lsrs	r3, r3, #1
 8003d5e:	441a      	add	r2, r3
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d68:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d6a:	6a3b      	ldr	r3, [r7, #32]
 8003d6c:	2b0f      	cmp	r3, #15
 8003d6e:	d916      	bls.n	8003d9e <UART_SetConfig+0x36e>
 8003d70:	6a3b      	ldr	r3, [r7, #32]
 8003d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d76:	d212      	bcs.n	8003d9e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d78:	6a3b      	ldr	r3, [r7, #32]
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	f023 030f 	bic.w	r3, r3, #15
 8003d80:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	085b      	lsrs	r3, r3, #1
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	8bfb      	ldrh	r3, [r7, #30]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	8bfa      	ldrh	r2, [r7, #30]
 8003d9a:	60da      	str	r2, [r3, #12]
 8003d9c:	e055      	b.n	8003e4a <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003da4:	e051      	b.n	8003e4a <UART_SetConfig+0x41a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003da6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003daa:	3b01      	subs	r3, #1
 8003dac:	2b07      	cmp	r3, #7
 8003dae:	d822      	bhi.n	8003df6 <UART_SetConfig+0x3c6>
 8003db0:	a201      	add	r2, pc, #4	; (adr r2, 8003db8 <UART_SetConfig+0x388>)
 8003db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db6:	bf00      	nop
 8003db8:	08003dd9 	.word	0x08003dd9
 8003dbc:	08003de1 	.word	0x08003de1
 8003dc0:	08003df7 	.word	0x08003df7
 8003dc4:	08003de7 	.word	0x08003de7
 8003dc8:	08003df7 	.word	0x08003df7
 8003dcc:	08003df7 	.word	0x08003df7
 8003dd0:	08003df7 	.word	0x08003df7
 8003dd4:	08003def 	.word	0x08003def
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dd8:	f7fe fe0c 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8003ddc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003dde:	e010      	b.n	8003e02 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003de0:	4b25      	ldr	r3, [pc, #148]	; (8003e78 <UART_SetConfig+0x448>)
 8003de2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003de4:	e00d      	b.n	8003e02 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003de6:	f7fe fd6f 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 8003dea:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003dec:	e009      	b.n	8003e02 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003df2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003df4:	e005      	b.n	8003e02 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003e00:	bf00      	nop
    }

    if (pclk != 0U)
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d020      	beq.n	8003e4a <UART_SetConfig+0x41a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	4a19      	ldr	r2, [pc, #100]	; (8003e74 <UART_SetConfig+0x444>)
 8003e0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e12:	461a      	mov	r2, r3
 8003e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e16:	fbb3 f2f2 	udiv	r2, r3, r2
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	085b      	lsrs	r3, r3, #1
 8003e20:	441a      	add	r2, r3
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e2a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e2c:	6a3b      	ldr	r3, [r7, #32]
 8003e2e:	2b0f      	cmp	r3, #15
 8003e30:	d908      	bls.n	8003e44 <UART_SetConfig+0x414>
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e38:	d204      	bcs.n	8003e44 <UART_SetConfig+0x414>
      {
        huart->Instance->BRR = usartdiv;
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6a3a      	ldr	r2, [r7, #32]
 8003e40:	60da      	str	r2, [r3, #12]
 8003e42:	e002      	b.n	8003e4a <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2200      	movs	r2, #0
 8003e64:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003e66:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3730      	adds	r7, #48	; 0x30
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e74:	0800826c 	.word	0x0800826c
 8003e78:	00f42400 	.word	0x00f42400

08003e7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00a      	beq.n	8003ea6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00a      	beq.n	8003ec8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ecc:	f003 0304 	and.w	r3, r3, #4
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00a      	beq.n	8003eea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	f003 0308 	and.w	r3, r3, #8
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00a      	beq.n	8003f0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00a      	beq.n	8003f2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f32:	f003 0320 	and.w	r3, r3, #32
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00a      	beq.n	8003f50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d01a      	beq.n	8003f92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f7a:	d10a      	bne.n	8003f92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	430a      	orrs	r2, r1
 8003f90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	605a      	str	r2, [r3, #4]
  }
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fd0:	f7fc ffb2 	bl	8000f38 <HAL_GetTick>
 8003fd4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0308 	and.w	r3, r3, #8
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	d10e      	bne.n	8004002 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fe4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f82f 	bl	8004056 <UART_WaitOnFlagUntilTimeout>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e025      	b.n	800404e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b04      	cmp	r3, #4
 800400e:	d10e      	bne.n	800402e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004010:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004014:	9300      	str	r3, [sp, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f819 	bl	8004056 <UART_WaitOnFlagUntilTimeout>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e00f      	b.n	800404e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2220      	movs	r2, #32
 8004032:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2220      	movs	r2, #32
 800403a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b09c      	sub	sp, #112	; 0x70
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	4613      	mov	r3, r2
 8004064:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004066:	e0a9      	b.n	80041bc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004068:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800406a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406e:	f000 80a5 	beq.w	80041bc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004072:	f7fc ff61 	bl	8000f38 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800407e:	429a      	cmp	r2, r3
 8004080:	d302      	bcc.n	8004088 <UART_WaitOnFlagUntilTimeout+0x32>
 8004082:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004084:	2b00      	cmp	r3, #0
 8004086:	d140      	bne.n	800410a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004090:	e853 3f00 	ldrex	r3, [r3]
 8004094:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004098:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800409c:	667b      	str	r3, [r7, #100]	; 0x64
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040a8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80040ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80040ae:	e841 2300 	strex	r3, r2, [r1]
 80040b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80040b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1e6      	bne.n	8004088 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	3308      	adds	r3, #8
 80040c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c4:	e853 3f00 	ldrex	r3, [r3]
 80040c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040cc:	f023 0301 	bic.w	r3, r3, #1
 80040d0:	663b      	str	r3, [r7, #96]	; 0x60
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	3308      	adds	r3, #8
 80040d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040da:	64ba      	str	r2, [r7, #72]	; 0x48
 80040dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80040e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040e2:	e841 2300 	strex	r3, r2, [r1]
 80040e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80040e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1e5      	bne.n	80040ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2220      	movs	r2, #32
 80040f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2220      	movs	r2, #32
 80040fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e069      	b.n	80041de <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0304 	and.w	r3, r3, #4
 8004114:	2b00      	cmp	r3, #0
 8004116:	d051      	beq.n	80041bc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004122:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004126:	d149      	bne.n	80041bc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004130:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004142:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004146:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	461a      	mov	r2, r3
 800414e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004150:	637b      	str	r3, [r7, #52]	; 0x34
 8004152:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004154:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004156:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004158:	e841 2300 	strex	r3, r2, [r1]
 800415c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800415e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1e6      	bne.n	8004132 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	3308      	adds	r3, #8
 800416a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	e853 3f00 	ldrex	r3, [r3]
 8004172:	613b      	str	r3, [r7, #16]
   return(result);
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	f023 0301 	bic.w	r3, r3, #1
 800417a:	66bb      	str	r3, [r7, #104]	; 0x68
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	3308      	adds	r3, #8
 8004182:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004184:	623a      	str	r2, [r7, #32]
 8004186:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004188:	69f9      	ldr	r1, [r7, #28]
 800418a:	6a3a      	ldr	r2, [r7, #32]
 800418c:	e841 2300 	strex	r3, r2, [r1]
 8004190:	61bb      	str	r3, [r7, #24]
   return(result);
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1e5      	bne.n	8004164 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2220      	movs	r2, #32
 800419c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e010      	b.n	80041de <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	69da      	ldr	r2, [r3, #28]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	4013      	ands	r3, r2
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	bf0c      	ite	eq
 80041cc:	2301      	moveq	r3, #1
 80041ce:	2300      	movne	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	461a      	mov	r2, r3
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	f43f af46 	beq.w	8004068 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3770      	adds	r7, #112	; 0x70
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b085      	sub	sp, #20
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80041ee:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80041f2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	b29b      	uxth	r3, r3
 8004200:	43db      	mvns	r3, r3
 8004202:	b29b      	uxth	r3, r3
 8004204:	4013      	ands	r3, r2
 8004206:	b29a      	uxth	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800421c:	b084      	sub	sp, #16
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	f107 0014 	add.w	r0, r7, #20
 800422a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	b004      	add	sp, #16
 800425c:	4770      	bx	lr
	...

08004260 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004264:	4b05      	ldr	r3, [pc, #20]	; (800427c <SysTick_Handler+0x1c>)
 8004266:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004268:	f001 fe18 	bl	8005e9c <xTaskGetSchedulerState>
 800426c:	4603      	mov	r3, r0
 800426e:	2b01      	cmp	r3, #1
 8004270:	d001      	beq.n	8004276 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004272:	f002 fc19 	bl	8006aa8 <xPortSysTickHandler>
  }
}
 8004276:	bf00      	nop
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	e000e010 	.word	0xe000e010

08004280 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4a07      	ldr	r2, [pc, #28]	; (80042ac <vApplicationGetIdleTaskMemory+0x2c>)
 8004290:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	4a06      	ldr	r2, [pc, #24]	; (80042b0 <vApplicationGetIdleTaskMemory+0x30>)
 8004296:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2280      	movs	r2, #128	; 0x80
 800429c:	601a      	str	r2, [r3, #0]
}
 800429e:	bf00      	nop
 80042a0:	3714      	adds	r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	20000478 	.word	0x20000478
 80042b0:	20000534 	.word	0x20000534

080042b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4a07      	ldr	r2, [pc, #28]	; (80042e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80042c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	4a06      	ldr	r2, [pc, #24]	; (80042e4 <vApplicationGetTimerTaskMemory+0x30>)
 80042ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042d2:	601a      	str	r2, [r3, #0]
}
 80042d4:	bf00      	nop
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	20000734 	.word	0x20000734
 80042e4:	200007f0 	.word	0x200007f0

080042e8 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80042ee:	2020      	movs	r0, #32
 80042f0:	f002 fc6a 	bl	8006bc8 <pvPortMalloc>
 80042f4:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00a      	beq.n	8004312 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3304      	adds	r3, #4
 8004306:	4618      	mov	r0, r3
 8004308:	f000 f941 	bl	800458e <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2200      	movs	r2, #0
 8004310:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004312:	687b      	ldr	r3, [r7, #4]
	}
 8004314:	4618      	mov	r0, r3
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <xEventGroupSync>:

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b08c      	sub	sp, #48	; 0x30
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	603b      	str	r3, [r7, #0]
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = xEventGroup;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800432e:	2300      	movs	r3, #0
 8004330:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00a      	beq.n	8004352 <xEventGroupSync+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800433c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004340:	f383 8811 	msr	BASEPRI, r3
 8004344:	f3bf 8f6f 	isb	sy
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	61bb      	str	r3, [r7, #24]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800434e:	bf00      	nop
 8004350:	e7fe      	b.n	8004350 <xEventGroupSync+0x34>
	configASSERT( uxBitsToWaitFor != 0 );
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10a      	bne.n	800436e <xEventGroupSync+0x52>
	__asm volatile
 8004358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800435c:	f383 8811 	msr	BASEPRI, r3
 8004360:	f3bf 8f6f 	isb	sy
 8004364:	f3bf 8f4f 	dsb	sy
 8004368:	617b      	str	r3, [r7, #20]
}
 800436a:	bf00      	nop
 800436c:	e7fe      	b.n	800436c <xEventGroupSync+0x50>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800436e:	f001 fd95 	bl	8005e9c <xTaskGetSchedulerState>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d102      	bne.n	800437e <xEventGroupSync+0x62>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <xEventGroupSync+0x66>
 800437e:	2301      	movs	r3, #1
 8004380:	e000      	b.n	8004384 <xEventGroupSync+0x68>
 8004382:	2300      	movs	r3, #0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10a      	bne.n	800439e <xEventGroupSync+0x82>
	__asm volatile
 8004388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438c:	f383 8811 	msr	BASEPRI, r3
 8004390:	f3bf 8f6f 	isb	sy
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	613b      	str	r3, [r7, #16]
}
 800439a:	bf00      	nop
 800439c:	e7fe      	b.n	800439c <xEventGroupSync+0x80>
	}
	#endif

	vTaskSuspendAll();
 800439e:	f001 f8f3 	bl	8005588 <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
 80043a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	623b      	str	r3, [r7, #32]

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f000 f864 	bl	8004478 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80043b0:	6a3a      	ldr	r2, [r7, #32]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	431a      	orrs	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4013      	ands	r3, r2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d10d      	bne.n	80043dc <xEventGroupSync+0xc0>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
 80043c0:	6a3a      	ldr	r2, [r7, #32]
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80043c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	43db      	mvns	r3, r3
 80043d0:	401a      	ands	r2, r3
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d4:	601a      	str	r2, [r3, #0]

			xTicksToWait = 0;
 80043d6:	2300      	movs	r3, #0
 80043d8:	603b      	str	r3, [r7, #0]
 80043da:	e013      	b.n	8004404 <xEventGroupSync+0xe8>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00b      	beq.n	80043fa <xEventGroupSync+0xde>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
 80043e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e4:	1d18      	adds	r0, r3, #4
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	4619      	mov	r1, r3
 80043f0:	f001 fac8 	bl	8005984 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
 80043f4:	2300      	movs	r3, #0
 80043f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043f8:	e004      	b.n	8004404 <xEventGroupSync+0xe8>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80043fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	62fb      	str	r3, [r7, #44]	; 0x2c
				xTimeoutOccurred = pdTRUE;
 8004400:	2301      	movs	r3, #1
 8004402:	627b      	str	r3, [r7, #36]	; 0x24
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8004404:	f001 f8ce 	bl	80055a4 <xTaskResumeAll>
 8004408:	61f8      	str	r0, [r7, #28]

	if( xTicksToWait != ( TickType_t ) 0 )
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d02c      	beq.n	800446a <xEventGroupSync+0x14e>
	{
		if( xAlreadyYielded == pdFALSE )
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d107      	bne.n	8004426 <xEventGroupSync+0x10a>
		{
			portYIELD_WITHIN_API();
 8004416:	4b17      	ldr	r3, [pc, #92]	; (8004474 <xEventGroupSync+0x158>)
 8004418:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	f3bf 8f4f 	dsb	sy
 8004422:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004426:	f001 fdc5 	bl	8005fb4 <uxTaskResetEventItemValue>
 800442a:	62f8      	str	r0, [r7, #44]	; 0x2c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800442c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d115      	bne.n	8004462 <xEventGroupSync+0x146>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
 8004436:	f002 faa5 	bl	8006984 <vPortEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
 800443a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8004440:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4013      	ands	r3, r2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	429a      	cmp	r2, r3
 800444a:	d106      	bne.n	800445a <xEventGroupSync+0x13e>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800444c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	43db      	mvns	r3, r3
 8004454:	401a      	ands	r2, r3
 8004456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004458:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800445a:	f002 fac3 	bl	80069e4 <vPortExitCritical>

			xTimeoutOccurred = pdTRUE;
 800445e:	2301      	movs	r3, #1
 8004460:	627b      	str	r3, [r7, #36]	; 0x24
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004464:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004468:	62fb      	str	r3, [r7, #44]	; 0x2c
	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800446a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800446c:	4618      	mov	r0, r3
 800446e:	3730      	adds	r7, #48	; 0x30
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	e000ed04 	.word	0xe000ed04

08004478 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08e      	sub	sp, #56	; 0x38
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8004482:	2300      	movs	r3, #0
 8004484:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800448a:	2300      	movs	r3, #0
 800448c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10a      	bne.n	80044aa <xEventGroupSetBits+0x32>
	__asm volatile
 8004494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004498:	f383 8811 	msr	BASEPRI, r3
 800449c:	f3bf 8f6f 	isb	sy
 80044a0:	f3bf 8f4f 	dsb	sy
 80044a4:	613b      	str	r3, [r7, #16]
}
 80044a6:	bf00      	nop
 80044a8:	e7fe      	b.n	80044a8 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <xEventGroupSetBits+0x52>
	__asm volatile
 80044b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b8:	f383 8811 	msr	BASEPRI, r3
 80044bc:	f3bf 8f6f 	isb	sy
 80044c0:	f3bf 8f4f 	dsb	sy
 80044c4:	60fb      	str	r3, [r7, #12]
}
 80044c6:	bf00      	nop
 80044c8:	e7fe      	b.n	80044c8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80044ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044cc:	3304      	adds	r3, #4
 80044ce:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d2:	3308      	adds	r3, #8
 80044d4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80044d6:	f001 f857 	bl	8005588 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80044da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80044e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	431a      	orrs	r2, r3
 80044e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ea:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80044ec:	e03c      	b.n	8004568 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80044ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80044f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80044fa:	2300      	movs	r3, #0
 80044fc:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004504:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800450c:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d108      	bne.n	800452a <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	4013      	ands	r3, r2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00b      	beq.n	800453c <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8004524:	2301      	movs	r3, #1
 8004526:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004528:	e008      	b.n	800453c <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800452a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	4013      	ands	r3, r2
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	429a      	cmp	r2, r3
 8004536:	d101      	bne.n	800453c <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8004538:	2301      	movs	r3, #1
 800453a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800453c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800453e:	2b00      	cmp	r3, #0
 8004540:	d010      	beq.n	8004564 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800454c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	4313      	orrs	r3, r2
 8004552:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800455c:	4619      	mov	r1, r3
 800455e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004560:	f001 fadc 	bl	8005b1c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8004568:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800456a:	6a3b      	ldr	r3, [r7, #32]
 800456c:	429a      	cmp	r2, r3
 800456e:	d1be      	bne.n	80044ee <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004576:	43db      	mvns	r3, r3
 8004578:	401a      	ands	r2, r3
 800457a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800457e:	f001 f811 	bl	80055a4 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8004582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004584:	681b      	ldr	r3, [r3, #0]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3738      	adds	r7, #56	; 0x38
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800458e:	b480      	push	{r7}
 8004590:	b083      	sub	sp, #12
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f103 0208 	add.w	r2, r3, #8
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f04f 32ff 	mov.w	r2, #4294967295
 80045a6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f103 0208 	add.w	r2, r3, #8
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f103 0208 	add.w	r2, r3, #8
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045c2:	bf00      	nop
 80045c4:	370c      	adds	r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045ce:	b480      	push	{r7}
 80045d0:	b083      	sub	sp, #12
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	689a      	ldr	r2, [r3, #8]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	1c5a      	adds	r2, r3, #1
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	601a      	str	r2, [r3, #0]
}
 8004624:	bf00      	nop
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004646:	d103      	bne.n	8004650 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	60fb      	str	r3, [r7, #12]
 800464e:	e00c      	b.n	800466a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	3308      	adds	r3, #8
 8004654:	60fb      	str	r3, [r7, #12]
 8004656:	e002      	b.n	800465e <vListInsert+0x2e>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	60fb      	str	r3, [r7, #12]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	429a      	cmp	r2, r3
 8004668:	d2f6      	bcs.n	8004658 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	683a      	ldr	r2, [r7, #0]
 8004678:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	1c5a      	adds	r2, r3, #1
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	601a      	str	r2, [r3, #0]
}
 8004696:	bf00      	nop
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046a2:	b480      	push	{r7}
 80046a4:	b085      	sub	sp, #20
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	6892      	ldr	r2, [r2, #8]
 80046b8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	6852      	ldr	r2, [r2, #4]
 80046c2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d103      	bne.n	80046d6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	1e5a      	subs	r2, r3, #1
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
	...

080046f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10a      	bne.n	8004722 <xQueueGenericReset+0x2a>
	__asm volatile
 800470c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004710:	f383 8811 	msr	BASEPRI, r3
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	f3bf 8f4f 	dsb	sy
 800471c:	60bb      	str	r3, [r7, #8]
}
 800471e:	bf00      	nop
 8004720:	e7fe      	b.n	8004720 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004722:	f002 f92f 	bl	8006984 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800472e:	68f9      	ldr	r1, [r7, #12]
 8004730:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004732:	fb01 f303 	mul.w	r3, r1, r3
 8004736:	441a      	add	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004752:	3b01      	subs	r3, #1
 8004754:	68f9      	ldr	r1, [r7, #12]
 8004756:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004758:	fb01 f303 	mul.w	r3, r1, r3
 800475c:	441a      	add	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	22ff      	movs	r2, #255	; 0xff
 8004766:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	22ff      	movs	r2, #255	; 0xff
 800476e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d114      	bne.n	80047a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d01a      	beq.n	80047b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	3310      	adds	r3, #16
 8004784:	4618      	mov	r0, r3
 8004786:	f001 f965 	bl	8005a54 <xTaskRemoveFromEventList>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d012      	beq.n	80047b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004790:	4b0c      	ldr	r3, [pc, #48]	; (80047c4 <xQueueGenericReset+0xcc>)
 8004792:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004796:	601a      	str	r2, [r3, #0]
 8004798:	f3bf 8f4f 	dsb	sy
 800479c:	f3bf 8f6f 	isb	sy
 80047a0:	e009      	b.n	80047b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	3310      	adds	r3, #16
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff fef1 	bl	800458e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	3324      	adds	r3, #36	; 0x24
 80047b0:	4618      	mov	r0, r3
 80047b2:	f7ff feec 	bl	800458e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80047b6:	f002 f915 	bl	80069e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047ba:	2301      	movs	r3, #1
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	e000ed04 	.word	0xe000ed04

080047c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08e      	sub	sp, #56	; 0x38
 80047cc:	af02      	add	r7, sp, #8
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
 80047d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10a      	bne.n	80047f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80047dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e0:	f383 8811 	msr	BASEPRI, r3
 80047e4:	f3bf 8f6f 	isb	sy
 80047e8:	f3bf 8f4f 	dsb	sy
 80047ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80047ee:	bf00      	nop
 80047f0:	e7fe      	b.n	80047f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d10a      	bne.n	800480e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80047f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047fc:	f383 8811 	msr	BASEPRI, r3
 8004800:	f3bf 8f6f 	isb	sy
 8004804:	f3bf 8f4f 	dsb	sy
 8004808:	627b      	str	r3, [r7, #36]	; 0x24
}
 800480a:	bf00      	nop
 800480c:	e7fe      	b.n	800480c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <xQueueGenericCreateStatic+0x52>
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <xQueueGenericCreateStatic+0x56>
 800481a:	2301      	movs	r3, #1
 800481c:	e000      	b.n	8004820 <xQueueGenericCreateStatic+0x58>
 800481e:	2300      	movs	r3, #0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10a      	bne.n	800483a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	623b      	str	r3, [r7, #32]
}
 8004836:	bf00      	nop
 8004838:	e7fe      	b.n	8004838 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d102      	bne.n	8004846 <xQueueGenericCreateStatic+0x7e>
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <xQueueGenericCreateStatic+0x82>
 8004846:	2301      	movs	r3, #1
 8004848:	e000      	b.n	800484c <xQueueGenericCreateStatic+0x84>
 800484a:	2300      	movs	r3, #0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10a      	bne.n	8004866 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	61fb      	str	r3, [r7, #28]
}
 8004862:	bf00      	nop
 8004864:	e7fe      	b.n	8004864 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004866:	2350      	movs	r3, #80	; 0x50
 8004868:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2b50      	cmp	r3, #80	; 0x50
 800486e:	d00a      	beq.n	8004886 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	61bb      	str	r3, [r7, #24]
}
 8004882:	bf00      	nop
 8004884:	e7fe      	b.n	8004884 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004886:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800488c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00d      	beq.n	80048ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800489a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800489e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	4613      	mov	r3, r2
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	68b9      	ldr	r1, [r7, #8]
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 f805 	bl	80048b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3730      	adds	r7, #48	; 0x30
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d103      	bne.n	80048d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e002      	b.n	80048da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048e6:	2101      	movs	r1, #1
 80048e8:	69b8      	ldr	r0, [r7, #24]
 80048ea:	f7ff ff05 	bl	80046f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	78fa      	ldrb	r2, [r7, #3]
 80048f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80048f6:	bf00      	nop
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
	...

08004900 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08e      	sub	sp, #56	; 0x38
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
 800490c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800490e:	2300      	movs	r3, #0
 8004910:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004918:	2b00      	cmp	r3, #0
 800491a:	d10a      	bne.n	8004932 <xQueueGenericSend+0x32>
	__asm volatile
 800491c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800492e:	bf00      	nop
 8004930:	e7fe      	b.n	8004930 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d103      	bne.n	8004940 <xQueueGenericSend+0x40>
 8004938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <xQueueGenericSend+0x44>
 8004940:	2301      	movs	r3, #1
 8004942:	e000      	b.n	8004946 <xQueueGenericSend+0x46>
 8004944:	2300      	movs	r3, #0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10a      	bne.n	8004960 <xQueueGenericSend+0x60>
	__asm volatile
 800494a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494e:	f383 8811 	msr	BASEPRI, r3
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800495c:	bf00      	nop
 800495e:	e7fe      	b.n	800495e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d103      	bne.n	800496e <xQueueGenericSend+0x6e>
 8004966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496a:	2b01      	cmp	r3, #1
 800496c:	d101      	bne.n	8004972 <xQueueGenericSend+0x72>
 800496e:	2301      	movs	r3, #1
 8004970:	e000      	b.n	8004974 <xQueueGenericSend+0x74>
 8004972:	2300      	movs	r3, #0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10a      	bne.n	800498e <xQueueGenericSend+0x8e>
	__asm volatile
 8004978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497c:	f383 8811 	msr	BASEPRI, r3
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	623b      	str	r3, [r7, #32]
}
 800498a:	bf00      	nop
 800498c:	e7fe      	b.n	800498c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800498e:	f001 fa85 	bl	8005e9c <xTaskGetSchedulerState>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d102      	bne.n	800499e <xQueueGenericSend+0x9e>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <xQueueGenericSend+0xa2>
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <xQueueGenericSend+0xa4>
 80049a2:	2300      	movs	r3, #0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10a      	bne.n	80049be <xQueueGenericSend+0xbe>
	__asm volatile
 80049a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61fb      	str	r3, [r7, #28]
}
 80049ba:	bf00      	nop
 80049bc:	e7fe      	b.n	80049bc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049be:	f001 ffe1 	bl	8006984 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d302      	bcc.n	80049d4 <xQueueGenericSend+0xd4>
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d129      	bne.n	8004a28 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	68b9      	ldr	r1, [r7, #8]
 80049d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049da:	f000 fa0b 	bl	8004df4 <prvCopyDataToQueue>
 80049de:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d010      	beq.n	8004a0a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ea:	3324      	adds	r3, #36	; 0x24
 80049ec:	4618      	mov	r0, r3
 80049ee:	f001 f831 	bl	8005a54 <xTaskRemoveFromEventList>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d013      	beq.n	8004a20 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80049f8:	4b3f      	ldr	r3, [pc, #252]	; (8004af8 <xQueueGenericSend+0x1f8>)
 80049fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	f3bf 8f4f 	dsb	sy
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	e00a      	b.n	8004a20 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d007      	beq.n	8004a20 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a10:	4b39      	ldr	r3, [pc, #228]	; (8004af8 <xQueueGenericSend+0x1f8>)
 8004a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a20:	f001 ffe0 	bl	80069e4 <vPortExitCritical>
				return pdPASS;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e063      	b.n	8004af0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d103      	bne.n	8004a36 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a2e:	f001 ffd9 	bl	80069e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a32:	2300      	movs	r3, #0
 8004a34:	e05c      	b.n	8004af0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d106      	bne.n	8004a4a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a3c:	f107 0314 	add.w	r3, r7, #20
 8004a40:	4618      	mov	r0, r3
 8004a42:	f001 f8cd 	bl	8005be0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a46:	2301      	movs	r3, #1
 8004a48:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a4a:	f001 ffcb 	bl	80069e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a4e:	f000 fd9b 	bl	8005588 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a52:	f001 ff97 	bl	8006984 <vPortEnterCritical>
 8004a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a5c:	b25b      	sxtb	r3, r3
 8004a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a62:	d103      	bne.n	8004a6c <xQueueGenericSend+0x16c>
 8004a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a72:	b25b      	sxtb	r3, r3
 8004a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a78:	d103      	bne.n	8004a82 <xQueueGenericSend+0x182>
 8004a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a82:	f001 ffaf 	bl	80069e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a86:	1d3a      	adds	r2, r7, #4
 8004a88:	f107 0314 	add.w	r3, r7, #20
 8004a8c:	4611      	mov	r1, r2
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f001 f8bc 	bl	8005c0c <xTaskCheckForTimeOut>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d124      	bne.n	8004ae4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a9c:	f000 faa2 	bl	8004fe4 <prvIsQueueFull>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d018      	beq.n	8004ad8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa8:	3310      	adds	r3, #16
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	4611      	mov	r1, r2
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f000 ff44 	bl	800593c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004ab4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ab6:	f000 fa2d 	bl	8004f14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004aba:	f000 fd73 	bl	80055a4 <xTaskResumeAll>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f47f af7c 	bne.w	80049be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004ac6:	4b0c      	ldr	r3, [pc, #48]	; (8004af8 <xQueueGenericSend+0x1f8>)
 8004ac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	f3bf 8f4f 	dsb	sy
 8004ad2:	f3bf 8f6f 	isb	sy
 8004ad6:	e772      	b.n	80049be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004ad8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ada:	f000 fa1b 	bl	8004f14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ade:	f000 fd61 	bl	80055a4 <xTaskResumeAll>
 8004ae2:	e76c      	b.n	80049be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004ae4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ae6:	f000 fa15 	bl	8004f14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004aea:	f000 fd5b 	bl	80055a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004aee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3738      	adds	r7, #56	; 0x38
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	e000ed04 	.word	0xe000ed04

08004afc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b090      	sub	sp, #64	; 0x40
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10a      	bne.n	8004b2a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004b26:	bf00      	nop
 8004b28:	e7fe      	b.n	8004b28 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d103      	bne.n	8004b38 <xQueueGenericSendFromISR+0x3c>
 8004b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <xQueueGenericSendFromISR+0x40>
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e000      	b.n	8004b3e <xQueueGenericSendFromISR+0x42>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10a      	bne.n	8004b58 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b46:	f383 8811 	msr	BASEPRI, r3
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004b54:	bf00      	nop
 8004b56:	e7fe      	b.n	8004b56 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d103      	bne.n	8004b66 <xQueueGenericSendFromISR+0x6a>
 8004b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <xQueueGenericSendFromISR+0x6e>
 8004b66:	2301      	movs	r3, #1
 8004b68:	e000      	b.n	8004b6c <xQueueGenericSendFromISR+0x70>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10a      	bne.n	8004b86 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	623b      	str	r3, [r7, #32]
}
 8004b82:	bf00      	nop
 8004b84:	e7fe      	b.n	8004b84 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b86:	f001 ffdf 	bl	8006b48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b8a:	f3ef 8211 	mrs	r2, BASEPRI
 8004b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b92:	f383 8811 	msr	BASEPRI, r3
 8004b96:	f3bf 8f6f 	isb	sy
 8004b9a:	f3bf 8f4f 	dsb	sy
 8004b9e:	61fa      	str	r2, [r7, #28]
 8004ba0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ba2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ba4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d302      	bcc.n	8004bb8 <xQueueGenericSendFromISR+0xbc>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d12f      	bne.n	8004c18 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	68b9      	ldr	r1, [r7, #8]
 8004bcc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004bce:	f000 f911 	bl	8004df4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004bd2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bda:	d112      	bne.n	8004c02 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d016      	beq.n	8004c12 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be6:	3324      	adds	r3, #36	; 0x24
 8004be8:	4618      	mov	r0, r3
 8004bea:	f000 ff33 	bl	8005a54 <xTaskRemoveFromEventList>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00e      	beq.n	8004c12 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00b      	beq.n	8004c12 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	e007      	b.n	8004c12 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c02:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c06:	3301      	adds	r3, #1
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	b25a      	sxtb	r2, r3
 8004c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c12:	2301      	movs	r3, #1
 8004c14:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004c16:	e001      	b.n	8004c1c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c1e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c26:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3740      	adds	r7, #64	; 0x40
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b08c      	sub	sp, #48	; 0x30
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c40:	2300      	movs	r3, #0
 8004c42:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10a      	bne.n	8004c64 <xQueueReceive+0x30>
	__asm volatile
 8004c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c52:	f383 8811 	msr	BASEPRI, r3
 8004c56:	f3bf 8f6f 	isb	sy
 8004c5a:	f3bf 8f4f 	dsb	sy
 8004c5e:	623b      	str	r3, [r7, #32]
}
 8004c60:	bf00      	nop
 8004c62:	e7fe      	b.n	8004c62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d103      	bne.n	8004c72 <xQueueReceive+0x3e>
 8004c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <xQueueReceive+0x42>
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <xQueueReceive+0x44>
 8004c76:	2300      	movs	r3, #0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10a      	bne.n	8004c92 <xQueueReceive+0x5e>
	__asm volatile
 8004c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c80:	f383 8811 	msr	BASEPRI, r3
 8004c84:	f3bf 8f6f 	isb	sy
 8004c88:	f3bf 8f4f 	dsb	sy
 8004c8c:	61fb      	str	r3, [r7, #28]
}
 8004c8e:	bf00      	nop
 8004c90:	e7fe      	b.n	8004c90 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c92:	f001 f903 	bl	8005e9c <xTaskGetSchedulerState>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d102      	bne.n	8004ca2 <xQueueReceive+0x6e>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <xQueueReceive+0x72>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <xQueueReceive+0x74>
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d10a      	bne.n	8004cc2 <xQueueReceive+0x8e>
	__asm volatile
 8004cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb0:	f383 8811 	msr	BASEPRI, r3
 8004cb4:	f3bf 8f6f 	isb	sy
 8004cb8:	f3bf 8f4f 	dsb	sy
 8004cbc:	61bb      	str	r3, [r7, #24]
}
 8004cbe:	bf00      	nop
 8004cc0:	e7fe      	b.n	8004cc0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cc2:	f001 fe5f 	bl	8006984 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d01f      	beq.n	8004d12 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cd2:	68b9      	ldr	r1, [r7, #8]
 8004cd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cd6:	f000 f8f7 	bl	8004ec8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cdc:	1e5a      	subs	r2, r3, #1
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00f      	beq.n	8004d0a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cec:	3310      	adds	r3, #16
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f000 feb0 	bl	8005a54 <xTaskRemoveFromEventList>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d007      	beq.n	8004d0a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004cfa:	4b3d      	ldr	r3, [pc, #244]	; (8004df0 <xQueueReceive+0x1bc>)
 8004cfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	f3bf 8f4f 	dsb	sy
 8004d06:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d0a:	f001 fe6b 	bl	80069e4 <vPortExitCritical>
				return pdPASS;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e069      	b.n	8004de6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d103      	bne.n	8004d20 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d18:	f001 fe64 	bl	80069e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	e062      	b.n	8004de6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d106      	bne.n	8004d34 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d26:	f107 0310 	add.w	r3, r7, #16
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 ff58 	bl	8005be0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d30:	2301      	movs	r3, #1
 8004d32:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d34:	f001 fe56 	bl	80069e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d38:	f000 fc26 	bl	8005588 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d3c:	f001 fe22 	bl	8006984 <vPortEnterCritical>
 8004d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d46:	b25b      	sxtb	r3, r3
 8004d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4c:	d103      	bne.n	8004d56 <xQueueReceive+0x122>
 8004d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d5c:	b25b      	sxtb	r3, r3
 8004d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d62:	d103      	bne.n	8004d6c <xQueueReceive+0x138>
 8004d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d6c:	f001 fe3a 	bl	80069e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d70:	1d3a      	adds	r2, r7, #4
 8004d72:	f107 0310 	add.w	r3, r7, #16
 8004d76:	4611      	mov	r1, r2
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f000 ff47 	bl	8005c0c <xTaskCheckForTimeOut>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d123      	bne.n	8004dcc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d86:	f000 f917 	bl	8004fb8 <prvIsQueueEmpty>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d017      	beq.n	8004dc0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d92:	3324      	adds	r3, #36	; 0x24
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	4611      	mov	r1, r2
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 fdcf 	bl	800593c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004da0:	f000 f8b8 	bl	8004f14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004da4:	f000 fbfe 	bl	80055a4 <xTaskResumeAll>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d189      	bne.n	8004cc2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004dae:	4b10      	ldr	r3, [pc, #64]	; (8004df0 <xQueueReceive+0x1bc>)
 8004db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004db4:	601a      	str	r2, [r3, #0]
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	f3bf 8f6f 	isb	sy
 8004dbe:	e780      	b.n	8004cc2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004dc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dc2:	f000 f8a7 	bl	8004f14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004dc6:	f000 fbed 	bl	80055a4 <xTaskResumeAll>
 8004dca:	e77a      	b.n	8004cc2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004dcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dce:	f000 f8a1 	bl	8004f14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004dd2:	f000 fbe7 	bl	80055a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dd8:	f000 f8ee 	bl	8004fb8 <prvIsQueueEmpty>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f43f af6f 	beq.w	8004cc2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004de4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3730      	adds	r7, #48	; 0x30
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	e000ed04 	.word	0xe000ed04

08004df4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e00:	2300      	movs	r3, #0
 8004e02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10d      	bne.n	8004e2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d14d      	bne.n	8004eb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f001 f85a 	bl	8005ed8 <xTaskPriorityDisinherit>
 8004e24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	609a      	str	r2, [r3, #8]
 8004e2c:	e043      	b.n	8004eb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d119      	bne.n	8004e68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6858      	ldr	r0, [r3, #4]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	68b9      	ldr	r1, [r7, #8]
 8004e40:	f002 f9cf 	bl	80071e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	685a      	ldr	r2, [r3, #4]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4c:	441a      	add	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d32b      	bcc.n	8004eb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	605a      	str	r2, [r3, #4]
 8004e66:	e026      	b.n	8004eb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68d8      	ldr	r0, [r3, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e70:	461a      	mov	r2, r3
 8004e72:	68b9      	ldr	r1, [r7, #8]
 8004e74:	f002 f9b5 	bl	80071e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e80:	425b      	negs	r3, r3
 8004e82:	441a      	add	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	68da      	ldr	r2, [r3, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d207      	bcs.n	8004ea4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9c:	425b      	negs	r3, r3
 8004e9e:	441a      	add	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d105      	bne.n	8004eb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ebe:	697b      	ldr	r3, [r7, #20]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3718      	adds	r7, #24
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d018      	beq.n	8004f0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	68da      	ldr	r2, [r3, #12]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee2:	441a      	add	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68da      	ldr	r2, [r3, #12]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d303      	bcc.n	8004efc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68d9      	ldr	r1, [r3, #12]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f04:	461a      	mov	r2, r3
 8004f06:	6838      	ldr	r0, [r7, #0]
 8004f08:	f002 f96b 	bl	80071e2 <memcpy>
	}
}
 8004f0c:	bf00      	nop
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f1c:	f001 fd32 	bl	8006984 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f28:	e011      	b.n	8004f4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d012      	beq.n	8004f58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	3324      	adds	r3, #36	; 0x24
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fd8c 	bl	8005a54 <xTaskRemoveFromEventList>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f42:	f000 fec5 	bl	8005cd0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f46:	7bfb      	ldrb	r3, [r7, #15]
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	dce9      	bgt.n	8004f2a <prvUnlockQueue+0x16>
 8004f56:	e000      	b.n	8004f5a <prvUnlockQueue+0x46>
					break;
 8004f58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	22ff      	movs	r2, #255	; 0xff
 8004f5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004f62:	f001 fd3f 	bl	80069e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f66:	f001 fd0d 	bl	8006984 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f72:	e011      	b.n	8004f98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d012      	beq.n	8004fa2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	3310      	adds	r3, #16
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 fd67 	bl	8005a54 <xTaskRemoveFromEventList>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f8c:	f000 fea0 	bl	8005cd0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f90:	7bbb      	ldrb	r3, [r7, #14]
 8004f92:	3b01      	subs	r3, #1
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	dce9      	bgt.n	8004f74 <prvUnlockQueue+0x60>
 8004fa0:	e000      	b.n	8004fa4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fa2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	22ff      	movs	r2, #255	; 0xff
 8004fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004fac:	f001 fd1a 	bl	80069e4 <vPortExitCritical>
}
 8004fb0:	bf00      	nop
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fc0:	f001 fce0 	bl	8006984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d102      	bne.n	8004fd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	e001      	b.n	8004fd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fd6:	f001 fd05 	bl	80069e4 <vPortExitCritical>

	return xReturn;
 8004fda:	68fb      	ldr	r3, [r7, #12]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fec:	f001 fcca 	bl	8006984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d102      	bne.n	8005002 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	e001      	b.n	8005006 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005002:	2300      	movs	r3, #0
 8005004:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005006:	f001 fced 	bl	80069e4 <vPortExitCritical>

	return xReturn;
 800500a:	68fb      	ldr	r3, [r7, #12]
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	e014      	b.n	800504e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005024:	4a0f      	ldr	r2, [pc, #60]	; (8005064 <vQueueAddToRegistry+0x50>)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10b      	bne.n	8005048 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005030:	490c      	ldr	r1, [pc, #48]	; (8005064 <vQueueAddToRegistry+0x50>)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800503a:	4a0a      	ldr	r2, [pc, #40]	; (8005064 <vQueueAddToRegistry+0x50>)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	4413      	add	r3, r2
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005046:	e006      	b.n	8005056 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3301      	adds	r3, #1
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b07      	cmp	r3, #7
 8005052:	d9e7      	bls.n	8005024 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005054:	bf00      	nop
 8005056:	bf00      	nop
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	20000bf0 	.word	0x20000bf0

08005068 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005078:	f001 fc84 	bl	8006984 <vPortEnterCritical>
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005082:	b25b      	sxtb	r3, r3
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005088:	d103      	bne.n	8005092 <vQueueWaitForMessageRestricted+0x2a>
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005098:	b25b      	sxtb	r3, r3
 800509a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509e:	d103      	bne.n	80050a8 <vQueueWaitForMessageRestricted+0x40>
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050a8:	f001 fc9c 	bl	80069e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d106      	bne.n	80050c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	3324      	adds	r3, #36	; 0x24
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	68b9      	ldr	r1, [r7, #8]
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 fc9d 	bl	80059fc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050c2:	6978      	ldr	r0, [r7, #20]
 80050c4:	f7ff ff26 	bl	8004f14 <prvUnlockQueue>
	}
 80050c8:	bf00      	nop
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b08e      	sub	sp, #56	; 0x38
 80050d4:	af04      	add	r7, sp, #16
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
 80050dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10a      	bne.n	80050fa <xTaskCreateStatic+0x2a>
	__asm volatile
 80050e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e8:	f383 8811 	msr	BASEPRI, r3
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	623b      	str	r3, [r7, #32]
}
 80050f6:	bf00      	nop
 80050f8:	e7fe      	b.n	80050f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80050fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10a      	bne.n	8005116 <xTaskCreateStatic+0x46>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	61fb      	str	r3, [r7, #28]
}
 8005112:	bf00      	nop
 8005114:	e7fe      	b.n	8005114 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005116:	23bc      	movs	r3, #188	; 0xbc
 8005118:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	2bbc      	cmp	r3, #188	; 0xbc
 800511e:	d00a      	beq.n	8005136 <xTaskCreateStatic+0x66>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	61bb      	str	r3, [r7, #24]
}
 8005132:	bf00      	nop
 8005134:	e7fe      	b.n	8005134 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005136:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800513a:	2b00      	cmp	r3, #0
 800513c:	d01e      	beq.n	800517c <xTaskCreateStatic+0xac>
 800513e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005140:	2b00      	cmp	r3, #0
 8005142:	d01b      	beq.n	800517c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005146:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800514c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800514e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005150:	2202      	movs	r2, #2
 8005152:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005156:	2300      	movs	r3, #0
 8005158:	9303      	str	r3, [sp, #12]
 800515a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515c:	9302      	str	r3, [sp, #8]
 800515e:	f107 0314 	add.w	r3, r7, #20
 8005162:	9301      	str	r3, [sp, #4]
 8005164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	68b9      	ldr	r1, [r7, #8]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f850 	bl	8005214 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005174:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005176:	f000 f8f3 	bl	8005360 <prvAddNewTaskToReadyList>
 800517a:	e001      	b.n	8005180 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005180:	697b      	ldr	r3, [r7, #20]
	}
 8005182:	4618      	mov	r0, r3
 8005184:	3728      	adds	r7, #40	; 0x28
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}

0800518a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800518a:	b580      	push	{r7, lr}
 800518c:	b08c      	sub	sp, #48	; 0x30
 800518e:	af04      	add	r7, sp, #16
 8005190:	60f8      	str	r0, [r7, #12]
 8005192:	60b9      	str	r1, [r7, #8]
 8005194:	603b      	str	r3, [r7, #0]
 8005196:	4613      	mov	r3, r2
 8005198:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800519a:	88fb      	ldrh	r3, [r7, #6]
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4618      	mov	r0, r3
 80051a0:	f001 fd12 	bl	8006bc8 <pvPortMalloc>
 80051a4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00e      	beq.n	80051ca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051ac:	20bc      	movs	r0, #188	; 0xbc
 80051ae:	f001 fd0b 	bl	8006bc8 <pvPortMalloc>
 80051b2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	697a      	ldr	r2, [r7, #20]
 80051be:	631a      	str	r2, [r3, #48]	; 0x30
 80051c0:	e005      	b.n	80051ce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051c2:	6978      	ldr	r0, [r7, #20]
 80051c4:	f001 fdcc 	bl	8006d60 <vPortFree>
 80051c8:	e001      	b.n	80051ce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051ca:	2300      	movs	r3, #0
 80051cc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d017      	beq.n	8005204 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051dc:	88fa      	ldrh	r2, [r7, #6]
 80051de:	2300      	movs	r3, #0
 80051e0:	9303      	str	r3, [sp, #12]
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	9302      	str	r3, [sp, #8]
 80051e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e8:	9301      	str	r3, [sp, #4]
 80051ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	68b9      	ldr	r1, [r7, #8]
 80051f2:	68f8      	ldr	r0, [r7, #12]
 80051f4:	f000 f80e 	bl	8005214 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051f8:	69f8      	ldr	r0, [r7, #28]
 80051fa:	f000 f8b1 	bl	8005360 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80051fe:	2301      	movs	r3, #1
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	e002      	b.n	800520a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005204:	f04f 33ff 	mov.w	r3, #4294967295
 8005208:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800520a:	69bb      	ldr	r3, [r7, #24]
	}
 800520c:	4618      	mov	r0, r3
 800520e:	3720      	adds	r7, #32
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b088      	sub	sp, #32
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
 8005220:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005224:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	461a      	mov	r2, r3
 800522c:	21a5      	movs	r1, #165	; 0xa5
 800522e:	f001 ffe6 	bl	80071fe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005234:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800523c:	3b01      	subs	r3, #1
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4413      	add	r3, r2
 8005242:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	f023 0307 	bic.w	r3, r3, #7
 800524a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	f003 0307 	and.w	r3, r3, #7
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <prvInitialiseNewTask+0x58>
	__asm volatile
 8005256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800525a:	f383 8811 	msr	BASEPRI, r3
 800525e:	f3bf 8f6f 	isb	sy
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	617b      	str	r3, [r7, #20]
}
 8005268:	bf00      	nop
 800526a:	e7fe      	b.n	800526a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d01f      	beq.n	80052b2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005272:	2300      	movs	r3, #0
 8005274:	61fb      	str	r3, [r7, #28]
 8005276:	e012      	b.n	800529e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	4413      	add	r3, r2
 800527e:	7819      	ldrb	r1, [r3, #0]
 8005280:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	4413      	add	r3, r2
 8005286:	3334      	adds	r3, #52	; 0x34
 8005288:	460a      	mov	r2, r1
 800528a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	4413      	add	r3, r2
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d006      	beq.n	80052a6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	3301      	adds	r3, #1
 800529c:	61fb      	str	r3, [r7, #28]
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	2b0f      	cmp	r3, #15
 80052a2:	d9e9      	bls.n	8005278 <prvInitialiseNewTask+0x64>
 80052a4:	e000      	b.n	80052a8 <prvInitialiseNewTask+0x94>
			{
				break;
 80052a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052b0:	e003      	b.n	80052ba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052bc:	2b37      	cmp	r3, #55	; 0x37
 80052be:	d901      	bls.n	80052c4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052c0:	2337      	movs	r3, #55	; 0x37
 80052c2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052ce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d2:	2200      	movs	r2, #0
 80052d4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d8:	3304      	adds	r3, #4
 80052da:	4618      	mov	r0, r3
 80052dc:	f7ff f977 	bl	80045ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e2:	3318      	adds	r3, #24
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7ff f972 	bl	80045ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80052f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80052fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005302:	2200      	movs	r2, #0
 8005304:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530a:	2200      	movs	r2, #0
 800530c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005312:	3354      	adds	r3, #84	; 0x54
 8005314:	2260      	movs	r2, #96	; 0x60
 8005316:	2100      	movs	r1, #0
 8005318:	4618      	mov	r0, r3
 800531a:	f001 ff70 	bl	80071fe <memset>
 800531e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005320:	4a0c      	ldr	r2, [pc, #48]	; (8005354 <prvInitialiseNewTask+0x140>)
 8005322:	659a      	str	r2, [r3, #88]	; 0x58
 8005324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005326:	4a0c      	ldr	r2, [pc, #48]	; (8005358 <prvInitialiseNewTask+0x144>)
 8005328:	65da      	str	r2, [r3, #92]	; 0x5c
 800532a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532c:	4a0b      	ldr	r2, [pc, #44]	; (800535c <prvInitialiseNewTask+0x148>)
 800532e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	68f9      	ldr	r1, [r7, #12]
 8005334:	69b8      	ldr	r0, [r7, #24]
 8005336:	f001 f9f7 	bl	8006728 <pxPortInitialiseStack>
 800533a:	4602      	mov	r2, r0
 800533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800534a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800534c:	bf00      	nop
 800534e:	3720      	adds	r7, #32
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	080082a4 	.word	0x080082a4
 8005358:	080082c4 	.word	0x080082c4
 800535c:	08008284 	.word	0x08008284

08005360 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005368:	f001 fb0c 	bl	8006984 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800536c:	4b2d      	ldr	r3, [pc, #180]	; (8005424 <prvAddNewTaskToReadyList+0xc4>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3301      	adds	r3, #1
 8005372:	4a2c      	ldr	r2, [pc, #176]	; (8005424 <prvAddNewTaskToReadyList+0xc4>)
 8005374:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005376:	4b2c      	ldr	r3, [pc, #176]	; (8005428 <prvAddNewTaskToReadyList+0xc8>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d109      	bne.n	8005392 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800537e:	4a2a      	ldr	r2, [pc, #168]	; (8005428 <prvAddNewTaskToReadyList+0xc8>)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005384:	4b27      	ldr	r3, [pc, #156]	; (8005424 <prvAddNewTaskToReadyList+0xc4>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d110      	bne.n	80053ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800538c:	f000 fcc4 	bl	8005d18 <prvInitialiseTaskLists>
 8005390:	e00d      	b.n	80053ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005392:	4b26      	ldr	r3, [pc, #152]	; (800542c <prvAddNewTaskToReadyList+0xcc>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d109      	bne.n	80053ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800539a:	4b23      	ldr	r3, [pc, #140]	; (8005428 <prvAddNewTaskToReadyList+0xc8>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d802      	bhi.n	80053ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053a8:	4a1f      	ldr	r2, [pc, #124]	; (8005428 <prvAddNewTaskToReadyList+0xc8>)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053ae:	4b20      	ldr	r3, [pc, #128]	; (8005430 <prvAddNewTaskToReadyList+0xd0>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3301      	adds	r3, #1
 80053b4:	4a1e      	ldr	r2, [pc, #120]	; (8005430 <prvAddNewTaskToReadyList+0xd0>)
 80053b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053b8:	4b1d      	ldr	r3, [pc, #116]	; (8005430 <prvAddNewTaskToReadyList+0xd0>)
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c4:	4b1b      	ldr	r3, [pc, #108]	; (8005434 <prvAddNewTaskToReadyList+0xd4>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d903      	bls.n	80053d4 <prvAddNewTaskToReadyList+0x74>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d0:	4a18      	ldr	r2, [pc, #96]	; (8005434 <prvAddNewTaskToReadyList+0xd4>)
 80053d2:	6013      	str	r3, [r2, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d8:	4613      	mov	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4413      	add	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4a15      	ldr	r2, [pc, #84]	; (8005438 <prvAddNewTaskToReadyList+0xd8>)
 80053e2:	441a      	add	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	3304      	adds	r3, #4
 80053e8:	4619      	mov	r1, r3
 80053ea:	4610      	mov	r0, r2
 80053ec:	f7ff f8fc 	bl	80045e8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053f0:	f001 faf8 	bl	80069e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053f4:	4b0d      	ldr	r3, [pc, #52]	; (800542c <prvAddNewTaskToReadyList+0xcc>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d00e      	beq.n	800541a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053fc:	4b0a      	ldr	r3, [pc, #40]	; (8005428 <prvAddNewTaskToReadyList+0xc8>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005406:	429a      	cmp	r2, r3
 8005408:	d207      	bcs.n	800541a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800540a:	4b0c      	ldr	r3, [pc, #48]	; (800543c <prvAddNewTaskToReadyList+0xdc>)
 800540c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005410:	601a      	str	r2, [r3, #0]
 8005412:	f3bf 8f4f 	dsb	sy
 8005416:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800541a:	bf00      	nop
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20001104 	.word	0x20001104
 8005428:	20000c30 	.word	0x20000c30
 800542c:	20001110 	.word	0x20001110
 8005430:	20001120 	.word	0x20001120
 8005434:	2000110c 	.word	0x2000110c
 8005438:	20000c34 	.word	0x20000c34
 800543c:	e000ed04 	.word	0xe000ed04

08005440 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005448:	2300      	movs	r3, #0
 800544a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d017      	beq.n	8005482 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005452:	4b13      	ldr	r3, [pc, #76]	; (80054a0 <vTaskDelay+0x60>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <vTaskDelay+0x30>
	__asm volatile
 800545a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800545e:	f383 8811 	msr	BASEPRI, r3
 8005462:	f3bf 8f6f 	isb	sy
 8005466:	f3bf 8f4f 	dsb	sy
 800546a:	60bb      	str	r3, [r7, #8]
}
 800546c:	bf00      	nop
 800546e:	e7fe      	b.n	800546e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005470:	f000 f88a 	bl	8005588 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005474:	2100      	movs	r1, #0
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fdb4 	bl	8005fe4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800547c:	f000 f892 	bl	80055a4 <xTaskResumeAll>
 8005480:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d107      	bne.n	8005498 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005488:	4b06      	ldr	r3, [pc, #24]	; (80054a4 <vTaskDelay+0x64>)
 800548a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005498:	bf00      	nop
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	2000112c 	.word	0x2000112c
 80054a4:	e000ed04 	.word	0xe000ed04

080054a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b08a      	sub	sp, #40	; 0x28
 80054ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80054ae:	2300      	movs	r3, #0
 80054b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054b2:	2300      	movs	r3, #0
 80054b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054b6:	463a      	mov	r2, r7
 80054b8:	1d39      	adds	r1, r7, #4
 80054ba:	f107 0308 	add.w	r3, r7, #8
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fe fede 	bl	8004280 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054c4:	6839      	ldr	r1, [r7, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	9202      	str	r2, [sp, #8]
 80054cc:	9301      	str	r3, [sp, #4]
 80054ce:	2300      	movs	r3, #0
 80054d0:	9300      	str	r3, [sp, #0]
 80054d2:	2300      	movs	r3, #0
 80054d4:	460a      	mov	r2, r1
 80054d6:	4924      	ldr	r1, [pc, #144]	; (8005568 <vTaskStartScheduler+0xc0>)
 80054d8:	4824      	ldr	r0, [pc, #144]	; (800556c <vTaskStartScheduler+0xc4>)
 80054da:	f7ff fdf9 	bl	80050d0 <xTaskCreateStatic>
 80054de:	4603      	mov	r3, r0
 80054e0:	4a23      	ldr	r2, [pc, #140]	; (8005570 <vTaskStartScheduler+0xc8>)
 80054e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054e4:	4b22      	ldr	r3, [pc, #136]	; (8005570 <vTaskStartScheduler+0xc8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80054ec:	2301      	movs	r3, #1
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	e001      	b.n	80054f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80054f2:	2300      	movs	r3, #0
 80054f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d102      	bne.n	8005502 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80054fc:	f000 fdc6 	bl	800608c <xTimerCreateTimerTask>
 8005500:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d11b      	bne.n	8005540 <vTaskStartScheduler+0x98>
	__asm volatile
 8005508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550c:	f383 8811 	msr	BASEPRI, r3
 8005510:	f3bf 8f6f 	isb	sy
 8005514:	f3bf 8f4f 	dsb	sy
 8005518:	613b      	str	r3, [r7, #16]
}
 800551a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800551c:	4b15      	ldr	r3, [pc, #84]	; (8005574 <vTaskStartScheduler+0xcc>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3354      	adds	r3, #84	; 0x54
 8005522:	4a15      	ldr	r2, [pc, #84]	; (8005578 <vTaskStartScheduler+0xd0>)
 8005524:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005526:	4b15      	ldr	r3, [pc, #84]	; (800557c <vTaskStartScheduler+0xd4>)
 8005528:	f04f 32ff 	mov.w	r2, #4294967295
 800552c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800552e:	4b14      	ldr	r3, [pc, #80]	; (8005580 <vTaskStartScheduler+0xd8>)
 8005530:	2201      	movs	r2, #1
 8005532:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005534:	4b13      	ldr	r3, [pc, #76]	; (8005584 <vTaskStartScheduler+0xdc>)
 8005536:	2200      	movs	r2, #0
 8005538:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800553a:	f001 f981 	bl	8006840 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800553e:	e00e      	b.n	800555e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005546:	d10a      	bne.n	800555e <vTaskStartScheduler+0xb6>
	__asm volatile
 8005548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554c:	f383 8811 	msr	BASEPRI, r3
 8005550:	f3bf 8f6f 	isb	sy
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	60fb      	str	r3, [r7, #12]
}
 800555a:	bf00      	nop
 800555c:	e7fe      	b.n	800555c <vTaskStartScheduler+0xb4>
}
 800555e:	bf00      	nop
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	080081b4 	.word	0x080081b4
 800556c:	08005ce9 	.word	0x08005ce9
 8005570:	20001128 	.word	0x20001128
 8005574:	20000c30 	.word	0x20000c30
 8005578:	20000018 	.word	0x20000018
 800557c:	20001124 	.word	0x20001124
 8005580:	20001110 	.word	0x20001110
 8005584:	20001108 	.word	0x20001108

08005588 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005588:	b480      	push	{r7}
 800558a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800558c:	4b04      	ldr	r3, [pc, #16]	; (80055a0 <vTaskSuspendAll+0x18>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3301      	adds	r3, #1
 8005592:	4a03      	ldr	r2, [pc, #12]	; (80055a0 <vTaskSuspendAll+0x18>)
 8005594:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005596:	bf00      	nop
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	2000112c 	.word	0x2000112c

080055a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80055ae:	2300      	movs	r3, #0
 80055b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80055b2:	4b42      	ldr	r3, [pc, #264]	; (80056bc <xTaskResumeAll+0x118>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10a      	bne.n	80055d0 <xTaskResumeAll+0x2c>
	__asm volatile
 80055ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	603b      	str	r3, [r7, #0]
}
 80055cc:	bf00      	nop
 80055ce:	e7fe      	b.n	80055ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055d0:	f001 f9d8 	bl	8006984 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055d4:	4b39      	ldr	r3, [pc, #228]	; (80056bc <xTaskResumeAll+0x118>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	3b01      	subs	r3, #1
 80055da:	4a38      	ldr	r2, [pc, #224]	; (80056bc <xTaskResumeAll+0x118>)
 80055dc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055de:	4b37      	ldr	r3, [pc, #220]	; (80056bc <xTaskResumeAll+0x118>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d162      	bne.n	80056ac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055e6:	4b36      	ldr	r3, [pc, #216]	; (80056c0 <xTaskResumeAll+0x11c>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d05e      	beq.n	80056ac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055ee:	e02f      	b.n	8005650 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f0:	4b34      	ldr	r3, [pc, #208]	; (80056c4 <xTaskResumeAll+0x120>)
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	3318      	adds	r3, #24
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7ff f850 	bl	80046a2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	3304      	adds	r3, #4
 8005606:	4618      	mov	r0, r3
 8005608:	f7ff f84b 	bl	80046a2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005610:	4b2d      	ldr	r3, [pc, #180]	; (80056c8 <xTaskResumeAll+0x124>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	429a      	cmp	r2, r3
 8005616:	d903      	bls.n	8005620 <xTaskResumeAll+0x7c>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800561c:	4a2a      	ldr	r2, [pc, #168]	; (80056c8 <xTaskResumeAll+0x124>)
 800561e:	6013      	str	r3, [r2, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4a27      	ldr	r2, [pc, #156]	; (80056cc <xTaskResumeAll+0x128>)
 800562e:	441a      	add	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	3304      	adds	r3, #4
 8005634:	4619      	mov	r1, r3
 8005636:	4610      	mov	r0, r2
 8005638:	f7fe ffd6 	bl	80045e8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005640:	4b23      	ldr	r3, [pc, #140]	; (80056d0 <xTaskResumeAll+0x12c>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005646:	429a      	cmp	r2, r3
 8005648:	d302      	bcc.n	8005650 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800564a:	4b22      	ldr	r3, [pc, #136]	; (80056d4 <xTaskResumeAll+0x130>)
 800564c:	2201      	movs	r2, #1
 800564e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005650:	4b1c      	ldr	r3, [pc, #112]	; (80056c4 <xTaskResumeAll+0x120>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1cb      	bne.n	80055f0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800565e:	f000 fbfd 	bl	8005e5c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005662:	4b1d      	ldr	r3, [pc, #116]	; (80056d8 <xTaskResumeAll+0x134>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d010      	beq.n	8005690 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800566e:	f000 f847 	bl	8005700 <xTaskIncrementTick>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d002      	beq.n	800567e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005678:	4b16      	ldr	r3, [pc, #88]	; (80056d4 <xTaskResumeAll+0x130>)
 800567a:	2201      	movs	r2, #1
 800567c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3b01      	subs	r3, #1
 8005682:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1f1      	bne.n	800566e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800568a:	4b13      	ldr	r3, [pc, #76]	; (80056d8 <xTaskResumeAll+0x134>)
 800568c:	2200      	movs	r2, #0
 800568e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005690:	4b10      	ldr	r3, [pc, #64]	; (80056d4 <xTaskResumeAll+0x130>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d009      	beq.n	80056ac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005698:	2301      	movs	r3, #1
 800569a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800569c:	4b0f      	ldr	r3, [pc, #60]	; (80056dc <xTaskResumeAll+0x138>)
 800569e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056ac:	f001 f99a 	bl	80069e4 <vPortExitCritical>

	return xAlreadyYielded;
 80056b0:	68bb      	ldr	r3, [r7, #8]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	2000112c 	.word	0x2000112c
 80056c0:	20001104 	.word	0x20001104
 80056c4:	200010c4 	.word	0x200010c4
 80056c8:	2000110c 	.word	0x2000110c
 80056cc:	20000c34 	.word	0x20000c34
 80056d0:	20000c30 	.word	0x20000c30
 80056d4:	20001118 	.word	0x20001118
 80056d8:	20001114 	.word	0x20001114
 80056dc:	e000ed04 	.word	0xe000ed04

080056e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80056e6:	4b05      	ldr	r3, [pc, #20]	; (80056fc <xTaskGetTickCount+0x1c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80056ec:	687b      	ldr	r3, [r7, #4]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	20001108 	.word	0x20001108

08005700 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005706:	2300      	movs	r3, #0
 8005708:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800570a:	4b4f      	ldr	r3, [pc, #316]	; (8005848 <xTaskIncrementTick+0x148>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	f040 808f 	bne.w	8005832 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005714:	4b4d      	ldr	r3, [pc, #308]	; (800584c <xTaskIncrementTick+0x14c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3301      	adds	r3, #1
 800571a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800571c:	4a4b      	ldr	r2, [pc, #300]	; (800584c <xTaskIncrementTick+0x14c>)
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d120      	bne.n	800576a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005728:	4b49      	ldr	r3, [pc, #292]	; (8005850 <xTaskIncrementTick+0x150>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00a      	beq.n	8005748 <xTaskIncrementTick+0x48>
	__asm volatile
 8005732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	603b      	str	r3, [r7, #0]
}
 8005744:	bf00      	nop
 8005746:	e7fe      	b.n	8005746 <xTaskIncrementTick+0x46>
 8005748:	4b41      	ldr	r3, [pc, #260]	; (8005850 <xTaskIncrementTick+0x150>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60fb      	str	r3, [r7, #12]
 800574e:	4b41      	ldr	r3, [pc, #260]	; (8005854 <xTaskIncrementTick+0x154>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a3f      	ldr	r2, [pc, #252]	; (8005850 <xTaskIncrementTick+0x150>)
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	4a3f      	ldr	r2, [pc, #252]	; (8005854 <xTaskIncrementTick+0x154>)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	4b3e      	ldr	r3, [pc, #248]	; (8005858 <xTaskIncrementTick+0x158>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3301      	adds	r3, #1
 8005762:	4a3d      	ldr	r2, [pc, #244]	; (8005858 <xTaskIncrementTick+0x158>)
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	f000 fb79 	bl	8005e5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800576a:	4b3c      	ldr	r3, [pc, #240]	; (800585c <xTaskIncrementTick+0x15c>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	429a      	cmp	r2, r3
 8005772:	d349      	bcc.n	8005808 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005774:	4b36      	ldr	r3, [pc, #216]	; (8005850 <xTaskIncrementTick+0x150>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d104      	bne.n	8005788 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800577e:	4b37      	ldr	r3, [pc, #220]	; (800585c <xTaskIncrementTick+0x15c>)
 8005780:	f04f 32ff 	mov.w	r2, #4294967295
 8005784:	601a      	str	r2, [r3, #0]
					break;
 8005786:	e03f      	b.n	8005808 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005788:	4b31      	ldr	r3, [pc, #196]	; (8005850 <xTaskIncrementTick+0x150>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	429a      	cmp	r2, r3
 800579e:	d203      	bcs.n	80057a8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80057a0:	4a2e      	ldr	r2, [pc, #184]	; (800585c <xTaskIncrementTick+0x15c>)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80057a6:	e02f      	b.n	8005808 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	3304      	adds	r3, #4
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7fe ff78 	bl	80046a2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d004      	beq.n	80057c4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	3318      	adds	r3, #24
 80057be:	4618      	mov	r0, r3
 80057c0:	f7fe ff6f 	bl	80046a2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057c8:	4b25      	ldr	r3, [pc, #148]	; (8005860 <xTaskIncrementTick+0x160>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d903      	bls.n	80057d8 <xTaskIncrementTick+0xd8>
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d4:	4a22      	ldr	r2, [pc, #136]	; (8005860 <xTaskIncrementTick+0x160>)
 80057d6:	6013      	str	r3, [r2, #0]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057dc:	4613      	mov	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	4a1f      	ldr	r2, [pc, #124]	; (8005864 <xTaskIncrementTick+0x164>)
 80057e6:	441a      	add	r2, r3
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	3304      	adds	r3, #4
 80057ec:	4619      	mov	r1, r3
 80057ee:	4610      	mov	r0, r2
 80057f0:	f7fe fefa 	bl	80045e8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057f8:	4b1b      	ldr	r3, [pc, #108]	; (8005868 <xTaskIncrementTick+0x168>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fe:	429a      	cmp	r2, r3
 8005800:	d3b8      	bcc.n	8005774 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005802:	2301      	movs	r3, #1
 8005804:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005806:	e7b5      	b.n	8005774 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005808:	4b17      	ldr	r3, [pc, #92]	; (8005868 <xTaskIncrementTick+0x168>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800580e:	4915      	ldr	r1, [pc, #84]	; (8005864 <xTaskIncrementTick+0x164>)
 8005810:	4613      	mov	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	440b      	add	r3, r1
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d901      	bls.n	8005824 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005820:	2301      	movs	r3, #1
 8005822:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005824:	4b11      	ldr	r3, [pc, #68]	; (800586c <xTaskIncrementTick+0x16c>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d007      	beq.n	800583c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800582c:	2301      	movs	r3, #1
 800582e:	617b      	str	r3, [r7, #20]
 8005830:	e004      	b.n	800583c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005832:	4b0f      	ldr	r3, [pc, #60]	; (8005870 <xTaskIncrementTick+0x170>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3301      	adds	r3, #1
 8005838:	4a0d      	ldr	r2, [pc, #52]	; (8005870 <xTaskIncrementTick+0x170>)
 800583a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800583c:	697b      	ldr	r3, [r7, #20]
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	2000112c 	.word	0x2000112c
 800584c:	20001108 	.word	0x20001108
 8005850:	200010bc 	.word	0x200010bc
 8005854:	200010c0 	.word	0x200010c0
 8005858:	2000111c 	.word	0x2000111c
 800585c:	20001124 	.word	0x20001124
 8005860:	2000110c 	.word	0x2000110c
 8005864:	20000c34 	.word	0x20000c34
 8005868:	20000c30 	.word	0x20000c30
 800586c:	20001118 	.word	0x20001118
 8005870:	20001114 	.word	0x20001114

08005874 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800587a:	4b2a      	ldr	r3, [pc, #168]	; (8005924 <vTaskSwitchContext+0xb0>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005882:	4b29      	ldr	r3, [pc, #164]	; (8005928 <vTaskSwitchContext+0xb4>)
 8005884:	2201      	movs	r2, #1
 8005886:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005888:	e046      	b.n	8005918 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800588a:	4b27      	ldr	r3, [pc, #156]	; (8005928 <vTaskSwitchContext+0xb4>)
 800588c:	2200      	movs	r2, #0
 800588e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005890:	4b26      	ldr	r3, [pc, #152]	; (800592c <vTaskSwitchContext+0xb8>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	60fb      	str	r3, [r7, #12]
 8005896:	e010      	b.n	80058ba <vTaskSwitchContext+0x46>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10a      	bne.n	80058b4 <vTaskSwitchContext+0x40>
	__asm volatile
 800589e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a2:	f383 8811 	msr	BASEPRI, r3
 80058a6:	f3bf 8f6f 	isb	sy
 80058aa:	f3bf 8f4f 	dsb	sy
 80058ae:	607b      	str	r3, [r7, #4]
}
 80058b0:	bf00      	nop
 80058b2:	e7fe      	b.n	80058b2 <vTaskSwitchContext+0x3e>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	60fb      	str	r3, [r7, #12]
 80058ba:	491d      	ldr	r1, [pc, #116]	; (8005930 <vTaskSwitchContext+0xbc>)
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	4613      	mov	r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	4413      	add	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	440b      	add	r3, r1
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d0e4      	beq.n	8005898 <vTaskSwitchContext+0x24>
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4613      	mov	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4a15      	ldr	r2, [pc, #84]	; (8005930 <vTaskSwitchContext+0xbc>)
 80058da:	4413      	add	r3, r2
 80058dc:	60bb      	str	r3, [r7, #8]
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	605a      	str	r2, [r3, #4]
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	3308      	adds	r3, #8
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d104      	bne.n	80058fe <vTaskSwitchContext+0x8a>
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	605a      	str	r2, [r3, #4]
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	4a0b      	ldr	r2, [pc, #44]	; (8005934 <vTaskSwitchContext+0xc0>)
 8005906:	6013      	str	r3, [r2, #0]
 8005908:	4a08      	ldr	r2, [pc, #32]	; (800592c <vTaskSwitchContext+0xb8>)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800590e:	4b09      	ldr	r3, [pc, #36]	; (8005934 <vTaskSwitchContext+0xc0>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	3354      	adds	r3, #84	; 0x54
 8005914:	4a08      	ldr	r2, [pc, #32]	; (8005938 <vTaskSwitchContext+0xc4>)
 8005916:	6013      	str	r3, [r2, #0]
}
 8005918:	bf00      	nop
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	2000112c 	.word	0x2000112c
 8005928:	20001118 	.word	0x20001118
 800592c:	2000110c 	.word	0x2000110c
 8005930:	20000c34 	.word	0x20000c34
 8005934:	20000c30 	.word	0x20000c30
 8005938:	20000018 	.word	0x20000018

0800593c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10a      	bne.n	8005962 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800594c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005950:	f383 8811 	msr	BASEPRI, r3
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	60fb      	str	r3, [r7, #12]
}
 800595e:	bf00      	nop
 8005960:	e7fe      	b.n	8005960 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005962:	4b07      	ldr	r3, [pc, #28]	; (8005980 <vTaskPlaceOnEventList+0x44>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3318      	adds	r3, #24
 8005968:	4619      	mov	r1, r3
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7fe fe60 	bl	8004630 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005970:	2101      	movs	r1, #1
 8005972:	6838      	ldr	r0, [r7, #0]
 8005974:	f000 fb36 	bl	8005fe4 <prvAddCurrentTaskToDelayedList>
}
 8005978:	bf00      	nop
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	20000c30 	.word	0x20000c30

08005984 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10a      	bne.n	80059ac <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8005996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800599a:	f383 8811 	msr	BASEPRI, r3
 800599e:	f3bf 8f6f 	isb	sy
 80059a2:	f3bf 8f4f 	dsb	sy
 80059a6:	617b      	str	r3, [r7, #20]
}
 80059a8:	bf00      	nop
 80059aa:	e7fe      	b.n	80059aa <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80059ac:	4b11      	ldr	r3, [pc, #68]	; (80059f4 <vTaskPlaceOnUnorderedEventList+0x70>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d10a      	bne.n	80059ca <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80059b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	613b      	str	r3, [r7, #16]
}
 80059c6:	bf00      	nop
 80059c8:	e7fe      	b.n	80059c8 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80059ca:	4b0b      	ldr	r3, [pc, #44]	; (80059f8 <vTaskPlaceOnUnorderedEventList+0x74>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80059d4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80059d6:	4b08      	ldr	r3, [pc, #32]	; (80059f8 <vTaskPlaceOnUnorderedEventList+0x74>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3318      	adds	r3, #24
 80059dc:	4619      	mov	r1, r3
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f7fe fe02 	bl	80045e8 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80059e4:	2101      	movs	r1, #1
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f000 fafc 	bl	8005fe4 <prvAddCurrentTaskToDelayedList>
}
 80059ec:	bf00      	nop
 80059ee:	3718      	adds	r7, #24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	2000112c 	.word	0x2000112c
 80059f8:	20000c30 	.word	0x20000c30

080059fc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b086      	sub	sp, #24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d10a      	bne.n	8005a24 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a12:	f383 8811 	msr	BASEPRI, r3
 8005a16:	f3bf 8f6f 	isb	sy
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	617b      	str	r3, [r7, #20]
}
 8005a20:	bf00      	nop
 8005a22:	e7fe      	b.n	8005a22 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a24:	4b0a      	ldr	r3, [pc, #40]	; (8005a50 <vTaskPlaceOnEventListRestricted+0x54>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	3318      	adds	r3, #24
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f7fe fddb 	bl	80045e8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005a38:	f04f 33ff 	mov.w	r3, #4294967295
 8005a3c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	68b8      	ldr	r0, [r7, #8]
 8005a42:	f000 facf 	bl	8005fe4 <prvAddCurrentTaskToDelayedList>
	}
 8005a46:	bf00      	nop
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	20000c30 	.word	0x20000c30

08005a54 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10a      	bne.n	8005a80 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	60fb      	str	r3, [r7, #12]
}
 8005a7c:	bf00      	nop
 8005a7e:	e7fe      	b.n	8005a7e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	3318      	adds	r3, #24
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7fe fe0c 	bl	80046a2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a8a:	4b1e      	ldr	r3, [pc, #120]	; (8005b04 <xTaskRemoveFromEventList+0xb0>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d11d      	bne.n	8005ace <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	3304      	adds	r3, #4
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7fe fe03 	bl	80046a2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aa0:	4b19      	ldr	r3, [pc, #100]	; (8005b08 <xTaskRemoveFromEventList+0xb4>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d903      	bls.n	8005ab0 <xTaskRemoveFromEventList+0x5c>
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	4a16      	ldr	r2, [pc, #88]	; (8005b08 <xTaskRemoveFromEventList+0xb4>)
 8005aae:	6013      	str	r3, [r2, #0]
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	4413      	add	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4a13      	ldr	r2, [pc, #76]	; (8005b0c <xTaskRemoveFromEventList+0xb8>)
 8005abe:	441a      	add	r2, r3
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	3304      	adds	r3, #4
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	f7fe fd8e 	bl	80045e8 <vListInsertEnd>
 8005acc:	e005      	b.n	8005ada <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	3318      	adds	r3, #24
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	480e      	ldr	r0, [pc, #56]	; (8005b10 <xTaskRemoveFromEventList+0xbc>)
 8005ad6:	f7fe fd87 	bl	80045e8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ade:	4b0d      	ldr	r3, [pc, #52]	; (8005b14 <xTaskRemoveFromEventList+0xc0>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d905      	bls.n	8005af4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005aec:	4b0a      	ldr	r3, [pc, #40]	; (8005b18 <xTaskRemoveFromEventList+0xc4>)
 8005aee:	2201      	movs	r2, #1
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	e001      	b.n	8005af8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005af4:	2300      	movs	r3, #0
 8005af6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005af8:	697b      	ldr	r3, [r7, #20]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3718      	adds	r7, #24
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	2000112c 	.word	0x2000112c
 8005b08:	2000110c 	.word	0x2000110c
 8005b0c:	20000c34 	.word	0x20000c34
 8005b10:	200010c4 	.word	0x200010c4
 8005b14:	20000c30 	.word	0x20000c30
 8005b18:	20001118 	.word	0x20001118

08005b1c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8005b26:	4b29      	ldr	r3, [pc, #164]	; (8005bcc <vTaskRemoveFromUnorderedEventList+0xb0>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d10a      	bne.n	8005b44 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8005b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	613b      	str	r3, [r7, #16]
}
 8005b40:	bf00      	nop
 8005b42:	e7fe      	b.n	8005b42 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d10a      	bne.n	8005b70 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8005b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b5e:	f383 8811 	msr	BASEPRI, r3
 8005b62:	f3bf 8f6f 	isb	sy
 8005b66:	f3bf 8f4f 	dsb	sy
 8005b6a:	60fb      	str	r3, [r7, #12]
}
 8005b6c:	bf00      	nop
 8005b6e:	e7fe      	b.n	8005b6e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f7fe fd96 	bl	80046a2 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	3304      	adds	r3, #4
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fe fd91 	bl	80046a2 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b84:	4b12      	ldr	r3, [pc, #72]	; (8005bd0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d903      	bls.n	8005b94 <vTaskRemoveFromUnorderedEventList+0x78>
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b90:	4a0f      	ldr	r2, [pc, #60]	; (8005bd0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005b92:	6013      	str	r3, [r2, #0]
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b98:	4613      	mov	r3, r2
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	4413      	add	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4a0c      	ldr	r2, [pc, #48]	; (8005bd4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8005ba2:	441a      	add	r2, r3
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	4619      	mov	r1, r3
 8005baa:	4610      	mov	r0, r2
 8005bac:	f7fe fd1c 	bl	80045e8 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb4:	4b08      	ldr	r3, [pc, #32]	; (8005bd8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d902      	bls.n	8005bc4 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8005bbe:	4b07      	ldr	r3, [pc, #28]	; (8005bdc <vTaskRemoveFromUnorderedEventList+0xc0>)
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	601a      	str	r2, [r3, #0]
	}
}
 8005bc4:	bf00      	nop
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	2000112c 	.word	0x2000112c
 8005bd0:	2000110c 	.word	0x2000110c
 8005bd4:	20000c34 	.word	0x20000c34
 8005bd8:	20000c30 	.word	0x20000c30
 8005bdc:	20001118 	.word	0x20001118

08005be0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005be8:	4b06      	ldr	r3, [pc, #24]	; (8005c04 <vTaskInternalSetTimeOutState+0x24>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005bf0:	4b05      	ldr	r3, [pc, #20]	; (8005c08 <vTaskInternalSetTimeOutState+0x28>)
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	605a      	str	r2, [r3, #4]
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	2000111c 	.word	0x2000111c
 8005c08:	20001108 	.word	0x20001108

08005c0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b088      	sub	sp, #32
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10a      	bne.n	8005c32 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c20:	f383 8811 	msr	BASEPRI, r3
 8005c24:	f3bf 8f6f 	isb	sy
 8005c28:	f3bf 8f4f 	dsb	sy
 8005c2c:	613b      	str	r3, [r7, #16]
}
 8005c2e:	bf00      	nop
 8005c30:	e7fe      	b.n	8005c30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10a      	bne.n	8005c4e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3c:	f383 8811 	msr	BASEPRI, r3
 8005c40:	f3bf 8f6f 	isb	sy
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	60fb      	str	r3, [r7, #12]
}
 8005c4a:	bf00      	nop
 8005c4c:	e7fe      	b.n	8005c4c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005c4e:	f000 fe99 	bl	8006984 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005c52:	4b1d      	ldr	r3, [pc, #116]	; (8005cc8 <xTaskCheckForTimeOut+0xbc>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	69ba      	ldr	r2, [r7, #24]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6a:	d102      	bne.n	8005c72 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	61fb      	str	r3, [r7, #28]
 8005c70:	e023      	b.n	8005cba <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	4b15      	ldr	r3, [pc, #84]	; (8005ccc <xTaskCheckForTimeOut+0xc0>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d007      	beq.n	8005c8e <xTaskCheckForTimeOut+0x82>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	69ba      	ldr	r2, [r7, #24]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d302      	bcc.n	8005c8e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	61fb      	str	r3, [r7, #28]
 8005c8c:	e015      	b.n	8005cba <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d20b      	bcs.n	8005cb0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	1ad2      	subs	r2, r2, r3
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7ff ff9b 	bl	8005be0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005caa:	2300      	movs	r3, #0
 8005cac:	61fb      	str	r3, [r7, #28]
 8005cae:	e004      	b.n	8005cba <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005cba:	f000 fe93 	bl	80069e4 <vPortExitCritical>

	return xReturn;
 8005cbe:	69fb      	ldr	r3, [r7, #28]
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3720      	adds	r7, #32
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	20001108 	.word	0x20001108
 8005ccc:	2000111c 	.word	0x2000111c

08005cd0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005cd4:	4b03      	ldr	r3, [pc, #12]	; (8005ce4 <vTaskMissedYield+0x14>)
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	601a      	str	r2, [r3, #0]
}
 8005cda:	bf00      	nop
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	20001118 	.word	0x20001118

08005ce8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005cf0:	f000 f852 	bl	8005d98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005cf4:	4b06      	ldr	r3, [pc, #24]	; (8005d10 <prvIdleTask+0x28>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d9f9      	bls.n	8005cf0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005cfc:	4b05      	ldr	r3, [pc, #20]	; (8005d14 <prvIdleTask+0x2c>)
 8005cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d0c:	e7f0      	b.n	8005cf0 <prvIdleTask+0x8>
 8005d0e:	bf00      	nop
 8005d10:	20000c34 	.word	0x20000c34
 8005d14:	e000ed04 	.word	0xe000ed04

08005d18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d1e:	2300      	movs	r3, #0
 8005d20:	607b      	str	r3, [r7, #4]
 8005d22:	e00c      	b.n	8005d3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	4613      	mov	r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	4413      	add	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4a12      	ldr	r2, [pc, #72]	; (8005d78 <prvInitialiseTaskLists+0x60>)
 8005d30:	4413      	add	r3, r2
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7fe fc2b 	bl	800458e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	607b      	str	r3, [r7, #4]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2b37      	cmp	r3, #55	; 0x37
 8005d42:	d9ef      	bls.n	8005d24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d44:	480d      	ldr	r0, [pc, #52]	; (8005d7c <prvInitialiseTaskLists+0x64>)
 8005d46:	f7fe fc22 	bl	800458e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d4a:	480d      	ldr	r0, [pc, #52]	; (8005d80 <prvInitialiseTaskLists+0x68>)
 8005d4c:	f7fe fc1f 	bl	800458e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d50:	480c      	ldr	r0, [pc, #48]	; (8005d84 <prvInitialiseTaskLists+0x6c>)
 8005d52:	f7fe fc1c 	bl	800458e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d56:	480c      	ldr	r0, [pc, #48]	; (8005d88 <prvInitialiseTaskLists+0x70>)
 8005d58:	f7fe fc19 	bl	800458e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d5c:	480b      	ldr	r0, [pc, #44]	; (8005d8c <prvInitialiseTaskLists+0x74>)
 8005d5e:	f7fe fc16 	bl	800458e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d62:	4b0b      	ldr	r3, [pc, #44]	; (8005d90 <prvInitialiseTaskLists+0x78>)
 8005d64:	4a05      	ldr	r2, [pc, #20]	; (8005d7c <prvInitialiseTaskLists+0x64>)
 8005d66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d68:	4b0a      	ldr	r3, [pc, #40]	; (8005d94 <prvInitialiseTaskLists+0x7c>)
 8005d6a:	4a05      	ldr	r2, [pc, #20]	; (8005d80 <prvInitialiseTaskLists+0x68>)
 8005d6c:	601a      	str	r2, [r3, #0]
}
 8005d6e:	bf00      	nop
 8005d70:	3708      	adds	r7, #8
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	20000c34 	.word	0x20000c34
 8005d7c:	20001094 	.word	0x20001094
 8005d80:	200010a8 	.word	0x200010a8
 8005d84:	200010c4 	.word	0x200010c4
 8005d88:	200010d8 	.word	0x200010d8
 8005d8c:	200010f0 	.word	0x200010f0
 8005d90:	200010bc 	.word	0x200010bc
 8005d94:	200010c0 	.word	0x200010c0

08005d98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b082      	sub	sp, #8
 8005d9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d9e:	e019      	b.n	8005dd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005da0:	f000 fdf0 	bl	8006984 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005da4:	4b10      	ldr	r3, [pc, #64]	; (8005de8 <prvCheckTasksWaitingTermination+0x50>)
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	3304      	adds	r3, #4
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7fe fc76 	bl	80046a2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005db6:	4b0d      	ldr	r3, [pc, #52]	; (8005dec <prvCheckTasksWaitingTermination+0x54>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	4a0b      	ldr	r2, [pc, #44]	; (8005dec <prvCheckTasksWaitingTermination+0x54>)
 8005dbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <prvCheckTasksWaitingTermination+0x58>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	3b01      	subs	r3, #1
 8005dc6:	4a0a      	ldr	r2, [pc, #40]	; (8005df0 <prvCheckTasksWaitingTermination+0x58>)
 8005dc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005dca:	f000 fe0b 	bl	80069e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f810 	bl	8005df4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005dd4:	4b06      	ldr	r3, [pc, #24]	; (8005df0 <prvCheckTasksWaitingTermination+0x58>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d1e1      	bne.n	8005da0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ddc:	bf00      	nop
 8005dde:	bf00      	nop
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	200010d8 	.word	0x200010d8
 8005dec:	20001104 	.word	0x20001104
 8005df0:	200010ec 	.word	0x200010ec

08005df4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	3354      	adds	r3, #84	; 0x54
 8005e00:	4618      	mov	r0, r3
 8005e02:	f001 fb35 	bl	8007470 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d108      	bne.n	8005e22 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e14:	4618      	mov	r0, r3
 8005e16:	f000 ffa3 	bl	8006d60 <vPortFree>
				vPortFree( pxTCB );
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 ffa0 	bl	8006d60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e20:	e018      	b.n	8005e54 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d103      	bne.n	8005e34 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 ff97 	bl	8006d60 <vPortFree>
	}
 8005e32:	e00f      	b.n	8005e54 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d00a      	beq.n	8005e54 <prvDeleteTCB+0x60>
	__asm volatile
 8005e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e42:	f383 8811 	msr	BASEPRI, r3
 8005e46:	f3bf 8f6f 	isb	sy
 8005e4a:	f3bf 8f4f 	dsb	sy
 8005e4e:	60fb      	str	r3, [r7, #12]
}
 8005e50:	bf00      	nop
 8005e52:	e7fe      	b.n	8005e52 <prvDeleteTCB+0x5e>
	}
 8005e54:	bf00      	nop
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e62:	4b0c      	ldr	r3, [pc, #48]	; (8005e94 <prvResetNextTaskUnblockTime+0x38>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d104      	bne.n	8005e76 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e6c:	4b0a      	ldr	r3, [pc, #40]	; (8005e98 <prvResetNextTaskUnblockTime+0x3c>)
 8005e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e72:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e74:	e008      	b.n	8005e88 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e76:	4b07      	ldr	r3, [pc, #28]	; (8005e94 <prvResetNextTaskUnblockTime+0x38>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	4a04      	ldr	r2, [pc, #16]	; (8005e98 <prvResetNextTaskUnblockTime+0x3c>)
 8005e86:	6013      	str	r3, [r2, #0]
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr
 8005e94:	200010bc 	.word	0x200010bc
 8005e98:	20001124 	.word	0x20001124

08005e9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005ea2:	4b0b      	ldr	r3, [pc, #44]	; (8005ed0 <xTaskGetSchedulerState+0x34>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d102      	bne.n	8005eb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	607b      	str	r3, [r7, #4]
 8005eae:	e008      	b.n	8005ec2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eb0:	4b08      	ldr	r3, [pc, #32]	; (8005ed4 <xTaskGetSchedulerState+0x38>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d102      	bne.n	8005ebe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005eb8:	2302      	movs	r3, #2
 8005eba:	607b      	str	r3, [r7, #4]
 8005ebc:	e001      	b.n	8005ec2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005ec2:	687b      	ldr	r3, [r7, #4]
	}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr
 8005ed0:	20001110 	.word	0x20001110
 8005ed4:	2000112c 	.word	0x2000112c

08005ed8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b086      	sub	sp, #24
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d056      	beq.n	8005f9c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005eee:	4b2e      	ldr	r3, [pc, #184]	; (8005fa8 <xTaskPriorityDisinherit+0xd0>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d00a      	beq.n	8005f0e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efc:	f383 8811 	msr	BASEPRI, r3
 8005f00:	f3bf 8f6f 	isb	sy
 8005f04:	f3bf 8f4f 	dsb	sy
 8005f08:	60fb      	str	r3, [r7, #12]
}
 8005f0a:	bf00      	nop
 8005f0c:	e7fe      	b.n	8005f0c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10a      	bne.n	8005f2c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	60bb      	str	r3, [r7, #8]
}
 8005f28:	bf00      	nop
 8005f2a:	e7fe      	b.n	8005f2a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f30:	1e5a      	subs	r2, r3, #1
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d02c      	beq.n	8005f9c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d128      	bne.n	8005f9c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	3304      	adds	r3, #4
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7fe fba7 	bl	80046a2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f60:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f6c:	4b0f      	ldr	r3, [pc, #60]	; (8005fac <xTaskPriorityDisinherit+0xd4>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d903      	bls.n	8005f7c <xTaskPriorityDisinherit+0xa4>
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f78:	4a0c      	ldr	r2, [pc, #48]	; (8005fac <xTaskPriorityDisinherit+0xd4>)
 8005f7a:	6013      	str	r3, [r2, #0]
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f80:	4613      	mov	r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	4413      	add	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	4a09      	ldr	r2, [pc, #36]	; (8005fb0 <xTaskPriorityDisinherit+0xd8>)
 8005f8a:	441a      	add	r2, r3
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	3304      	adds	r3, #4
 8005f90:	4619      	mov	r1, r3
 8005f92:	4610      	mov	r0, r2
 8005f94:	f7fe fb28 	bl	80045e8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f9c:	697b      	ldr	r3, [r7, #20]
	}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3718      	adds	r7, #24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	20000c30 	.word	0x20000c30
 8005fac:	2000110c 	.word	0x2000110c
 8005fb0:	20000c34 	.word	0x20000c34

08005fb4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8005fba:	4b09      	ldr	r3, [pc, #36]	; (8005fe0 <uxTaskResetEventItemValue+0x2c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fc2:	4b07      	ldr	r3, [pc, #28]	; (8005fe0 <uxTaskResetEventItemValue+0x2c>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc8:	4b05      	ldr	r3, [pc, #20]	; (8005fe0 <uxTaskResetEventItemValue+0x2c>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8005fd0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8005fd2:	687b      	ldr	r3, [r7, #4]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr
 8005fe0:	20000c30 	.word	0x20000c30

08005fe4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005fee:	4b21      	ldr	r3, [pc, #132]	; (8006074 <prvAddCurrentTaskToDelayedList+0x90>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ff4:	4b20      	ldr	r3, [pc, #128]	; (8006078 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3304      	adds	r3, #4
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7fe fb51 	bl	80046a2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006006:	d10a      	bne.n	800601e <prvAddCurrentTaskToDelayedList+0x3a>
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d007      	beq.n	800601e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800600e:	4b1a      	ldr	r3, [pc, #104]	; (8006078 <prvAddCurrentTaskToDelayedList+0x94>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3304      	adds	r3, #4
 8006014:	4619      	mov	r1, r3
 8006016:	4819      	ldr	r0, [pc, #100]	; (800607c <prvAddCurrentTaskToDelayedList+0x98>)
 8006018:	f7fe fae6 	bl	80045e8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800601c:	e026      	b.n	800606c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4413      	add	r3, r2
 8006024:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006026:	4b14      	ldr	r3, [pc, #80]	; (8006078 <prvAddCurrentTaskToDelayedList+0x94>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	429a      	cmp	r2, r3
 8006034:	d209      	bcs.n	800604a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006036:	4b12      	ldr	r3, [pc, #72]	; (8006080 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	4b0f      	ldr	r3, [pc, #60]	; (8006078 <prvAddCurrentTaskToDelayedList+0x94>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	3304      	adds	r3, #4
 8006040:	4619      	mov	r1, r3
 8006042:	4610      	mov	r0, r2
 8006044:	f7fe faf4 	bl	8004630 <vListInsert>
}
 8006048:	e010      	b.n	800606c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800604a:	4b0e      	ldr	r3, [pc, #56]	; (8006084 <prvAddCurrentTaskToDelayedList+0xa0>)
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	4b0a      	ldr	r3, [pc, #40]	; (8006078 <prvAddCurrentTaskToDelayedList+0x94>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	3304      	adds	r3, #4
 8006054:	4619      	mov	r1, r3
 8006056:	4610      	mov	r0, r2
 8006058:	f7fe faea 	bl	8004630 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800605c:	4b0a      	ldr	r3, [pc, #40]	; (8006088 <prvAddCurrentTaskToDelayedList+0xa4>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68ba      	ldr	r2, [r7, #8]
 8006062:	429a      	cmp	r2, r3
 8006064:	d202      	bcs.n	800606c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006066:	4a08      	ldr	r2, [pc, #32]	; (8006088 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	6013      	str	r3, [r2, #0]
}
 800606c:	bf00      	nop
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	20001108 	.word	0x20001108
 8006078:	20000c30 	.word	0x20000c30
 800607c:	200010f0 	.word	0x200010f0
 8006080:	200010c0 	.word	0x200010c0
 8006084:	200010bc 	.word	0x200010bc
 8006088:	20001124 	.word	0x20001124

0800608c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b08a      	sub	sp, #40	; 0x28
 8006090:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006092:	2300      	movs	r3, #0
 8006094:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006096:	f000 fb07 	bl	80066a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800609a:	4b1c      	ldr	r3, [pc, #112]	; (800610c <xTimerCreateTimerTask+0x80>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d021      	beq.n	80060e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80060a2:	2300      	movs	r3, #0
 80060a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80060a6:	2300      	movs	r3, #0
 80060a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80060aa:	1d3a      	adds	r2, r7, #4
 80060ac:	f107 0108 	add.w	r1, r7, #8
 80060b0:	f107 030c 	add.w	r3, r7, #12
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7fe f8fd 	bl	80042b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80060ba:	6879      	ldr	r1, [r7, #4]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	9202      	str	r2, [sp, #8]
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	2302      	movs	r3, #2
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	2300      	movs	r3, #0
 80060ca:	460a      	mov	r2, r1
 80060cc:	4910      	ldr	r1, [pc, #64]	; (8006110 <xTimerCreateTimerTask+0x84>)
 80060ce:	4811      	ldr	r0, [pc, #68]	; (8006114 <xTimerCreateTimerTask+0x88>)
 80060d0:	f7fe fffe 	bl	80050d0 <xTaskCreateStatic>
 80060d4:	4603      	mov	r3, r0
 80060d6:	4a10      	ldr	r2, [pc, #64]	; (8006118 <xTimerCreateTimerTask+0x8c>)
 80060d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80060da:	4b0f      	ldr	r3, [pc, #60]	; (8006118 <xTimerCreateTimerTask+0x8c>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d001      	beq.n	80060e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80060e2:	2301      	movs	r3, #1
 80060e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d10a      	bne.n	8006102 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80060ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f0:	f383 8811 	msr	BASEPRI, r3
 80060f4:	f3bf 8f6f 	isb	sy
 80060f8:	f3bf 8f4f 	dsb	sy
 80060fc:	613b      	str	r3, [r7, #16]
}
 80060fe:	bf00      	nop
 8006100:	e7fe      	b.n	8006100 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006102:	697b      	ldr	r3, [r7, #20]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3718      	adds	r7, #24
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	20001160 	.word	0x20001160
 8006110:	080081bc 	.word	0x080081bc
 8006114:	08006251 	.word	0x08006251
 8006118:	20001164 	.word	0x20001164

0800611c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b08a      	sub	sp, #40	; 0x28
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	607a      	str	r2, [r7, #4]
 8006128:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800612a:	2300      	movs	r3, #0
 800612c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d10a      	bne.n	800614a <xTimerGenericCommand+0x2e>
	__asm volatile
 8006134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006138:	f383 8811 	msr	BASEPRI, r3
 800613c:	f3bf 8f6f 	isb	sy
 8006140:	f3bf 8f4f 	dsb	sy
 8006144:	623b      	str	r3, [r7, #32]
}
 8006146:	bf00      	nop
 8006148:	e7fe      	b.n	8006148 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800614a:	4b1a      	ldr	r3, [pc, #104]	; (80061b4 <xTimerGenericCommand+0x98>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d02a      	beq.n	80061a8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b05      	cmp	r3, #5
 8006162:	dc18      	bgt.n	8006196 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006164:	f7ff fe9a 	bl	8005e9c <xTaskGetSchedulerState>
 8006168:	4603      	mov	r3, r0
 800616a:	2b02      	cmp	r3, #2
 800616c:	d109      	bne.n	8006182 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800616e:	4b11      	ldr	r3, [pc, #68]	; (80061b4 <xTimerGenericCommand+0x98>)
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	f107 0110 	add.w	r1, r7, #16
 8006176:	2300      	movs	r3, #0
 8006178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800617a:	f7fe fbc1 	bl	8004900 <xQueueGenericSend>
 800617e:	6278      	str	r0, [r7, #36]	; 0x24
 8006180:	e012      	b.n	80061a8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006182:	4b0c      	ldr	r3, [pc, #48]	; (80061b4 <xTimerGenericCommand+0x98>)
 8006184:	6818      	ldr	r0, [r3, #0]
 8006186:	f107 0110 	add.w	r1, r7, #16
 800618a:	2300      	movs	r3, #0
 800618c:	2200      	movs	r2, #0
 800618e:	f7fe fbb7 	bl	8004900 <xQueueGenericSend>
 8006192:	6278      	str	r0, [r7, #36]	; 0x24
 8006194:	e008      	b.n	80061a8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006196:	4b07      	ldr	r3, [pc, #28]	; (80061b4 <xTimerGenericCommand+0x98>)
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	f107 0110 	add.w	r1, r7, #16
 800619e:	2300      	movs	r3, #0
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	f7fe fcab 	bl	8004afc <xQueueGenericSendFromISR>
 80061a6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80061a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3728      	adds	r7, #40	; 0x28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	20001160 	.word	0x20001160

080061b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b088      	sub	sp, #32
 80061bc:	af02      	add	r7, sp, #8
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061c2:	4b22      	ldr	r3, [pc, #136]	; (800624c <prvProcessExpiredTimer+0x94>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	3304      	adds	r3, #4
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7fe fa66 	bl	80046a2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061dc:	f003 0304 	and.w	r3, r3, #4
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d022      	beq.n	800622a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	699a      	ldr	r2, [r3, #24]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	18d1      	adds	r1, r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	683a      	ldr	r2, [r7, #0]
 80061f0:	6978      	ldr	r0, [r7, #20]
 80061f2:	f000 f8d1 	bl	8006398 <prvInsertTimerInActiveList>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d01f      	beq.n	800623c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061fc:	2300      	movs	r3, #0
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	2300      	movs	r3, #0
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	2100      	movs	r1, #0
 8006206:	6978      	ldr	r0, [r7, #20]
 8006208:	f7ff ff88 	bl	800611c <xTimerGenericCommand>
 800620c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d113      	bne.n	800623c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006218:	f383 8811 	msr	BASEPRI, r3
 800621c:	f3bf 8f6f 	isb	sy
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	60fb      	str	r3, [r7, #12]
}
 8006226:	bf00      	nop
 8006228:	e7fe      	b.n	8006228 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006230:	f023 0301 	bic.w	r3, r3, #1
 8006234:	b2da      	uxtb	r2, r3
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	6a1b      	ldr	r3, [r3, #32]
 8006240:	6978      	ldr	r0, [r7, #20]
 8006242:	4798      	blx	r3
}
 8006244:	bf00      	nop
 8006246:	3718      	adds	r7, #24
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	20001158 	.word	0x20001158

08006250 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006258:	f107 0308 	add.w	r3, r7, #8
 800625c:	4618      	mov	r0, r3
 800625e:	f000 f857 	bl	8006310 <prvGetNextExpireTime>
 8006262:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	4619      	mov	r1, r3
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 f803 	bl	8006274 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800626e:	f000 f8d5 	bl	800641c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006272:	e7f1      	b.n	8006258 <prvTimerTask+0x8>

08006274 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800627e:	f7ff f983 	bl	8005588 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006282:	f107 0308 	add.w	r3, r7, #8
 8006286:	4618      	mov	r0, r3
 8006288:	f000 f866 	bl	8006358 <prvSampleTimeNow>
 800628c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d130      	bne.n	80062f6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10a      	bne.n	80062b0 <prvProcessTimerOrBlockTask+0x3c>
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d806      	bhi.n	80062b0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80062a2:	f7ff f97f 	bl	80055a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80062a6:	68f9      	ldr	r1, [r7, #12]
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7ff ff85 	bl	80061b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80062ae:	e024      	b.n	80062fa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d008      	beq.n	80062c8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80062b6:	4b13      	ldr	r3, [pc, #76]	; (8006304 <prvProcessTimerOrBlockTask+0x90>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <prvProcessTimerOrBlockTask+0x50>
 80062c0:	2301      	movs	r3, #1
 80062c2:	e000      	b.n	80062c6 <prvProcessTimerOrBlockTask+0x52>
 80062c4:	2300      	movs	r3, #0
 80062c6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80062c8:	4b0f      	ldr	r3, [pc, #60]	; (8006308 <prvProcessTimerOrBlockTask+0x94>)
 80062ca:	6818      	ldr	r0, [r3, #0]
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	4619      	mov	r1, r3
 80062d6:	f7fe fec7 	bl	8005068 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80062da:	f7ff f963 	bl	80055a4 <xTaskResumeAll>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10a      	bne.n	80062fa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80062e4:	4b09      	ldr	r3, [pc, #36]	; (800630c <prvProcessTimerOrBlockTask+0x98>)
 80062e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062ea:	601a      	str	r2, [r3, #0]
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	f3bf 8f6f 	isb	sy
}
 80062f4:	e001      	b.n	80062fa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80062f6:	f7ff f955 	bl	80055a4 <xTaskResumeAll>
}
 80062fa:	bf00      	nop
 80062fc:	3710      	adds	r7, #16
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	2000115c 	.word	0x2000115c
 8006308:	20001160 	.word	0x20001160
 800630c:	e000ed04 	.word	0xe000ed04

08006310 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006318:	4b0e      	ldr	r3, [pc, #56]	; (8006354 <prvGetNextExpireTime+0x44>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <prvGetNextExpireTime+0x16>
 8006322:	2201      	movs	r2, #1
 8006324:	e000      	b.n	8006328 <prvGetNextExpireTime+0x18>
 8006326:	2200      	movs	r2, #0
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d105      	bne.n	8006340 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006334:	4b07      	ldr	r3, [pc, #28]	; (8006354 <prvGetNextExpireTime+0x44>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	60fb      	str	r3, [r7, #12]
 800633e:	e001      	b.n	8006344 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006340:	2300      	movs	r3, #0
 8006342:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006344:	68fb      	ldr	r3, [r7, #12]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3714      	adds	r7, #20
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	20001158 	.word	0x20001158

08006358 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006360:	f7ff f9be 	bl	80056e0 <xTaskGetTickCount>
 8006364:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006366:	4b0b      	ldr	r3, [pc, #44]	; (8006394 <prvSampleTimeNow+0x3c>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	429a      	cmp	r2, r3
 800636e:	d205      	bcs.n	800637c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006370:	f000 f936 	bl	80065e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	e002      	b.n	8006382 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006382:	4a04      	ldr	r2, [pc, #16]	; (8006394 <prvSampleTimeNow+0x3c>)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006388:	68fb      	ldr	r3, [r7, #12]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	20001168 	.word	0x20001168

08006398 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80063a6:	2300      	movs	r3, #0
 80063a8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d812      	bhi.n	80063e4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	1ad2      	subs	r2, r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d302      	bcc.n	80063d2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80063cc:	2301      	movs	r3, #1
 80063ce:	617b      	str	r3, [r7, #20]
 80063d0:	e01b      	b.n	800640a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80063d2:	4b10      	ldr	r3, [pc, #64]	; (8006414 <prvInsertTimerInActiveList+0x7c>)
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	3304      	adds	r3, #4
 80063da:	4619      	mov	r1, r3
 80063dc:	4610      	mov	r0, r2
 80063de:	f7fe f927 	bl	8004630 <vListInsert>
 80063e2:	e012      	b.n	800640a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d206      	bcs.n	80063fa <prvInsertTimerInActiveList+0x62>
 80063ec:	68ba      	ldr	r2, [r7, #8]
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d302      	bcc.n	80063fa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80063f4:	2301      	movs	r3, #1
 80063f6:	617b      	str	r3, [r7, #20]
 80063f8:	e007      	b.n	800640a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063fa:	4b07      	ldr	r3, [pc, #28]	; (8006418 <prvInsertTimerInActiveList+0x80>)
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	3304      	adds	r3, #4
 8006402:	4619      	mov	r1, r3
 8006404:	4610      	mov	r0, r2
 8006406:	f7fe f913 	bl	8004630 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800640a:	697b      	ldr	r3, [r7, #20]
}
 800640c:	4618      	mov	r0, r3
 800640e:	3718      	adds	r7, #24
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}
 8006414:	2000115c 	.word	0x2000115c
 8006418:	20001158 	.word	0x20001158

0800641c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b08e      	sub	sp, #56	; 0x38
 8006420:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006422:	e0ca      	b.n	80065ba <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	da18      	bge.n	800645c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800642a:	1d3b      	adds	r3, r7, #4
 800642c:	3304      	adds	r3, #4
 800642e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10a      	bne.n	800644c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800643a:	f383 8811 	msr	BASEPRI, r3
 800643e:	f3bf 8f6f 	isb	sy
 8006442:	f3bf 8f4f 	dsb	sy
 8006446:	61fb      	str	r3, [r7, #28]
}
 8006448:	bf00      	nop
 800644a:	e7fe      	b.n	800644a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800644c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006452:	6850      	ldr	r0, [r2, #4]
 8006454:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006456:	6892      	ldr	r2, [r2, #8]
 8006458:	4611      	mov	r1, r2
 800645a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	f2c0 80aa 	blt.w	80065b8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d004      	beq.n	800647a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006472:	3304      	adds	r3, #4
 8006474:	4618      	mov	r0, r3
 8006476:	f7fe f914 	bl	80046a2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800647a:	463b      	mov	r3, r7
 800647c:	4618      	mov	r0, r3
 800647e:	f7ff ff6b 	bl	8006358 <prvSampleTimeNow>
 8006482:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2b09      	cmp	r3, #9
 8006488:	f200 8097 	bhi.w	80065ba <prvProcessReceivedCommands+0x19e>
 800648c:	a201      	add	r2, pc, #4	; (adr r2, 8006494 <prvProcessReceivedCommands+0x78>)
 800648e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006492:	bf00      	nop
 8006494:	080064bd 	.word	0x080064bd
 8006498:	080064bd 	.word	0x080064bd
 800649c:	080064bd 	.word	0x080064bd
 80064a0:	08006531 	.word	0x08006531
 80064a4:	08006545 	.word	0x08006545
 80064a8:	0800658f 	.word	0x0800658f
 80064ac:	080064bd 	.word	0x080064bd
 80064b0:	080064bd 	.word	0x080064bd
 80064b4:	08006531 	.word	0x08006531
 80064b8:	08006545 	.word	0x08006545
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80064bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064c2:	f043 0301 	orr.w	r3, r3, #1
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	18d1      	adds	r1, r2, r3
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064dc:	f7ff ff5c 	bl	8006398 <prvInsertTimerInActiveList>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d069      	beq.n	80065ba <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064ec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d05e      	beq.n	80065ba <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80064fc:	68ba      	ldr	r2, [r7, #8]
 80064fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	441a      	add	r2, r3
 8006504:	2300      	movs	r3, #0
 8006506:	9300      	str	r3, [sp, #0]
 8006508:	2300      	movs	r3, #0
 800650a:	2100      	movs	r1, #0
 800650c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800650e:	f7ff fe05 	bl	800611c <xTimerGenericCommand>
 8006512:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006514:	6a3b      	ldr	r3, [r7, #32]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d14f      	bne.n	80065ba <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800651a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651e:	f383 8811 	msr	BASEPRI, r3
 8006522:	f3bf 8f6f 	isb	sy
 8006526:	f3bf 8f4f 	dsb	sy
 800652a:	61bb      	str	r3, [r7, #24]
}
 800652c:	bf00      	nop
 800652e:	e7fe      	b.n	800652e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006532:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006536:	f023 0301 	bic.w	r3, r3, #1
 800653a:	b2da      	uxtb	r2, r3
 800653c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006542:	e03a      	b.n	80065ba <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006546:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800654a:	f043 0301 	orr.w	r3, r3, #1
 800654e:	b2da      	uxtb	r2, r3
 8006550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006552:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006556:	68ba      	ldr	r2, [r7, #8]
 8006558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800655c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10a      	bne.n	800657a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	617b      	str	r3, [r7, #20]
}
 8006576:	bf00      	nop
 8006578:	e7fe      	b.n	8006578 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800657a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800657c:	699a      	ldr	r2, [r3, #24]
 800657e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006580:	18d1      	adds	r1, r2, r3
 8006582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006586:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006588:	f7ff ff06 	bl	8006398 <prvInsertTimerInActiveList>
					break;
 800658c:	e015      	b.n	80065ba <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800658e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006590:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d103      	bne.n	80065a4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800659c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800659e:	f000 fbdf 	bl	8006d60 <vPortFree>
 80065a2:	e00a      	b.n	80065ba <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065aa:	f023 0301 	bic.w	r3, r3, #1
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80065b6:	e000      	b.n	80065ba <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80065b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80065ba:	4b08      	ldr	r3, [pc, #32]	; (80065dc <prvProcessReceivedCommands+0x1c0>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	1d39      	adds	r1, r7, #4
 80065c0:	2200      	movs	r2, #0
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fe fb36 	bl	8004c34 <xQueueReceive>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f47f af2a 	bne.w	8006424 <prvProcessReceivedCommands+0x8>
	}
}
 80065d0:	bf00      	nop
 80065d2:	bf00      	nop
 80065d4:	3730      	adds	r7, #48	; 0x30
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	20001160 	.word	0x20001160

080065e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b088      	sub	sp, #32
 80065e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065e6:	e048      	b.n	800667a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065e8:	4b2d      	ldr	r3, [pc, #180]	; (80066a0 <prvSwitchTimerLists+0xc0>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065f2:	4b2b      	ldr	r3, [pc, #172]	; (80066a0 <prvSwitchTimerLists+0xc0>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	3304      	adds	r3, #4
 8006600:	4618      	mov	r0, r3
 8006602:	f7fe f84e 	bl	80046a2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006614:	f003 0304 	and.w	r3, r3, #4
 8006618:	2b00      	cmp	r3, #0
 800661a:	d02e      	beq.n	800667a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	4413      	add	r3, r2
 8006624:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	429a      	cmp	r2, r3
 800662c:	d90e      	bls.n	800664c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	68ba      	ldr	r2, [r7, #8]
 8006632:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800663a:	4b19      	ldr	r3, [pc, #100]	; (80066a0 <prvSwitchTimerLists+0xc0>)
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	3304      	adds	r3, #4
 8006642:	4619      	mov	r1, r3
 8006644:	4610      	mov	r0, r2
 8006646:	f7fd fff3 	bl	8004630 <vListInsert>
 800664a:	e016      	b.n	800667a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800664c:	2300      	movs	r3, #0
 800664e:	9300      	str	r3, [sp, #0]
 8006650:	2300      	movs	r3, #0
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	2100      	movs	r1, #0
 8006656:	68f8      	ldr	r0, [r7, #12]
 8006658:	f7ff fd60 	bl	800611c <xTimerGenericCommand>
 800665c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10a      	bne.n	800667a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006668:	f383 8811 	msr	BASEPRI, r3
 800666c:	f3bf 8f6f 	isb	sy
 8006670:	f3bf 8f4f 	dsb	sy
 8006674:	603b      	str	r3, [r7, #0]
}
 8006676:	bf00      	nop
 8006678:	e7fe      	b.n	8006678 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800667a:	4b09      	ldr	r3, [pc, #36]	; (80066a0 <prvSwitchTimerLists+0xc0>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1b1      	bne.n	80065e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006684:	4b06      	ldr	r3, [pc, #24]	; (80066a0 <prvSwitchTimerLists+0xc0>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800668a:	4b06      	ldr	r3, [pc, #24]	; (80066a4 <prvSwitchTimerLists+0xc4>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a04      	ldr	r2, [pc, #16]	; (80066a0 <prvSwitchTimerLists+0xc0>)
 8006690:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006692:	4a04      	ldr	r2, [pc, #16]	; (80066a4 <prvSwitchTimerLists+0xc4>)
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	6013      	str	r3, [r2, #0]
}
 8006698:	bf00      	nop
 800669a:	3718      	adds	r7, #24
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}
 80066a0:	20001158 	.word	0x20001158
 80066a4:	2000115c 	.word	0x2000115c

080066a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80066ae:	f000 f969 	bl	8006984 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80066b2:	4b15      	ldr	r3, [pc, #84]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d120      	bne.n	80066fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80066ba:	4814      	ldr	r0, [pc, #80]	; (800670c <prvCheckForValidListAndQueue+0x64>)
 80066bc:	f7fd ff67 	bl	800458e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80066c0:	4813      	ldr	r0, [pc, #76]	; (8006710 <prvCheckForValidListAndQueue+0x68>)
 80066c2:	f7fd ff64 	bl	800458e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80066c6:	4b13      	ldr	r3, [pc, #76]	; (8006714 <prvCheckForValidListAndQueue+0x6c>)
 80066c8:	4a10      	ldr	r2, [pc, #64]	; (800670c <prvCheckForValidListAndQueue+0x64>)
 80066ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80066cc:	4b12      	ldr	r3, [pc, #72]	; (8006718 <prvCheckForValidListAndQueue+0x70>)
 80066ce:	4a10      	ldr	r2, [pc, #64]	; (8006710 <prvCheckForValidListAndQueue+0x68>)
 80066d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80066d2:	2300      	movs	r3, #0
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	4b11      	ldr	r3, [pc, #68]	; (800671c <prvCheckForValidListAndQueue+0x74>)
 80066d8:	4a11      	ldr	r2, [pc, #68]	; (8006720 <prvCheckForValidListAndQueue+0x78>)
 80066da:	2110      	movs	r1, #16
 80066dc:	200a      	movs	r0, #10
 80066de:	f7fe f873 	bl	80047c8 <xQueueGenericCreateStatic>
 80066e2:	4603      	mov	r3, r0
 80066e4:	4a08      	ldr	r2, [pc, #32]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80066e8:	4b07      	ldr	r3, [pc, #28]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d005      	beq.n	80066fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80066f0:	4b05      	ldr	r3, [pc, #20]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	490b      	ldr	r1, [pc, #44]	; (8006724 <prvCheckForValidListAndQueue+0x7c>)
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7fe fc8c 	bl	8005014 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066fc:	f000 f972 	bl	80069e4 <vPortExitCritical>
}
 8006700:	bf00      	nop
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	20001160 	.word	0x20001160
 800670c:	20001130 	.word	0x20001130
 8006710:	20001144 	.word	0x20001144
 8006714:	20001158 	.word	0x20001158
 8006718:	2000115c 	.word	0x2000115c
 800671c:	2000120c 	.word	0x2000120c
 8006720:	2000116c 	.word	0x2000116c
 8006724:	080081c4 	.word	0x080081c4

08006728 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	3b04      	subs	r3, #4
 8006738:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006740:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	3b04      	subs	r3, #4
 8006746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f023 0201 	bic.w	r2, r3, #1
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3b04      	subs	r3, #4
 8006756:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006758:	4a0c      	ldr	r2, [pc, #48]	; (800678c <pxPortInitialiseStack+0x64>)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	3b14      	subs	r3, #20
 8006762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	3b04      	subs	r3, #4
 800676e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f06f 0202 	mvn.w	r2, #2
 8006776:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	3b20      	subs	r3, #32
 800677c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800677e:	68fb      	ldr	r3, [r7, #12]
}
 8006780:	4618      	mov	r0, r3
 8006782:	3714      	adds	r7, #20
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	08006791 	.word	0x08006791

08006790 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006790:	b480      	push	{r7}
 8006792:	b085      	sub	sp, #20
 8006794:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006796:	2300      	movs	r3, #0
 8006798:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800679a:	4b12      	ldr	r3, [pc, #72]	; (80067e4 <prvTaskExitError+0x54>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a2:	d00a      	beq.n	80067ba <prvTaskExitError+0x2a>
	__asm volatile
 80067a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a8:	f383 8811 	msr	BASEPRI, r3
 80067ac:	f3bf 8f6f 	isb	sy
 80067b0:	f3bf 8f4f 	dsb	sy
 80067b4:	60fb      	str	r3, [r7, #12]
}
 80067b6:	bf00      	nop
 80067b8:	e7fe      	b.n	80067b8 <prvTaskExitError+0x28>
	__asm volatile
 80067ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067be:	f383 8811 	msr	BASEPRI, r3
 80067c2:	f3bf 8f6f 	isb	sy
 80067c6:	f3bf 8f4f 	dsb	sy
 80067ca:	60bb      	str	r3, [r7, #8]
}
 80067cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80067ce:	bf00      	nop
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d0fc      	beq.n	80067d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80067d6:	bf00      	nop
 80067d8:	bf00      	nop
 80067da:	3714      	adds	r7, #20
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr
 80067e4:	20000014 	.word	0x20000014
	...

080067f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067f0:	4b07      	ldr	r3, [pc, #28]	; (8006810 <pxCurrentTCBConst2>)
 80067f2:	6819      	ldr	r1, [r3, #0]
 80067f4:	6808      	ldr	r0, [r1, #0]
 80067f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067fa:	f380 8809 	msr	PSP, r0
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f04f 0000 	mov.w	r0, #0
 8006806:	f380 8811 	msr	BASEPRI, r0
 800680a:	4770      	bx	lr
 800680c:	f3af 8000 	nop.w

08006810 <pxCurrentTCBConst2>:
 8006810:	20000c30 	.word	0x20000c30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006814:	bf00      	nop
 8006816:	bf00      	nop

08006818 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006818:	4808      	ldr	r0, [pc, #32]	; (800683c <prvPortStartFirstTask+0x24>)
 800681a:	6800      	ldr	r0, [r0, #0]
 800681c:	6800      	ldr	r0, [r0, #0]
 800681e:	f380 8808 	msr	MSP, r0
 8006822:	f04f 0000 	mov.w	r0, #0
 8006826:	f380 8814 	msr	CONTROL, r0
 800682a:	b662      	cpsie	i
 800682c:	b661      	cpsie	f
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	f3bf 8f6f 	isb	sy
 8006836:	df00      	svc	0
 8006838:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800683a:	bf00      	nop
 800683c:	e000ed08 	.word	0xe000ed08

08006840 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006846:	4b46      	ldr	r3, [pc, #280]	; (8006960 <xPortStartScheduler+0x120>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a46      	ldr	r2, [pc, #280]	; (8006964 <xPortStartScheduler+0x124>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d10a      	bne.n	8006866 <xPortStartScheduler+0x26>
	__asm volatile
 8006850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006854:	f383 8811 	msr	BASEPRI, r3
 8006858:	f3bf 8f6f 	isb	sy
 800685c:	f3bf 8f4f 	dsb	sy
 8006860:	613b      	str	r3, [r7, #16]
}
 8006862:	bf00      	nop
 8006864:	e7fe      	b.n	8006864 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006866:	4b3e      	ldr	r3, [pc, #248]	; (8006960 <xPortStartScheduler+0x120>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a3f      	ldr	r2, [pc, #252]	; (8006968 <xPortStartScheduler+0x128>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d10a      	bne.n	8006886 <xPortStartScheduler+0x46>
	__asm volatile
 8006870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006874:	f383 8811 	msr	BASEPRI, r3
 8006878:	f3bf 8f6f 	isb	sy
 800687c:	f3bf 8f4f 	dsb	sy
 8006880:	60fb      	str	r3, [r7, #12]
}
 8006882:	bf00      	nop
 8006884:	e7fe      	b.n	8006884 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006886:	4b39      	ldr	r3, [pc, #228]	; (800696c <xPortStartScheduler+0x12c>)
 8006888:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	b2db      	uxtb	r3, r3
 8006890:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	22ff      	movs	r2, #255	; 0xff
 8006896:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	b2db      	uxtb	r3, r3
 800689e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80068a0:	78fb      	ldrb	r3, [r7, #3]
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80068a8:	b2da      	uxtb	r2, r3
 80068aa:	4b31      	ldr	r3, [pc, #196]	; (8006970 <xPortStartScheduler+0x130>)
 80068ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80068ae:	4b31      	ldr	r3, [pc, #196]	; (8006974 <xPortStartScheduler+0x134>)
 80068b0:	2207      	movs	r2, #7
 80068b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068b4:	e009      	b.n	80068ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80068b6:	4b2f      	ldr	r3, [pc, #188]	; (8006974 <xPortStartScheduler+0x134>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3b01      	subs	r3, #1
 80068bc:	4a2d      	ldr	r2, [pc, #180]	; (8006974 <xPortStartScheduler+0x134>)
 80068be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80068c0:	78fb      	ldrb	r3, [r7, #3]
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	005b      	lsls	r3, r3, #1
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068ca:	78fb      	ldrb	r3, [r7, #3]
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068d2:	2b80      	cmp	r3, #128	; 0x80
 80068d4:	d0ef      	beq.n	80068b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80068d6:	4b27      	ldr	r3, [pc, #156]	; (8006974 <xPortStartScheduler+0x134>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f1c3 0307 	rsb	r3, r3, #7
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d00a      	beq.n	80068f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80068e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e6:	f383 8811 	msr	BASEPRI, r3
 80068ea:	f3bf 8f6f 	isb	sy
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	60bb      	str	r3, [r7, #8]
}
 80068f4:	bf00      	nop
 80068f6:	e7fe      	b.n	80068f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068f8:	4b1e      	ldr	r3, [pc, #120]	; (8006974 <xPortStartScheduler+0x134>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	021b      	lsls	r3, r3, #8
 80068fe:	4a1d      	ldr	r2, [pc, #116]	; (8006974 <xPortStartScheduler+0x134>)
 8006900:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006902:	4b1c      	ldr	r3, [pc, #112]	; (8006974 <xPortStartScheduler+0x134>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800690a:	4a1a      	ldr	r2, [pc, #104]	; (8006974 <xPortStartScheduler+0x134>)
 800690c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	b2da      	uxtb	r2, r3
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006916:	4b18      	ldr	r3, [pc, #96]	; (8006978 <xPortStartScheduler+0x138>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a17      	ldr	r2, [pc, #92]	; (8006978 <xPortStartScheduler+0x138>)
 800691c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006920:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006922:	4b15      	ldr	r3, [pc, #84]	; (8006978 <xPortStartScheduler+0x138>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a14      	ldr	r2, [pc, #80]	; (8006978 <xPortStartScheduler+0x138>)
 8006928:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800692c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800692e:	f000 f8dd 	bl	8006aec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006932:	4b12      	ldr	r3, [pc, #72]	; (800697c <xPortStartScheduler+0x13c>)
 8006934:	2200      	movs	r2, #0
 8006936:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006938:	f000 f8fc 	bl	8006b34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800693c:	4b10      	ldr	r3, [pc, #64]	; (8006980 <xPortStartScheduler+0x140>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a0f      	ldr	r2, [pc, #60]	; (8006980 <xPortStartScheduler+0x140>)
 8006942:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006946:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006948:	f7ff ff66 	bl	8006818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800694c:	f7fe ff92 	bl	8005874 <vTaskSwitchContext>
	prvTaskExitError();
 8006950:	f7ff ff1e 	bl	8006790 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	e000ed00 	.word	0xe000ed00
 8006964:	410fc271 	.word	0x410fc271
 8006968:	410fc270 	.word	0x410fc270
 800696c:	e000e400 	.word	0xe000e400
 8006970:	2000125c 	.word	0x2000125c
 8006974:	20001260 	.word	0x20001260
 8006978:	e000ed20 	.word	0xe000ed20
 800697c:	20000014 	.word	0x20000014
 8006980:	e000ef34 	.word	0xe000ef34

08006984 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
	__asm volatile
 800698a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800698e:	f383 8811 	msr	BASEPRI, r3
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	f3bf 8f4f 	dsb	sy
 800699a:	607b      	str	r3, [r7, #4]
}
 800699c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800699e:	4b0f      	ldr	r3, [pc, #60]	; (80069dc <vPortEnterCritical+0x58>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	3301      	adds	r3, #1
 80069a4:	4a0d      	ldr	r2, [pc, #52]	; (80069dc <vPortEnterCritical+0x58>)
 80069a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80069a8:	4b0c      	ldr	r3, [pc, #48]	; (80069dc <vPortEnterCritical+0x58>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d10f      	bne.n	80069d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80069b0:	4b0b      	ldr	r3, [pc, #44]	; (80069e0 <vPortEnterCritical+0x5c>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00a      	beq.n	80069d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80069ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069be:	f383 8811 	msr	BASEPRI, r3
 80069c2:	f3bf 8f6f 	isb	sy
 80069c6:	f3bf 8f4f 	dsb	sy
 80069ca:	603b      	str	r3, [r7, #0]
}
 80069cc:	bf00      	nop
 80069ce:	e7fe      	b.n	80069ce <vPortEnterCritical+0x4a>
	}
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr
 80069dc:	20000014 	.word	0x20000014
 80069e0:	e000ed04 	.word	0xe000ed04

080069e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80069ea:	4b12      	ldr	r3, [pc, #72]	; (8006a34 <vPortExitCritical+0x50>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10a      	bne.n	8006a08 <vPortExitCritical+0x24>
	__asm volatile
 80069f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f6:	f383 8811 	msr	BASEPRI, r3
 80069fa:	f3bf 8f6f 	isb	sy
 80069fe:	f3bf 8f4f 	dsb	sy
 8006a02:	607b      	str	r3, [r7, #4]
}
 8006a04:	bf00      	nop
 8006a06:	e7fe      	b.n	8006a06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006a08:	4b0a      	ldr	r3, [pc, #40]	; (8006a34 <vPortExitCritical+0x50>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	4a09      	ldr	r2, [pc, #36]	; (8006a34 <vPortExitCritical+0x50>)
 8006a10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a12:	4b08      	ldr	r3, [pc, #32]	; (8006a34 <vPortExitCritical+0x50>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d105      	bne.n	8006a26 <vPortExitCritical+0x42>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	f383 8811 	msr	BASEPRI, r3
}
 8006a24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	20000014 	.word	0x20000014
	...

08006a40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a40:	f3ef 8009 	mrs	r0, PSP
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	4b15      	ldr	r3, [pc, #84]	; (8006aa0 <pxCurrentTCBConst>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	f01e 0f10 	tst.w	lr, #16
 8006a50:	bf08      	it	eq
 8006a52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a5a:	6010      	str	r0, [r2, #0]
 8006a5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006a64:	f380 8811 	msr	BASEPRI, r0
 8006a68:	f3bf 8f4f 	dsb	sy
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f7fe ff00 	bl	8005874 <vTaskSwitchContext>
 8006a74:	f04f 0000 	mov.w	r0, #0
 8006a78:	f380 8811 	msr	BASEPRI, r0
 8006a7c:	bc09      	pop	{r0, r3}
 8006a7e:	6819      	ldr	r1, [r3, #0]
 8006a80:	6808      	ldr	r0, [r1, #0]
 8006a82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a86:	f01e 0f10 	tst.w	lr, #16
 8006a8a:	bf08      	it	eq
 8006a8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a90:	f380 8809 	msr	PSP, r0
 8006a94:	f3bf 8f6f 	isb	sy
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	f3af 8000 	nop.w

08006aa0 <pxCurrentTCBConst>:
 8006aa0:	20000c30 	.word	0x20000c30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop

08006aa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
	__asm volatile
 8006aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab2:	f383 8811 	msr	BASEPRI, r3
 8006ab6:	f3bf 8f6f 	isb	sy
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	607b      	str	r3, [r7, #4]
}
 8006ac0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ac2:	f7fe fe1d 	bl	8005700 <xTaskIncrementTick>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d003      	beq.n	8006ad4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006acc:	4b06      	ldr	r3, [pc, #24]	; (8006ae8 <xPortSysTickHandler+0x40>)
 8006ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ad2:	601a      	str	r2, [r3, #0]
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	f383 8811 	msr	BASEPRI, r3
}
 8006ade:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ae0:	bf00      	nop
 8006ae2:	3708      	adds	r7, #8
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	e000ed04 	.word	0xe000ed04

08006aec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006aec:	b480      	push	{r7}
 8006aee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006af0:	4b0b      	ldr	r3, [pc, #44]	; (8006b20 <vPortSetupTimerInterrupt+0x34>)
 8006af2:	2200      	movs	r2, #0
 8006af4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006af6:	4b0b      	ldr	r3, [pc, #44]	; (8006b24 <vPortSetupTimerInterrupt+0x38>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006afc:	4b0a      	ldr	r3, [pc, #40]	; (8006b28 <vPortSetupTimerInterrupt+0x3c>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a0a      	ldr	r2, [pc, #40]	; (8006b2c <vPortSetupTimerInterrupt+0x40>)
 8006b02:	fba2 2303 	umull	r2, r3, r2, r3
 8006b06:	099b      	lsrs	r3, r3, #6
 8006b08:	4a09      	ldr	r2, [pc, #36]	; (8006b30 <vPortSetupTimerInterrupt+0x44>)
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b0e:	4b04      	ldr	r3, [pc, #16]	; (8006b20 <vPortSetupTimerInterrupt+0x34>)
 8006b10:	2207      	movs	r2, #7
 8006b12:	601a      	str	r2, [r3, #0]
}
 8006b14:	bf00      	nop
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	e000e010 	.word	0xe000e010
 8006b24:	e000e018 	.word	0xe000e018
 8006b28:	20000008 	.word	0x20000008
 8006b2c:	10624dd3 	.word	0x10624dd3
 8006b30:	e000e014 	.word	0xe000e014

08006b34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006b34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006b44 <vPortEnableVFP+0x10>
 8006b38:	6801      	ldr	r1, [r0, #0]
 8006b3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006b3e:	6001      	str	r1, [r0, #0]
 8006b40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006b42:	bf00      	nop
 8006b44:	e000ed88 	.word	0xe000ed88

08006b48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b48:	b480      	push	{r7}
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b4e:	f3ef 8305 	mrs	r3, IPSR
 8006b52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2b0f      	cmp	r3, #15
 8006b58:	d914      	bls.n	8006b84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b5a:	4a17      	ldr	r2, [pc, #92]	; (8006bb8 <vPortValidateInterruptPriority+0x70>)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	4413      	add	r3, r2
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b64:	4b15      	ldr	r3, [pc, #84]	; (8006bbc <vPortValidateInterruptPriority+0x74>)
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	7afa      	ldrb	r2, [r7, #11]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d20a      	bcs.n	8006b84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b72:	f383 8811 	msr	BASEPRI, r3
 8006b76:	f3bf 8f6f 	isb	sy
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	607b      	str	r3, [r7, #4]
}
 8006b80:	bf00      	nop
 8006b82:	e7fe      	b.n	8006b82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006b84:	4b0e      	ldr	r3, [pc, #56]	; (8006bc0 <vPortValidateInterruptPriority+0x78>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006b8c:	4b0d      	ldr	r3, [pc, #52]	; (8006bc4 <vPortValidateInterruptPriority+0x7c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d90a      	bls.n	8006baa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	603b      	str	r3, [r7, #0]
}
 8006ba6:	bf00      	nop
 8006ba8:	e7fe      	b.n	8006ba8 <vPortValidateInterruptPriority+0x60>
	}
 8006baa:	bf00      	nop
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	e000e3f0 	.word	0xe000e3f0
 8006bbc:	2000125c 	.word	0x2000125c
 8006bc0:	e000ed0c 	.word	0xe000ed0c
 8006bc4:	20001260 	.word	0x20001260

08006bc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b08a      	sub	sp, #40	; 0x28
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006bd4:	f7fe fcd8 	bl	8005588 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006bd8:	4b5b      	ldr	r3, [pc, #364]	; (8006d48 <pvPortMalloc+0x180>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d101      	bne.n	8006be4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006be0:	f000 f920 	bl	8006e24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006be4:	4b59      	ldr	r3, [pc, #356]	; (8006d4c <pvPortMalloc+0x184>)
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4013      	ands	r3, r2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f040 8093 	bne.w	8006d18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d01d      	beq.n	8006c34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006bf8:	2208      	movs	r2, #8
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f003 0307 	and.w	r3, r3, #7
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d014      	beq.n	8006c34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f023 0307 	bic.w	r3, r3, #7
 8006c10:	3308      	adds	r3, #8
 8006c12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f003 0307 	and.w	r3, r3, #7
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <pvPortMalloc+0x6c>
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	617b      	str	r3, [r7, #20]
}
 8006c30:	bf00      	nop
 8006c32:	e7fe      	b.n	8006c32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d06e      	beq.n	8006d18 <pvPortMalloc+0x150>
 8006c3a:	4b45      	ldr	r3, [pc, #276]	; (8006d50 <pvPortMalloc+0x188>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d869      	bhi.n	8006d18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c44:	4b43      	ldr	r3, [pc, #268]	; (8006d54 <pvPortMalloc+0x18c>)
 8006c46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c48:	4b42      	ldr	r3, [pc, #264]	; (8006d54 <pvPortMalloc+0x18c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c4e:	e004      	b.n	8006c5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d903      	bls.n	8006c6c <pvPortMalloc+0xa4>
 8006c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d1f1      	bne.n	8006c50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c6c:	4b36      	ldr	r3, [pc, #216]	; (8006d48 <pvPortMalloc+0x180>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d050      	beq.n	8006d18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2208      	movs	r2, #8
 8006c7c:	4413      	add	r3, r2
 8006c7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	6a3b      	ldr	r3, [r7, #32]
 8006c86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	1ad2      	subs	r2, r2, r3
 8006c90:	2308      	movs	r3, #8
 8006c92:	005b      	lsls	r3, r3, #1
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d91f      	bls.n	8006cd8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	f003 0307 	and.w	r3, r3, #7
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00a      	beq.n	8006cc0 <pvPortMalloc+0xf8>
	__asm volatile
 8006caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cae:	f383 8811 	msr	BASEPRI, r3
 8006cb2:	f3bf 8f6f 	isb	sy
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	613b      	str	r3, [r7, #16]
}
 8006cbc:	bf00      	nop
 8006cbe:	e7fe      	b.n	8006cbe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	1ad2      	subs	r2, r2, r3
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006cd2:	69b8      	ldr	r0, [r7, #24]
 8006cd4:	f000 f908 	bl	8006ee8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006cd8:	4b1d      	ldr	r3, [pc, #116]	; (8006d50 <pvPortMalloc+0x188>)
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	4a1b      	ldr	r2, [pc, #108]	; (8006d50 <pvPortMalloc+0x188>)
 8006ce4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006ce6:	4b1a      	ldr	r3, [pc, #104]	; (8006d50 <pvPortMalloc+0x188>)
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	4b1b      	ldr	r3, [pc, #108]	; (8006d58 <pvPortMalloc+0x190>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d203      	bcs.n	8006cfa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006cf2:	4b17      	ldr	r3, [pc, #92]	; (8006d50 <pvPortMalloc+0x188>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a18      	ldr	r2, [pc, #96]	; (8006d58 <pvPortMalloc+0x190>)
 8006cf8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	4b13      	ldr	r3, [pc, #76]	; (8006d4c <pvPortMalloc+0x184>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	431a      	orrs	r2, r3
 8006d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d0e:	4b13      	ldr	r3, [pc, #76]	; (8006d5c <pvPortMalloc+0x194>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	3301      	adds	r3, #1
 8006d14:	4a11      	ldr	r2, [pc, #68]	; (8006d5c <pvPortMalloc+0x194>)
 8006d16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d18:	f7fe fc44 	bl	80055a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	f003 0307 	and.w	r3, r3, #7
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00a      	beq.n	8006d3c <pvPortMalloc+0x174>
	__asm volatile
 8006d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2a:	f383 8811 	msr	BASEPRI, r3
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	60fb      	str	r3, [r7, #12]
}
 8006d38:	bf00      	nop
 8006d3a:	e7fe      	b.n	8006d3a <pvPortMalloc+0x172>
	return pvReturn;
 8006d3c:	69fb      	ldr	r3, [r7, #28]
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3728      	adds	r7, #40	; 0x28
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	20001e6c 	.word	0x20001e6c
 8006d4c:	20001e80 	.word	0x20001e80
 8006d50:	20001e70 	.word	0x20001e70
 8006d54:	20001e64 	.word	0x20001e64
 8006d58:	20001e74 	.word	0x20001e74
 8006d5c:	20001e78 	.word	0x20001e78

08006d60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d04d      	beq.n	8006e0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d72:	2308      	movs	r3, #8
 8006d74:	425b      	negs	r3, r3
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	4413      	add	r3, r2
 8006d7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	4b24      	ldr	r3, [pc, #144]	; (8006e18 <vPortFree+0xb8>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4013      	ands	r3, r2
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10a      	bne.n	8006da4 <vPortFree+0x44>
	__asm volatile
 8006d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d92:	f383 8811 	msr	BASEPRI, r3
 8006d96:	f3bf 8f6f 	isb	sy
 8006d9a:	f3bf 8f4f 	dsb	sy
 8006d9e:	60fb      	str	r3, [r7, #12]
}
 8006da0:	bf00      	nop
 8006da2:	e7fe      	b.n	8006da2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d00a      	beq.n	8006dc2 <vPortFree+0x62>
	__asm volatile
 8006dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db0:	f383 8811 	msr	BASEPRI, r3
 8006db4:	f3bf 8f6f 	isb	sy
 8006db8:	f3bf 8f4f 	dsb	sy
 8006dbc:	60bb      	str	r3, [r7, #8]
}
 8006dbe:	bf00      	nop
 8006dc0:	e7fe      	b.n	8006dc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	685a      	ldr	r2, [r3, #4]
 8006dc6:	4b14      	ldr	r3, [pc, #80]	; (8006e18 <vPortFree+0xb8>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d01e      	beq.n	8006e0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d11a      	bne.n	8006e0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	4b0e      	ldr	r3, [pc, #56]	; (8006e18 <vPortFree+0xb8>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	43db      	mvns	r3, r3
 8006de2:	401a      	ands	r2, r3
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006de8:	f7fe fbce 	bl	8005588 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	4b0a      	ldr	r3, [pc, #40]	; (8006e1c <vPortFree+0xbc>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4413      	add	r3, r2
 8006df6:	4a09      	ldr	r2, [pc, #36]	; (8006e1c <vPortFree+0xbc>)
 8006df8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006dfa:	6938      	ldr	r0, [r7, #16]
 8006dfc:	f000 f874 	bl	8006ee8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e00:	4b07      	ldr	r3, [pc, #28]	; (8006e20 <vPortFree+0xc0>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	3301      	adds	r3, #1
 8006e06:	4a06      	ldr	r2, [pc, #24]	; (8006e20 <vPortFree+0xc0>)
 8006e08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e0a:	f7fe fbcb 	bl	80055a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e0e:	bf00      	nop
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	20001e80 	.word	0x20001e80
 8006e1c:	20001e70 	.word	0x20001e70
 8006e20:	20001e7c 	.word	0x20001e7c

08006e24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e24:	b480      	push	{r7}
 8006e26:	b085      	sub	sp, #20
 8006e28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e2a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006e2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e30:	4b27      	ldr	r3, [pc, #156]	; (8006ed0 <prvHeapInit+0xac>)
 8006e32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f003 0307 	and.w	r3, r3, #7
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00c      	beq.n	8006e58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3307      	adds	r3, #7
 8006e42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f023 0307 	bic.w	r3, r3, #7
 8006e4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e4c:	68ba      	ldr	r2, [r7, #8]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	4a1f      	ldr	r2, [pc, #124]	; (8006ed0 <prvHeapInit+0xac>)
 8006e54:	4413      	add	r3, r2
 8006e56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e5c:	4a1d      	ldr	r2, [pc, #116]	; (8006ed4 <prvHeapInit+0xb0>)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e62:	4b1c      	ldr	r3, [pc, #112]	; (8006ed4 <prvHeapInit+0xb0>)
 8006e64:	2200      	movs	r2, #0
 8006e66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	4413      	add	r3, r2
 8006e6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e70:	2208      	movs	r2, #8
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	1a9b      	subs	r3, r3, r2
 8006e76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f023 0307 	bic.w	r3, r3, #7
 8006e7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	4a15      	ldr	r2, [pc, #84]	; (8006ed8 <prvHeapInit+0xb4>)
 8006e84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e86:	4b14      	ldr	r3, [pc, #80]	; (8006ed8 <prvHeapInit+0xb4>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006e8e:	4b12      	ldr	r3, [pc, #72]	; (8006ed8 <prvHeapInit+0xb4>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2200      	movs	r2, #0
 8006e94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	1ad2      	subs	r2, r2, r3
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ea4:	4b0c      	ldr	r3, [pc, #48]	; (8006ed8 <prvHeapInit+0xb4>)
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	4a0a      	ldr	r2, [pc, #40]	; (8006edc <prvHeapInit+0xb8>)
 8006eb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	4a09      	ldr	r2, [pc, #36]	; (8006ee0 <prvHeapInit+0xbc>)
 8006eba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ebc:	4b09      	ldr	r3, [pc, #36]	; (8006ee4 <prvHeapInit+0xc0>)
 8006ebe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006ec2:	601a      	str	r2, [r3, #0]
}
 8006ec4:	bf00      	nop
 8006ec6:	3714      	adds	r7, #20
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr
 8006ed0:	20001264 	.word	0x20001264
 8006ed4:	20001e64 	.word	0x20001e64
 8006ed8:	20001e6c 	.word	0x20001e6c
 8006edc:	20001e74 	.word	0x20001e74
 8006ee0:	20001e70 	.word	0x20001e70
 8006ee4:	20001e80 	.word	0x20001e80

08006ee8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ef0:	4b28      	ldr	r3, [pc, #160]	; (8006f94 <prvInsertBlockIntoFreeList+0xac>)
 8006ef2:	60fb      	str	r3, [r7, #12]
 8006ef4:	e002      	b.n	8006efc <prvInsertBlockIntoFreeList+0x14>
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	60fb      	str	r3, [r7, #12]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d8f7      	bhi.n	8006ef6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	4413      	add	r3, r2
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d108      	bne.n	8006f2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	441a      	add	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	441a      	add	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d118      	bne.n	8006f70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	4b15      	ldr	r3, [pc, #84]	; (8006f98 <prvInsertBlockIntoFreeList+0xb0>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d00d      	beq.n	8006f66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	685a      	ldr	r2, [r3, #4]
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	441a      	add	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	601a      	str	r2, [r3, #0]
 8006f64:	e008      	b.n	8006f78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f66:	4b0c      	ldr	r3, [pc, #48]	; (8006f98 <prvInsertBlockIntoFreeList+0xb0>)
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	601a      	str	r2, [r3, #0]
 8006f6e:	e003      	b.n	8006f78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d002      	beq.n	8006f86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f86:	bf00      	nop
 8006f88:	3714      	adds	r7, #20
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	20001e64 	.word	0x20001e64
 8006f98:	20001e6c 	.word	0x20001e6c

08006f9c <__errno>:
 8006f9c:	4b01      	ldr	r3, [pc, #4]	; (8006fa4 <__errno+0x8>)
 8006f9e:	6818      	ldr	r0, [r3, #0]
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	20000018 	.word	0x20000018

08006fa8 <std>:
 8006fa8:	2300      	movs	r3, #0
 8006faa:	b510      	push	{r4, lr}
 8006fac:	4604      	mov	r4, r0
 8006fae:	e9c0 3300 	strd	r3, r3, [r0]
 8006fb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fb6:	6083      	str	r3, [r0, #8]
 8006fb8:	8181      	strh	r1, [r0, #12]
 8006fba:	6643      	str	r3, [r0, #100]	; 0x64
 8006fbc:	81c2      	strh	r2, [r0, #14]
 8006fbe:	6183      	str	r3, [r0, #24]
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	2208      	movs	r2, #8
 8006fc4:	305c      	adds	r0, #92	; 0x5c
 8006fc6:	f000 f91a 	bl	80071fe <memset>
 8006fca:	4b05      	ldr	r3, [pc, #20]	; (8006fe0 <std+0x38>)
 8006fcc:	6263      	str	r3, [r4, #36]	; 0x24
 8006fce:	4b05      	ldr	r3, [pc, #20]	; (8006fe4 <std+0x3c>)
 8006fd0:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fd2:	4b05      	ldr	r3, [pc, #20]	; (8006fe8 <std+0x40>)
 8006fd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fd6:	4b05      	ldr	r3, [pc, #20]	; (8006fec <std+0x44>)
 8006fd8:	6224      	str	r4, [r4, #32]
 8006fda:	6323      	str	r3, [r4, #48]	; 0x30
 8006fdc:	bd10      	pop	{r4, pc}
 8006fde:	bf00      	nop
 8006fe0:	08007549 	.word	0x08007549
 8006fe4:	0800756b 	.word	0x0800756b
 8006fe8:	080075a3 	.word	0x080075a3
 8006fec:	080075c7 	.word	0x080075c7

08006ff0 <_cleanup_r>:
 8006ff0:	4901      	ldr	r1, [pc, #4]	; (8006ff8 <_cleanup_r+0x8>)
 8006ff2:	f000 b8af 	b.w	8007154 <_fwalk_reent>
 8006ff6:	bf00      	nop
 8006ff8:	080078a1 	.word	0x080078a1

08006ffc <__sfmoreglue>:
 8006ffc:	b570      	push	{r4, r5, r6, lr}
 8006ffe:	2268      	movs	r2, #104	; 0x68
 8007000:	1e4d      	subs	r5, r1, #1
 8007002:	4355      	muls	r5, r2
 8007004:	460e      	mov	r6, r1
 8007006:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800700a:	f000 f921 	bl	8007250 <_malloc_r>
 800700e:	4604      	mov	r4, r0
 8007010:	b140      	cbz	r0, 8007024 <__sfmoreglue+0x28>
 8007012:	2100      	movs	r1, #0
 8007014:	e9c0 1600 	strd	r1, r6, [r0]
 8007018:	300c      	adds	r0, #12
 800701a:	60a0      	str	r0, [r4, #8]
 800701c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007020:	f000 f8ed 	bl	80071fe <memset>
 8007024:	4620      	mov	r0, r4
 8007026:	bd70      	pop	{r4, r5, r6, pc}

08007028 <__sfp_lock_acquire>:
 8007028:	4801      	ldr	r0, [pc, #4]	; (8007030 <__sfp_lock_acquire+0x8>)
 800702a:	f000 b8d8 	b.w	80071de <__retarget_lock_acquire_recursive>
 800702e:	bf00      	nop
 8007030:	20001e85 	.word	0x20001e85

08007034 <__sfp_lock_release>:
 8007034:	4801      	ldr	r0, [pc, #4]	; (800703c <__sfp_lock_release+0x8>)
 8007036:	f000 b8d3 	b.w	80071e0 <__retarget_lock_release_recursive>
 800703a:	bf00      	nop
 800703c:	20001e85 	.word	0x20001e85

08007040 <__sinit_lock_acquire>:
 8007040:	4801      	ldr	r0, [pc, #4]	; (8007048 <__sinit_lock_acquire+0x8>)
 8007042:	f000 b8cc 	b.w	80071de <__retarget_lock_acquire_recursive>
 8007046:	bf00      	nop
 8007048:	20001e86 	.word	0x20001e86

0800704c <__sinit_lock_release>:
 800704c:	4801      	ldr	r0, [pc, #4]	; (8007054 <__sinit_lock_release+0x8>)
 800704e:	f000 b8c7 	b.w	80071e0 <__retarget_lock_release_recursive>
 8007052:	bf00      	nop
 8007054:	20001e86 	.word	0x20001e86

08007058 <__sinit>:
 8007058:	b510      	push	{r4, lr}
 800705a:	4604      	mov	r4, r0
 800705c:	f7ff fff0 	bl	8007040 <__sinit_lock_acquire>
 8007060:	69a3      	ldr	r3, [r4, #24]
 8007062:	b11b      	cbz	r3, 800706c <__sinit+0x14>
 8007064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007068:	f7ff bff0 	b.w	800704c <__sinit_lock_release>
 800706c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007070:	6523      	str	r3, [r4, #80]	; 0x50
 8007072:	4b13      	ldr	r3, [pc, #76]	; (80070c0 <__sinit+0x68>)
 8007074:	4a13      	ldr	r2, [pc, #76]	; (80070c4 <__sinit+0x6c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	62a2      	str	r2, [r4, #40]	; 0x28
 800707a:	42a3      	cmp	r3, r4
 800707c:	bf04      	itt	eq
 800707e:	2301      	moveq	r3, #1
 8007080:	61a3      	streq	r3, [r4, #24]
 8007082:	4620      	mov	r0, r4
 8007084:	f000 f820 	bl	80070c8 <__sfp>
 8007088:	6060      	str	r0, [r4, #4]
 800708a:	4620      	mov	r0, r4
 800708c:	f000 f81c 	bl	80070c8 <__sfp>
 8007090:	60a0      	str	r0, [r4, #8]
 8007092:	4620      	mov	r0, r4
 8007094:	f000 f818 	bl	80070c8 <__sfp>
 8007098:	2200      	movs	r2, #0
 800709a:	60e0      	str	r0, [r4, #12]
 800709c:	2104      	movs	r1, #4
 800709e:	6860      	ldr	r0, [r4, #4]
 80070a0:	f7ff ff82 	bl	8006fa8 <std>
 80070a4:	68a0      	ldr	r0, [r4, #8]
 80070a6:	2201      	movs	r2, #1
 80070a8:	2109      	movs	r1, #9
 80070aa:	f7ff ff7d 	bl	8006fa8 <std>
 80070ae:	68e0      	ldr	r0, [r4, #12]
 80070b0:	2202      	movs	r2, #2
 80070b2:	2112      	movs	r1, #18
 80070b4:	f7ff ff78 	bl	8006fa8 <std>
 80070b8:	2301      	movs	r3, #1
 80070ba:	61a3      	str	r3, [r4, #24]
 80070bc:	e7d2      	b.n	8007064 <__sinit+0xc>
 80070be:	bf00      	nop
 80070c0:	080082e4 	.word	0x080082e4
 80070c4:	08006ff1 	.word	0x08006ff1

080070c8 <__sfp>:
 80070c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ca:	4607      	mov	r7, r0
 80070cc:	f7ff ffac 	bl	8007028 <__sfp_lock_acquire>
 80070d0:	4b1e      	ldr	r3, [pc, #120]	; (800714c <__sfp+0x84>)
 80070d2:	681e      	ldr	r6, [r3, #0]
 80070d4:	69b3      	ldr	r3, [r6, #24]
 80070d6:	b913      	cbnz	r3, 80070de <__sfp+0x16>
 80070d8:	4630      	mov	r0, r6
 80070da:	f7ff ffbd 	bl	8007058 <__sinit>
 80070de:	3648      	adds	r6, #72	; 0x48
 80070e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80070e4:	3b01      	subs	r3, #1
 80070e6:	d503      	bpl.n	80070f0 <__sfp+0x28>
 80070e8:	6833      	ldr	r3, [r6, #0]
 80070ea:	b30b      	cbz	r3, 8007130 <__sfp+0x68>
 80070ec:	6836      	ldr	r6, [r6, #0]
 80070ee:	e7f7      	b.n	80070e0 <__sfp+0x18>
 80070f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80070f4:	b9d5      	cbnz	r5, 800712c <__sfp+0x64>
 80070f6:	4b16      	ldr	r3, [pc, #88]	; (8007150 <__sfp+0x88>)
 80070f8:	60e3      	str	r3, [r4, #12]
 80070fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80070fe:	6665      	str	r5, [r4, #100]	; 0x64
 8007100:	f000 f86c 	bl	80071dc <__retarget_lock_init_recursive>
 8007104:	f7ff ff96 	bl	8007034 <__sfp_lock_release>
 8007108:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800710c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007110:	6025      	str	r5, [r4, #0]
 8007112:	61a5      	str	r5, [r4, #24]
 8007114:	2208      	movs	r2, #8
 8007116:	4629      	mov	r1, r5
 8007118:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800711c:	f000 f86f 	bl	80071fe <memset>
 8007120:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007124:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007128:	4620      	mov	r0, r4
 800712a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800712c:	3468      	adds	r4, #104	; 0x68
 800712e:	e7d9      	b.n	80070e4 <__sfp+0x1c>
 8007130:	2104      	movs	r1, #4
 8007132:	4638      	mov	r0, r7
 8007134:	f7ff ff62 	bl	8006ffc <__sfmoreglue>
 8007138:	4604      	mov	r4, r0
 800713a:	6030      	str	r0, [r6, #0]
 800713c:	2800      	cmp	r0, #0
 800713e:	d1d5      	bne.n	80070ec <__sfp+0x24>
 8007140:	f7ff ff78 	bl	8007034 <__sfp_lock_release>
 8007144:	230c      	movs	r3, #12
 8007146:	603b      	str	r3, [r7, #0]
 8007148:	e7ee      	b.n	8007128 <__sfp+0x60>
 800714a:	bf00      	nop
 800714c:	080082e4 	.word	0x080082e4
 8007150:	ffff0001 	.word	0xffff0001

08007154 <_fwalk_reent>:
 8007154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007158:	4606      	mov	r6, r0
 800715a:	4688      	mov	r8, r1
 800715c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007160:	2700      	movs	r7, #0
 8007162:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007166:	f1b9 0901 	subs.w	r9, r9, #1
 800716a:	d505      	bpl.n	8007178 <_fwalk_reent+0x24>
 800716c:	6824      	ldr	r4, [r4, #0]
 800716e:	2c00      	cmp	r4, #0
 8007170:	d1f7      	bne.n	8007162 <_fwalk_reent+0xe>
 8007172:	4638      	mov	r0, r7
 8007174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007178:	89ab      	ldrh	r3, [r5, #12]
 800717a:	2b01      	cmp	r3, #1
 800717c:	d907      	bls.n	800718e <_fwalk_reent+0x3a>
 800717e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007182:	3301      	adds	r3, #1
 8007184:	d003      	beq.n	800718e <_fwalk_reent+0x3a>
 8007186:	4629      	mov	r1, r5
 8007188:	4630      	mov	r0, r6
 800718a:	47c0      	blx	r8
 800718c:	4307      	orrs	r7, r0
 800718e:	3568      	adds	r5, #104	; 0x68
 8007190:	e7e9      	b.n	8007166 <_fwalk_reent+0x12>
	...

08007194 <__libc_init_array>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	4d0d      	ldr	r5, [pc, #52]	; (80071cc <__libc_init_array+0x38>)
 8007198:	4c0d      	ldr	r4, [pc, #52]	; (80071d0 <__libc_init_array+0x3c>)
 800719a:	1b64      	subs	r4, r4, r5
 800719c:	10a4      	asrs	r4, r4, #2
 800719e:	2600      	movs	r6, #0
 80071a0:	42a6      	cmp	r6, r4
 80071a2:	d109      	bne.n	80071b8 <__libc_init_array+0x24>
 80071a4:	4d0b      	ldr	r5, [pc, #44]	; (80071d4 <__libc_init_array+0x40>)
 80071a6:	4c0c      	ldr	r4, [pc, #48]	; (80071d8 <__libc_init_array+0x44>)
 80071a8:	f000 ffa8 	bl	80080fc <_init>
 80071ac:	1b64      	subs	r4, r4, r5
 80071ae:	10a4      	asrs	r4, r4, #2
 80071b0:	2600      	movs	r6, #0
 80071b2:	42a6      	cmp	r6, r4
 80071b4:	d105      	bne.n	80071c2 <__libc_init_array+0x2e>
 80071b6:	bd70      	pop	{r4, r5, r6, pc}
 80071b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80071bc:	4798      	blx	r3
 80071be:	3601      	adds	r6, #1
 80071c0:	e7ee      	b.n	80071a0 <__libc_init_array+0xc>
 80071c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80071c6:	4798      	blx	r3
 80071c8:	3601      	adds	r6, #1
 80071ca:	e7f2      	b.n	80071b2 <__libc_init_array+0x1e>
 80071cc:	08008324 	.word	0x08008324
 80071d0:	08008324 	.word	0x08008324
 80071d4:	08008324 	.word	0x08008324
 80071d8:	08008328 	.word	0x08008328

080071dc <__retarget_lock_init_recursive>:
 80071dc:	4770      	bx	lr

080071de <__retarget_lock_acquire_recursive>:
 80071de:	4770      	bx	lr

080071e0 <__retarget_lock_release_recursive>:
 80071e0:	4770      	bx	lr

080071e2 <memcpy>:
 80071e2:	440a      	add	r2, r1
 80071e4:	4291      	cmp	r1, r2
 80071e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80071ea:	d100      	bne.n	80071ee <memcpy+0xc>
 80071ec:	4770      	bx	lr
 80071ee:	b510      	push	{r4, lr}
 80071f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071f8:	4291      	cmp	r1, r2
 80071fa:	d1f9      	bne.n	80071f0 <memcpy+0xe>
 80071fc:	bd10      	pop	{r4, pc}

080071fe <memset>:
 80071fe:	4402      	add	r2, r0
 8007200:	4603      	mov	r3, r0
 8007202:	4293      	cmp	r3, r2
 8007204:	d100      	bne.n	8007208 <memset+0xa>
 8007206:	4770      	bx	lr
 8007208:	f803 1b01 	strb.w	r1, [r3], #1
 800720c:	e7f9      	b.n	8007202 <memset+0x4>
	...

08007210 <sbrk_aligned>:
 8007210:	b570      	push	{r4, r5, r6, lr}
 8007212:	4e0e      	ldr	r6, [pc, #56]	; (800724c <sbrk_aligned+0x3c>)
 8007214:	460c      	mov	r4, r1
 8007216:	6831      	ldr	r1, [r6, #0]
 8007218:	4605      	mov	r5, r0
 800721a:	b911      	cbnz	r1, 8007222 <sbrk_aligned+0x12>
 800721c:	f000 f984 	bl	8007528 <_sbrk_r>
 8007220:	6030      	str	r0, [r6, #0]
 8007222:	4621      	mov	r1, r4
 8007224:	4628      	mov	r0, r5
 8007226:	f000 f97f 	bl	8007528 <_sbrk_r>
 800722a:	1c43      	adds	r3, r0, #1
 800722c:	d00a      	beq.n	8007244 <sbrk_aligned+0x34>
 800722e:	1cc4      	adds	r4, r0, #3
 8007230:	f024 0403 	bic.w	r4, r4, #3
 8007234:	42a0      	cmp	r0, r4
 8007236:	d007      	beq.n	8007248 <sbrk_aligned+0x38>
 8007238:	1a21      	subs	r1, r4, r0
 800723a:	4628      	mov	r0, r5
 800723c:	f000 f974 	bl	8007528 <_sbrk_r>
 8007240:	3001      	adds	r0, #1
 8007242:	d101      	bne.n	8007248 <sbrk_aligned+0x38>
 8007244:	f04f 34ff 	mov.w	r4, #4294967295
 8007248:	4620      	mov	r0, r4
 800724a:	bd70      	pop	{r4, r5, r6, pc}
 800724c:	20001e8c 	.word	0x20001e8c

08007250 <_malloc_r>:
 8007250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007254:	1ccd      	adds	r5, r1, #3
 8007256:	f025 0503 	bic.w	r5, r5, #3
 800725a:	3508      	adds	r5, #8
 800725c:	2d0c      	cmp	r5, #12
 800725e:	bf38      	it	cc
 8007260:	250c      	movcc	r5, #12
 8007262:	2d00      	cmp	r5, #0
 8007264:	4607      	mov	r7, r0
 8007266:	db01      	blt.n	800726c <_malloc_r+0x1c>
 8007268:	42a9      	cmp	r1, r5
 800726a:	d905      	bls.n	8007278 <_malloc_r+0x28>
 800726c:	230c      	movs	r3, #12
 800726e:	603b      	str	r3, [r7, #0]
 8007270:	2600      	movs	r6, #0
 8007272:	4630      	mov	r0, r6
 8007274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007278:	4e2e      	ldr	r6, [pc, #184]	; (8007334 <_malloc_r+0xe4>)
 800727a:	f000 fbc5 	bl	8007a08 <__malloc_lock>
 800727e:	6833      	ldr	r3, [r6, #0]
 8007280:	461c      	mov	r4, r3
 8007282:	bb34      	cbnz	r4, 80072d2 <_malloc_r+0x82>
 8007284:	4629      	mov	r1, r5
 8007286:	4638      	mov	r0, r7
 8007288:	f7ff ffc2 	bl	8007210 <sbrk_aligned>
 800728c:	1c43      	adds	r3, r0, #1
 800728e:	4604      	mov	r4, r0
 8007290:	d14d      	bne.n	800732e <_malloc_r+0xde>
 8007292:	6834      	ldr	r4, [r6, #0]
 8007294:	4626      	mov	r6, r4
 8007296:	2e00      	cmp	r6, #0
 8007298:	d140      	bne.n	800731c <_malloc_r+0xcc>
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	4631      	mov	r1, r6
 800729e:	4638      	mov	r0, r7
 80072a0:	eb04 0803 	add.w	r8, r4, r3
 80072a4:	f000 f940 	bl	8007528 <_sbrk_r>
 80072a8:	4580      	cmp	r8, r0
 80072aa:	d13a      	bne.n	8007322 <_malloc_r+0xd2>
 80072ac:	6821      	ldr	r1, [r4, #0]
 80072ae:	3503      	adds	r5, #3
 80072b0:	1a6d      	subs	r5, r5, r1
 80072b2:	f025 0503 	bic.w	r5, r5, #3
 80072b6:	3508      	adds	r5, #8
 80072b8:	2d0c      	cmp	r5, #12
 80072ba:	bf38      	it	cc
 80072bc:	250c      	movcc	r5, #12
 80072be:	4629      	mov	r1, r5
 80072c0:	4638      	mov	r0, r7
 80072c2:	f7ff ffa5 	bl	8007210 <sbrk_aligned>
 80072c6:	3001      	adds	r0, #1
 80072c8:	d02b      	beq.n	8007322 <_malloc_r+0xd2>
 80072ca:	6823      	ldr	r3, [r4, #0]
 80072cc:	442b      	add	r3, r5
 80072ce:	6023      	str	r3, [r4, #0]
 80072d0:	e00e      	b.n	80072f0 <_malloc_r+0xa0>
 80072d2:	6822      	ldr	r2, [r4, #0]
 80072d4:	1b52      	subs	r2, r2, r5
 80072d6:	d41e      	bmi.n	8007316 <_malloc_r+0xc6>
 80072d8:	2a0b      	cmp	r2, #11
 80072da:	d916      	bls.n	800730a <_malloc_r+0xba>
 80072dc:	1961      	adds	r1, r4, r5
 80072de:	42a3      	cmp	r3, r4
 80072e0:	6025      	str	r5, [r4, #0]
 80072e2:	bf18      	it	ne
 80072e4:	6059      	strne	r1, [r3, #4]
 80072e6:	6863      	ldr	r3, [r4, #4]
 80072e8:	bf08      	it	eq
 80072ea:	6031      	streq	r1, [r6, #0]
 80072ec:	5162      	str	r2, [r4, r5]
 80072ee:	604b      	str	r3, [r1, #4]
 80072f0:	4638      	mov	r0, r7
 80072f2:	f104 060b 	add.w	r6, r4, #11
 80072f6:	f000 fb8d 	bl	8007a14 <__malloc_unlock>
 80072fa:	f026 0607 	bic.w	r6, r6, #7
 80072fe:	1d23      	adds	r3, r4, #4
 8007300:	1af2      	subs	r2, r6, r3
 8007302:	d0b6      	beq.n	8007272 <_malloc_r+0x22>
 8007304:	1b9b      	subs	r3, r3, r6
 8007306:	50a3      	str	r3, [r4, r2]
 8007308:	e7b3      	b.n	8007272 <_malloc_r+0x22>
 800730a:	6862      	ldr	r2, [r4, #4]
 800730c:	42a3      	cmp	r3, r4
 800730e:	bf0c      	ite	eq
 8007310:	6032      	streq	r2, [r6, #0]
 8007312:	605a      	strne	r2, [r3, #4]
 8007314:	e7ec      	b.n	80072f0 <_malloc_r+0xa0>
 8007316:	4623      	mov	r3, r4
 8007318:	6864      	ldr	r4, [r4, #4]
 800731a:	e7b2      	b.n	8007282 <_malloc_r+0x32>
 800731c:	4634      	mov	r4, r6
 800731e:	6876      	ldr	r6, [r6, #4]
 8007320:	e7b9      	b.n	8007296 <_malloc_r+0x46>
 8007322:	230c      	movs	r3, #12
 8007324:	603b      	str	r3, [r7, #0]
 8007326:	4638      	mov	r0, r7
 8007328:	f000 fb74 	bl	8007a14 <__malloc_unlock>
 800732c:	e7a1      	b.n	8007272 <_malloc_r+0x22>
 800732e:	6025      	str	r5, [r4, #0]
 8007330:	e7de      	b.n	80072f0 <_malloc_r+0xa0>
 8007332:	bf00      	nop
 8007334:	20001e88 	.word	0x20001e88

08007338 <iprintf>:
 8007338:	b40f      	push	{r0, r1, r2, r3}
 800733a:	4b0a      	ldr	r3, [pc, #40]	; (8007364 <iprintf+0x2c>)
 800733c:	b513      	push	{r0, r1, r4, lr}
 800733e:	681c      	ldr	r4, [r3, #0]
 8007340:	b124      	cbz	r4, 800734c <iprintf+0x14>
 8007342:	69a3      	ldr	r3, [r4, #24]
 8007344:	b913      	cbnz	r3, 800734c <iprintf+0x14>
 8007346:	4620      	mov	r0, r4
 8007348:	f7ff fe86 	bl	8007058 <__sinit>
 800734c:	ab05      	add	r3, sp, #20
 800734e:	9a04      	ldr	r2, [sp, #16]
 8007350:	68a1      	ldr	r1, [r4, #8]
 8007352:	9301      	str	r3, [sp, #4]
 8007354:	4620      	mov	r0, r4
 8007356:	f000 fbd9 	bl	8007b0c <_vfiprintf_r>
 800735a:	b002      	add	sp, #8
 800735c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007360:	b004      	add	sp, #16
 8007362:	4770      	bx	lr
 8007364:	20000018 	.word	0x20000018

08007368 <_puts_r>:
 8007368:	b570      	push	{r4, r5, r6, lr}
 800736a:	460e      	mov	r6, r1
 800736c:	4605      	mov	r5, r0
 800736e:	b118      	cbz	r0, 8007378 <_puts_r+0x10>
 8007370:	6983      	ldr	r3, [r0, #24]
 8007372:	b90b      	cbnz	r3, 8007378 <_puts_r+0x10>
 8007374:	f7ff fe70 	bl	8007058 <__sinit>
 8007378:	69ab      	ldr	r3, [r5, #24]
 800737a:	68ac      	ldr	r4, [r5, #8]
 800737c:	b913      	cbnz	r3, 8007384 <_puts_r+0x1c>
 800737e:	4628      	mov	r0, r5
 8007380:	f7ff fe6a 	bl	8007058 <__sinit>
 8007384:	4b2c      	ldr	r3, [pc, #176]	; (8007438 <_puts_r+0xd0>)
 8007386:	429c      	cmp	r4, r3
 8007388:	d120      	bne.n	80073cc <_puts_r+0x64>
 800738a:	686c      	ldr	r4, [r5, #4]
 800738c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800738e:	07db      	lsls	r3, r3, #31
 8007390:	d405      	bmi.n	800739e <_puts_r+0x36>
 8007392:	89a3      	ldrh	r3, [r4, #12]
 8007394:	0598      	lsls	r0, r3, #22
 8007396:	d402      	bmi.n	800739e <_puts_r+0x36>
 8007398:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800739a:	f7ff ff20 	bl	80071de <__retarget_lock_acquire_recursive>
 800739e:	89a3      	ldrh	r3, [r4, #12]
 80073a0:	0719      	lsls	r1, r3, #28
 80073a2:	d51d      	bpl.n	80073e0 <_puts_r+0x78>
 80073a4:	6923      	ldr	r3, [r4, #16]
 80073a6:	b1db      	cbz	r3, 80073e0 <_puts_r+0x78>
 80073a8:	3e01      	subs	r6, #1
 80073aa:	68a3      	ldr	r3, [r4, #8]
 80073ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073b0:	3b01      	subs	r3, #1
 80073b2:	60a3      	str	r3, [r4, #8]
 80073b4:	bb39      	cbnz	r1, 8007406 <_puts_r+0x9e>
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	da38      	bge.n	800742c <_puts_r+0xc4>
 80073ba:	4622      	mov	r2, r4
 80073bc:	210a      	movs	r1, #10
 80073be:	4628      	mov	r0, r5
 80073c0:	f000 f906 	bl	80075d0 <__swbuf_r>
 80073c4:	3001      	adds	r0, #1
 80073c6:	d011      	beq.n	80073ec <_puts_r+0x84>
 80073c8:	250a      	movs	r5, #10
 80073ca:	e011      	b.n	80073f0 <_puts_r+0x88>
 80073cc:	4b1b      	ldr	r3, [pc, #108]	; (800743c <_puts_r+0xd4>)
 80073ce:	429c      	cmp	r4, r3
 80073d0:	d101      	bne.n	80073d6 <_puts_r+0x6e>
 80073d2:	68ac      	ldr	r4, [r5, #8]
 80073d4:	e7da      	b.n	800738c <_puts_r+0x24>
 80073d6:	4b1a      	ldr	r3, [pc, #104]	; (8007440 <_puts_r+0xd8>)
 80073d8:	429c      	cmp	r4, r3
 80073da:	bf08      	it	eq
 80073dc:	68ec      	ldreq	r4, [r5, #12]
 80073de:	e7d5      	b.n	800738c <_puts_r+0x24>
 80073e0:	4621      	mov	r1, r4
 80073e2:	4628      	mov	r0, r5
 80073e4:	f000 f958 	bl	8007698 <__swsetup_r>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	d0dd      	beq.n	80073a8 <_puts_r+0x40>
 80073ec:	f04f 35ff 	mov.w	r5, #4294967295
 80073f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073f2:	07da      	lsls	r2, r3, #31
 80073f4:	d405      	bmi.n	8007402 <_puts_r+0x9a>
 80073f6:	89a3      	ldrh	r3, [r4, #12]
 80073f8:	059b      	lsls	r3, r3, #22
 80073fa:	d402      	bmi.n	8007402 <_puts_r+0x9a>
 80073fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073fe:	f7ff feef 	bl	80071e0 <__retarget_lock_release_recursive>
 8007402:	4628      	mov	r0, r5
 8007404:	bd70      	pop	{r4, r5, r6, pc}
 8007406:	2b00      	cmp	r3, #0
 8007408:	da04      	bge.n	8007414 <_puts_r+0xac>
 800740a:	69a2      	ldr	r2, [r4, #24]
 800740c:	429a      	cmp	r2, r3
 800740e:	dc06      	bgt.n	800741e <_puts_r+0xb6>
 8007410:	290a      	cmp	r1, #10
 8007412:	d004      	beq.n	800741e <_puts_r+0xb6>
 8007414:	6823      	ldr	r3, [r4, #0]
 8007416:	1c5a      	adds	r2, r3, #1
 8007418:	6022      	str	r2, [r4, #0]
 800741a:	7019      	strb	r1, [r3, #0]
 800741c:	e7c5      	b.n	80073aa <_puts_r+0x42>
 800741e:	4622      	mov	r2, r4
 8007420:	4628      	mov	r0, r5
 8007422:	f000 f8d5 	bl	80075d0 <__swbuf_r>
 8007426:	3001      	adds	r0, #1
 8007428:	d1bf      	bne.n	80073aa <_puts_r+0x42>
 800742a:	e7df      	b.n	80073ec <_puts_r+0x84>
 800742c:	6823      	ldr	r3, [r4, #0]
 800742e:	250a      	movs	r5, #10
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	6022      	str	r2, [r4, #0]
 8007434:	701d      	strb	r5, [r3, #0]
 8007436:	e7db      	b.n	80073f0 <_puts_r+0x88>
 8007438:	080082a4 	.word	0x080082a4
 800743c:	080082c4 	.word	0x080082c4
 8007440:	08008284 	.word	0x08008284

08007444 <puts>:
 8007444:	4b02      	ldr	r3, [pc, #8]	; (8007450 <puts+0xc>)
 8007446:	4601      	mov	r1, r0
 8007448:	6818      	ldr	r0, [r3, #0]
 800744a:	f7ff bf8d 	b.w	8007368 <_puts_r>
 800744e:	bf00      	nop
 8007450:	20000018 	.word	0x20000018

08007454 <cleanup_glue>:
 8007454:	b538      	push	{r3, r4, r5, lr}
 8007456:	460c      	mov	r4, r1
 8007458:	6809      	ldr	r1, [r1, #0]
 800745a:	4605      	mov	r5, r0
 800745c:	b109      	cbz	r1, 8007462 <cleanup_glue+0xe>
 800745e:	f7ff fff9 	bl	8007454 <cleanup_glue>
 8007462:	4621      	mov	r1, r4
 8007464:	4628      	mov	r0, r5
 8007466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800746a:	f000 bad9 	b.w	8007a20 <_free_r>
	...

08007470 <_reclaim_reent>:
 8007470:	4b2c      	ldr	r3, [pc, #176]	; (8007524 <_reclaim_reent+0xb4>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4283      	cmp	r3, r0
 8007476:	b570      	push	{r4, r5, r6, lr}
 8007478:	4604      	mov	r4, r0
 800747a:	d051      	beq.n	8007520 <_reclaim_reent+0xb0>
 800747c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800747e:	b143      	cbz	r3, 8007492 <_reclaim_reent+0x22>
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d14a      	bne.n	800751c <_reclaim_reent+0xac>
 8007486:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007488:	6819      	ldr	r1, [r3, #0]
 800748a:	b111      	cbz	r1, 8007492 <_reclaim_reent+0x22>
 800748c:	4620      	mov	r0, r4
 800748e:	f000 fac7 	bl	8007a20 <_free_r>
 8007492:	6961      	ldr	r1, [r4, #20]
 8007494:	b111      	cbz	r1, 800749c <_reclaim_reent+0x2c>
 8007496:	4620      	mov	r0, r4
 8007498:	f000 fac2 	bl	8007a20 <_free_r>
 800749c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800749e:	b111      	cbz	r1, 80074a6 <_reclaim_reent+0x36>
 80074a0:	4620      	mov	r0, r4
 80074a2:	f000 fabd 	bl	8007a20 <_free_r>
 80074a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80074a8:	b111      	cbz	r1, 80074b0 <_reclaim_reent+0x40>
 80074aa:	4620      	mov	r0, r4
 80074ac:	f000 fab8 	bl	8007a20 <_free_r>
 80074b0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80074b2:	b111      	cbz	r1, 80074ba <_reclaim_reent+0x4a>
 80074b4:	4620      	mov	r0, r4
 80074b6:	f000 fab3 	bl	8007a20 <_free_r>
 80074ba:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80074bc:	b111      	cbz	r1, 80074c4 <_reclaim_reent+0x54>
 80074be:	4620      	mov	r0, r4
 80074c0:	f000 faae 	bl	8007a20 <_free_r>
 80074c4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80074c6:	b111      	cbz	r1, 80074ce <_reclaim_reent+0x5e>
 80074c8:	4620      	mov	r0, r4
 80074ca:	f000 faa9 	bl	8007a20 <_free_r>
 80074ce:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80074d0:	b111      	cbz	r1, 80074d8 <_reclaim_reent+0x68>
 80074d2:	4620      	mov	r0, r4
 80074d4:	f000 faa4 	bl	8007a20 <_free_r>
 80074d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074da:	b111      	cbz	r1, 80074e2 <_reclaim_reent+0x72>
 80074dc:	4620      	mov	r0, r4
 80074de:	f000 fa9f 	bl	8007a20 <_free_r>
 80074e2:	69a3      	ldr	r3, [r4, #24]
 80074e4:	b1e3      	cbz	r3, 8007520 <_reclaim_reent+0xb0>
 80074e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80074e8:	4620      	mov	r0, r4
 80074ea:	4798      	blx	r3
 80074ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80074ee:	b1b9      	cbz	r1, 8007520 <_reclaim_reent+0xb0>
 80074f0:	4620      	mov	r0, r4
 80074f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80074f6:	f7ff bfad 	b.w	8007454 <cleanup_glue>
 80074fa:	5949      	ldr	r1, [r1, r5]
 80074fc:	b941      	cbnz	r1, 8007510 <_reclaim_reent+0xa0>
 80074fe:	3504      	adds	r5, #4
 8007500:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007502:	2d80      	cmp	r5, #128	; 0x80
 8007504:	68d9      	ldr	r1, [r3, #12]
 8007506:	d1f8      	bne.n	80074fa <_reclaim_reent+0x8a>
 8007508:	4620      	mov	r0, r4
 800750a:	f000 fa89 	bl	8007a20 <_free_r>
 800750e:	e7ba      	b.n	8007486 <_reclaim_reent+0x16>
 8007510:	680e      	ldr	r6, [r1, #0]
 8007512:	4620      	mov	r0, r4
 8007514:	f000 fa84 	bl	8007a20 <_free_r>
 8007518:	4631      	mov	r1, r6
 800751a:	e7ef      	b.n	80074fc <_reclaim_reent+0x8c>
 800751c:	2500      	movs	r5, #0
 800751e:	e7ef      	b.n	8007500 <_reclaim_reent+0x90>
 8007520:	bd70      	pop	{r4, r5, r6, pc}
 8007522:	bf00      	nop
 8007524:	20000018 	.word	0x20000018

08007528 <_sbrk_r>:
 8007528:	b538      	push	{r3, r4, r5, lr}
 800752a:	4d06      	ldr	r5, [pc, #24]	; (8007544 <_sbrk_r+0x1c>)
 800752c:	2300      	movs	r3, #0
 800752e:	4604      	mov	r4, r0
 8007530:	4608      	mov	r0, r1
 8007532:	602b      	str	r3, [r5, #0]
 8007534:	f7f9 fbba 	bl	8000cac <_sbrk>
 8007538:	1c43      	adds	r3, r0, #1
 800753a:	d102      	bne.n	8007542 <_sbrk_r+0x1a>
 800753c:	682b      	ldr	r3, [r5, #0]
 800753e:	b103      	cbz	r3, 8007542 <_sbrk_r+0x1a>
 8007540:	6023      	str	r3, [r4, #0]
 8007542:	bd38      	pop	{r3, r4, r5, pc}
 8007544:	20001e90 	.word	0x20001e90

08007548 <__sread>:
 8007548:	b510      	push	{r4, lr}
 800754a:	460c      	mov	r4, r1
 800754c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007550:	f000 fda0 	bl	8008094 <_read_r>
 8007554:	2800      	cmp	r0, #0
 8007556:	bfab      	itete	ge
 8007558:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800755a:	89a3      	ldrhlt	r3, [r4, #12]
 800755c:	181b      	addge	r3, r3, r0
 800755e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007562:	bfac      	ite	ge
 8007564:	6563      	strge	r3, [r4, #84]	; 0x54
 8007566:	81a3      	strhlt	r3, [r4, #12]
 8007568:	bd10      	pop	{r4, pc}

0800756a <__swrite>:
 800756a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800756e:	461f      	mov	r7, r3
 8007570:	898b      	ldrh	r3, [r1, #12]
 8007572:	05db      	lsls	r3, r3, #23
 8007574:	4605      	mov	r5, r0
 8007576:	460c      	mov	r4, r1
 8007578:	4616      	mov	r6, r2
 800757a:	d505      	bpl.n	8007588 <__swrite+0x1e>
 800757c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007580:	2302      	movs	r3, #2
 8007582:	2200      	movs	r2, #0
 8007584:	f000 f9c8 	bl	8007918 <_lseek_r>
 8007588:	89a3      	ldrh	r3, [r4, #12]
 800758a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800758e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	4632      	mov	r2, r6
 8007596:	463b      	mov	r3, r7
 8007598:	4628      	mov	r0, r5
 800759a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800759e:	f000 b869 	b.w	8007674 <_write_r>

080075a2 <__sseek>:
 80075a2:	b510      	push	{r4, lr}
 80075a4:	460c      	mov	r4, r1
 80075a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075aa:	f000 f9b5 	bl	8007918 <_lseek_r>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	89a3      	ldrh	r3, [r4, #12]
 80075b2:	bf15      	itete	ne
 80075b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80075b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80075ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80075be:	81a3      	strheq	r3, [r4, #12]
 80075c0:	bf18      	it	ne
 80075c2:	81a3      	strhne	r3, [r4, #12]
 80075c4:	bd10      	pop	{r4, pc}

080075c6 <__sclose>:
 80075c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ca:	f000 b8d3 	b.w	8007774 <_close_r>
	...

080075d0 <__swbuf_r>:
 80075d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075d2:	460e      	mov	r6, r1
 80075d4:	4614      	mov	r4, r2
 80075d6:	4605      	mov	r5, r0
 80075d8:	b118      	cbz	r0, 80075e2 <__swbuf_r+0x12>
 80075da:	6983      	ldr	r3, [r0, #24]
 80075dc:	b90b      	cbnz	r3, 80075e2 <__swbuf_r+0x12>
 80075de:	f7ff fd3b 	bl	8007058 <__sinit>
 80075e2:	4b21      	ldr	r3, [pc, #132]	; (8007668 <__swbuf_r+0x98>)
 80075e4:	429c      	cmp	r4, r3
 80075e6:	d12b      	bne.n	8007640 <__swbuf_r+0x70>
 80075e8:	686c      	ldr	r4, [r5, #4]
 80075ea:	69a3      	ldr	r3, [r4, #24]
 80075ec:	60a3      	str	r3, [r4, #8]
 80075ee:	89a3      	ldrh	r3, [r4, #12]
 80075f0:	071a      	lsls	r2, r3, #28
 80075f2:	d52f      	bpl.n	8007654 <__swbuf_r+0x84>
 80075f4:	6923      	ldr	r3, [r4, #16]
 80075f6:	b36b      	cbz	r3, 8007654 <__swbuf_r+0x84>
 80075f8:	6923      	ldr	r3, [r4, #16]
 80075fa:	6820      	ldr	r0, [r4, #0]
 80075fc:	1ac0      	subs	r0, r0, r3
 80075fe:	6963      	ldr	r3, [r4, #20]
 8007600:	b2f6      	uxtb	r6, r6
 8007602:	4283      	cmp	r3, r0
 8007604:	4637      	mov	r7, r6
 8007606:	dc04      	bgt.n	8007612 <__swbuf_r+0x42>
 8007608:	4621      	mov	r1, r4
 800760a:	4628      	mov	r0, r5
 800760c:	f000 f948 	bl	80078a0 <_fflush_r>
 8007610:	bb30      	cbnz	r0, 8007660 <__swbuf_r+0x90>
 8007612:	68a3      	ldr	r3, [r4, #8]
 8007614:	3b01      	subs	r3, #1
 8007616:	60a3      	str	r3, [r4, #8]
 8007618:	6823      	ldr	r3, [r4, #0]
 800761a:	1c5a      	adds	r2, r3, #1
 800761c:	6022      	str	r2, [r4, #0]
 800761e:	701e      	strb	r6, [r3, #0]
 8007620:	6963      	ldr	r3, [r4, #20]
 8007622:	3001      	adds	r0, #1
 8007624:	4283      	cmp	r3, r0
 8007626:	d004      	beq.n	8007632 <__swbuf_r+0x62>
 8007628:	89a3      	ldrh	r3, [r4, #12]
 800762a:	07db      	lsls	r3, r3, #31
 800762c:	d506      	bpl.n	800763c <__swbuf_r+0x6c>
 800762e:	2e0a      	cmp	r6, #10
 8007630:	d104      	bne.n	800763c <__swbuf_r+0x6c>
 8007632:	4621      	mov	r1, r4
 8007634:	4628      	mov	r0, r5
 8007636:	f000 f933 	bl	80078a0 <_fflush_r>
 800763a:	b988      	cbnz	r0, 8007660 <__swbuf_r+0x90>
 800763c:	4638      	mov	r0, r7
 800763e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007640:	4b0a      	ldr	r3, [pc, #40]	; (800766c <__swbuf_r+0x9c>)
 8007642:	429c      	cmp	r4, r3
 8007644:	d101      	bne.n	800764a <__swbuf_r+0x7a>
 8007646:	68ac      	ldr	r4, [r5, #8]
 8007648:	e7cf      	b.n	80075ea <__swbuf_r+0x1a>
 800764a:	4b09      	ldr	r3, [pc, #36]	; (8007670 <__swbuf_r+0xa0>)
 800764c:	429c      	cmp	r4, r3
 800764e:	bf08      	it	eq
 8007650:	68ec      	ldreq	r4, [r5, #12]
 8007652:	e7ca      	b.n	80075ea <__swbuf_r+0x1a>
 8007654:	4621      	mov	r1, r4
 8007656:	4628      	mov	r0, r5
 8007658:	f000 f81e 	bl	8007698 <__swsetup_r>
 800765c:	2800      	cmp	r0, #0
 800765e:	d0cb      	beq.n	80075f8 <__swbuf_r+0x28>
 8007660:	f04f 37ff 	mov.w	r7, #4294967295
 8007664:	e7ea      	b.n	800763c <__swbuf_r+0x6c>
 8007666:	bf00      	nop
 8007668:	080082a4 	.word	0x080082a4
 800766c:	080082c4 	.word	0x080082c4
 8007670:	08008284 	.word	0x08008284

08007674 <_write_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	4d07      	ldr	r5, [pc, #28]	; (8007694 <_write_r+0x20>)
 8007678:	4604      	mov	r4, r0
 800767a:	4608      	mov	r0, r1
 800767c:	4611      	mov	r1, r2
 800767e:	2200      	movs	r2, #0
 8007680:	602a      	str	r2, [r5, #0]
 8007682:	461a      	mov	r2, r3
 8007684:	f7f9 fac1 	bl	8000c0a <_write>
 8007688:	1c43      	adds	r3, r0, #1
 800768a:	d102      	bne.n	8007692 <_write_r+0x1e>
 800768c:	682b      	ldr	r3, [r5, #0]
 800768e:	b103      	cbz	r3, 8007692 <_write_r+0x1e>
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	bd38      	pop	{r3, r4, r5, pc}
 8007694:	20001e90 	.word	0x20001e90

08007698 <__swsetup_r>:
 8007698:	4b32      	ldr	r3, [pc, #200]	; (8007764 <__swsetup_r+0xcc>)
 800769a:	b570      	push	{r4, r5, r6, lr}
 800769c:	681d      	ldr	r5, [r3, #0]
 800769e:	4606      	mov	r6, r0
 80076a0:	460c      	mov	r4, r1
 80076a2:	b125      	cbz	r5, 80076ae <__swsetup_r+0x16>
 80076a4:	69ab      	ldr	r3, [r5, #24]
 80076a6:	b913      	cbnz	r3, 80076ae <__swsetup_r+0x16>
 80076a8:	4628      	mov	r0, r5
 80076aa:	f7ff fcd5 	bl	8007058 <__sinit>
 80076ae:	4b2e      	ldr	r3, [pc, #184]	; (8007768 <__swsetup_r+0xd0>)
 80076b0:	429c      	cmp	r4, r3
 80076b2:	d10f      	bne.n	80076d4 <__swsetup_r+0x3c>
 80076b4:	686c      	ldr	r4, [r5, #4]
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076bc:	0719      	lsls	r1, r3, #28
 80076be:	d42c      	bmi.n	800771a <__swsetup_r+0x82>
 80076c0:	06dd      	lsls	r5, r3, #27
 80076c2:	d411      	bmi.n	80076e8 <__swsetup_r+0x50>
 80076c4:	2309      	movs	r3, #9
 80076c6:	6033      	str	r3, [r6, #0]
 80076c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80076cc:	81a3      	strh	r3, [r4, #12]
 80076ce:	f04f 30ff 	mov.w	r0, #4294967295
 80076d2:	e03e      	b.n	8007752 <__swsetup_r+0xba>
 80076d4:	4b25      	ldr	r3, [pc, #148]	; (800776c <__swsetup_r+0xd4>)
 80076d6:	429c      	cmp	r4, r3
 80076d8:	d101      	bne.n	80076de <__swsetup_r+0x46>
 80076da:	68ac      	ldr	r4, [r5, #8]
 80076dc:	e7eb      	b.n	80076b6 <__swsetup_r+0x1e>
 80076de:	4b24      	ldr	r3, [pc, #144]	; (8007770 <__swsetup_r+0xd8>)
 80076e0:	429c      	cmp	r4, r3
 80076e2:	bf08      	it	eq
 80076e4:	68ec      	ldreq	r4, [r5, #12]
 80076e6:	e7e6      	b.n	80076b6 <__swsetup_r+0x1e>
 80076e8:	0758      	lsls	r0, r3, #29
 80076ea:	d512      	bpl.n	8007712 <__swsetup_r+0x7a>
 80076ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076ee:	b141      	cbz	r1, 8007702 <__swsetup_r+0x6a>
 80076f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076f4:	4299      	cmp	r1, r3
 80076f6:	d002      	beq.n	80076fe <__swsetup_r+0x66>
 80076f8:	4630      	mov	r0, r6
 80076fa:	f000 f991 	bl	8007a20 <_free_r>
 80076fe:	2300      	movs	r3, #0
 8007700:	6363      	str	r3, [r4, #52]	; 0x34
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007708:	81a3      	strh	r3, [r4, #12]
 800770a:	2300      	movs	r3, #0
 800770c:	6063      	str	r3, [r4, #4]
 800770e:	6923      	ldr	r3, [r4, #16]
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	89a3      	ldrh	r3, [r4, #12]
 8007714:	f043 0308 	orr.w	r3, r3, #8
 8007718:	81a3      	strh	r3, [r4, #12]
 800771a:	6923      	ldr	r3, [r4, #16]
 800771c:	b94b      	cbnz	r3, 8007732 <__swsetup_r+0x9a>
 800771e:	89a3      	ldrh	r3, [r4, #12]
 8007720:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007728:	d003      	beq.n	8007732 <__swsetup_r+0x9a>
 800772a:	4621      	mov	r1, r4
 800772c:	4630      	mov	r0, r6
 800772e:	f000 f92b 	bl	8007988 <__smakebuf_r>
 8007732:	89a0      	ldrh	r0, [r4, #12]
 8007734:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007738:	f010 0301 	ands.w	r3, r0, #1
 800773c:	d00a      	beq.n	8007754 <__swsetup_r+0xbc>
 800773e:	2300      	movs	r3, #0
 8007740:	60a3      	str	r3, [r4, #8]
 8007742:	6963      	ldr	r3, [r4, #20]
 8007744:	425b      	negs	r3, r3
 8007746:	61a3      	str	r3, [r4, #24]
 8007748:	6923      	ldr	r3, [r4, #16]
 800774a:	b943      	cbnz	r3, 800775e <__swsetup_r+0xc6>
 800774c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007750:	d1ba      	bne.n	80076c8 <__swsetup_r+0x30>
 8007752:	bd70      	pop	{r4, r5, r6, pc}
 8007754:	0781      	lsls	r1, r0, #30
 8007756:	bf58      	it	pl
 8007758:	6963      	ldrpl	r3, [r4, #20]
 800775a:	60a3      	str	r3, [r4, #8]
 800775c:	e7f4      	b.n	8007748 <__swsetup_r+0xb0>
 800775e:	2000      	movs	r0, #0
 8007760:	e7f7      	b.n	8007752 <__swsetup_r+0xba>
 8007762:	bf00      	nop
 8007764:	20000018 	.word	0x20000018
 8007768:	080082a4 	.word	0x080082a4
 800776c:	080082c4 	.word	0x080082c4
 8007770:	08008284 	.word	0x08008284

08007774 <_close_r>:
 8007774:	b538      	push	{r3, r4, r5, lr}
 8007776:	4d06      	ldr	r5, [pc, #24]	; (8007790 <_close_r+0x1c>)
 8007778:	2300      	movs	r3, #0
 800777a:	4604      	mov	r4, r0
 800777c:	4608      	mov	r0, r1
 800777e:	602b      	str	r3, [r5, #0]
 8007780:	f7f9 fa5f 	bl	8000c42 <_close>
 8007784:	1c43      	adds	r3, r0, #1
 8007786:	d102      	bne.n	800778e <_close_r+0x1a>
 8007788:	682b      	ldr	r3, [r5, #0]
 800778a:	b103      	cbz	r3, 800778e <_close_r+0x1a>
 800778c:	6023      	str	r3, [r4, #0]
 800778e:	bd38      	pop	{r3, r4, r5, pc}
 8007790:	20001e90 	.word	0x20001e90

08007794 <__sflush_r>:
 8007794:	898a      	ldrh	r2, [r1, #12]
 8007796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800779a:	4605      	mov	r5, r0
 800779c:	0710      	lsls	r0, r2, #28
 800779e:	460c      	mov	r4, r1
 80077a0:	d458      	bmi.n	8007854 <__sflush_r+0xc0>
 80077a2:	684b      	ldr	r3, [r1, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	dc05      	bgt.n	80077b4 <__sflush_r+0x20>
 80077a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	dc02      	bgt.n	80077b4 <__sflush_r+0x20>
 80077ae:	2000      	movs	r0, #0
 80077b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077b6:	2e00      	cmp	r6, #0
 80077b8:	d0f9      	beq.n	80077ae <__sflush_r+0x1a>
 80077ba:	2300      	movs	r3, #0
 80077bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80077c0:	682f      	ldr	r7, [r5, #0]
 80077c2:	602b      	str	r3, [r5, #0]
 80077c4:	d032      	beq.n	800782c <__sflush_r+0x98>
 80077c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80077c8:	89a3      	ldrh	r3, [r4, #12]
 80077ca:	075a      	lsls	r2, r3, #29
 80077cc:	d505      	bpl.n	80077da <__sflush_r+0x46>
 80077ce:	6863      	ldr	r3, [r4, #4]
 80077d0:	1ac0      	subs	r0, r0, r3
 80077d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80077d4:	b10b      	cbz	r3, 80077da <__sflush_r+0x46>
 80077d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80077d8:	1ac0      	subs	r0, r0, r3
 80077da:	2300      	movs	r3, #0
 80077dc:	4602      	mov	r2, r0
 80077de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077e0:	6a21      	ldr	r1, [r4, #32]
 80077e2:	4628      	mov	r0, r5
 80077e4:	47b0      	blx	r6
 80077e6:	1c43      	adds	r3, r0, #1
 80077e8:	89a3      	ldrh	r3, [r4, #12]
 80077ea:	d106      	bne.n	80077fa <__sflush_r+0x66>
 80077ec:	6829      	ldr	r1, [r5, #0]
 80077ee:	291d      	cmp	r1, #29
 80077f0:	d82c      	bhi.n	800784c <__sflush_r+0xb8>
 80077f2:	4a2a      	ldr	r2, [pc, #168]	; (800789c <__sflush_r+0x108>)
 80077f4:	40ca      	lsrs	r2, r1
 80077f6:	07d6      	lsls	r6, r2, #31
 80077f8:	d528      	bpl.n	800784c <__sflush_r+0xb8>
 80077fa:	2200      	movs	r2, #0
 80077fc:	6062      	str	r2, [r4, #4]
 80077fe:	04d9      	lsls	r1, r3, #19
 8007800:	6922      	ldr	r2, [r4, #16]
 8007802:	6022      	str	r2, [r4, #0]
 8007804:	d504      	bpl.n	8007810 <__sflush_r+0x7c>
 8007806:	1c42      	adds	r2, r0, #1
 8007808:	d101      	bne.n	800780e <__sflush_r+0x7a>
 800780a:	682b      	ldr	r3, [r5, #0]
 800780c:	b903      	cbnz	r3, 8007810 <__sflush_r+0x7c>
 800780e:	6560      	str	r0, [r4, #84]	; 0x54
 8007810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007812:	602f      	str	r7, [r5, #0]
 8007814:	2900      	cmp	r1, #0
 8007816:	d0ca      	beq.n	80077ae <__sflush_r+0x1a>
 8007818:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800781c:	4299      	cmp	r1, r3
 800781e:	d002      	beq.n	8007826 <__sflush_r+0x92>
 8007820:	4628      	mov	r0, r5
 8007822:	f000 f8fd 	bl	8007a20 <_free_r>
 8007826:	2000      	movs	r0, #0
 8007828:	6360      	str	r0, [r4, #52]	; 0x34
 800782a:	e7c1      	b.n	80077b0 <__sflush_r+0x1c>
 800782c:	6a21      	ldr	r1, [r4, #32]
 800782e:	2301      	movs	r3, #1
 8007830:	4628      	mov	r0, r5
 8007832:	47b0      	blx	r6
 8007834:	1c41      	adds	r1, r0, #1
 8007836:	d1c7      	bne.n	80077c8 <__sflush_r+0x34>
 8007838:	682b      	ldr	r3, [r5, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d0c4      	beq.n	80077c8 <__sflush_r+0x34>
 800783e:	2b1d      	cmp	r3, #29
 8007840:	d001      	beq.n	8007846 <__sflush_r+0xb2>
 8007842:	2b16      	cmp	r3, #22
 8007844:	d101      	bne.n	800784a <__sflush_r+0xb6>
 8007846:	602f      	str	r7, [r5, #0]
 8007848:	e7b1      	b.n	80077ae <__sflush_r+0x1a>
 800784a:	89a3      	ldrh	r3, [r4, #12]
 800784c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007850:	81a3      	strh	r3, [r4, #12]
 8007852:	e7ad      	b.n	80077b0 <__sflush_r+0x1c>
 8007854:	690f      	ldr	r7, [r1, #16]
 8007856:	2f00      	cmp	r7, #0
 8007858:	d0a9      	beq.n	80077ae <__sflush_r+0x1a>
 800785a:	0793      	lsls	r3, r2, #30
 800785c:	680e      	ldr	r6, [r1, #0]
 800785e:	bf08      	it	eq
 8007860:	694b      	ldreq	r3, [r1, #20]
 8007862:	600f      	str	r7, [r1, #0]
 8007864:	bf18      	it	ne
 8007866:	2300      	movne	r3, #0
 8007868:	eba6 0807 	sub.w	r8, r6, r7
 800786c:	608b      	str	r3, [r1, #8]
 800786e:	f1b8 0f00 	cmp.w	r8, #0
 8007872:	dd9c      	ble.n	80077ae <__sflush_r+0x1a>
 8007874:	6a21      	ldr	r1, [r4, #32]
 8007876:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007878:	4643      	mov	r3, r8
 800787a:	463a      	mov	r2, r7
 800787c:	4628      	mov	r0, r5
 800787e:	47b0      	blx	r6
 8007880:	2800      	cmp	r0, #0
 8007882:	dc06      	bgt.n	8007892 <__sflush_r+0xfe>
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800788a:	81a3      	strh	r3, [r4, #12]
 800788c:	f04f 30ff 	mov.w	r0, #4294967295
 8007890:	e78e      	b.n	80077b0 <__sflush_r+0x1c>
 8007892:	4407      	add	r7, r0
 8007894:	eba8 0800 	sub.w	r8, r8, r0
 8007898:	e7e9      	b.n	800786e <__sflush_r+0xda>
 800789a:	bf00      	nop
 800789c:	20400001 	.word	0x20400001

080078a0 <_fflush_r>:
 80078a0:	b538      	push	{r3, r4, r5, lr}
 80078a2:	690b      	ldr	r3, [r1, #16]
 80078a4:	4605      	mov	r5, r0
 80078a6:	460c      	mov	r4, r1
 80078a8:	b913      	cbnz	r3, 80078b0 <_fflush_r+0x10>
 80078aa:	2500      	movs	r5, #0
 80078ac:	4628      	mov	r0, r5
 80078ae:	bd38      	pop	{r3, r4, r5, pc}
 80078b0:	b118      	cbz	r0, 80078ba <_fflush_r+0x1a>
 80078b2:	6983      	ldr	r3, [r0, #24]
 80078b4:	b90b      	cbnz	r3, 80078ba <_fflush_r+0x1a>
 80078b6:	f7ff fbcf 	bl	8007058 <__sinit>
 80078ba:	4b14      	ldr	r3, [pc, #80]	; (800790c <_fflush_r+0x6c>)
 80078bc:	429c      	cmp	r4, r3
 80078be:	d11b      	bne.n	80078f8 <_fflush_r+0x58>
 80078c0:	686c      	ldr	r4, [r5, #4]
 80078c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d0ef      	beq.n	80078aa <_fflush_r+0xa>
 80078ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80078cc:	07d0      	lsls	r0, r2, #31
 80078ce:	d404      	bmi.n	80078da <_fflush_r+0x3a>
 80078d0:	0599      	lsls	r1, r3, #22
 80078d2:	d402      	bmi.n	80078da <_fflush_r+0x3a>
 80078d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078d6:	f7ff fc82 	bl	80071de <__retarget_lock_acquire_recursive>
 80078da:	4628      	mov	r0, r5
 80078dc:	4621      	mov	r1, r4
 80078de:	f7ff ff59 	bl	8007794 <__sflush_r>
 80078e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078e4:	07da      	lsls	r2, r3, #31
 80078e6:	4605      	mov	r5, r0
 80078e8:	d4e0      	bmi.n	80078ac <_fflush_r+0xc>
 80078ea:	89a3      	ldrh	r3, [r4, #12]
 80078ec:	059b      	lsls	r3, r3, #22
 80078ee:	d4dd      	bmi.n	80078ac <_fflush_r+0xc>
 80078f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078f2:	f7ff fc75 	bl	80071e0 <__retarget_lock_release_recursive>
 80078f6:	e7d9      	b.n	80078ac <_fflush_r+0xc>
 80078f8:	4b05      	ldr	r3, [pc, #20]	; (8007910 <_fflush_r+0x70>)
 80078fa:	429c      	cmp	r4, r3
 80078fc:	d101      	bne.n	8007902 <_fflush_r+0x62>
 80078fe:	68ac      	ldr	r4, [r5, #8]
 8007900:	e7df      	b.n	80078c2 <_fflush_r+0x22>
 8007902:	4b04      	ldr	r3, [pc, #16]	; (8007914 <_fflush_r+0x74>)
 8007904:	429c      	cmp	r4, r3
 8007906:	bf08      	it	eq
 8007908:	68ec      	ldreq	r4, [r5, #12]
 800790a:	e7da      	b.n	80078c2 <_fflush_r+0x22>
 800790c:	080082a4 	.word	0x080082a4
 8007910:	080082c4 	.word	0x080082c4
 8007914:	08008284 	.word	0x08008284

08007918 <_lseek_r>:
 8007918:	b538      	push	{r3, r4, r5, lr}
 800791a:	4d07      	ldr	r5, [pc, #28]	; (8007938 <_lseek_r+0x20>)
 800791c:	4604      	mov	r4, r0
 800791e:	4608      	mov	r0, r1
 8007920:	4611      	mov	r1, r2
 8007922:	2200      	movs	r2, #0
 8007924:	602a      	str	r2, [r5, #0]
 8007926:	461a      	mov	r2, r3
 8007928:	f7f9 f9b2 	bl	8000c90 <_lseek>
 800792c:	1c43      	adds	r3, r0, #1
 800792e:	d102      	bne.n	8007936 <_lseek_r+0x1e>
 8007930:	682b      	ldr	r3, [r5, #0]
 8007932:	b103      	cbz	r3, 8007936 <_lseek_r+0x1e>
 8007934:	6023      	str	r3, [r4, #0]
 8007936:	bd38      	pop	{r3, r4, r5, pc}
 8007938:	20001e90 	.word	0x20001e90

0800793c <__swhatbuf_r>:
 800793c:	b570      	push	{r4, r5, r6, lr}
 800793e:	460e      	mov	r6, r1
 8007940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007944:	2900      	cmp	r1, #0
 8007946:	b096      	sub	sp, #88	; 0x58
 8007948:	4614      	mov	r4, r2
 800794a:	461d      	mov	r5, r3
 800794c:	da08      	bge.n	8007960 <__swhatbuf_r+0x24>
 800794e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	602a      	str	r2, [r5, #0]
 8007956:	061a      	lsls	r2, r3, #24
 8007958:	d410      	bmi.n	800797c <__swhatbuf_r+0x40>
 800795a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800795e:	e00e      	b.n	800797e <__swhatbuf_r+0x42>
 8007960:	466a      	mov	r2, sp
 8007962:	f000 fba9 	bl	80080b8 <_fstat_r>
 8007966:	2800      	cmp	r0, #0
 8007968:	dbf1      	blt.n	800794e <__swhatbuf_r+0x12>
 800796a:	9a01      	ldr	r2, [sp, #4]
 800796c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007970:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007974:	425a      	negs	r2, r3
 8007976:	415a      	adcs	r2, r3
 8007978:	602a      	str	r2, [r5, #0]
 800797a:	e7ee      	b.n	800795a <__swhatbuf_r+0x1e>
 800797c:	2340      	movs	r3, #64	; 0x40
 800797e:	2000      	movs	r0, #0
 8007980:	6023      	str	r3, [r4, #0]
 8007982:	b016      	add	sp, #88	; 0x58
 8007984:	bd70      	pop	{r4, r5, r6, pc}
	...

08007988 <__smakebuf_r>:
 8007988:	898b      	ldrh	r3, [r1, #12]
 800798a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800798c:	079d      	lsls	r5, r3, #30
 800798e:	4606      	mov	r6, r0
 8007990:	460c      	mov	r4, r1
 8007992:	d507      	bpl.n	80079a4 <__smakebuf_r+0x1c>
 8007994:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	6123      	str	r3, [r4, #16]
 800799c:	2301      	movs	r3, #1
 800799e:	6163      	str	r3, [r4, #20]
 80079a0:	b002      	add	sp, #8
 80079a2:	bd70      	pop	{r4, r5, r6, pc}
 80079a4:	ab01      	add	r3, sp, #4
 80079a6:	466a      	mov	r2, sp
 80079a8:	f7ff ffc8 	bl	800793c <__swhatbuf_r>
 80079ac:	9900      	ldr	r1, [sp, #0]
 80079ae:	4605      	mov	r5, r0
 80079b0:	4630      	mov	r0, r6
 80079b2:	f7ff fc4d 	bl	8007250 <_malloc_r>
 80079b6:	b948      	cbnz	r0, 80079cc <__smakebuf_r+0x44>
 80079b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079bc:	059a      	lsls	r2, r3, #22
 80079be:	d4ef      	bmi.n	80079a0 <__smakebuf_r+0x18>
 80079c0:	f023 0303 	bic.w	r3, r3, #3
 80079c4:	f043 0302 	orr.w	r3, r3, #2
 80079c8:	81a3      	strh	r3, [r4, #12]
 80079ca:	e7e3      	b.n	8007994 <__smakebuf_r+0xc>
 80079cc:	4b0d      	ldr	r3, [pc, #52]	; (8007a04 <__smakebuf_r+0x7c>)
 80079ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80079d0:	89a3      	ldrh	r3, [r4, #12]
 80079d2:	6020      	str	r0, [r4, #0]
 80079d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079d8:	81a3      	strh	r3, [r4, #12]
 80079da:	9b00      	ldr	r3, [sp, #0]
 80079dc:	6163      	str	r3, [r4, #20]
 80079de:	9b01      	ldr	r3, [sp, #4]
 80079e0:	6120      	str	r0, [r4, #16]
 80079e2:	b15b      	cbz	r3, 80079fc <__smakebuf_r+0x74>
 80079e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079e8:	4630      	mov	r0, r6
 80079ea:	f000 fb77 	bl	80080dc <_isatty_r>
 80079ee:	b128      	cbz	r0, 80079fc <__smakebuf_r+0x74>
 80079f0:	89a3      	ldrh	r3, [r4, #12]
 80079f2:	f023 0303 	bic.w	r3, r3, #3
 80079f6:	f043 0301 	orr.w	r3, r3, #1
 80079fa:	81a3      	strh	r3, [r4, #12]
 80079fc:	89a0      	ldrh	r0, [r4, #12]
 80079fe:	4305      	orrs	r5, r0
 8007a00:	81a5      	strh	r5, [r4, #12]
 8007a02:	e7cd      	b.n	80079a0 <__smakebuf_r+0x18>
 8007a04:	08006ff1 	.word	0x08006ff1

08007a08 <__malloc_lock>:
 8007a08:	4801      	ldr	r0, [pc, #4]	; (8007a10 <__malloc_lock+0x8>)
 8007a0a:	f7ff bbe8 	b.w	80071de <__retarget_lock_acquire_recursive>
 8007a0e:	bf00      	nop
 8007a10:	20001e84 	.word	0x20001e84

08007a14 <__malloc_unlock>:
 8007a14:	4801      	ldr	r0, [pc, #4]	; (8007a1c <__malloc_unlock+0x8>)
 8007a16:	f7ff bbe3 	b.w	80071e0 <__retarget_lock_release_recursive>
 8007a1a:	bf00      	nop
 8007a1c:	20001e84 	.word	0x20001e84

08007a20 <_free_r>:
 8007a20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a22:	2900      	cmp	r1, #0
 8007a24:	d044      	beq.n	8007ab0 <_free_r+0x90>
 8007a26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a2a:	9001      	str	r0, [sp, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f1a1 0404 	sub.w	r4, r1, #4
 8007a32:	bfb8      	it	lt
 8007a34:	18e4      	addlt	r4, r4, r3
 8007a36:	f7ff ffe7 	bl	8007a08 <__malloc_lock>
 8007a3a:	4a1e      	ldr	r2, [pc, #120]	; (8007ab4 <_free_r+0x94>)
 8007a3c:	9801      	ldr	r0, [sp, #4]
 8007a3e:	6813      	ldr	r3, [r2, #0]
 8007a40:	b933      	cbnz	r3, 8007a50 <_free_r+0x30>
 8007a42:	6063      	str	r3, [r4, #4]
 8007a44:	6014      	str	r4, [r2, #0]
 8007a46:	b003      	add	sp, #12
 8007a48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a4c:	f7ff bfe2 	b.w	8007a14 <__malloc_unlock>
 8007a50:	42a3      	cmp	r3, r4
 8007a52:	d908      	bls.n	8007a66 <_free_r+0x46>
 8007a54:	6825      	ldr	r5, [r4, #0]
 8007a56:	1961      	adds	r1, r4, r5
 8007a58:	428b      	cmp	r3, r1
 8007a5a:	bf01      	itttt	eq
 8007a5c:	6819      	ldreq	r1, [r3, #0]
 8007a5e:	685b      	ldreq	r3, [r3, #4]
 8007a60:	1949      	addeq	r1, r1, r5
 8007a62:	6021      	streq	r1, [r4, #0]
 8007a64:	e7ed      	b.n	8007a42 <_free_r+0x22>
 8007a66:	461a      	mov	r2, r3
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	b10b      	cbz	r3, 8007a70 <_free_r+0x50>
 8007a6c:	42a3      	cmp	r3, r4
 8007a6e:	d9fa      	bls.n	8007a66 <_free_r+0x46>
 8007a70:	6811      	ldr	r1, [r2, #0]
 8007a72:	1855      	adds	r5, r2, r1
 8007a74:	42a5      	cmp	r5, r4
 8007a76:	d10b      	bne.n	8007a90 <_free_r+0x70>
 8007a78:	6824      	ldr	r4, [r4, #0]
 8007a7a:	4421      	add	r1, r4
 8007a7c:	1854      	adds	r4, r2, r1
 8007a7e:	42a3      	cmp	r3, r4
 8007a80:	6011      	str	r1, [r2, #0]
 8007a82:	d1e0      	bne.n	8007a46 <_free_r+0x26>
 8007a84:	681c      	ldr	r4, [r3, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	6053      	str	r3, [r2, #4]
 8007a8a:	4421      	add	r1, r4
 8007a8c:	6011      	str	r1, [r2, #0]
 8007a8e:	e7da      	b.n	8007a46 <_free_r+0x26>
 8007a90:	d902      	bls.n	8007a98 <_free_r+0x78>
 8007a92:	230c      	movs	r3, #12
 8007a94:	6003      	str	r3, [r0, #0]
 8007a96:	e7d6      	b.n	8007a46 <_free_r+0x26>
 8007a98:	6825      	ldr	r5, [r4, #0]
 8007a9a:	1961      	adds	r1, r4, r5
 8007a9c:	428b      	cmp	r3, r1
 8007a9e:	bf04      	itt	eq
 8007aa0:	6819      	ldreq	r1, [r3, #0]
 8007aa2:	685b      	ldreq	r3, [r3, #4]
 8007aa4:	6063      	str	r3, [r4, #4]
 8007aa6:	bf04      	itt	eq
 8007aa8:	1949      	addeq	r1, r1, r5
 8007aaa:	6021      	streq	r1, [r4, #0]
 8007aac:	6054      	str	r4, [r2, #4]
 8007aae:	e7ca      	b.n	8007a46 <_free_r+0x26>
 8007ab0:	b003      	add	sp, #12
 8007ab2:	bd30      	pop	{r4, r5, pc}
 8007ab4:	20001e88 	.word	0x20001e88

08007ab8 <__sfputc_r>:
 8007ab8:	6893      	ldr	r3, [r2, #8]
 8007aba:	3b01      	subs	r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	b410      	push	{r4}
 8007ac0:	6093      	str	r3, [r2, #8]
 8007ac2:	da08      	bge.n	8007ad6 <__sfputc_r+0x1e>
 8007ac4:	6994      	ldr	r4, [r2, #24]
 8007ac6:	42a3      	cmp	r3, r4
 8007ac8:	db01      	blt.n	8007ace <__sfputc_r+0x16>
 8007aca:	290a      	cmp	r1, #10
 8007acc:	d103      	bne.n	8007ad6 <__sfputc_r+0x1e>
 8007ace:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ad2:	f7ff bd7d 	b.w	80075d0 <__swbuf_r>
 8007ad6:	6813      	ldr	r3, [r2, #0]
 8007ad8:	1c58      	adds	r0, r3, #1
 8007ada:	6010      	str	r0, [r2, #0]
 8007adc:	7019      	strb	r1, [r3, #0]
 8007ade:	4608      	mov	r0, r1
 8007ae0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ae4:	4770      	bx	lr

08007ae6 <__sfputs_r>:
 8007ae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae8:	4606      	mov	r6, r0
 8007aea:	460f      	mov	r7, r1
 8007aec:	4614      	mov	r4, r2
 8007aee:	18d5      	adds	r5, r2, r3
 8007af0:	42ac      	cmp	r4, r5
 8007af2:	d101      	bne.n	8007af8 <__sfputs_r+0x12>
 8007af4:	2000      	movs	r0, #0
 8007af6:	e007      	b.n	8007b08 <__sfputs_r+0x22>
 8007af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007afc:	463a      	mov	r2, r7
 8007afe:	4630      	mov	r0, r6
 8007b00:	f7ff ffda 	bl	8007ab8 <__sfputc_r>
 8007b04:	1c43      	adds	r3, r0, #1
 8007b06:	d1f3      	bne.n	8007af0 <__sfputs_r+0xa>
 8007b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b0c <_vfiprintf_r>:
 8007b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b10:	460d      	mov	r5, r1
 8007b12:	b09d      	sub	sp, #116	; 0x74
 8007b14:	4614      	mov	r4, r2
 8007b16:	4698      	mov	r8, r3
 8007b18:	4606      	mov	r6, r0
 8007b1a:	b118      	cbz	r0, 8007b24 <_vfiprintf_r+0x18>
 8007b1c:	6983      	ldr	r3, [r0, #24]
 8007b1e:	b90b      	cbnz	r3, 8007b24 <_vfiprintf_r+0x18>
 8007b20:	f7ff fa9a 	bl	8007058 <__sinit>
 8007b24:	4b89      	ldr	r3, [pc, #548]	; (8007d4c <_vfiprintf_r+0x240>)
 8007b26:	429d      	cmp	r5, r3
 8007b28:	d11b      	bne.n	8007b62 <_vfiprintf_r+0x56>
 8007b2a:	6875      	ldr	r5, [r6, #4]
 8007b2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b2e:	07d9      	lsls	r1, r3, #31
 8007b30:	d405      	bmi.n	8007b3e <_vfiprintf_r+0x32>
 8007b32:	89ab      	ldrh	r3, [r5, #12]
 8007b34:	059a      	lsls	r2, r3, #22
 8007b36:	d402      	bmi.n	8007b3e <_vfiprintf_r+0x32>
 8007b38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b3a:	f7ff fb50 	bl	80071de <__retarget_lock_acquire_recursive>
 8007b3e:	89ab      	ldrh	r3, [r5, #12]
 8007b40:	071b      	lsls	r3, r3, #28
 8007b42:	d501      	bpl.n	8007b48 <_vfiprintf_r+0x3c>
 8007b44:	692b      	ldr	r3, [r5, #16]
 8007b46:	b9eb      	cbnz	r3, 8007b84 <_vfiprintf_r+0x78>
 8007b48:	4629      	mov	r1, r5
 8007b4a:	4630      	mov	r0, r6
 8007b4c:	f7ff fda4 	bl	8007698 <__swsetup_r>
 8007b50:	b1c0      	cbz	r0, 8007b84 <_vfiprintf_r+0x78>
 8007b52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b54:	07dc      	lsls	r4, r3, #31
 8007b56:	d50e      	bpl.n	8007b76 <_vfiprintf_r+0x6a>
 8007b58:	f04f 30ff 	mov.w	r0, #4294967295
 8007b5c:	b01d      	add	sp, #116	; 0x74
 8007b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b62:	4b7b      	ldr	r3, [pc, #492]	; (8007d50 <_vfiprintf_r+0x244>)
 8007b64:	429d      	cmp	r5, r3
 8007b66:	d101      	bne.n	8007b6c <_vfiprintf_r+0x60>
 8007b68:	68b5      	ldr	r5, [r6, #8]
 8007b6a:	e7df      	b.n	8007b2c <_vfiprintf_r+0x20>
 8007b6c:	4b79      	ldr	r3, [pc, #484]	; (8007d54 <_vfiprintf_r+0x248>)
 8007b6e:	429d      	cmp	r5, r3
 8007b70:	bf08      	it	eq
 8007b72:	68f5      	ldreq	r5, [r6, #12]
 8007b74:	e7da      	b.n	8007b2c <_vfiprintf_r+0x20>
 8007b76:	89ab      	ldrh	r3, [r5, #12]
 8007b78:	0598      	lsls	r0, r3, #22
 8007b7a:	d4ed      	bmi.n	8007b58 <_vfiprintf_r+0x4c>
 8007b7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b7e:	f7ff fb2f 	bl	80071e0 <__retarget_lock_release_recursive>
 8007b82:	e7e9      	b.n	8007b58 <_vfiprintf_r+0x4c>
 8007b84:	2300      	movs	r3, #0
 8007b86:	9309      	str	r3, [sp, #36]	; 0x24
 8007b88:	2320      	movs	r3, #32
 8007b8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b92:	2330      	movs	r3, #48	; 0x30
 8007b94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007d58 <_vfiprintf_r+0x24c>
 8007b98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b9c:	f04f 0901 	mov.w	r9, #1
 8007ba0:	4623      	mov	r3, r4
 8007ba2:	469a      	mov	sl, r3
 8007ba4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ba8:	b10a      	cbz	r2, 8007bae <_vfiprintf_r+0xa2>
 8007baa:	2a25      	cmp	r2, #37	; 0x25
 8007bac:	d1f9      	bne.n	8007ba2 <_vfiprintf_r+0x96>
 8007bae:	ebba 0b04 	subs.w	fp, sl, r4
 8007bb2:	d00b      	beq.n	8007bcc <_vfiprintf_r+0xc0>
 8007bb4:	465b      	mov	r3, fp
 8007bb6:	4622      	mov	r2, r4
 8007bb8:	4629      	mov	r1, r5
 8007bba:	4630      	mov	r0, r6
 8007bbc:	f7ff ff93 	bl	8007ae6 <__sfputs_r>
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f000 80aa 	beq.w	8007d1a <_vfiprintf_r+0x20e>
 8007bc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bc8:	445a      	add	r2, fp
 8007bca:	9209      	str	r2, [sp, #36]	; 0x24
 8007bcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 80a2 	beq.w	8007d1a <_vfiprintf_r+0x20e>
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007be0:	f10a 0a01 	add.w	sl, sl, #1
 8007be4:	9304      	str	r3, [sp, #16]
 8007be6:	9307      	str	r3, [sp, #28]
 8007be8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007bec:	931a      	str	r3, [sp, #104]	; 0x68
 8007bee:	4654      	mov	r4, sl
 8007bf0:	2205      	movs	r2, #5
 8007bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf6:	4858      	ldr	r0, [pc, #352]	; (8007d58 <_vfiprintf_r+0x24c>)
 8007bf8:	f7f8 fac2 	bl	8000180 <memchr>
 8007bfc:	9a04      	ldr	r2, [sp, #16]
 8007bfe:	b9d8      	cbnz	r0, 8007c38 <_vfiprintf_r+0x12c>
 8007c00:	06d1      	lsls	r1, r2, #27
 8007c02:	bf44      	itt	mi
 8007c04:	2320      	movmi	r3, #32
 8007c06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c0a:	0713      	lsls	r3, r2, #28
 8007c0c:	bf44      	itt	mi
 8007c0e:	232b      	movmi	r3, #43	; 0x2b
 8007c10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c14:	f89a 3000 	ldrb.w	r3, [sl]
 8007c18:	2b2a      	cmp	r3, #42	; 0x2a
 8007c1a:	d015      	beq.n	8007c48 <_vfiprintf_r+0x13c>
 8007c1c:	9a07      	ldr	r2, [sp, #28]
 8007c1e:	4654      	mov	r4, sl
 8007c20:	2000      	movs	r0, #0
 8007c22:	f04f 0c0a 	mov.w	ip, #10
 8007c26:	4621      	mov	r1, r4
 8007c28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c2c:	3b30      	subs	r3, #48	; 0x30
 8007c2e:	2b09      	cmp	r3, #9
 8007c30:	d94e      	bls.n	8007cd0 <_vfiprintf_r+0x1c4>
 8007c32:	b1b0      	cbz	r0, 8007c62 <_vfiprintf_r+0x156>
 8007c34:	9207      	str	r2, [sp, #28]
 8007c36:	e014      	b.n	8007c62 <_vfiprintf_r+0x156>
 8007c38:	eba0 0308 	sub.w	r3, r0, r8
 8007c3c:	fa09 f303 	lsl.w	r3, r9, r3
 8007c40:	4313      	orrs	r3, r2
 8007c42:	9304      	str	r3, [sp, #16]
 8007c44:	46a2      	mov	sl, r4
 8007c46:	e7d2      	b.n	8007bee <_vfiprintf_r+0xe2>
 8007c48:	9b03      	ldr	r3, [sp, #12]
 8007c4a:	1d19      	adds	r1, r3, #4
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	9103      	str	r1, [sp, #12]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	bfbb      	ittet	lt
 8007c54:	425b      	neglt	r3, r3
 8007c56:	f042 0202 	orrlt.w	r2, r2, #2
 8007c5a:	9307      	strge	r3, [sp, #28]
 8007c5c:	9307      	strlt	r3, [sp, #28]
 8007c5e:	bfb8      	it	lt
 8007c60:	9204      	strlt	r2, [sp, #16]
 8007c62:	7823      	ldrb	r3, [r4, #0]
 8007c64:	2b2e      	cmp	r3, #46	; 0x2e
 8007c66:	d10c      	bne.n	8007c82 <_vfiprintf_r+0x176>
 8007c68:	7863      	ldrb	r3, [r4, #1]
 8007c6a:	2b2a      	cmp	r3, #42	; 0x2a
 8007c6c:	d135      	bne.n	8007cda <_vfiprintf_r+0x1ce>
 8007c6e:	9b03      	ldr	r3, [sp, #12]
 8007c70:	1d1a      	adds	r2, r3, #4
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	9203      	str	r2, [sp, #12]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	bfb8      	it	lt
 8007c7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c7e:	3402      	adds	r4, #2
 8007c80:	9305      	str	r3, [sp, #20]
 8007c82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d68 <_vfiprintf_r+0x25c>
 8007c86:	7821      	ldrb	r1, [r4, #0]
 8007c88:	2203      	movs	r2, #3
 8007c8a:	4650      	mov	r0, sl
 8007c8c:	f7f8 fa78 	bl	8000180 <memchr>
 8007c90:	b140      	cbz	r0, 8007ca4 <_vfiprintf_r+0x198>
 8007c92:	2340      	movs	r3, #64	; 0x40
 8007c94:	eba0 000a 	sub.w	r0, r0, sl
 8007c98:	fa03 f000 	lsl.w	r0, r3, r0
 8007c9c:	9b04      	ldr	r3, [sp, #16]
 8007c9e:	4303      	orrs	r3, r0
 8007ca0:	3401      	adds	r4, #1
 8007ca2:	9304      	str	r3, [sp, #16]
 8007ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ca8:	482c      	ldr	r0, [pc, #176]	; (8007d5c <_vfiprintf_r+0x250>)
 8007caa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cae:	2206      	movs	r2, #6
 8007cb0:	f7f8 fa66 	bl	8000180 <memchr>
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	d03f      	beq.n	8007d38 <_vfiprintf_r+0x22c>
 8007cb8:	4b29      	ldr	r3, [pc, #164]	; (8007d60 <_vfiprintf_r+0x254>)
 8007cba:	bb1b      	cbnz	r3, 8007d04 <_vfiprintf_r+0x1f8>
 8007cbc:	9b03      	ldr	r3, [sp, #12]
 8007cbe:	3307      	adds	r3, #7
 8007cc0:	f023 0307 	bic.w	r3, r3, #7
 8007cc4:	3308      	adds	r3, #8
 8007cc6:	9303      	str	r3, [sp, #12]
 8007cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cca:	443b      	add	r3, r7
 8007ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8007cce:	e767      	b.n	8007ba0 <_vfiprintf_r+0x94>
 8007cd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cd4:	460c      	mov	r4, r1
 8007cd6:	2001      	movs	r0, #1
 8007cd8:	e7a5      	b.n	8007c26 <_vfiprintf_r+0x11a>
 8007cda:	2300      	movs	r3, #0
 8007cdc:	3401      	adds	r4, #1
 8007cde:	9305      	str	r3, [sp, #20]
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	f04f 0c0a 	mov.w	ip, #10
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cec:	3a30      	subs	r2, #48	; 0x30
 8007cee:	2a09      	cmp	r2, #9
 8007cf0:	d903      	bls.n	8007cfa <_vfiprintf_r+0x1ee>
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d0c5      	beq.n	8007c82 <_vfiprintf_r+0x176>
 8007cf6:	9105      	str	r1, [sp, #20]
 8007cf8:	e7c3      	b.n	8007c82 <_vfiprintf_r+0x176>
 8007cfa:	fb0c 2101 	mla	r1, ip, r1, r2
 8007cfe:	4604      	mov	r4, r0
 8007d00:	2301      	movs	r3, #1
 8007d02:	e7f0      	b.n	8007ce6 <_vfiprintf_r+0x1da>
 8007d04:	ab03      	add	r3, sp, #12
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	462a      	mov	r2, r5
 8007d0a:	4b16      	ldr	r3, [pc, #88]	; (8007d64 <_vfiprintf_r+0x258>)
 8007d0c:	a904      	add	r1, sp, #16
 8007d0e:	4630      	mov	r0, r6
 8007d10:	f3af 8000 	nop.w
 8007d14:	4607      	mov	r7, r0
 8007d16:	1c78      	adds	r0, r7, #1
 8007d18:	d1d6      	bne.n	8007cc8 <_vfiprintf_r+0x1bc>
 8007d1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d1c:	07d9      	lsls	r1, r3, #31
 8007d1e:	d405      	bmi.n	8007d2c <_vfiprintf_r+0x220>
 8007d20:	89ab      	ldrh	r3, [r5, #12]
 8007d22:	059a      	lsls	r2, r3, #22
 8007d24:	d402      	bmi.n	8007d2c <_vfiprintf_r+0x220>
 8007d26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d28:	f7ff fa5a 	bl	80071e0 <__retarget_lock_release_recursive>
 8007d2c:	89ab      	ldrh	r3, [r5, #12]
 8007d2e:	065b      	lsls	r3, r3, #25
 8007d30:	f53f af12 	bmi.w	8007b58 <_vfiprintf_r+0x4c>
 8007d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d36:	e711      	b.n	8007b5c <_vfiprintf_r+0x50>
 8007d38:	ab03      	add	r3, sp, #12
 8007d3a:	9300      	str	r3, [sp, #0]
 8007d3c:	462a      	mov	r2, r5
 8007d3e:	4b09      	ldr	r3, [pc, #36]	; (8007d64 <_vfiprintf_r+0x258>)
 8007d40:	a904      	add	r1, sp, #16
 8007d42:	4630      	mov	r0, r6
 8007d44:	f000 f880 	bl	8007e48 <_printf_i>
 8007d48:	e7e4      	b.n	8007d14 <_vfiprintf_r+0x208>
 8007d4a:	bf00      	nop
 8007d4c:	080082a4 	.word	0x080082a4
 8007d50:	080082c4 	.word	0x080082c4
 8007d54:	08008284 	.word	0x08008284
 8007d58:	080082e8 	.word	0x080082e8
 8007d5c:	080082f2 	.word	0x080082f2
 8007d60:	00000000 	.word	0x00000000
 8007d64:	08007ae7 	.word	0x08007ae7
 8007d68:	080082ee 	.word	0x080082ee

08007d6c <_printf_common>:
 8007d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d70:	4616      	mov	r6, r2
 8007d72:	4699      	mov	r9, r3
 8007d74:	688a      	ldr	r2, [r1, #8]
 8007d76:	690b      	ldr	r3, [r1, #16]
 8007d78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	bfb8      	it	lt
 8007d80:	4613      	movlt	r3, r2
 8007d82:	6033      	str	r3, [r6, #0]
 8007d84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d88:	4607      	mov	r7, r0
 8007d8a:	460c      	mov	r4, r1
 8007d8c:	b10a      	cbz	r2, 8007d92 <_printf_common+0x26>
 8007d8e:	3301      	adds	r3, #1
 8007d90:	6033      	str	r3, [r6, #0]
 8007d92:	6823      	ldr	r3, [r4, #0]
 8007d94:	0699      	lsls	r1, r3, #26
 8007d96:	bf42      	ittt	mi
 8007d98:	6833      	ldrmi	r3, [r6, #0]
 8007d9a:	3302      	addmi	r3, #2
 8007d9c:	6033      	strmi	r3, [r6, #0]
 8007d9e:	6825      	ldr	r5, [r4, #0]
 8007da0:	f015 0506 	ands.w	r5, r5, #6
 8007da4:	d106      	bne.n	8007db4 <_printf_common+0x48>
 8007da6:	f104 0a19 	add.w	sl, r4, #25
 8007daa:	68e3      	ldr	r3, [r4, #12]
 8007dac:	6832      	ldr	r2, [r6, #0]
 8007dae:	1a9b      	subs	r3, r3, r2
 8007db0:	42ab      	cmp	r3, r5
 8007db2:	dc26      	bgt.n	8007e02 <_printf_common+0x96>
 8007db4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007db8:	1e13      	subs	r3, r2, #0
 8007dba:	6822      	ldr	r2, [r4, #0]
 8007dbc:	bf18      	it	ne
 8007dbe:	2301      	movne	r3, #1
 8007dc0:	0692      	lsls	r2, r2, #26
 8007dc2:	d42b      	bmi.n	8007e1c <_printf_common+0xb0>
 8007dc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007dc8:	4649      	mov	r1, r9
 8007dca:	4638      	mov	r0, r7
 8007dcc:	47c0      	blx	r8
 8007dce:	3001      	adds	r0, #1
 8007dd0:	d01e      	beq.n	8007e10 <_printf_common+0xa4>
 8007dd2:	6823      	ldr	r3, [r4, #0]
 8007dd4:	68e5      	ldr	r5, [r4, #12]
 8007dd6:	6832      	ldr	r2, [r6, #0]
 8007dd8:	f003 0306 	and.w	r3, r3, #6
 8007ddc:	2b04      	cmp	r3, #4
 8007dde:	bf08      	it	eq
 8007de0:	1aad      	subeq	r5, r5, r2
 8007de2:	68a3      	ldr	r3, [r4, #8]
 8007de4:	6922      	ldr	r2, [r4, #16]
 8007de6:	bf0c      	ite	eq
 8007de8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dec:	2500      	movne	r5, #0
 8007dee:	4293      	cmp	r3, r2
 8007df0:	bfc4      	itt	gt
 8007df2:	1a9b      	subgt	r3, r3, r2
 8007df4:	18ed      	addgt	r5, r5, r3
 8007df6:	2600      	movs	r6, #0
 8007df8:	341a      	adds	r4, #26
 8007dfa:	42b5      	cmp	r5, r6
 8007dfc:	d11a      	bne.n	8007e34 <_printf_common+0xc8>
 8007dfe:	2000      	movs	r0, #0
 8007e00:	e008      	b.n	8007e14 <_printf_common+0xa8>
 8007e02:	2301      	movs	r3, #1
 8007e04:	4652      	mov	r2, sl
 8007e06:	4649      	mov	r1, r9
 8007e08:	4638      	mov	r0, r7
 8007e0a:	47c0      	blx	r8
 8007e0c:	3001      	adds	r0, #1
 8007e0e:	d103      	bne.n	8007e18 <_printf_common+0xac>
 8007e10:	f04f 30ff 	mov.w	r0, #4294967295
 8007e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e18:	3501      	adds	r5, #1
 8007e1a:	e7c6      	b.n	8007daa <_printf_common+0x3e>
 8007e1c:	18e1      	adds	r1, r4, r3
 8007e1e:	1c5a      	adds	r2, r3, #1
 8007e20:	2030      	movs	r0, #48	; 0x30
 8007e22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e26:	4422      	add	r2, r4
 8007e28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e30:	3302      	adds	r3, #2
 8007e32:	e7c7      	b.n	8007dc4 <_printf_common+0x58>
 8007e34:	2301      	movs	r3, #1
 8007e36:	4622      	mov	r2, r4
 8007e38:	4649      	mov	r1, r9
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	47c0      	blx	r8
 8007e3e:	3001      	adds	r0, #1
 8007e40:	d0e6      	beq.n	8007e10 <_printf_common+0xa4>
 8007e42:	3601      	adds	r6, #1
 8007e44:	e7d9      	b.n	8007dfa <_printf_common+0x8e>
	...

08007e48 <_printf_i>:
 8007e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e4c:	7e0f      	ldrb	r7, [r1, #24]
 8007e4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007e50:	2f78      	cmp	r7, #120	; 0x78
 8007e52:	4691      	mov	r9, r2
 8007e54:	4680      	mov	r8, r0
 8007e56:	460c      	mov	r4, r1
 8007e58:	469a      	mov	sl, r3
 8007e5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e5e:	d807      	bhi.n	8007e70 <_printf_i+0x28>
 8007e60:	2f62      	cmp	r7, #98	; 0x62
 8007e62:	d80a      	bhi.n	8007e7a <_printf_i+0x32>
 8007e64:	2f00      	cmp	r7, #0
 8007e66:	f000 80d8 	beq.w	800801a <_printf_i+0x1d2>
 8007e6a:	2f58      	cmp	r7, #88	; 0x58
 8007e6c:	f000 80a3 	beq.w	8007fb6 <_printf_i+0x16e>
 8007e70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e78:	e03a      	b.n	8007ef0 <_printf_i+0xa8>
 8007e7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e7e:	2b15      	cmp	r3, #21
 8007e80:	d8f6      	bhi.n	8007e70 <_printf_i+0x28>
 8007e82:	a101      	add	r1, pc, #4	; (adr r1, 8007e88 <_printf_i+0x40>)
 8007e84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e88:	08007ee1 	.word	0x08007ee1
 8007e8c:	08007ef5 	.word	0x08007ef5
 8007e90:	08007e71 	.word	0x08007e71
 8007e94:	08007e71 	.word	0x08007e71
 8007e98:	08007e71 	.word	0x08007e71
 8007e9c:	08007e71 	.word	0x08007e71
 8007ea0:	08007ef5 	.word	0x08007ef5
 8007ea4:	08007e71 	.word	0x08007e71
 8007ea8:	08007e71 	.word	0x08007e71
 8007eac:	08007e71 	.word	0x08007e71
 8007eb0:	08007e71 	.word	0x08007e71
 8007eb4:	08008001 	.word	0x08008001
 8007eb8:	08007f25 	.word	0x08007f25
 8007ebc:	08007fe3 	.word	0x08007fe3
 8007ec0:	08007e71 	.word	0x08007e71
 8007ec4:	08007e71 	.word	0x08007e71
 8007ec8:	08008023 	.word	0x08008023
 8007ecc:	08007e71 	.word	0x08007e71
 8007ed0:	08007f25 	.word	0x08007f25
 8007ed4:	08007e71 	.word	0x08007e71
 8007ed8:	08007e71 	.word	0x08007e71
 8007edc:	08007feb 	.word	0x08007feb
 8007ee0:	682b      	ldr	r3, [r5, #0]
 8007ee2:	1d1a      	adds	r2, r3, #4
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	602a      	str	r2, [r5, #0]
 8007ee8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007eec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	e0a3      	b.n	800803c <_printf_i+0x1f4>
 8007ef4:	6820      	ldr	r0, [r4, #0]
 8007ef6:	6829      	ldr	r1, [r5, #0]
 8007ef8:	0606      	lsls	r6, r0, #24
 8007efa:	f101 0304 	add.w	r3, r1, #4
 8007efe:	d50a      	bpl.n	8007f16 <_printf_i+0xce>
 8007f00:	680e      	ldr	r6, [r1, #0]
 8007f02:	602b      	str	r3, [r5, #0]
 8007f04:	2e00      	cmp	r6, #0
 8007f06:	da03      	bge.n	8007f10 <_printf_i+0xc8>
 8007f08:	232d      	movs	r3, #45	; 0x2d
 8007f0a:	4276      	negs	r6, r6
 8007f0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f10:	485e      	ldr	r0, [pc, #376]	; (800808c <_printf_i+0x244>)
 8007f12:	230a      	movs	r3, #10
 8007f14:	e019      	b.n	8007f4a <_printf_i+0x102>
 8007f16:	680e      	ldr	r6, [r1, #0]
 8007f18:	602b      	str	r3, [r5, #0]
 8007f1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f1e:	bf18      	it	ne
 8007f20:	b236      	sxthne	r6, r6
 8007f22:	e7ef      	b.n	8007f04 <_printf_i+0xbc>
 8007f24:	682b      	ldr	r3, [r5, #0]
 8007f26:	6820      	ldr	r0, [r4, #0]
 8007f28:	1d19      	adds	r1, r3, #4
 8007f2a:	6029      	str	r1, [r5, #0]
 8007f2c:	0601      	lsls	r1, r0, #24
 8007f2e:	d501      	bpl.n	8007f34 <_printf_i+0xec>
 8007f30:	681e      	ldr	r6, [r3, #0]
 8007f32:	e002      	b.n	8007f3a <_printf_i+0xf2>
 8007f34:	0646      	lsls	r6, r0, #25
 8007f36:	d5fb      	bpl.n	8007f30 <_printf_i+0xe8>
 8007f38:	881e      	ldrh	r6, [r3, #0]
 8007f3a:	4854      	ldr	r0, [pc, #336]	; (800808c <_printf_i+0x244>)
 8007f3c:	2f6f      	cmp	r7, #111	; 0x6f
 8007f3e:	bf0c      	ite	eq
 8007f40:	2308      	moveq	r3, #8
 8007f42:	230a      	movne	r3, #10
 8007f44:	2100      	movs	r1, #0
 8007f46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f4a:	6865      	ldr	r5, [r4, #4]
 8007f4c:	60a5      	str	r5, [r4, #8]
 8007f4e:	2d00      	cmp	r5, #0
 8007f50:	bfa2      	ittt	ge
 8007f52:	6821      	ldrge	r1, [r4, #0]
 8007f54:	f021 0104 	bicge.w	r1, r1, #4
 8007f58:	6021      	strge	r1, [r4, #0]
 8007f5a:	b90e      	cbnz	r6, 8007f60 <_printf_i+0x118>
 8007f5c:	2d00      	cmp	r5, #0
 8007f5e:	d04d      	beq.n	8007ffc <_printf_i+0x1b4>
 8007f60:	4615      	mov	r5, r2
 8007f62:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f66:	fb03 6711 	mls	r7, r3, r1, r6
 8007f6a:	5dc7      	ldrb	r7, [r0, r7]
 8007f6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f70:	4637      	mov	r7, r6
 8007f72:	42bb      	cmp	r3, r7
 8007f74:	460e      	mov	r6, r1
 8007f76:	d9f4      	bls.n	8007f62 <_printf_i+0x11a>
 8007f78:	2b08      	cmp	r3, #8
 8007f7a:	d10b      	bne.n	8007f94 <_printf_i+0x14c>
 8007f7c:	6823      	ldr	r3, [r4, #0]
 8007f7e:	07de      	lsls	r6, r3, #31
 8007f80:	d508      	bpl.n	8007f94 <_printf_i+0x14c>
 8007f82:	6923      	ldr	r3, [r4, #16]
 8007f84:	6861      	ldr	r1, [r4, #4]
 8007f86:	4299      	cmp	r1, r3
 8007f88:	bfde      	ittt	le
 8007f8a:	2330      	movle	r3, #48	; 0x30
 8007f8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f94:	1b52      	subs	r2, r2, r5
 8007f96:	6122      	str	r2, [r4, #16]
 8007f98:	f8cd a000 	str.w	sl, [sp]
 8007f9c:	464b      	mov	r3, r9
 8007f9e:	aa03      	add	r2, sp, #12
 8007fa0:	4621      	mov	r1, r4
 8007fa2:	4640      	mov	r0, r8
 8007fa4:	f7ff fee2 	bl	8007d6c <_printf_common>
 8007fa8:	3001      	adds	r0, #1
 8007faa:	d14c      	bne.n	8008046 <_printf_i+0x1fe>
 8007fac:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb0:	b004      	add	sp, #16
 8007fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fb6:	4835      	ldr	r0, [pc, #212]	; (800808c <_printf_i+0x244>)
 8007fb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007fbc:	6829      	ldr	r1, [r5, #0]
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8007fc4:	6029      	str	r1, [r5, #0]
 8007fc6:	061d      	lsls	r5, r3, #24
 8007fc8:	d514      	bpl.n	8007ff4 <_printf_i+0x1ac>
 8007fca:	07df      	lsls	r7, r3, #31
 8007fcc:	bf44      	itt	mi
 8007fce:	f043 0320 	orrmi.w	r3, r3, #32
 8007fd2:	6023      	strmi	r3, [r4, #0]
 8007fd4:	b91e      	cbnz	r6, 8007fde <_printf_i+0x196>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	f023 0320 	bic.w	r3, r3, #32
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	2310      	movs	r3, #16
 8007fe0:	e7b0      	b.n	8007f44 <_printf_i+0xfc>
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	f043 0320 	orr.w	r3, r3, #32
 8007fe8:	6023      	str	r3, [r4, #0]
 8007fea:	2378      	movs	r3, #120	; 0x78
 8007fec:	4828      	ldr	r0, [pc, #160]	; (8008090 <_printf_i+0x248>)
 8007fee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ff2:	e7e3      	b.n	8007fbc <_printf_i+0x174>
 8007ff4:	0659      	lsls	r1, r3, #25
 8007ff6:	bf48      	it	mi
 8007ff8:	b2b6      	uxthmi	r6, r6
 8007ffa:	e7e6      	b.n	8007fca <_printf_i+0x182>
 8007ffc:	4615      	mov	r5, r2
 8007ffe:	e7bb      	b.n	8007f78 <_printf_i+0x130>
 8008000:	682b      	ldr	r3, [r5, #0]
 8008002:	6826      	ldr	r6, [r4, #0]
 8008004:	6961      	ldr	r1, [r4, #20]
 8008006:	1d18      	adds	r0, r3, #4
 8008008:	6028      	str	r0, [r5, #0]
 800800a:	0635      	lsls	r5, r6, #24
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	d501      	bpl.n	8008014 <_printf_i+0x1cc>
 8008010:	6019      	str	r1, [r3, #0]
 8008012:	e002      	b.n	800801a <_printf_i+0x1d2>
 8008014:	0670      	lsls	r0, r6, #25
 8008016:	d5fb      	bpl.n	8008010 <_printf_i+0x1c8>
 8008018:	8019      	strh	r1, [r3, #0]
 800801a:	2300      	movs	r3, #0
 800801c:	6123      	str	r3, [r4, #16]
 800801e:	4615      	mov	r5, r2
 8008020:	e7ba      	b.n	8007f98 <_printf_i+0x150>
 8008022:	682b      	ldr	r3, [r5, #0]
 8008024:	1d1a      	adds	r2, r3, #4
 8008026:	602a      	str	r2, [r5, #0]
 8008028:	681d      	ldr	r5, [r3, #0]
 800802a:	6862      	ldr	r2, [r4, #4]
 800802c:	2100      	movs	r1, #0
 800802e:	4628      	mov	r0, r5
 8008030:	f7f8 f8a6 	bl	8000180 <memchr>
 8008034:	b108      	cbz	r0, 800803a <_printf_i+0x1f2>
 8008036:	1b40      	subs	r0, r0, r5
 8008038:	6060      	str	r0, [r4, #4]
 800803a:	6863      	ldr	r3, [r4, #4]
 800803c:	6123      	str	r3, [r4, #16]
 800803e:	2300      	movs	r3, #0
 8008040:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008044:	e7a8      	b.n	8007f98 <_printf_i+0x150>
 8008046:	6923      	ldr	r3, [r4, #16]
 8008048:	462a      	mov	r2, r5
 800804a:	4649      	mov	r1, r9
 800804c:	4640      	mov	r0, r8
 800804e:	47d0      	blx	sl
 8008050:	3001      	adds	r0, #1
 8008052:	d0ab      	beq.n	8007fac <_printf_i+0x164>
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	079b      	lsls	r3, r3, #30
 8008058:	d413      	bmi.n	8008082 <_printf_i+0x23a>
 800805a:	68e0      	ldr	r0, [r4, #12]
 800805c:	9b03      	ldr	r3, [sp, #12]
 800805e:	4298      	cmp	r0, r3
 8008060:	bfb8      	it	lt
 8008062:	4618      	movlt	r0, r3
 8008064:	e7a4      	b.n	8007fb0 <_printf_i+0x168>
 8008066:	2301      	movs	r3, #1
 8008068:	4632      	mov	r2, r6
 800806a:	4649      	mov	r1, r9
 800806c:	4640      	mov	r0, r8
 800806e:	47d0      	blx	sl
 8008070:	3001      	adds	r0, #1
 8008072:	d09b      	beq.n	8007fac <_printf_i+0x164>
 8008074:	3501      	adds	r5, #1
 8008076:	68e3      	ldr	r3, [r4, #12]
 8008078:	9903      	ldr	r1, [sp, #12]
 800807a:	1a5b      	subs	r3, r3, r1
 800807c:	42ab      	cmp	r3, r5
 800807e:	dcf2      	bgt.n	8008066 <_printf_i+0x21e>
 8008080:	e7eb      	b.n	800805a <_printf_i+0x212>
 8008082:	2500      	movs	r5, #0
 8008084:	f104 0619 	add.w	r6, r4, #25
 8008088:	e7f5      	b.n	8008076 <_printf_i+0x22e>
 800808a:	bf00      	nop
 800808c:	080082f9 	.word	0x080082f9
 8008090:	0800830a 	.word	0x0800830a

08008094 <_read_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	4d07      	ldr	r5, [pc, #28]	; (80080b4 <_read_r+0x20>)
 8008098:	4604      	mov	r4, r0
 800809a:	4608      	mov	r0, r1
 800809c:	4611      	mov	r1, r2
 800809e:	2200      	movs	r2, #0
 80080a0:	602a      	str	r2, [r5, #0]
 80080a2:	461a      	mov	r2, r3
 80080a4:	f7f8 fd94 	bl	8000bd0 <_read>
 80080a8:	1c43      	adds	r3, r0, #1
 80080aa:	d102      	bne.n	80080b2 <_read_r+0x1e>
 80080ac:	682b      	ldr	r3, [r5, #0]
 80080ae:	b103      	cbz	r3, 80080b2 <_read_r+0x1e>
 80080b0:	6023      	str	r3, [r4, #0]
 80080b2:	bd38      	pop	{r3, r4, r5, pc}
 80080b4:	20001e90 	.word	0x20001e90

080080b8 <_fstat_r>:
 80080b8:	b538      	push	{r3, r4, r5, lr}
 80080ba:	4d07      	ldr	r5, [pc, #28]	; (80080d8 <_fstat_r+0x20>)
 80080bc:	2300      	movs	r3, #0
 80080be:	4604      	mov	r4, r0
 80080c0:	4608      	mov	r0, r1
 80080c2:	4611      	mov	r1, r2
 80080c4:	602b      	str	r3, [r5, #0]
 80080c6:	f7f8 fdc8 	bl	8000c5a <_fstat>
 80080ca:	1c43      	adds	r3, r0, #1
 80080cc:	d102      	bne.n	80080d4 <_fstat_r+0x1c>
 80080ce:	682b      	ldr	r3, [r5, #0]
 80080d0:	b103      	cbz	r3, 80080d4 <_fstat_r+0x1c>
 80080d2:	6023      	str	r3, [r4, #0]
 80080d4:	bd38      	pop	{r3, r4, r5, pc}
 80080d6:	bf00      	nop
 80080d8:	20001e90 	.word	0x20001e90

080080dc <_isatty_r>:
 80080dc:	b538      	push	{r3, r4, r5, lr}
 80080de:	4d06      	ldr	r5, [pc, #24]	; (80080f8 <_isatty_r+0x1c>)
 80080e0:	2300      	movs	r3, #0
 80080e2:	4604      	mov	r4, r0
 80080e4:	4608      	mov	r0, r1
 80080e6:	602b      	str	r3, [r5, #0]
 80080e8:	f7f8 fdc7 	bl	8000c7a <_isatty>
 80080ec:	1c43      	adds	r3, r0, #1
 80080ee:	d102      	bne.n	80080f6 <_isatty_r+0x1a>
 80080f0:	682b      	ldr	r3, [r5, #0]
 80080f2:	b103      	cbz	r3, 80080f6 <_isatty_r+0x1a>
 80080f4:	6023      	str	r3, [r4, #0]
 80080f6:	bd38      	pop	{r3, r4, r5, pc}
 80080f8:	20001e90 	.word	0x20001e90

080080fc <_init>:
 80080fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080fe:	bf00      	nop
 8008100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008102:	bc08      	pop	{r3}
 8008104:	469e      	mov	lr, r3
 8008106:	4770      	bx	lr

08008108 <_fini>:
 8008108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800810a:	bf00      	nop
 800810c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800810e:	bc08      	pop	{r3}
 8008110:	469e      	mov	lr, r3
 8008112:	4770      	bx	lr
