Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Jan 15 18:43:52 2016
| Host         : cadence11 running 64-bit Scientific Linux CERN SLC release 6.7 (Carbon)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |  1760 |
| Minimum Number of register sites lost to control set restrictions |  6562 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6938 |         2176 |
| No           | No                    | Yes                    |            1581 |          517 |
| No           | Yes                   | No                     |            5527 |         1969 |
| Yes          | No                    | No                     |            6653 |         1920 |
| Yes          | No                    | Yes                    |             864 |          205 |
| Yes          | Yes                   | No                     |           10787 |         3394 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                                                                                              Enable Signal                                                                                                                                              |                                                                                                                             Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[2].isr[2]_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/async_rst4                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I_i_1_n_0                                                                                                                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[16]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                                                                           |                1 |              1 |
| ~design_1_i/mdm_1/U0/UPDATE                                                                  |                                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk   |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                             |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                         |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/async_rst4                                                                                                                                                          |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].isr[1]_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_i_1_n_0                                                                                                                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_2_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[16]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[16]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                                                          |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[9]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CAPTURE5_out                                                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[1]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[3]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[4]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[5]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[6]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[7]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[8]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[0]_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[10]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[11]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[12]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[13]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                     |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                    |                1 |              1 |
| ~design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                    |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                     |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[11]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[14]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[15]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[16]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[1]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[2]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[3]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[4]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[5]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[6]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[7]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[9]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[13]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[10]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[0]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[12]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[13]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[14]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[15]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[16]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[1]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[2]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[3]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[4]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_Overflow_i_1_n_0                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[16]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[5]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_i_1_n_0                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[3].isr[3]_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[4].isr[4]_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep_i_1_n_0                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_47                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[11]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[10]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[0]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[12]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[13]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[14]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[15]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[16]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[1]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[2]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[3]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[4]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[5]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[6]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[7]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[11]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[9]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/async_rst4                                                                                                                                                          |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                   |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr[0]_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                         |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg_n_0                                                                                                                                                  |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                   |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[16]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[6]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[7]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[9]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[11]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[10]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[0]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[12]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[13]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[14]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[15]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[12]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[1]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[2]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[3]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[4]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[5]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[6]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[7]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[9]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[0]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[10]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[16]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                          |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Start_FPU                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[16]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[16]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[13]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[14]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[15]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[12]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[11]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[0]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[10]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[9]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[4]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[3]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[5]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[2]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[6]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/iterations_reg[0]_srl25_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[1]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[8]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[8]_i_1_n_0                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                    |                2 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                           |                2 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/LO                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                 |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                2 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[34]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[34]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                2 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[24]                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                       |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                               |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/pair0_Select                                                                                                                                                                                                                                        | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                2 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE066_out                                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                                       |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                             |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                       |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                       |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                      |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                               |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                     |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[34]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                              |                1 |              2 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[34]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                  |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                               |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                2 |              2 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                          |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                     |                1 |              2 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                               |                2 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                               |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/srst_rrst_busy    |                1 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                               |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                               |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/srst_rrst_busy |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0                                                                       |                2 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                               |                1 |              3 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                               |                1 |              3 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[2]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[4]_i_1_n_0                                                                                                                                                           |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                       |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                       |                1 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                2 |              3 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt[3]_i_2_n_0                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt[3]_i_1_n_0                                                                                                             |                2 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                2 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                              |                2 |              3 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                               |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/cmd_en_last                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                2 |              3 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[4]_i_1_n_0                                                                                                                                                           |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag[3]_i_2_n_0                                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                       |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t[2]_i_1_n_0                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/icount_out[3]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_2_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[4]_i_1_n_0                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/reset                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_CNTR_I/icount_out[3]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[4]_i_1_n_0                                                                                                                                                           |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0                                                                                        |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_4_out                                                                                                                                                                          |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                4 |              4 |
| ~design_1_i/mdm_1/U0/UPDATE                                                                  |                                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/data_last_dly0                                                                         |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/data_last_dly0                                                                          |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_byte_cnt[3]_i_2_n_0                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_109_in                                                                                                                               |                1 |              4 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                               |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Write_Req_Granted                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem[0][Strobe][0]_i_1_n_0                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                              |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_write_q                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_current_state0                                                                                                                                                                     |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[3]_i_1_n_0                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_rst                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists                                                                                                                                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                                                                                                                                     |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_r[3]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/ip2bus_wrack_int_d1_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO_i_1_n_0                                                                                       |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                               |                2 |              4 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_match_cap[0]_i_2_n_0                                                                                                                            | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_match_cap[0]_i_1_n_0                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_i_1_n_0                                                                                                                                         |                2 |              4 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int                                                                                                                                                       | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg7[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_ptcl_we_int[3]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg0[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1_n_0                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg9[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg8[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1_n_0                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg6[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2_i_1_n_0   |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg5[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg4[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel[63]_i_1_n_0                                                                                                      |                3 |              4 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                             |                3 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg22[27]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg25[3]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                              |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                                    |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_init_val[4]_i_1_n_0                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg2[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg23[11]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg3[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[3]_i_1_n_0                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg21[27]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                             |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/store_hdr_length                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg20[11]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg1[11]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE[0]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_error_i_1_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_125M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adj_state_r_reg[3]_i_1_n_0                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_27_29_i_1_n_0 |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                                                           |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag[3]_i_2_n_0                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                    |                1 |              4 |
|  design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/p_108_in                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/set_axi_flag                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXC                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/bus_struct_reset[0]                                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              4 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx/bad_pfc_opcode_int                                                                                                                                                          |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_30_32_i_1_n_0 |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_dqs_cnt[3]_i_2_n_0                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_dqs_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2_i_1_n_0     |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_27_29_i_1_n_0   |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_30_32_i_1_n_0   |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_401M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_401M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[2]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[4]_i_1_n_0                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg31[11]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_state[3]_i_1_n_0                                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_READY[0]                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                                           |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_2_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                            |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                                        |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                                        |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_2_n_0                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_FIFO_Reset                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4[0]_i_1_n_0                                                                                                                                        |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                5 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_data_valid                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_2_n_0                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler_r0                                                                                                                                     |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                  |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/S_READY                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[34]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/backend_logic/per1/delay_count[4]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/trigger_logic_AXI_0/U0/backend_logic/per1/delay_count[4]_i_1_n_0                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_READY[3]                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_READY[1]                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[4]_i_1_n_0                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[34]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[4]_i_1_n_0                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                               |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]           |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy                                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_2_n_0                                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_6_out                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][4][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][5][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][7][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy                                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                             |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_26_out27_out                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_rx_rst_asynch                                                                                                                                                                   |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyce_dq_r_reg_n_0                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                                                                   |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_39                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.WB_FSR[27]_i_1_n_0                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[8]                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IMR_FAST_MODE_GEN.imr[0]_i_1_n_0                                                                                                                                                                             |                2 |              5 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/S_READY                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/trans_buf_out_r1[5]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/load_stage1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/S_READY                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                             | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_READY[4]                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_rst                                                                                                                                                                             |                1 |              5 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_tx_rst_asynch                                                                                                                                                                   |                1 |              5 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/tx_init_in_prog                                                                                                              |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              5 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r[4]_i_1_n_0                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              5 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                4 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                                                                                                               |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                   |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write[4]_i_1_n_0                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i_i_1_n_0                                                                                                                                            |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                        |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_i_1_n_0                                                                                                                                   |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0                                                                                                                                             |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                 |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXD                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                                                                                                             |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[8].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[8].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[9].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[4].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[5].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[1].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[2].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[3].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/delay_count[4]_i_2_n_0                                                                                                                                                                                                             | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/delay_count[4]_i_1_n_0                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[6].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[9].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[5].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[6].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[7].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[1].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[2].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[3].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[4].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/g1[0].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/g1[7].rpn/count[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/delay_count[4]_i_2_n_0                                                                                                                                                                                                             | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/delay_count[4]_i_1_n_0                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/axi_awready0                                                                                                                                                                                                                                                          | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/axi_arready_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                             |                3 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_2_n_0                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg27[4]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg28[4]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/capture_address[5]_i_1_n_0                                                                                                                                                          | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_ma_miim_enable13_out                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                       |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_state_r[5]_i_1_n_0                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                5 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_2_n_0                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                        |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                                                                                        | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXD                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_dec_val[5]_i_1_n_0                                                                                  |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_target_r_reg__0[8]                                                                             |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                 |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/backend_logic/pulser_0p1_to_10Hz/reset_states                                                                                                                                                                                         |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_2_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                       |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_1_n_0                                                                      |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                                      |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                               |                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/rst_clk_wiz_0_401M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_401M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/backend_logic/pulser_0p1_to_10Hz/last_c_divide_0_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1_n_0                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                   |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge[5]_i_1_n_0                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                  |                2 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count[2]_i_1_n_0                                                                                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt[5]_i_1_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                6 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/counter[5]_i_2_n_0                                                                                                                                                              | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/counter[5]_i_1_n_0                                                                                                                              |                2 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx/bad_pfc_opcode_int                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                3 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out2   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                                          |                2 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out2   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                                                                                                           |                3 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/quanta_count[5]_i_1_n_0                                                                                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                3 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_3_out[0]                                                                                                                                                                          | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[5]_i_1_n_0                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/S_READY                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_payload_i[37]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                                                                                                                                           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/rst_clk_wiz_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_125M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_3_out                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_r[5]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/zero2fuzz_r[5]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                         |                5 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/mdio_enabled.count_int[5]_i_1_n_0                                                                                                                                 |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_d1_cdc_tig_i_1_n_0                                                                                                                                                 |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2oneeighty_r[5]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_73_out                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_d1_cdc_tig_i_1_n_0                                                                                                                                                 |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/data_conflict_N                                                                                                                                                 |                4 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_all_idle                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly2_i_1_n_0                                                                                                                                                            |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1_n_0                                                           |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                              |                5 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_all_idle                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly2_i_1_n_0                                                                                                                                                            |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                3 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                                              |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                          |                2 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                 |                1 |              6 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_2_n_0                                                                                                                                        | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                      |                1 |              7 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/vector_decode_inst/tx_pause_frame_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                 |                3 |              7 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/JUMBO_FRAMES_HELD                                                                                                                                                                                             | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                2 |              7 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_2_n_0                                                                                                                                                                                           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                                           |                1 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                            |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail[6]_i_1_n_0                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead[6]_i_1_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/srst_rrst_busy    |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_edge_center/rise_lead_r[6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1_n_0                                                                                                                                                        |                5 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_edge_center/fall_lead_r0                                                                                                                   |                                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                  |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE[0]_i_1_n_0                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_edge_left/rise_lead_r[6]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out[0]_i_1_n_0                                                                                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO_i_2_n_0                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                                   |                1 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_edge_left/fall_lead_r0                                                                                                                     |                                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_edge_right/fall_lead_r0                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                4 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[7]_i_1_n_0                                                                                                                  |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                                                     |                1 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_edge_right/rise_lead_r[6]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                      | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO_i_1_n_0                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/phase_shift_40MHz_clk_gen_axi_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN          | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO_i_1_n_0                                                                                       |                2 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1_n_0                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              7 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                      |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0                                                                                       |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0                                                                                                                             |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                 | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I_i_2_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/flt_exp_3[1]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/ex_start_sqrt                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_1_n_0                                                                                        |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                     |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt0                                                                                                             |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                        |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                 | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[0].TXFIFO_FIRST_ENTRY_REG_I_i_2_n_0                                                                                             | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/R                                                                                                                                                      |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                5 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[2]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/sig_uncom_wrcnt[7]_i_1_n_0                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg0                                                                                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                       |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN                                                                          | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                        |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[7]_i_2_n_0                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                  |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                      | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                        |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN                                                                          | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                        |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                      | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                                                        |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_67_out                                                                                                  |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0                                                                                        | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_2_out                                                                                                    |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                            |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_7_out                                                                                                    |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                                                                       | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                            |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                      |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                    |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                    |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[4]                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                              |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0                                                                                                                                                             | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0                                                                                                                             |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/psen                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                      |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx/pause_source_shift[47]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              8 |
|  design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                2 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                2 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/DATA_REG[3][7]_i_1_n_0                                                                                                                                                 |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                3 |              8 |
| ~design_1_i/mdm_1/U0/UPDATE                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/ftch_done_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[2]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                 | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/rx_fifo_reset                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out                                                                                                                                                                  |                3 |              8 |
|  design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                 | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                          | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/int_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int                                                                                                                                                                              |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info[write_miss]                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out                                                                                                                                                                  |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/rd_addr[7]_i_2_n_0                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/rd_addr[7]_i_1_n_0                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/DATA_INB[8]                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/update_idle                                                                                                                                                                        |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1[0]_i_1_n_0                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1_n_0                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                 | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_0_out                                                                                                   |                3 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2][7]_i_1_n_0                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                2 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx/bad_pfc_opcode_int                                                                                                                                                          |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.desc_fetch_req_i_1_n_0                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/ENB                                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                    |                3 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/phase_shift_40MHz_clk_gen_axi_0/U0/slv_reg_rden                                                                                                                                                                                                                                              | design_1_i/phase_shift_40MHz_clk_gen_axi_0/U0/axi_rdata[7]                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                          |                3 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/phase_shift_40MHz_clk_gen_axi_0/U0/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/phase_shift_40MHz_clk_gen_axi_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                 | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd[7]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                3 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                                       | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                               |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[2]                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                        |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_2_out                                                                                                                                        |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out                                                                                                                                        |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                5 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_0_out                                                                                                                                        |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err087_out                                                                                        |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[0]                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                5 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[5]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                5 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[35]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                           |                                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                           |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_1_n_0                                                                                                                             |                3 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                             |                2 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                5 |              9 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_47_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                                   |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                                                                                                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                   |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_13_out                                                                                                   |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[9]_i_1_n_0                                                                                                                    | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                   |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1_n_0                                                                                                               | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1_n_0                                                                                                               | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/backend_logic/per1/coincidence_edge                                                                                                                                                                                                                                   | design_1_i/trigger_logic_AXI_0/U0/backend_logic/per1/SCLR                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1_n_0                                                                                                               | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[9]_i_1_n_0                                                                                                                    | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[1]                                                                                                     |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_addr_rst                                                                                                                                                                    |                6 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_1_n_0                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count[9]_i_1_n_0                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[1]                                                                                                     |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[1]                                                                                                     |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_4_out                                                                                                                                        |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                       |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                                       |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                                       |                2 |             10 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr[9]_i_1_n_0                                                                                                                                                                                                            | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                                                                                                        |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out                                                                                                                                        |                5 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                                        |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_addr_count[0]_i_1_n_0                                                                                                                                                   |                2 |             10 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                                                                        | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_i_1_n_0                                                                                                                                                                   |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                  |                6 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_1_n_0                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                      |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_r[9]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                      |                4 |             10 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                6 |             10 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_10                                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXD                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXD                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                         |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[2]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXC                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0                                                                                                                                        |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXC                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                4 |             10 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                5 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |             11 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_2_n_0                                                                                                                                                                        | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_0                                                                                                                                        |                2 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |                4 |             11 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                       |                4 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                 |                4 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                                        |                2 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                                          |                3 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                   |                6 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                       |                5 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                3 |             11 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_ma_mdio_phyad[4]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                                                      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg[11]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_reg[11]_i_1_n_0                                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[1]                                                                               |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[1]                                                                               |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_reg[11]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_1_n_0                                                                                                                                        | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                5 |             12 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[11]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_1_n_0                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/p_85_in                                                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[1]                                                                               |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[3]_i_1_n_0                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                               |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               12 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[1]                                                                               |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0                                                                |                                                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[1]                                                                               |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[1]                                                                                |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[1]                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |             12 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_RST_I[1]                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                                        |                6 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                3 |             12 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_RST_I[1]                                                                               |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/data2mstr_cmd_ready                                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/phy_reset_count[0]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_RST_I[1]                                                                               |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[3]_i_1_n_0                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[1]                                                                                |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                              |               10 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[12]_i_2_n_0                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[12]_i_1_n_0                                                                                                                                                                         |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                                                           |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_1_n_0                                                                                                           |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_24_out                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                7 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_addr_ld_en                                                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_1_n_0                                                                                                                                   |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[1]                                                                               |                5 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                                        |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                                                        |                2 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en                                                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_1_n_0                                                                                                                                   |                4 |             12 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/wr_hdr_csum                                                                                                              | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXD                                                                                                                                                                                                |                7 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                3 |             13 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[12]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                3 |             13 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                  |                4 |             13 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int[12]_i_1_n_0                                                                                                                                                           |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_reg[12]_i_1_n_0                                                                                                                                                                                        | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                2 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[12]                                                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[0]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |                5 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_addr_cntr[12]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXD                                                                                                                                                                                                |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |                5 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_10                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXD                                                                                                                                                                                                |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_ipv4_hdr_addr_int[12]_i_1_n_0                                                                                       | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                              |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_mem_full2                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXD                                                                                                                                                                                                |                5 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start                                                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                           |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/data2mstr_cmd_ready                                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                   |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r[11]_i_1_n_0                                                                                                                                                                |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_wr_ns166_out                                                                                                                                             | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/p_0_out                                                                                                                      |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_reg[12]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                3 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXC                                                                                                                                                                                                |                7 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr[12]_i_1_n_0                                                                                                                                      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXD                                                                                                                                                                                                |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk   |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r[11]_i_1_n_0                                                                                                                                                                |                6 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/axi_str_txd_2_mem_addr_int[12]_i_1_n_0                                                                                                                       | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXD                                                                                                                                                                                                |                4 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_ptcl_addr_int[12]_i_1_n_0                                                                                           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                              |               10 |             13 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy    |                3 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[13]_i_1_n_0                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.desc_fetch_req_i_1_n_0                                                                                         |                3 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_r[6]_i_1_n_0                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                4 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/p_0_out                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from[13]_i_1_n_0                                                                    |                4 |             14 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH[13]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO_i_1_n_0                                                                                       |                3 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d10                                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_state[13]_i_1_n_0                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                8 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[13]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                4 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                      | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy |                4 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[13]_i_1_n_0                                                                                                                                                            | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |                4 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXD                                                                                                                                                                                                |               12 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d11                                                                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                       |                6 |             14 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                3 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel[29]_i_1_n_0                                                                                                      |                6 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                4 |             15 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FRAME_DECODER/STATISTICS_LENGTH[13]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                       |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel[28]_i_1_n_0                                                                                                      |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                         |                4 |             15 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                4 |             15 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[14]_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/WR_EN                                                                                                                                                                                                                            | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt[0]_i_1_n_0                                                                                                                                                                          |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]           |                                                                                                                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                              |                5 |             15 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD[14]_i_1_n_0                                                                                                                                                                             | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                3 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel[60]_i_1_n_0                                                                                                      |                4 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel[61]_i_1_n_0                                                                                                      |                3 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                         |                7 |             15 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0][14]_i_1_n_0                                                                                                                                                                              | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                5 |             15 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg[12]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                6 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref[0]           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                               |                5 |             15 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[317]_i_1_n_0                                                                                     |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                 |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_2_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[15]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_reg_cpu_field_wr.ram_field_wr_uc_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_2_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0                                                                                                                                |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[61]_i_1_n_0                                                                                      |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/calc_frm_length59_in                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/hdr_length1                                                                              |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[125]_i_1_n_0                                                                                     |                3 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_2[15]_i_2_n_0                                                                                                                                                            | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_2[15]_i_1_n_0                                                                                                                            |                3 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_1[15]_i_2_n_0                                                                                                                                                            | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_1[15]_i_1_n_0                                                                                                                            |                3 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_4[15]_i_2_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_4[15]_i_1_n_0                                                                                                                                |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_3[15]_i_2_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_3[15]_i_1_n_0                                                                                                                                |                3 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_1[15]_i_2_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_1[15]_i_1_n_0                                                                                                                                |                5 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_4[15]_i_2_n_0                                                                                                                                                            | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_4[15]_i_1_n_0                                                                                                                            |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_or[6]_i_1_n_0                                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_3[15]_i_2_n_0                                                                                                                                                            | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_3[15]_i_1_n_0                                                                                                                            |                3 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[124]_i_1_n_0                                                                                     |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_30_out                                                                                                                                                                           |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[0]                                                                        |                2 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/pfc_tx/pause_value[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/pause_count[0]_i_1_n_0                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                           |                7 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[149]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/LEN[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[1]                                                                        |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[0]                                                                        |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[1]                                                                        |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                        | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |                9 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                        | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/OF_Write_Imm_Reg                                                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                6 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut[15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                  |                3 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx_pause/pause_value_to_tx[15]_i_1_n_0                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_we                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1_n_0                                                                                     |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |                3 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_ma_rx_data0                                                                                                                                                                              | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[190]_i_1_n_0                                                                                     |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                        | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                                        |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                        |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[1]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |                6 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                        | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                                        |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                        |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[9]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0                                                                                                                                        |                7 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0                                                                                                                        |                5 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CS_Out[0]                                                                                                                                                                                                          | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                         |                3 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0[16]_i_1_n_0                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/data_last_dly0                                                                         |                5 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_3_2[16]_i_1_n_0                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/data_last_dly0                                                                         |                4 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/csum_1_0[16]_i_1_n_0                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/data_last_dly0                                                                          |                5 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/csum_3_2[16]_i_1_n_0                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/data_last_dly0                                                                          |                4 |             17 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                     |                4 |             18 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                               |               10 |             18 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                          |                6 |             18 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/inverted_reset                                                                                                                                   |                8 |             18 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/inverted_reset                                                                                                                                   |                7 |             18 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u2_coincidence_unit/count                                                                                                                                                                                              |               14 |             18 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/inverted_reset                                                                                                                                   |                6 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                                                                                                                                     |                7 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                             |                6 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                3 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                5 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                     |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                5 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                      |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                     |                4 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                                                                                                       | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[2]                                                                                                      |                7 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[1]                                                                                                     |                5 |             18 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                4 |             19 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/srl32_1_reg[30]                                                                                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                       |                4 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/bus2ip_reset_ipif_inverted                                                                                                                                                                                                                 |                4 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                3 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |                5 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_2_n_0                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0                                                                  |                5 |             19 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                                            |                5 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[0]                                                                               |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[1]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                7 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                6 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |                7 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_RST_I[0]                                                                               |                3 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[1]                                                                                |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/ClkBRst11_in                                                                                                                                                                                                     |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_39                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                7 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[0]                                                                                |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/ClkBRst5_in                                                                                                                                                                                                      |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[1]                                                                               |                3 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[1]                                                                               |                3 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_RST_I[0]                                                                               |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/frontend_logic/u1_coincidence_unit/count                                                                                                                                                                                              |               13 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/ClkBRst8_in                                                                                                                                                                                                      |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[1]                                                                                |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[0]                                                                                |                3 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[1]                                                                               |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RD_RST_I[1]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                                          |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                                          |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/WR_RST_I[0]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[1]                                                                               |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[1]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[0]                                                                               |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[1]                                                                                |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[0]                                                                                |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/RD_RST_I[1]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[0]                                                                               |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[0]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[1]                                                                                |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[0]                                                                                |                4 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/WR_RST_I[0]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/WR_RST_I[0]                                                                               |                6 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RD_RST_I[1]                                                                                |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/WR_RST_I[0]                                                                                |                5 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RD_RST_I[1]                                                                                |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/WR_RST_I[0]                                                                                |                4 |             20 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RD_RST_I[1]                                                                               |                3 |             20 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                          | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/srst_rrst_busy    |                4 |             21 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO_i_1_n_0                                                                                       |                5 |             21 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/srst_rrst_busy |                5 |             21 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IMR_FAST_MODE_GEN.imr[0]_i_1_n_0                                                                                                                                                                             |                5 |             21 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/inverted_reset                                                                                                                                   |                6 |             22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/inverted_reset                                                                                                                                   |                7 |             22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/inverted_reset                                                                                                                                   |                8 |             22 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_wr                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                3 |             23 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH[14]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                8 |             23 |
|  design_1_i/mdm_1/U0/DRCK                                                                    |                                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                                           |                6 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                3 |             23 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy                                                                                                                                                                                                      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                6 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |                5 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/awaddr_pipe_ld23_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out2   |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg_n_0                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                           |                5 |             24 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_i_1_n_0                                                                                                                                                                   |               10 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_req_raw                                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                6 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/update_idle                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld46_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_ns                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               11 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                                          |                7 |             26 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_last_read_out_ptr_reg[12]_i_1_n_0                                                                                                                                                                          | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0                                                                                                                                             |                5 |             26 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/STATISTICS_VALID                                                                                                                                                                                              | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                                 |                7 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[16]                                                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_ns                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               12 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1_n_0                                                                                                                        | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                                          |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0                                                                                                                        |                6 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |               10 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0                                                                                                                                        |                7 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout2_valid                                                                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                 |                5 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_3_out                                                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/CURRENT_BD_32.current_bd[31]_i_1_n_0                                                                                                                                 |                7 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                                                                    |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_i_1_n_0                                                                                                                                                     |                9 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_ns                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               11 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_ns                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               12 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1_n_0                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                                          |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                                                     | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                 |                7 |             26 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector[25]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                7 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr[31]_i_1_n_0                                                                                                                                                                                  |                8 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_hold_plus3[12]_i_1_n_0                                                                                                                           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXD                                                                                                                                                                                                |                9 |             26 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                7 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0                                                                                                                        |                7 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                 |                5 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                                                                               |                9 |             27 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                              |                9 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                                            |                5 |             28 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                              | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/round_robin_sequence[0]_i_1_n_0                                                                                                                     |                7 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words[14]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |               10 |             28 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1_n_0                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                                          |                7 |             29 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1_n_0                                                                                            | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                 |                9 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_mem_wr_addr_0[9]_i_1_n_0                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_TXC                                                                                                                                                                                                |                7 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                7 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                8 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/LO                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |               11 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_rst                                                                                                                                                                     |               15 |             30 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable                                                                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |                9 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_saved_pc[0]_i_1_n_0                                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               10 |             30 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |               13 |             31 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg[31]_i_1_n_0                                                                                                               |                5 |             31 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Read_Req                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg01_out                                                                                                                       |               11 |             31 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_2_n_0                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1_n_0                                                                                                                                               |               12 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[8]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[383]_i_1_n_0                                                                                     |               16 |             32 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_1[15]_i_2_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[316]_i_1_n_0                                                                                     |                9 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |               16 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[7]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/trigger_logic_AXI_0/U0/slv_reg_rden                                                                                                                                                                                                                                                          | design_1_i/trigger_logic_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                   |               15 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1_n_0                                                                                                                         |                5 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/ip2bus_data[31]_i_1_n_0                                                                                                                                      |               10 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data[0]_i_1_n_0                                                                                                               |               15 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                               |               11 |             32 |
|  design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                              |               10 |             32 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FCS_CHECK/CALC[24]_i_1_n_0                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/FCS_CHECK_i_1_n_0                                                                                                                                                             |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |               25 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[10]                                                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[11]                                                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/real_time_clock_v1_0_S00_AXI_0/U0/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/real_time_clock_v1_0_S00_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                                      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |               10 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE[6]                                                                                                                                                                                                                                     | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_6_out                                                                                                                                                                          |                6 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_rst                                                                                                                                                                     |                6 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/axi_str_txd_tdata_dly1[31]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_1_n_0                                                                                     |                9 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[509]_i_1_n_0                                                                                     |               10 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_39                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result[0]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Start_Div                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                      |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I_i_1_n_0                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[33]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                         |                                                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                         |               14 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_39                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                          |               11 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_39                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/result_reset                                                                                                                                                                            |               11 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               14 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |               15 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                      |               11 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                             |               12 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/S_AXI_RVALID[0]                                                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_47                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R                                                                                                                                                                           |                9 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_1_n_0                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Start_Div                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                6 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |               32 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[1]                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i[31]_i_1_n_0                                                                                                                            |               17 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/Irq                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/p_18_out                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[33]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0                                                                                                                                             |               13 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0                                                                                                                                             |                8 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/p_85_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass[0]_i_1_n_0                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[33]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rst_rvalid_re                                                                                                                                                                       |               18 |             32 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/reset_Q                                                                                                                                                            |                9 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[36]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr[29]_i_1_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               16 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr[29]_i_1_n_0                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               13 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[36]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_2_n_0                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                        |                5 |             33 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                       |                8 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               13 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               11 |             33 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_3_out[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[149]_i_1_n_0                                                                                                | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.desc_fetch_req_i_1_n_0                                                                                         |                8 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_wren3_out                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                5 |             33 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg[31]_i_1_n_0                                                                                                               |                9 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                         |                5 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                              |                7 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                                          |                5 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                                          |                9 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_39                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                7 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                                                                                                                   |               10 |             34 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[36]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |                8 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_cntr_r[16]_i_1_n_0                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |                8 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[36]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |               12 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Done_Early                                                                                                                               |               11 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                        |                6 |             35 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN                                                                                                                    | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXD                                                                                                                                                                                                |               10 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                                | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXD                                                                                                                                                                                                |                6 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_47                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit_i_1_n_0                                                                                                                                               |               13 |             36 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                         |                8 |             36 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[35]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                         |                7 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/S_READY                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               11 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[37]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |                8 |             36 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[35]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                         |               11 |             36 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                         |                9 |             36 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[37]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                         |                9 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                   | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |               10 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[37]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                         |               12 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |               13 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                               | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                 |               12 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                                                          | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                            |               15 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/S_READY                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               12 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                              | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                              |               14 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i[37]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                         |               10 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[37]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               12 |             37 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AID_q[2]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                         |               16 |             39 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |               10 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |               10 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset                                                                                                                                                         |               13 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                    | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                        |               10 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AID_q[2]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                         |               13 |             40 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               17 |             40 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                8 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                     |                8 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                     |                8 |             41 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                                                  |                                                                                                                                                                                                                                                                         |               11 |             42 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                                                |                                                                                                                                                                                                                                                                         |               12 |             43 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info[write_miss]                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               14 |             46 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               |                                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |               16 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[445]_i_1_n_0                                                                                     |               12 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                                  |                                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10[15]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |               13 |             48 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            | design_1_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            | design_1_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                               |                                                                                                                                                                                                                                                                         |                6 |             48 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |               15 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                7 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                         |               12 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |               12 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[62]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |               18 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                         |               17 |             49 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                           | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |               13 |             50 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |               27 |             50 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |               26 |             54 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IF_PC_Write                                                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               15 |             54 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/reset_rq                                                                                                                                         |               10 |             58 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/p_50_out                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               17 |             60 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                            |               29 |             60 |
|  design_1_i/mdm_1/U0/DRCK                                                                    | design_1_i/mdm_1/U0/JTAG_CAPTURE                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               18 |             61 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[16]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                         |               25 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                       |               14 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               19 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                           |                                                                                                                                                                                                                                                                         |               19 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/data_bytes_r1_n_98                                                                                      |               28 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                            |                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               28 |             66 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_run_stop_d1_i_1_n_0                                                                                                                                    |               18 |             66 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                                      |               23 |             68 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Read_Req                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               20 |             69 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |                9 |             72 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               18 |             72 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/cmd_stat_rst_int                                                                                                                                                           |               31 |             73 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI                                                                                                                                                                                                        |               13 |             76 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RESET2AXI_STR_RXS                                                                                                                                                                                                |               29 |             78 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/O                                                                                                                                                                       |                                                                                                                                                                                                                                                                         |               11 |             79 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               21 |             81 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_buf/U0/AxiReset                                                                                                                                                                                                                        |               24 |             85 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     |                                                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     |                                                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                     |                                                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                                                      |                                                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_valid_array[1][0]_i_1_n_0                                                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |               18 |             89 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                       | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1[90]_i_1_n_0                                                                                                                                            |               30 |             91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                      | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2[90]_i_1_n_0                                                                                                                                            |               29 |             91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new[90]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1[90]_i_1_n_0                                                                                                                                            |               28 |             91 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new[90]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2[90]_i_1_n_0                                                                                                                                            |               28 |             91 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               25 |             93 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                       |               38 |             93 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |               40 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                               |                                                                                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/clk_wiz_0/U0/clk_out1                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/real_time_clock_v1_0_S00_AXI_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                        |               29 |            103 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                                                                 | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |               34 |            110 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                           |                                                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Write_Req_Granted                                                                                                                                                            |                                                                                                                                                                                                                                                                         |               23 |            117 |
|  design_1_i/mdm_1/U0/DRCK                                                                    |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               37 |            117 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                               | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |               32 |            121 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1                                                                                                                                                           |               40 |            124 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/wea                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               32 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/sync_rst1                                                                                                                                          |               45 |            156 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         | design_1_i/trigger_logic_AXI_0/U0/reset_counters                                                                                                                                                                                                                        |               63 |            208 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_47                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               77 |            223 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               87 |            225 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_2_n_0                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                     |               69 |            240 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/LO                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |               83 |            260 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                          |              139 |            347 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/rx_clk      |                                                                                                                                                                                                                                                                                                         | design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1                                                                                                                                                           |              104 |            458 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |              132 |            513 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |              113 |            516 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                         |                                                                                                                                                                                                                                                                         |              192 |            517 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                                         |                                                                                                                                                                                                                                                                         |              136 |            517 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                                                                           |              241 |            565 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready                                                                                                                                                                                            |                                                                                                                                                                                                                                                                         |              188 |            576 |
|  design_1_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clk_out1   |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |              165 |            655 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we                                                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               86 |            688 |
|  design_1_i/clk_wiz_0/U0/clk_out2                                                            |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |              185 |            702 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                               |                                                                                                                                                                                                                                                                         |               96 |            768 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                              |                                                                                                                                                                                                                                                                         |              269 |           1088 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |              431 |           1264 |
|  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk           |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |             1710 |           5260 |
+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


