hdl_lib_name = ip_stratixiv_mult	
hdl_library_clause_name = ip_stratixiv_mult_lib
hdl_lib_uses_synth = common_pkg
hdl_lib_uses_sim = 
hdl_lib_technology = ip_stratixiv

synth_files =
    ip_stratixiv_mult.vhd
    ip_stratixiv_mult_rtl.vhd
    ip_stratixiv_complex_mult.vhd
    ip_stratixiv_complex_mult_rtl.vhd
    ip_stratixiv_mult_add2_rtl.vhd
    ip_stratixiv_mult_add4_rtl.vhd
    
test_bench_files =


[modelsim_project_file]


[quartus_project_file]

