0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/lenovo/Desktop/fpga/fpga/project_3bit/project_3bit.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v,1604222746,verilog,,C:/Users/lenovo/Desktop/fpga/fpga/project_3bit/project_3bit.srcs/sim_1/new/top_tb.v,,glbl;top,,,,,,,,
C:/Users/lenovo/Desktop/fpga/fpga/project_3bit/project_3bit.srcs/sim_1/new/top_tb.v,1604222495,verilog,,,,top_tb,,,,,,,,
