// Seed: 377385127
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input id_7,
    output wor id_8,
    output logic id_9,
    output logic id_10,
    output id_11,
    input logic id_12
    , id_13
);
  assign id_11 = 1;
  type_21(
      id_10, id_2 | 1, 1'b0 - id_7
  );
  assign id_8[1 : 1] = 1;
  logic id_14;
endmodule
