// Seed: 1717590430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(*) #1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    output logic id_0,
    output wire id_1,
    input tri _id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    output tri1 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri0 id_9,
    output tri0 id_10
);
  assign id_0 = id_5 ? 1'b0 : id_4;
  wire [-1  ===  id_2 : 1] id_12;
  wire id_13;
  logic [-1 : -1] id_14;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12
  );
  initial id_0 = 1 + 1;
endmodule
