;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit GLBCluster : 
  module InActSRAMCommon : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<4>[486] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<4> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<4> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 165:36]
    wire _T_3 : UInt<1> @[GLBCluster.scala 166:41]
    wire _T_4 : UInt<1> @[GLBCluster.scala 167:35]
    wire _T_5 : UInt<1> @[GLBCluster.scala 168:34]
    reg _T_6 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[GLBCluster.scala 169:39]
    wire _T_7 : UInt<4> @[GLBCluster.scala 173:33]
    wire _T_8 : UInt<1> @[GLBCluster.scala 174:32]
    wire _T_9 : UInt<1> @[GLBCluster.scala 176:38]
    wire _T_10 : UInt<1> @[GLBCluster.scala 177:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 179:15]
    io.ctrlPath.done <= _T_8 @[GLBCluster.scala 180:20]
    node _T_11 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 181:16]
    node _T_12 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 181:32]
    node _T_13 = or(_T_11, _T_12) @[GLBCluster.scala 181:29]
    node _T_14 = and(_T_13, io.ctrlPath.doEn) @[GLBCluster.scala 181:44]
    doEnWire <= _T_14 @[GLBCluster.scala 181:12]
    node _T_15 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 182:21]
    _T_7 <= _T_15 @[GLBCluster.scala 182:15]
    when doIdxIncWire : @[GLBCluster.scala 184:23]
      node _T_16 = add(_T_6, UInt<1>("h01")) @[GLBCluster.scala 185:26]
      node _T_17 = tail(_T_16, 1) @[GLBCluster.scala 185:26]
      _T_6 <= _T_17 @[GLBCluster.scala 185:14]
      skip @[GLBCluster.scala 184:23]
    when _T_10 : @[GLBCluster.scala 187:18]
      _T_6 <= UInt<1>("h00") @[GLBCluster.scala 188:14]
      skip @[GLBCluster.scala 187:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 147:17]
    node _T_18 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_18 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_19 = theSRAM[_T_6], clock
      _T_19 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_21 = and(doEnWire, _T_20) @[GLBCluster.scala 135:53]
    node _T_22 = mux(writeOrRead, UInt<1>("h00"), _T_21) @[GLBCluster.scala 135:21]
    nextValid <= _T_22 @[GLBCluster.scala 135:15]
    node _T_23 = and(nextValid, io.dataPath.outIOs.data.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_23 @[GLBCluster.scala 136:18]
    node _T_24 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_25 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_26 = or(writeOrRead, _T_25) @[GLBCluster.scala 139:53]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_28 = mux(_T_26, waitForRead, _T_27) @[GLBCluster.scala 139:40]
    node _T_29 = mux(_T_24, _T_28, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_29 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_30 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_30 @[GLBCluster.scala 141:16]
    node _T_31 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_32 = and(doReadWire, _T_31) @[GLBCluster.scala 142:51]
    wire _T_33 : UInt @[GLBCluster.scala 142:32]
    _T_33 is invalid @[GLBCluster.scala 142:32]
    when _T_32 : @[GLBCluster.scala 142:32]
      _T_33 <= _T_6 @[GLBCluster.scala 142:32]
      node _T_34 = or(_T_33, UInt<9>("h00")) @[GLBCluster.scala 142:32]
      node _T_35 = bits(_T_34, 8, 0) @[GLBCluster.scala 142:32]
      read mport _T_36 = theSRAM[_T_35], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_36 @[GLBCluster.scala 142:17]
    node _T_37 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.data.bits <= _T_37 @[GLBCluster.scala 143:20]
    reg _T_38 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 196:34]
    wire _T_39 : UInt<1> @[GLBCluster.scala 197:34]
    node _T_40 = eq(_T_7, UInt<1>("h00")) @[GLBCluster.scala 198:31]
    _T_39 <= _T_40 @[GLBCluster.scala 198:16]
    node _T_41 = and(_T_39, waitForRead) @[GLBCluster.scala 199:65]
    node _T_42 = mux(writeOrRead, _T_39, _T_41) @[GLBCluster.scala 199:24]
    _T_2 <= _T_42 @[GLBCluster.scala 199:18]
    node _T_43 = and(_T_2, doEnWire) @[GLBCluster.scala 200:41]
    _T_3 <= _T_43 @[GLBCluster.scala 200:23]
    node _T_44 = eq(UInt<2>("h00"), _T_38) @[Conditional.scala 37:30]
    when _T_44 : @[Conditional.scala 40:58]
      doDoneReg <= UInt<1>("h00") @[GLBCluster.scala 203:17]
      when _T_3 : @[GLBCluster.scala 204:34]
        _T_38 <= UInt<2>("h01") @[GLBCluster.scala 205:19]
        skip @[GLBCluster.scala 204:34]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_45 = eq(UInt<2>("h01"), _T_38) @[Conditional.scala 37:30]
      when _T_45 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 209:34]
          _T_38 <= UInt<2>("h02") @[GLBCluster.scala 210:19]
          skip @[GLBCluster.scala 209:34]
        else : @[GLBCluster.scala 211:20]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 212:19]
          skip @[GLBCluster.scala 211:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_46 = eq(UInt<2>("h02"), _T_38) @[Conditional.scala 37:30]
        when _T_46 : @[Conditional.scala 39:67]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 216:17]
          skip @[Conditional.scala 39:67]
    node _T_47 = eq(_T_38, UInt<2>("h02")) @[GLBCluster.scala 219:33]
    _T_9 <= _T_47 @[GLBCluster.scala 219:20]
    node _T_48 = eq(_T_38, UInt<2>("h01")) @[GLBCluster.scala 220:29]
    _T_5 <= _T_48 @[GLBCluster.scala 220:16]
    _T_4 <= _T_9 @[GLBCluster.scala 221:17]
    node _T_49 = mux(writeOrRead, _T_4, _T_5) @[GLBCluster.scala 222:20]
    _T_8 <= _T_49 @[GLBCluster.scala 222:14]
    doDoneReg <= _T_8 @[GLBCluster.scala 223:13]
    _T_10 <= _T_9 @[GLBCluster.scala 224:11]
    io.debugIO.idx <= _T_6 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.currentData <= _T_7 @[GLBCluster.scala 228:28]
    io.debugIO.meetOneZero <= _T_5 @[GLBCluster.scala 229:28]
    io.debugIO.theState <= _T_38 @[GLBCluster.scala 230:25]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 231:25]
    
  module InActSRAMCommon_1 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<12>[862] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<12> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<12> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 165:36]
    wire _T_3 : UInt<1> @[GLBCluster.scala 166:41]
    wire _T_4 : UInt<1> @[GLBCluster.scala 167:35]
    wire _T_5 : UInt<1> @[GLBCluster.scala 168:34]
    reg _T_6 : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[GLBCluster.scala 169:39]
    wire _T_7 : UInt<12> @[GLBCluster.scala 173:33]
    wire _T_8 : UInt<1> @[GLBCluster.scala 174:32]
    wire _T_9 : UInt<1> @[GLBCluster.scala 176:38]
    wire _T_10 : UInt<1> @[GLBCluster.scala 177:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 179:15]
    io.ctrlPath.done <= _T_8 @[GLBCluster.scala 180:20]
    node _T_11 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 181:16]
    node _T_12 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 181:32]
    node _T_13 = or(_T_11, _T_12) @[GLBCluster.scala 181:29]
    node _T_14 = and(_T_13, io.ctrlPath.doEn) @[GLBCluster.scala 181:44]
    doEnWire <= _T_14 @[GLBCluster.scala 181:12]
    node _T_15 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 182:21]
    _T_7 <= _T_15 @[GLBCluster.scala 182:15]
    when doIdxIncWire : @[GLBCluster.scala 184:23]
      node _T_16 = add(_T_6, UInt<1>("h01")) @[GLBCluster.scala 185:26]
      node _T_17 = tail(_T_16, 1) @[GLBCluster.scala 185:26]
      _T_6 <= _T_17 @[GLBCluster.scala 185:14]
      skip @[GLBCluster.scala 184:23]
    when _T_10 : @[GLBCluster.scala 187:18]
      _T_6 <= UInt<1>("h00") @[GLBCluster.scala 188:14]
      skip @[GLBCluster.scala 187:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 147:17]
    node _T_18 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_18 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_19 = theSRAM[_T_6], clock
      _T_19 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_21 = and(doEnWire, _T_20) @[GLBCluster.scala 135:53]
    node _T_22 = mux(writeOrRead, UInt<1>("h00"), _T_21) @[GLBCluster.scala 135:21]
    nextValid <= _T_22 @[GLBCluster.scala 135:15]
    node _T_23 = and(nextValid, io.dataPath.outIOs.data.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_23 @[GLBCluster.scala 136:18]
    node _T_24 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_25 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_26 = or(writeOrRead, _T_25) @[GLBCluster.scala 139:53]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_28 = mux(_T_26, waitForRead, _T_27) @[GLBCluster.scala 139:40]
    node _T_29 = mux(_T_24, _T_28, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_29 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_30 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_30 @[GLBCluster.scala 141:16]
    node _T_31 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_32 = and(doReadWire, _T_31) @[GLBCluster.scala 142:51]
    wire _T_33 : UInt @[GLBCluster.scala 142:32]
    _T_33 is invalid @[GLBCluster.scala 142:32]
    when _T_32 : @[GLBCluster.scala 142:32]
      _T_33 <= _T_6 @[GLBCluster.scala 142:32]
      node _T_34 = or(_T_33, UInt<10>("h00")) @[GLBCluster.scala 142:32]
      node _T_35 = bits(_T_34, 9, 0) @[GLBCluster.scala 142:32]
      read mport _T_36 = theSRAM[_T_35], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_36 @[GLBCluster.scala 142:17]
    node _T_37 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.data.bits <= _T_37 @[GLBCluster.scala 143:20]
    reg _T_38 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 196:34]
    wire _T_39 : UInt<1> @[GLBCluster.scala 197:34]
    node _T_40 = eq(_T_7, UInt<1>("h00")) @[GLBCluster.scala 198:31]
    _T_39 <= _T_40 @[GLBCluster.scala 198:16]
    node _T_41 = and(_T_39, waitForRead) @[GLBCluster.scala 199:65]
    node _T_42 = mux(writeOrRead, _T_39, _T_41) @[GLBCluster.scala 199:24]
    _T_2 <= _T_42 @[GLBCluster.scala 199:18]
    node _T_43 = and(_T_2, doEnWire) @[GLBCluster.scala 200:41]
    _T_3 <= _T_43 @[GLBCluster.scala 200:23]
    node _T_44 = eq(UInt<2>("h00"), _T_38) @[Conditional.scala 37:30]
    when _T_44 : @[Conditional.scala 40:58]
      doDoneReg <= UInt<1>("h00") @[GLBCluster.scala 203:17]
      when _T_3 : @[GLBCluster.scala 204:34]
        _T_38 <= UInt<2>("h01") @[GLBCluster.scala 205:19]
        skip @[GLBCluster.scala 204:34]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_45 = eq(UInt<2>("h01"), _T_38) @[Conditional.scala 37:30]
      when _T_45 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 209:34]
          _T_38 <= UInt<2>("h02") @[GLBCluster.scala 210:19]
          skip @[GLBCluster.scala 209:34]
        else : @[GLBCluster.scala 211:20]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 212:19]
          skip @[GLBCluster.scala 211:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_46 = eq(UInt<2>("h02"), _T_38) @[Conditional.scala 37:30]
        when _T_46 : @[Conditional.scala 39:67]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 216:17]
          skip @[Conditional.scala 39:67]
    node _T_47 = eq(_T_38, UInt<2>("h02")) @[GLBCluster.scala 219:33]
    _T_9 <= _T_47 @[GLBCluster.scala 219:20]
    node _T_48 = eq(_T_38, UInt<2>("h01")) @[GLBCluster.scala 220:29]
    _T_5 <= _T_48 @[GLBCluster.scala 220:16]
    _T_4 <= _T_9 @[GLBCluster.scala 221:17]
    node _T_49 = mux(writeOrRead, _T_4, _T_5) @[GLBCluster.scala 222:20]
    _T_8 <= _T_49 @[GLBCluster.scala 222:14]
    doDoneReg <= _T_8 @[GLBCluster.scala 223:13]
    _T_10 <= _T_9 @[GLBCluster.scala 224:11]
    io.debugIO.idx <= _T_6 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.currentData <= _T_7 @[GLBCluster.scala 228:28]
    io.debugIO.meetOneZero <= _T_5 @[GLBCluster.scala 229:28]
    io.debugIO.theState <= _T_38 @[GLBCluster.scala 230:25]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 231:25]
    
  module InActSRAMBank : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, outIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {theState : UInt<2>, adrDebug : {commonDebug : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}, dataDebug : {commonDebug : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}}}
    
    inst adrSRAM of InActSRAMCommon @[GLBCluster.scala 239:31]
    adrSRAM.clock <= clock
    adrSRAM.reset <= reset
    inst dataSRAM of InActSRAMCommon_1 @[GLBCluster.scala 241:32]
    dataSRAM.clock <= clock
    dataSRAM.reset <= reset
    wire _T : UInt<1> @[GLBCluster.scala 243:34]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 245:35]
    wire _T_2 : UInt<1> @[GLBCluster.scala 246:38]
    wire _T_3 : UInt<1> @[GLBCluster.scala 247:33]
    wire _T_4 : UInt<1> @[GLBCluster.scala 248:34]
    node _T_5 = eq(_T_1, UInt<2>("h01")) @[GLBCluster.scala 249:34]
    _T_2 <= _T_5 @[GLBCluster.scala 249:20]
    _T_3 <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 250:15]
    _T_4 <= dataSRAM.io.ctrlPath.done @[GLBCluster.scala 251:16]
    node _T_6 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 252:63]
    node _T_7 = or(_T_2, _T_6) @[GLBCluster.scala 252:48]
    adrSRAM.io.ctrlPath.doEn <= _T_7 @[GLBCluster.scala 252:28]
    node _T_8 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 253:64]
    node _T_9 = or(_T_2, _T_8) @[GLBCluster.scala 253:49]
    dataSRAM.io.ctrlPath.doEn <= _T_9 @[GLBCluster.scala 253:29]
    node _T_10 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 254:32]
    node _T_11 = and(_T_10, _T_4) @[GLBCluster.scala 254:51]
    node _T_12 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 254:84]
    node _T_13 = and(_T_12, _T_3) @[GLBCluster.scala 254:102]
    node _T_14 = or(_T_11, _T_13) @[GLBCluster.scala 254:68]
    _T <= _T_14 @[GLBCluster.scala 254:16]
    node _T_15 = eq(UInt<2>("h00"), _T_1) @[Conditional.scala 37:30]
    when _T_15 : @[Conditional.scala 40:58]
      when io.ctrlPath.doEn : @[GLBCluster.scala 257:31]
        _T_1 <= UInt<2>("h01") @[GLBCluster.scala 258:20]
        skip @[GLBCluster.scala 257:31]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_16 = eq(UInt<2>("h01"), _T_1) @[Conditional.scala 37:30]
      when _T_16 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 262:26]
          _T_1 <= UInt<2>("h03") @[GLBCluster.scala 263:20]
          skip @[GLBCluster.scala 262:26]
        else : @[GLBCluster.scala 264:34]
          when _T_4 : @[GLBCluster.scala 264:34]
            _T_1 <= UInt<2>("h02") @[GLBCluster.scala 265:20]
            skip @[GLBCluster.scala 264:34]
          else : @[GLBCluster.scala 266:20]
            _T_1 <= UInt<2>("h01") @[GLBCluster.scala 267:20]
            skip @[GLBCluster.scala 266:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_17 = eq(UInt<2>("h03"), _T_1) @[Conditional.scala 37:30]
        when _T_17 : @[Conditional.scala 39:67]
          when _T_4 : @[GLBCluster.scala 271:27]
            _T_1 <= UInt<2>("h00") @[GLBCluster.scala 272:20]
            skip @[GLBCluster.scala 271:27]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_18 = eq(UInt<2>("h02"), _T_1) @[Conditional.scala 37:30]
          when _T_18 : @[Conditional.scala 39:67]
            when _T_3 : @[GLBCluster.scala 276:26]
              _T_1 <= UInt<2>("h00") @[GLBCluster.scala 277:20]
              skip @[GLBCluster.scala 276:26]
            skip @[Conditional.scala 39:67]
    adrSRAM.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.adrIOs.data.bits @[GLBCluster.scala 282:29]
    adrSRAM.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.adrIOs.data.valid @[GLBCluster.scala 282:29]
    io.dataPath.inIOs.adrIOs.data.ready <= adrSRAM.io.dataPath.inIOs.data.ready @[GLBCluster.scala 282:29]
    io.dataPath.outIOs.adrIOs.data.bits <= adrSRAM.io.dataPath.outIOs.data.bits @[GLBCluster.scala 283:30]
    io.dataPath.outIOs.adrIOs.data.valid <= adrSRAM.io.dataPath.outIOs.data.valid @[GLBCluster.scala 283:30]
    adrSRAM.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.adrIOs.data.ready @[GLBCluster.scala 283:30]
    dataSRAM.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.dataIOs.data.bits @[GLBCluster.scala 284:30]
    dataSRAM.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.dataIOs.data.valid @[GLBCluster.scala 284:30]
    io.dataPath.inIOs.dataIOs.data.ready <= dataSRAM.io.dataPath.inIOs.data.ready @[GLBCluster.scala 284:30]
    io.dataPath.outIOs.dataIOs.data.bits <= dataSRAM.io.dataPath.outIOs.data.bits @[GLBCluster.scala 285:31]
    io.dataPath.outIOs.dataIOs.data.valid <= dataSRAM.io.dataPath.outIOs.data.valid @[GLBCluster.scala 285:31]
    dataSRAM.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.dataIOs.data.ready @[GLBCluster.scala 285:31]
    io.ctrlPath.done <= _T @[GLBCluster.scala 287:20]
    adrSRAM.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 289:19]
    dataSRAM.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 289:19]
    io.debugIO.theState <= _T_1 @[GLBCluster.scala 292:25]
    io.debugIO.adrDebug.subDone <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 294:21]
    io.debugIO.adrDebug.commonDebug.doReadWire <= adrSRAM.io.debugIO.doReadWire @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.waitForRead <= adrSRAM.io.debugIO.waitForRead @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.theState <= adrSRAM.io.debugIO.theState @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.meetOneZero <= adrSRAM.io.debugIO.meetOneZero @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.currentData <= adrSRAM.io.debugIO.currentData @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idxCount <= adrSRAM.io.debugIO.idxCount @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idxInc <= adrSRAM.io.debugIO.idxInc @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idx <= adrSRAM.io.debugIO.idx @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.subDone <= dataSRAM.io.ctrlPath.done @[GLBCluster.scala 294:21]
    io.debugIO.dataDebug.commonDebug.doReadWire <= dataSRAM.io.debugIO.doReadWire @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.waitForRead <= dataSRAM.io.debugIO.waitForRead @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.theState <= dataSRAM.io.debugIO.theState @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.meetOneZero <= dataSRAM.io.debugIO.meetOneZero @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.currentData <= dataSRAM.io.debugIO.currentData @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idxCount <= dataSRAM.io.debugIO.idxCount @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idxInc <= dataSRAM.io.debugIO.idxInc @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idx <= dataSRAM.io.debugIO.idx @[GLBCluster.scala 295:25]
    
  module InActSRAMCommon_2 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<4>[486] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<4> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<4> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 165:36]
    wire _T_3 : UInt<1> @[GLBCluster.scala 166:41]
    wire _T_4 : UInt<1> @[GLBCluster.scala 167:35]
    wire _T_5 : UInt<1> @[GLBCluster.scala 168:34]
    reg _T_6 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[GLBCluster.scala 169:39]
    wire _T_7 : UInt<4> @[GLBCluster.scala 173:33]
    wire _T_8 : UInt<1> @[GLBCluster.scala 174:32]
    wire _T_9 : UInt<1> @[GLBCluster.scala 176:38]
    wire _T_10 : UInt<1> @[GLBCluster.scala 177:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 179:15]
    io.ctrlPath.done <= _T_8 @[GLBCluster.scala 180:20]
    node _T_11 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 181:16]
    node _T_12 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 181:32]
    node _T_13 = or(_T_11, _T_12) @[GLBCluster.scala 181:29]
    node _T_14 = and(_T_13, io.ctrlPath.doEn) @[GLBCluster.scala 181:44]
    doEnWire <= _T_14 @[GLBCluster.scala 181:12]
    node _T_15 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 182:21]
    _T_7 <= _T_15 @[GLBCluster.scala 182:15]
    when doIdxIncWire : @[GLBCluster.scala 184:23]
      node _T_16 = add(_T_6, UInt<1>("h01")) @[GLBCluster.scala 185:26]
      node _T_17 = tail(_T_16, 1) @[GLBCluster.scala 185:26]
      _T_6 <= _T_17 @[GLBCluster.scala 185:14]
      skip @[GLBCluster.scala 184:23]
    when _T_10 : @[GLBCluster.scala 187:18]
      _T_6 <= UInt<1>("h00") @[GLBCluster.scala 188:14]
      skip @[GLBCluster.scala 187:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 147:17]
    node _T_18 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_18 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_19 = theSRAM[_T_6], clock
      _T_19 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_21 = and(doEnWire, _T_20) @[GLBCluster.scala 135:53]
    node _T_22 = mux(writeOrRead, UInt<1>("h00"), _T_21) @[GLBCluster.scala 135:21]
    nextValid <= _T_22 @[GLBCluster.scala 135:15]
    node _T_23 = and(nextValid, io.dataPath.outIOs.data.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_23 @[GLBCluster.scala 136:18]
    node _T_24 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_25 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_26 = or(writeOrRead, _T_25) @[GLBCluster.scala 139:53]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_28 = mux(_T_26, waitForRead, _T_27) @[GLBCluster.scala 139:40]
    node _T_29 = mux(_T_24, _T_28, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_29 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_30 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_30 @[GLBCluster.scala 141:16]
    node _T_31 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_32 = and(doReadWire, _T_31) @[GLBCluster.scala 142:51]
    wire _T_33 : UInt @[GLBCluster.scala 142:32]
    _T_33 is invalid @[GLBCluster.scala 142:32]
    when _T_32 : @[GLBCluster.scala 142:32]
      _T_33 <= _T_6 @[GLBCluster.scala 142:32]
      node _T_34 = or(_T_33, UInt<9>("h00")) @[GLBCluster.scala 142:32]
      node _T_35 = bits(_T_34, 8, 0) @[GLBCluster.scala 142:32]
      read mport _T_36 = theSRAM[_T_35], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_36 @[GLBCluster.scala 142:17]
    node _T_37 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.data.bits <= _T_37 @[GLBCluster.scala 143:20]
    reg _T_38 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 196:34]
    wire _T_39 : UInt<1> @[GLBCluster.scala 197:34]
    node _T_40 = eq(_T_7, UInt<1>("h00")) @[GLBCluster.scala 198:31]
    _T_39 <= _T_40 @[GLBCluster.scala 198:16]
    node _T_41 = and(_T_39, waitForRead) @[GLBCluster.scala 199:65]
    node _T_42 = mux(writeOrRead, _T_39, _T_41) @[GLBCluster.scala 199:24]
    _T_2 <= _T_42 @[GLBCluster.scala 199:18]
    node _T_43 = and(_T_2, doEnWire) @[GLBCluster.scala 200:41]
    _T_3 <= _T_43 @[GLBCluster.scala 200:23]
    node _T_44 = eq(UInt<2>("h00"), _T_38) @[Conditional.scala 37:30]
    when _T_44 : @[Conditional.scala 40:58]
      doDoneReg <= UInt<1>("h00") @[GLBCluster.scala 203:17]
      when _T_3 : @[GLBCluster.scala 204:34]
        _T_38 <= UInt<2>("h01") @[GLBCluster.scala 205:19]
        skip @[GLBCluster.scala 204:34]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_45 = eq(UInt<2>("h01"), _T_38) @[Conditional.scala 37:30]
      when _T_45 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 209:34]
          _T_38 <= UInt<2>("h02") @[GLBCluster.scala 210:19]
          skip @[GLBCluster.scala 209:34]
        else : @[GLBCluster.scala 211:20]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 212:19]
          skip @[GLBCluster.scala 211:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_46 = eq(UInt<2>("h02"), _T_38) @[Conditional.scala 37:30]
        when _T_46 : @[Conditional.scala 39:67]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 216:17]
          skip @[Conditional.scala 39:67]
    node _T_47 = eq(_T_38, UInt<2>("h02")) @[GLBCluster.scala 219:33]
    _T_9 <= _T_47 @[GLBCluster.scala 219:20]
    node _T_48 = eq(_T_38, UInt<2>("h01")) @[GLBCluster.scala 220:29]
    _T_5 <= _T_48 @[GLBCluster.scala 220:16]
    _T_4 <= _T_9 @[GLBCluster.scala 221:17]
    node _T_49 = mux(writeOrRead, _T_4, _T_5) @[GLBCluster.scala 222:20]
    _T_8 <= _T_49 @[GLBCluster.scala 222:14]
    doDoneReg <= _T_8 @[GLBCluster.scala 223:13]
    _T_10 <= _T_9 @[GLBCluster.scala 224:11]
    io.debugIO.idx <= _T_6 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.currentData <= _T_7 @[GLBCluster.scala 228:28]
    io.debugIO.meetOneZero <= _T_5 @[GLBCluster.scala 229:28]
    io.debugIO.theState <= _T_38 @[GLBCluster.scala 230:25]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 231:25]
    
  module InActSRAMCommon_3 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<12>[862] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<12> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<12> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 165:36]
    wire _T_3 : UInt<1> @[GLBCluster.scala 166:41]
    wire _T_4 : UInt<1> @[GLBCluster.scala 167:35]
    wire _T_5 : UInt<1> @[GLBCluster.scala 168:34]
    reg _T_6 : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[GLBCluster.scala 169:39]
    wire _T_7 : UInt<12> @[GLBCluster.scala 173:33]
    wire _T_8 : UInt<1> @[GLBCluster.scala 174:32]
    wire _T_9 : UInt<1> @[GLBCluster.scala 176:38]
    wire _T_10 : UInt<1> @[GLBCluster.scala 177:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 179:15]
    io.ctrlPath.done <= _T_8 @[GLBCluster.scala 180:20]
    node _T_11 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 181:16]
    node _T_12 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 181:32]
    node _T_13 = or(_T_11, _T_12) @[GLBCluster.scala 181:29]
    node _T_14 = and(_T_13, io.ctrlPath.doEn) @[GLBCluster.scala 181:44]
    doEnWire <= _T_14 @[GLBCluster.scala 181:12]
    node _T_15 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 182:21]
    _T_7 <= _T_15 @[GLBCluster.scala 182:15]
    when doIdxIncWire : @[GLBCluster.scala 184:23]
      node _T_16 = add(_T_6, UInt<1>("h01")) @[GLBCluster.scala 185:26]
      node _T_17 = tail(_T_16, 1) @[GLBCluster.scala 185:26]
      _T_6 <= _T_17 @[GLBCluster.scala 185:14]
      skip @[GLBCluster.scala 184:23]
    when _T_10 : @[GLBCluster.scala 187:18]
      _T_6 <= UInt<1>("h00") @[GLBCluster.scala 188:14]
      skip @[GLBCluster.scala 187:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 147:17]
    node _T_18 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_18 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_19 = theSRAM[_T_6], clock
      _T_19 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_21 = and(doEnWire, _T_20) @[GLBCluster.scala 135:53]
    node _T_22 = mux(writeOrRead, UInt<1>("h00"), _T_21) @[GLBCluster.scala 135:21]
    nextValid <= _T_22 @[GLBCluster.scala 135:15]
    node _T_23 = and(nextValid, io.dataPath.outIOs.data.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_23 @[GLBCluster.scala 136:18]
    node _T_24 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_25 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_26 = or(writeOrRead, _T_25) @[GLBCluster.scala 139:53]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_28 = mux(_T_26, waitForRead, _T_27) @[GLBCluster.scala 139:40]
    node _T_29 = mux(_T_24, _T_28, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_29 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_30 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_30 @[GLBCluster.scala 141:16]
    node _T_31 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_32 = and(doReadWire, _T_31) @[GLBCluster.scala 142:51]
    wire _T_33 : UInt @[GLBCluster.scala 142:32]
    _T_33 is invalid @[GLBCluster.scala 142:32]
    when _T_32 : @[GLBCluster.scala 142:32]
      _T_33 <= _T_6 @[GLBCluster.scala 142:32]
      node _T_34 = or(_T_33, UInt<10>("h00")) @[GLBCluster.scala 142:32]
      node _T_35 = bits(_T_34, 9, 0) @[GLBCluster.scala 142:32]
      read mport _T_36 = theSRAM[_T_35], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_36 @[GLBCluster.scala 142:17]
    node _T_37 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.data.bits <= _T_37 @[GLBCluster.scala 143:20]
    reg _T_38 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 196:34]
    wire _T_39 : UInt<1> @[GLBCluster.scala 197:34]
    node _T_40 = eq(_T_7, UInt<1>("h00")) @[GLBCluster.scala 198:31]
    _T_39 <= _T_40 @[GLBCluster.scala 198:16]
    node _T_41 = and(_T_39, waitForRead) @[GLBCluster.scala 199:65]
    node _T_42 = mux(writeOrRead, _T_39, _T_41) @[GLBCluster.scala 199:24]
    _T_2 <= _T_42 @[GLBCluster.scala 199:18]
    node _T_43 = and(_T_2, doEnWire) @[GLBCluster.scala 200:41]
    _T_3 <= _T_43 @[GLBCluster.scala 200:23]
    node _T_44 = eq(UInt<2>("h00"), _T_38) @[Conditional.scala 37:30]
    when _T_44 : @[Conditional.scala 40:58]
      doDoneReg <= UInt<1>("h00") @[GLBCluster.scala 203:17]
      when _T_3 : @[GLBCluster.scala 204:34]
        _T_38 <= UInt<2>("h01") @[GLBCluster.scala 205:19]
        skip @[GLBCluster.scala 204:34]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_45 = eq(UInt<2>("h01"), _T_38) @[Conditional.scala 37:30]
      when _T_45 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 209:34]
          _T_38 <= UInt<2>("h02") @[GLBCluster.scala 210:19]
          skip @[GLBCluster.scala 209:34]
        else : @[GLBCluster.scala 211:20]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 212:19]
          skip @[GLBCluster.scala 211:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_46 = eq(UInt<2>("h02"), _T_38) @[Conditional.scala 37:30]
        when _T_46 : @[Conditional.scala 39:67]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 216:17]
          skip @[Conditional.scala 39:67]
    node _T_47 = eq(_T_38, UInt<2>("h02")) @[GLBCluster.scala 219:33]
    _T_9 <= _T_47 @[GLBCluster.scala 219:20]
    node _T_48 = eq(_T_38, UInt<2>("h01")) @[GLBCluster.scala 220:29]
    _T_5 <= _T_48 @[GLBCluster.scala 220:16]
    _T_4 <= _T_9 @[GLBCluster.scala 221:17]
    node _T_49 = mux(writeOrRead, _T_4, _T_5) @[GLBCluster.scala 222:20]
    _T_8 <= _T_49 @[GLBCluster.scala 222:14]
    doDoneReg <= _T_8 @[GLBCluster.scala 223:13]
    _T_10 <= _T_9 @[GLBCluster.scala 224:11]
    io.debugIO.idx <= _T_6 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.currentData <= _T_7 @[GLBCluster.scala 228:28]
    io.debugIO.meetOneZero <= _T_5 @[GLBCluster.scala 229:28]
    io.debugIO.theState <= _T_38 @[GLBCluster.scala 230:25]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 231:25]
    
  module InActSRAMBank_1 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, outIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {theState : UInt<2>, adrDebug : {commonDebug : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}, dataDebug : {commonDebug : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}}}
    
    inst adrSRAM of InActSRAMCommon_2 @[GLBCluster.scala 239:31]
    adrSRAM.clock <= clock
    adrSRAM.reset <= reset
    inst dataSRAM of InActSRAMCommon_3 @[GLBCluster.scala 241:32]
    dataSRAM.clock <= clock
    dataSRAM.reset <= reset
    wire _T : UInt<1> @[GLBCluster.scala 243:34]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 245:35]
    wire _T_2 : UInt<1> @[GLBCluster.scala 246:38]
    wire _T_3 : UInt<1> @[GLBCluster.scala 247:33]
    wire _T_4 : UInt<1> @[GLBCluster.scala 248:34]
    node _T_5 = eq(_T_1, UInt<2>("h01")) @[GLBCluster.scala 249:34]
    _T_2 <= _T_5 @[GLBCluster.scala 249:20]
    _T_3 <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 250:15]
    _T_4 <= dataSRAM.io.ctrlPath.done @[GLBCluster.scala 251:16]
    node _T_6 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 252:63]
    node _T_7 = or(_T_2, _T_6) @[GLBCluster.scala 252:48]
    adrSRAM.io.ctrlPath.doEn <= _T_7 @[GLBCluster.scala 252:28]
    node _T_8 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 253:64]
    node _T_9 = or(_T_2, _T_8) @[GLBCluster.scala 253:49]
    dataSRAM.io.ctrlPath.doEn <= _T_9 @[GLBCluster.scala 253:29]
    node _T_10 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 254:32]
    node _T_11 = and(_T_10, _T_4) @[GLBCluster.scala 254:51]
    node _T_12 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 254:84]
    node _T_13 = and(_T_12, _T_3) @[GLBCluster.scala 254:102]
    node _T_14 = or(_T_11, _T_13) @[GLBCluster.scala 254:68]
    _T <= _T_14 @[GLBCluster.scala 254:16]
    node _T_15 = eq(UInt<2>("h00"), _T_1) @[Conditional.scala 37:30]
    when _T_15 : @[Conditional.scala 40:58]
      when io.ctrlPath.doEn : @[GLBCluster.scala 257:31]
        _T_1 <= UInt<2>("h01") @[GLBCluster.scala 258:20]
        skip @[GLBCluster.scala 257:31]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_16 = eq(UInt<2>("h01"), _T_1) @[Conditional.scala 37:30]
      when _T_16 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 262:26]
          _T_1 <= UInt<2>("h03") @[GLBCluster.scala 263:20]
          skip @[GLBCluster.scala 262:26]
        else : @[GLBCluster.scala 264:34]
          when _T_4 : @[GLBCluster.scala 264:34]
            _T_1 <= UInt<2>("h02") @[GLBCluster.scala 265:20]
            skip @[GLBCluster.scala 264:34]
          else : @[GLBCluster.scala 266:20]
            _T_1 <= UInt<2>("h01") @[GLBCluster.scala 267:20]
            skip @[GLBCluster.scala 266:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_17 = eq(UInt<2>("h03"), _T_1) @[Conditional.scala 37:30]
        when _T_17 : @[Conditional.scala 39:67]
          when _T_4 : @[GLBCluster.scala 271:27]
            _T_1 <= UInt<2>("h00") @[GLBCluster.scala 272:20]
            skip @[GLBCluster.scala 271:27]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_18 = eq(UInt<2>("h02"), _T_1) @[Conditional.scala 37:30]
          when _T_18 : @[Conditional.scala 39:67]
            when _T_3 : @[GLBCluster.scala 276:26]
              _T_1 <= UInt<2>("h00") @[GLBCluster.scala 277:20]
              skip @[GLBCluster.scala 276:26]
            skip @[Conditional.scala 39:67]
    adrSRAM.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.adrIOs.data.bits @[GLBCluster.scala 282:29]
    adrSRAM.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.adrIOs.data.valid @[GLBCluster.scala 282:29]
    io.dataPath.inIOs.adrIOs.data.ready <= adrSRAM.io.dataPath.inIOs.data.ready @[GLBCluster.scala 282:29]
    io.dataPath.outIOs.adrIOs.data.bits <= adrSRAM.io.dataPath.outIOs.data.bits @[GLBCluster.scala 283:30]
    io.dataPath.outIOs.adrIOs.data.valid <= adrSRAM.io.dataPath.outIOs.data.valid @[GLBCluster.scala 283:30]
    adrSRAM.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.adrIOs.data.ready @[GLBCluster.scala 283:30]
    dataSRAM.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.dataIOs.data.bits @[GLBCluster.scala 284:30]
    dataSRAM.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.dataIOs.data.valid @[GLBCluster.scala 284:30]
    io.dataPath.inIOs.dataIOs.data.ready <= dataSRAM.io.dataPath.inIOs.data.ready @[GLBCluster.scala 284:30]
    io.dataPath.outIOs.dataIOs.data.bits <= dataSRAM.io.dataPath.outIOs.data.bits @[GLBCluster.scala 285:31]
    io.dataPath.outIOs.dataIOs.data.valid <= dataSRAM.io.dataPath.outIOs.data.valid @[GLBCluster.scala 285:31]
    dataSRAM.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.dataIOs.data.ready @[GLBCluster.scala 285:31]
    io.ctrlPath.done <= _T @[GLBCluster.scala 287:20]
    adrSRAM.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 289:19]
    dataSRAM.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 289:19]
    io.debugIO.theState <= _T_1 @[GLBCluster.scala 292:25]
    io.debugIO.adrDebug.subDone <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 294:21]
    io.debugIO.adrDebug.commonDebug.doReadWire <= adrSRAM.io.debugIO.doReadWire @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.waitForRead <= adrSRAM.io.debugIO.waitForRead @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.theState <= adrSRAM.io.debugIO.theState @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.meetOneZero <= adrSRAM.io.debugIO.meetOneZero @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.currentData <= adrSRAM.io.debugIO.currentData @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idxCount <= adrSRAM.io.debugIO.idxCount @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idxInc <= adrSRAM.io.debugIO.idxInc @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idx <= adrSRAM.io.debugIO.idx @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.subDone <= dataSRAM.io.ctrlPath.done @[GLBCluster.scala 294:21]
    io.debugIO.dataDebug.commonDebug.doReadWire <= dataSRAM.io.debugIO.doReadWire @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.waitForRead <= dataSRAM.io.debugIO.waitForRead @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.theState <= dataSRAM.io.debugIO.theState @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.meetOneZero <= dataSRAM.io.debugIO.meetOneZero @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.currentData <= dataSRAM.io.debugIO.currentData @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idxCount <= dataSRAM.io.debugIO.idxCount @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idxInc <= dataSRAM.io.debugIO.idxInc @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idx <= dataSRAM.io.debugIO.idx @[GLBCluster.scala 295:25]
    
  module InActSRAMCommon_4 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<4>[486] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<4> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<4> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 165:36]
    wire _T_3 : UInt<1> @[GLBCluster.scala 166:41]
    wire _T_4 : UInt<1> @[GLBCluster.scala 167:35]
    wire _T_5 : UInt<1> @[GLBCluster.scala 168:34]
    reg _T_6 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[GLBCluster.scala 169:39]
    wire _T_7 : UInt<4> @[GLBCluster.scala 173:33]
    wire _T_8 : UInt<1> @[GLBCluster.scala 174:32]
    wire _T_9 : UInt<1> @[GLBCluster.scala 176:38]
    wire _T_10 : UInt<1> @[GLBCluster.scala 177:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 179:15]
    io.ctrlPath.done <= _T_8 @[GLBCluster.scala 180:20]
    node _T_11 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 181:16]
    node _T_12 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 181:32]
    node _T_13 = or(_T_11, _T_12) @[GLBCluster.scala 181:29]
    node _T_14 = and(_T_13, io.ctrlPath.doEn) @[GLBCluster.scala 181:44]
    doEnWire <= _T_14 @[GLBCluster.scala 181:12]
    node _T_15 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 182:21]
    _T_7 <= _T_15 @[GLBCluster.scala 182:15]
    when doIdxIncWire : @[GLBCluster.scala 184:23]
      node _T_16 = add(_T_6, UInt<1>("h01")) @[GLBCluster.scala 185:26]
      node _T_17 = tail(_T_16, 1) @[GLBCluster.scala 185:26]
      _T_6 <= _T_17 @[GLBCluster.scala 185:14]
      skip @[GLBCluster.scala 184:23]
    when _T_10 : @[GLBCluster.scala 187:18]
      _T_6 <= UInt<1>("h00") @[GLBCluster.scala 188:14]
      skip @[GLBCluster.scala 187:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 147:17]
    node _T_18 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_18 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_19 = theSRAM[_T_6], clock
      _T_19 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_21 = and(doEnWire, _T_20) @[GLBCluster.scala 135:53]
    node _T_22 = mux(writeOrRead, UInt<1>("h00"), _T_21) @[GLBCluster.scala 135:21]
    nextValid <= _T_22 @[GLBCluster.scala 135:15]
    node _T_23 = and(nextValid, io.dataPath.outIOs.data.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_23 @[GLBCluster.scala 136:18]
    node _T_24 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_25 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_26 = or(writeOrRead, _T_25) @[GLBCluster.scala 139:53]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_28 = mux(_T_26, waitForRead, _T_27) @[GLBCluster.scala 139:40]
    node _T_29 = mux(_T_24, _T_28, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_29 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_30 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_30 @[GLBCluster.scala 141:16]
    node _T_31 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_32 = and(doReadWire, _T_31) @[GLBCluster.scala 142:51]
    wire _T_33 : UInt @[GLBCluster.scala 142:32]
    _T_33 is invalid @[GLBCluster.scala 142:32]
    when _T_32 : @[GLBCluster.scala 142:32]
      _T_33 <= _T_6 @[GLBCluster.scala 142:32]
      node _T_34 = or(_T_33, UInt<9>("h00")) @[GLBCluster.scala 142:32]
      node _T_35 = bits(_T_34, 8, 0) @[GLBCluster.scala 142:32]
      read mport _T_36 = theSRAM[_T_35], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_36 @[GLBCluster.scala 142:17]
    node _T_37 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.data.bits <= _T_37 @[GLBCluster.scala 143:20]
    reg _T_38 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 196:34]
    wire _T_39 : UInt<1> @[GLBCluster.scala 197:34]
    node _T_40 = eq(_T_7, UInt<1>("h00")) @[GLBCluster.scala 198:31]
    _T_39 <= _T_40 @[GLBCluster.scala 198:16]
    node _T_41 = and(_T_39, waitForRead) @[GLBCluster.scala 199:65]
    node _T_42 = mux(writeOrRead, _T_39, _T_41) @[GLBCluster.scala 199:24]
    _T_2 <= _T_42 @[GLBCluster.scala 199:18]
    node _T_43 = and(_T_2, doEnWire) @[GLBCluster.scala 200:41]
    _T_3 <= _T_43 @[GLBCluster.scala 200:23]
    node _T_44 = eq(UInt<2>("h00"), _T_38) @[Conditional.scala 37:30]
    when _T_44 : @[Conditional.scala 40:58]
      doDoneReg <= UInt<1>("h00") @[GLBCluster.scala 203:17]
      when _T_3 : @[GLBCluster.scala 204:34]
        _T_38 <= UInt<2>("h01") @[GLBCluster.scala 205:19]
        skip @[GLBCluster.scala 204:34]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_45 = eq(UInt<2>("h01"), _T_38) @[Conditional.scala 37:30]
      when _T_45 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 209:34]
          _T_38 <= UInt<2>("h02") @[GLBCluster.scala 210:19]
          skip @[GLBCluster.scala 209:34]
        else : @[GLBCluster.scala 211:20]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 212:19]
          skip @[GLBCluster.scala 211:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_46 = eq(UInt<2>("h02"), _T_38) @[Conditional.scala 37:30]
        when _T_46 : @[Conditional.scala 39:67]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 216:17]
          skip @[Conditional.scala 39:67]
    node _T_47 = eq(_T_38, UInt<2>("h02")) @[GLBCluster.scala 219:33]
    _T_9 <= _T_47 @[GLBCluster.scala 219:20]
    node _T_48 = eq(_T_38, UInt<2>("h01")) @[GLBCluster.scala 220:29]
    _T_5 <= _T_48 @[GLBCluster.scala 220:16]
    _T_4 <= _T_9 @[GLBCluster.scala 221:17]
    node _T_49 = mux(writeOrRead, _T_4, _T_5) @[GLBCluster.scala 222:20]
    _T_8 <= _T_49 @[GLBCluster.scala 222:14]
    doDoneReg <= _T_8 @[GLBCluster.scala 223:13]
    _T_10 <= _T_9 @[GLBCluster.scala 224:11]
    io.debugIO.idx <= _T_6 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.currentData <= _T_7 @[GLBCluster.scala 228:28]
    io.debugIO.meetOneZero <= _T_5 @[GLBCluster.scala 229:28]
    io.debugIO.theState <= _T_38 @[GLBCluster.scala 230:25]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 231:25]
    
  module InActSRAMCommon_5 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<12>[862] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<12> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<12> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 165:36]
    wire _T_3 : UInt<1> @[GLBCluster.scala 166:41]
    wire _T_4 : UInt<1> @[GLBCluster.scala 167:35]
    wire _T_5 : UInt<1> @[GLBCluster.scala 168:34]
    reg _T_6 : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[GLBCluster.scala 169:39]
    wire _T_7 : UInt<12> @[GLBCluster.scala 173:33]
    wire _T_8 : UInt<1> @[GLBCluster.scala 174:32]
    wire _T_9 : UInt<1> @[GLBCluster.scala 176:38]
    wire _T_10 : UInt<1> @[GLBCluster.scala 177:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 179:15]
    io.ctrlPath.done <= _T_8 @[GLBCluster.scala 180:20]
    node _T_11 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 181:16]
    node _T_12 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 181:32]
    node _T_13 = or(_T_11, _T_12) @[GLBCluster.scala 181:29]
    node _T_14 = and(_T_13, io.ctrlPath.doEn) @[GLBCluster.scala 181:44]
    doEnWire <= _T_14 @[GLBCluster.scala 181:12]
    node _T_15 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 182:21]
    _T_7 <= _T_15 @[GLBCluster.scala 182:15]
    when doIdxIncWire : @[GLBCluster.scala 184:23]
      node _T_16 = add(_T_6, UInt<1>("h01")) @[GLBCluster.scala 185:26]
      node _T_17 = tail(_T_16, 1) @[GLBCluster.scala 185:26]
      _T_6 <= _T_17 @[GLBCluster.scala 185:14]
      skip @[GLBCluster.scala 184:23]
    when _T_10 : @[GLBCluster.scala 187:18]
      _T_6 <= UInt<1>("h00") @[GLBCluster.scala 188:14]
      skip @[GLBCluster.scala 187:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 147:17]
    node _T_18 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_18 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_19 = theSRAM[_T_6], clock
      _T_19 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_21 = and(doEnWire, _T_20) @[GLBCluster.scala 135:53]
    node _T_22 = mux(writeOrRead, UInt<1>("h00"), _T_21) @[GLBCluster.scala 135:21]
    nextValid <= _T_22 @[GLBCluster.scala 135:15]
    node _T_23 = and(nextValid, io.dataPath.outIOs.data.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_23 @[GLBCluster.scala 136:18]
    node _T_24 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_25 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_26 = or(writeOrRead, _T_25) @[GLBCluster.scala 139:53]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_28 = mux(_T_26, waitForRead, _T_27) @[GLBCluster.scala 139:40]
    node _T_29 = mux(_T_24, _T_28, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_29 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_30 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_30 @[GLBCluster.scala 141:16]
    node _T_31 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_32 = and(doReadWire, _T_31) @[GLBCluster.scala 142:51]
    wire _T_33 : UInt @[GLBCluster.scala 142:32]
    _T_33 is invalid @[GLBCluster.scala 142:32]
    when _T_32 : @[GLBCluster.scala 142:32]
      _T_33 <= _T_6 @[GLBCluster.scala 142:32]
      node _T_34 = or(_T_33, UInt<10>("h00")) @[GLBCluster.scala 142:32]
      node _T_35 = bits(_T_34, 9, 0) @[GLBCluster.scala 142:32]
      read mport _T_36 = theSRAM[_T_35], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_36 @[GLBCluster.scala 142:17]
    node _T_37 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.data.bits <= _T_37 @[GLBCluster.scala 143:20]
    reg _T_38 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 196:34]
    wire _T_39 : UInt<1> @[GLBCluster.scala 197:34]
    node _T_40 = eq(_T_7, UInt<1>("h00")) @[GLBCluster.scala 198:31]
    _T_39 <= _T_40 @[GLBCluster.scala 198:16]
    node _T_41 = and(_T_39, waitForRead) @[GLBCluster.scala 199:65]
    node _T_42 = mux(writeOrRead, _T_39, _T_41) @[GLBCluster.scala 199:24]
    _T_2 <= _T_42 @[GLBCluster.scala 199:18]
    node _T_43 = and(_T_2, doEnWire) @[GLBCluster.scala 200:41]
    _T_3 <= _T_43 @[GLBCluster.scala 200:23]
    node _T_44 = eq(UInt<2>("h00"), _T_38) @[Conditional.scala 37:30]
    when _T_44 : @[Conditional.scala 40:58]
      doDoneReg <= UInt<1>("h00") @[GLBCluster.scala 203:17]
      when _T_3 : @[GLBCluster.scala 204:34]
        _T_38 <= UInt<2>("h01") @[GLBCluster.scala 205:19]
        skip @[GLBCluster.scala 204:34]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_45 = eq(UInt<2>("h01"), _T_38) @[Conditional.scala 37:30]
      when _T_45 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 209:34]
          _T_38 <= UInt<2>("h02") @[GLBCluster.scala 210:19]
          skip @[GLBCluster.scala 209:34]
        else : @[GLBCluster.scala 211:20]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 212:19]
          skip @[GLBCluster.scala 211:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_46 = eq(UInt<2>("h02"), _T_38) @[Conditional.scala 37:30]
        when _T_46 : @[Conditional.scala 39:67]
          _T_38 <= UInt<2>("h00") @[GLBCluster.scala 216:17]
          skip @[Conditional.scala 39:67]
    node _T_47 = eq(_T_38, UInt<2>("h02")) @[GLBCluster.scala 219:33]
    _T_9 <= _T_47 @[GLBCluster.scala 219:20]
    node _T_48 = eq(_T_38, UInt<2>("h01")) @[GLBCluster.scala 220:29]
    _T_5 <= _T_48 @[GLBCluster.scala 220:16]
    _T_4 <= _T_9 @[GLBCluster.scala 221:17]
    node _T_49 = mux(writeOrRead, _T_4, _T_5) @[GLBCluster.scala 222:20]
    _T_8 <= _T_49 @[GLBCluster.scala 222:14]
    doDoneReg <= _T_8 @[GLBCluster.scala 223:13]
    _T_10 <= _T_9 @[GLBCluster.scala 224:11]
    io.debugIO.idx <= _T_6 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.currentData <= _T_7 @[GLBCluster.scala 228:28]
    io.debugIO.meetOneZero <= _T_5 @[GLBCluster.scala 229:28]
    io.debugIO.theState <= _T_38 @[GLBCluster.scala 230:25]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 231:25]
    
  module InActSRAMBank_2 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, outIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {theState : UInt<2>, adrDebug : {commonDebug : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}, dataDebug : {commonDebug : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}}}
    
    inst adrSRAM of InActSRAMCommon_4 @[GLBCluster.scala 239:31]
    adrSRAM.clock <= clock
    adrSRAM.reset <= reset
    inst dataSRAM of InActSRAMCommon_5 @[GLBCluster.scala 241:32]
    dataSRAM.clock <= clock
    dataSRAM.reset <= reset
    wire _T : UInt<1> @[GLBCluster.scala 243:34]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 245:35]
    wire _T_2 : UInt<1> @[GLBCluster.scala 246:38]
    wire _T_3 : UInt<1> @[GLBCluster.scala 247:33]
    wire _T_4 : UInt<1> @[GLBCluster.scala 248:34]
    node _T_5 = eq(_T_1, UInt<2>("h01")) @[GLBCluster.scala 249:34]
    _T_2 <= _T_5 @[GLBCluster.scala 249:20]
    _T_3 <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 250:15]
    _T_4 <= dataSRAM.io.ctrlPath.done @[GLBCluster.scala 251:16]
    node _T_6 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 252:63]
    node _T_7 = or(_T_2, _T_6) @[GLBCluster.scala 252:48]
    adrSRAM.io.ctrlPath.doEn <= _T_7 @[GLBCluster.scala 252:28]
    node _T_8 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 253:64]
    node _T_9 = or(_T_2, _T_8) @[GLBCluster.scala 253:49]
    dataSRAM.io.ctrlPath.doEn <= _T_9 @[GLBCluster.scala 253:29]
    node _T_10 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 254:32]
    node _T_11 = and(_T_10, _T_4) @[GLBCluster.scala 254:51]
    node _T_12 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 254:84]
    node _T_13 = and(_T_12, _T_3) @[GLBCluster.scala 254:102]
    node _T_14 = or(_T_11, _T_13) @[GLBCluster.scala 254:68]
    _T <= _T_14 @[GLBCluster.scala 254:16]
    node _T_15 = eq(UInt<2>("h00"), _T_1) @[Conditional.scala 37:30]
    when _T_15 : @[Conditional.scala 40:58]
      when io.ctrlPath.doEn : @[GLBCluster.scala 257:31]
        _T_1 <= UInt<2>("h01") @[GLBCluster.scala 258:20]
        skip @[GLBCluster.scala 257:31]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_16 = eq(UInt<2>("h01"), _T_1) @[Conditional.scala 37:30]
      when _T_16 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 262:26]
          _T_1 <= UInt<2>("h03") @[GLBCluster.scala 263:20]
          skip @[GLBCluster.scala 262:26]
        else : @[GLBCluster.scala 264:34]
          when _T_4 : @[GLBCluster.scala 264:34]
            _T_1 <= UInt<2>("h02") @[GLBCluster.scala 265:20]
            skip @[GLBCluster.scala 264:34]
          else : @[GLBCluster.scala 266:20]
            _T_1 <= UInt<2>("h01") @[GLBCluster.scala 267:20]
            skip @[GLBCluster.scala 266:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_17 = eq(UInt<2>("h03"), _T_1) @[Conditional.scala 37:30]
        when _T_17 : @[Conditional.scala 39:67]
          when _T_4 : @[GLBCluster.scala 271:27]
            _T_1 <= UInt<2>("h00") @[GLBCluster.scala 272:20]
            skip @[GLBCluster.scala 271:27]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_18 = eq(UInt<2>("h02"), _T_1) @[Conditional.scala 37:30]
          when _T_18 : @[Conditional.scala 39:67]
            when _T_3 : @[GLBCluster.scala 276:26]
              _T_1 <= UInt<2>("h00") @[GLBCluster.scala 277:20]
              skip @[GLBCluster.scala 276:26]
            skip @[Conditional.scala 39:67]
    adrSRAM.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.adrIOs.data.bits @[GLBCluster.scala 282:29]
    adrSRAM.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.adrIOs.data.valid @[GLBCluster.scala 282:29]
    io.dataPath.inIOs.adrIOs.data.ready <= adrSRAM.io.dataPath.inIOs.data.ready @[GLBCluster.scala 282:29]
    io.dataPath.outIOs.adrIOs.data.bits <= adrSRAM.io.dataPath.outIOs.data.bits @[GLBCluster.scala 283:30]
    io.dataPath.outIOs.adrIOs.data.valid <= adrSRAM.io.dataPath.outIOs.data.valid @[GLBCluster.scala 283:30]
    adrSRAM.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.adrIOs.data.ready @[GLBCluster.scala 283:30]
    dataSRAM.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.dataIOs.data.bits @[GLBCluster.scala 284:30]
    dataSRAM.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.dataIOs.data.valid @[GLBCluster.scala 284:30]
    io.dataPath.inIOs.dataIOs.data.ready <= dataSRAM.io.dataPath.inIOs.data.ready @[GLBCluster.scala 284:30]
    io.dataPath.outIOs.dataIOs.data.bits <= dataSRAM.io.dataPath.outIOs.data.bits @[GLBCluster.scala 285:31]
    io.dataPath.outIOs.dataIOs.data.valid <= dataSRAM.io.dataPath.outIOs.data.valid @[GLBCluster.scala 285:31]
    dataSRAM.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.dataIOs.data.ready @[GLBCluster.scala 285:31]
    io.ctrlPath.done <= _T @[GLBCluster.scala 287:20]
    adrSRAM.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 289:19]
    dataSRAM.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 289:19]
    io.debugIO.theState <= _T_1 @[GLBCluster.scala 292:25]
    io.debugIO.adrDebug.subDone <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 294:21]
    io.debugIO.adrDebug.commonDebug.doReadWire <= adrSRAM.io.debugIO.doReadWire @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.waitForRead <= adrSRAM.io.debugIO.waitForRead @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.theState <= adrSRAM.io.debugIO.theState @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.meetOneZero <= adrSRAM.io.debugIO.meetOneZero @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.currentData <= adrSRAM.io.debugIO.currentData @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idxCount <= adrSRAM.io.debugIO.idxCount @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idxInc <= adrSRAM.io.debugIO.idxInc @[GLBCluster.scala 295:25]
    io.debugIO.adrDebug.commonDebug.idx <= adrSRAM.io.debugIO.idx @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.subDone <= dataSRAM.io.ctrlPath.done @[GLBCluster.scala 294:21]
    io.debugIO.dataDebug.commonDebug.doReadWire <= dataSRAM.io.debugIO.doReadWire @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.waitForRead <= dataSRAM.io.debugIO.waitForRead @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.theState <= dataSRAM.io.debugIO.theState @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.meetOneZero <= dataSRAM.io.debugIO.meetOneZero @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.currentData <= dataSRAM.io.debugIO.currentData @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idxCount <= dataSRAM.io.debugIO.idxCount @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idxInc <= dataSRAM.io.debugIO.idxInc @[GLBCluster.scala 295:25]
    io.debugIO.dataDebug.commonDebug.idx <= dataSRAM.io.debugIO.idx @[GLBCluster.scala 295:25]
    
  module PSumSRAMBank : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, outIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>, flip startIdx : UInt<10>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<20>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<20>[768] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<20> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<20> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<10> @[GLBCluster.scala 85:30]
    wire _T_3 : UInt<10> @[GLBCluster.scala 86:37]
    reg _T_4 : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Counter.scala 29:33]
    when doIdxIncWire : @[Counter.scala 71:17]
      node _T_5 = eq(_T_4, UInt<5>("h017")) @[Counter.scala 37:24]
      node _T_6 = add(_T_4, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_7 = tail(_T_6, 1) @[Counter.scala 38:22]
      _T_4 <= _T_7 @[Counter.scala 38:13]
      when _T_5 : @[Counter.scala 40:21]
        _T_4 <= UInt<1>("h00") @[Counter.scala 40:29]
        skip @[Counter.scala 40:21]
      skip @[Counter.scala 71:17]
    node _T_8 = and(doIdxIncWire, _T_5) @[Counter.scala 72:20]
    _T_2 <= io.ctrlPath.startIdx @[GLBCluster.scala 91:12]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 92:15]
    io.ctrlPath.done <= doDoneReg @[GLBCluster.scala 93:20]
    doDoneReg <= _T_8 @[GLBCluster.scala 94:13]
    doEnWire <= io.ctrlPath.doEn @[GLBCluster.scala 96:12]
    node _T_9 = add(_T_2, _T_4) @[GLBCluster.scala 97:25]
    node _T_10 = tail(_T_9, 1) @[GLBCluster.scala 97:25]
    _T_3 <= _T_10 @[GLBCluster.scala 97:13]
    writeInData <= io.dataPath.inIOs.bits @[GLBCluster.scala 147:17]
    node _T_11 = and(doEnWire, io.dataPath.inIOs.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_11 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_12 = theSRAM[_T_3], clock
      _T_12 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_13 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_14 = and(doEnWire, _T_13) @[GLBCluster.scala 135:53]
    node _T_15 = mux(writeOrRead, UInt<1>("h00"), _T_14) @[GLBCluster.scala 135:21]
    nextValid <= _T_15 @[GLBCluster.scala 135:15]
    node _T_16 = and(nextValid, io.dataPath.outIOs.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_16 @[GLBCluster.scala 136:18]
    node _T_17 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_18 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_19 = or(writeOrRead, _T_18) @[GLBCluster.scala 139:53]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_21 = mux(_T_19, waitForRead, _T_20) @[GLBCluster.scala 139:40]
    node _T_22 = mux(_T_17, _T_21, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_22 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_23 = and(io.dataPath.outIOs.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_23 @[GLBCluster.scala 141:16]
    node _T_24 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_25 = and(doReadWire, _T_24) @[GLBCluster.scala 142:51]
    wire _T_26 : UInt @[GLBCluster.scala 142:32]
    _T_26 is invalid @[GLBCluster.scala 142:32]
    when _T_25 : @[GLBCluster.scala 142:32]
      _T_26 <= _T_3 @[GLBCluster.scala 142:32]
      node _T_27 = or(_T_26, UInt<10>("h00")) @[GLBCluster.scala 142:32]
      node _T_28 = bits(_T_27, 9, 0) @[GLBCluster.scala 142:32]
      read mport _T_29 = theSRAM[_T_28], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_29 @[GLBCluster.scala 142:17]
    node _T_30 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.bits <= _T_30 @[GLBCluster.scala 143:20]
    io.debugIO.idx <= _T_3 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.idxCount <= _T_4 @[GLBCluster.scala 105:25]
    io.debugIO.currentData is invalid @[GLBCluster.scala 106:28]
    io.debugIO.meetOneZero is invalid @[GLBCluster.scala 107:28]
    io.debugIO.theState is invalid @[GLBCluster.scala 108:25]
    
  module PSumSRAMBank_1 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, outIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>, flip startIdx : UInt<10>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<20>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<20>[768] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<20> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<20> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<10> @[GLBCluster.scala 85:30]
    wire _T_3 : UInt<10> @[GLBCluster.scala 86:37]
    reg _T_4 : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Counter.scala 29:33]
    when doIdxIncWire : @[Counter.scala 71:17]
      node _T_5 = eq(_T_4, UInt<5>("h017")) @[Counter.scala 37:24]
      node _T_6 = add(_T_4, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_7 = tail(_T_6, 1) @[Counter.scala 38:22]
      _T_4 <= _T_7 @[Counter.scala 38:13]
      when _T_5 : @[Counter.scala 40:21]
        _T_4 <= UInt<1>("h00") @[Counter.scala 40:29]
        skip @[Counter.scala 40:21]
      skip @[Counter.scala 71:17]
    node _T_8 = and(doIdxIncWire, _T_5) @[Counter.scala 72:20]
    _T_2 <= io.ctrlPath.startIdx @[GLBCluster.scala 91:12]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 92:15]
    io.ctrlPath.done <= doDoneReg @[GLBCluster.scala 93:20]
    doDoneReg <= _T_8 @[GLBCluster.scala 94:13]
    doEnWire <= io.ctrlPath.doEn @[GLBCluster.scala 96:12]
    node _T_9 = add(_T_2, _T_4) @[GLBCluster.scala 97:25]
    node _T_10 = tail(_T_9, 1) @[GLBCluster.scala 97:25]
    _T_3 <= _T_10 @[GLBCluster.scala 97:13]
    writeInData <= io.dataPath.inIOs.bits @[GLBCluster.scala 147:17]
    node _T_11 = and(doEnWire, io.dataPath.inIOs.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_11 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_12 = theSRAM[_T_3], clock
      _T_12 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_13 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_14 = and(doEnWire, _T_13) @[GLBCluster.scala 135:53]
    node _T_15 = mux(writeOrRead, UInt<1>("h00"), _T_14) @[GLBCluster.scala 135:21]
    nextValid <= _T_15 @[GLBCluster.scala 135:15]
    node _T_16 = and(nextValid, io.dataPath.outIOs.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_16 @[GLBCluster.scala 136:18]
    node _T_17 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_18 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_19 = or(writeOrRead, _T_18) @[GLBCluster.scala 139:53]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_21 = mux(_T_19, waitForRead, _T_20) @[GLBCluster.scala 139:40]
    node _T_22 = mux(_T_17, _T_21, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_22 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_23 = and(io.dataPath.outIOs.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_23 @[GLBCluster.scala 141:16]
    node _T_24 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_25 = and(doReadWire, _T_24) @[GLBCluster.scala 142:51]
    wire _T_26 : UInt @[GLBCluster.scala 142:32]
    _T_26 is invalid @[GLBCluster.scala 142:32]
    when _T_25 : @[GLBCluster.scala 142:32]
      _T_26 <= _T_3 @[GLBCluster.scala 142:32]
      node _T_27 = or(_T_26, UInt<10>("h00")) @[GLBCluster.scala 142:32]
      node _T_28 = bits(_T_27, 9, 0) @[GLBCluster.scala 142:32]
      read mport _T_29 = theSRAM[_T_28], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_29 @[GLBCluster.scala 142:17]
    node _T_30 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.bits <= _T_30 @[GLBCluster.scala 143:20]
    io.debugIO.idx <= _T_3 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.idxCount <= _T_4 @[GLBCluster.scala 105:25]
    io.debugIO.currentData is invalid @[GLBCluster.scala 106:28]
    io.debugIO.meetOneZero is invalid @[GLBCluster.scala 107:28]
    io.debugIO.theState is invalid @[GLBCluster.scala 108:25]
    
  module PSumSRAMBank_2 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, outIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>, flip startIdx : UInt<10>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<20>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<20>[768] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<20> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<20> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<10> @[GLBCluster.scala 85:30]
    wire _T_3 : UInt<10> @[GLBCluster.scala 86:37]
    reg _T_4 : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Counter.scala 29:33]
    when doIdxIncWire : @[Counter.scala 71:17]
      node _T_5 = eq(_T_4, UInt<5>("h017")) @[Counter.scala 37:24]
      node _T_6 = add(_T_4, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_7 = tail(_T_6, 1) @[Counter.scala 38:22]
      _T_4 <= _T_7 @[Counter.scala 38:13]
      when _T_5 : @[Counter.scala 40:21]
        _T_4 <= UInt<1>("h00") @[Counter.scala 40:29]
        skip @[Counter.scala 40:21]
      skip @[Counter.scala 71:17]
    node _T_8 = and(doIdxIncWire, _T_5) @[Counter.scala 72:20]
    _T_2 <= io.ctrlPath.startIdx @[GLBCluster.scala 91:12]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 92:15]
    io.ctrlPath.done <= doDoneReg @[GLBCluster.scala 93:20]
    doDoneReg <= _T_8 @[GLBCluster.scala 94:13]
    doEnWire <= io.ctrlPath.doEn @[GLBCluster.scala 96:12]
    node _T_9 = add(_T_2, _T_4) @[GLBCluster.scala 97:25]
    node _T_10 = tail(_T_9, 1) @[GLBCluster.scala 97:25]
    _T_3 <= _T_10 @[GLBCluster.scala 97:13]
    writeInData <= io.dataPath.inIOs.bits @[GLBCluster.scala 147:17]
    node _T_11 = and(doEnWire, io.dataPath.inIOs.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_11 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_12 = theSRAM[_T_3], clock
      _T_12 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_13 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_14 = and(doEnWire, _T_13) @[GLBCluster.scala 135:53]
    node _T_15 = mux(writeOrRead, UInt<1>("h00"), _T_14) @[GLBCluster.scala 135:21]
    nextValid <= _T_15 @[GLBCluster.scala 135:15]
    node _T_16 = and(nextValid, io.dataPath.outIOs.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_16 @[GLBCluster.scala 136:18]
    node _T_17 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_18 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_19 = or(writeOrRead, _T_18) @[GLBCluster.scala 139:53]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_21 = mux(_T_19, waitForRead, _T_20) @[GLBCluster.scala 139:40]
    node _T_22 = mux(_T_17, _T_21, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_22 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_23 = and(io.dataPath.outIOs.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_23 @[GLBCluster.scala 141:16]
    node _T_24 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_25 = and(doReadWire, _T_24) @[GLBCluster.scala 142:51]
    wire _T_26 : UInt @[GLBCluster.scala 142:32]
    _T_26 is invalid @[GLBCluster.scala 142:32]
    when _T_25 : @[GLBCluster.scala 142:32]
      _T_26 <= _T_3 @[GLBCluster.scala 142:32]
      node _T_27 = or(_T_26, UInt<10>("h00")) @[GLBCluster.scala 142:32]
      node _T_28 = bits(_T_27, 9, 0) @[GLBCluster.scala 142:32]
      read mport _T_29 = theSRAM[_T_28], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_29 @[GLBCluster.scala 142:17]
    node _T_30 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.bits <= _T_30 @[GLBCluster.scala 143:20]
    io.debugIO.idx <= _T_3 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.idxCount <= _T_4 @[GLBCluster.scala 105:25]
    io.debugIO.currentData is invalid @[GLBCluster.scala 106:28]
    io.debugIO.meetOneZero is invalid @[GLBCluster.scala 107:28]
    io.debugIO.theState is invalid @[GLBCluster.scala 108:25]
    
  module PSumSRAMBank_3 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, outIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>, flip startIdx : UInt<10>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<20>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}
    
    smem theSRAM : UInt<20>[768] @[GLBCluster.scala 115:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 117:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 120:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 121:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 122:41]
    wire writeInData : UInt<20> @[GLBCluster.scala 123:41]
    wire readOutData : UInt<20> @[GLBCluster.scala 124:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 127:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 128:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 129:39]
    reg nextValidReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 130:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 131:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 132:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 132:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 132:16]
    wire _T_2 : UInt<10> @[GLBCluster.scala 85:30]
    wire _T_3 : UInt<10> @[GLBCluster.scala 86:37]
    reg _T_4 : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Counter.scala 29:33]
    when doIdxIncWire : @[Counter.scala 71:17]
      node _T_5 = eq(_T_4, UInt<5>("h017")) @[Counter.scala 37:24]
      node _T_6 = add(_T_4, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_7 = tail(_T_6, 1) @[Counter.scala 38:22]
      _T_4 <= _T_7 @[Counter.scala 38:13]
      when _T_5 : @[Counter.scala 40:21]
        _T_4 <= UInt<1>("h00") @[Counter.scala 40:29]
        skip @[Counter.scala 40:21]
      skip @[Counter.scala 71:17]
    node _T_8 = and(doIdxIncWire, _T_5) @[Counter.scala 72:20]
    _T_2 <= io.ctrlPath.startIdx @[GLBCluster.scala 91:12]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 92:15]
    io.ctrlPath.done <= doDoneReg @[GLBCluster.scala 93:20]
    doDoneReg <= _T_8 @[GLBCluster.scala 94:13]
    doEnWire <= io.ctrlPath.doEn @[GLBCluster.scala 96:12]
    node _T_9 = add(_T_2, _T_4) @[GLBCluster.scala 97:25]
    node _T_10 = tail(_T_9, 1) @[GLBCluster.scala 97:25]
    _T_3 <= _T_10 @[GLBCluster.scala 97:13]
    writeInData <= io.dataPath.inIOs.bits @[GLBCluster.scala 147:17]
    node _T_11 = and(doEnWire, io.dataPath.inIOs.valid) @[GLBCluster.scala 148:29]
    doWriteWire <= _T_11 @[GLBCluster.scala 148:17]
    io.dataPath.inIOs.ready <= doWriteWire @[GLBCluster.scala 149:21]
    when doIdxIncWire : @[GLBCluster.scala 150:24]
      write mport _T_12 = theSRAM[_T_3], clock
      _T_12 <= writeInData
      skip @[GLBCluster.scala 150:24]
    node _T_13 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 135:56]
    node _T_14 = and(doEnWire, _T_13) @[GLBCluster.scala 135:53]
    node _T_15 = mux(writeOrRead, UInt<1>("h00"), _T_14) @[GLBCluster.scala 135:21]
    nextValid <= _T_15 @[GLBCluster.scala 135:15]
    node _T_16 = and(nextValid, io.dataPath.outIOs.ready) @[GLBCluster.scala 136:31]
    nextValidReg <= _T_16 @[GLBCluster.scala 136:18]
    node _T_17 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 139:24]
    node _T_18 = eq(doEnWire, UInt<1>("h00")) @[GLBCluster.scala 139:56]
    node _T_19 = or(writeOrRead, _T_18) @[GLBCluster.scala 139:53]
    node _T_20 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 139:80]
    node _T_21 = mux(_T_19, waitForRead, _T_20) @[GLBCluster.scala 139:40]
    node _T_22 = mux(_T_17, _T_21, UInt<1>("h00")) @[GLBCluster.scala 139:23]
    waitForRead <= _T_22 @[GLBCluster.scala 139:17]
    io.dataPath.outIOs.valid <= nextValidReg @[GLBCluster.scala 140:21]
    node _T_23 = and(io.dataPath.outIOs.ready, nextValidReg) @[GLBCluster.scala 141:35]
    doReadWire <= _T_23 @[GLBCluster.scala 141:16]
    node _T_24 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 142:54]
    node _T_25 = and(doReadWire, _T_24) @[GLBCluster.scala 142:51]
    wire _T_26 : UInt @[GLBCluster.scala 142:32]
    _T_26 is invalid @[GLBCluster.scala 142:32]
    when _T_25 : @[GLBCluster.scala 142:32]
      _T_26 <= _T_3 @[GLBCluster.scala 142:32]
      node _T_27 = or(_T_26, UInt<10>("h00")) @[GLBCluster.scala 142:32]
      node _T_28 = bits(_T_27, 9, 0) @[GLBCluster.scala 142:32]
      read mport _T_29 = theSRAM[_T_28], clock @[GLBCluster.scala 142:32]
      skip @[GLBCluster.scala 142:32]
    readOutData <= _T_29 @[GLBCluster.scala 142:17]
    node _T_30 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 143:26]
    io.dataPath.outIOs.bits <= _T_30 @[GLBCluster.scala 143:20]
    io.debugIO.idx <= _T_3 @[GLBCluster.scala 156:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 157:20]
    io.debugIO.waitForRead <= waitForRead @[GLBCluster.scala 158:25]
    io.debugIO.doReadWire <= doReadWire @[GLBCluster.scala 159:24]
    io.debugIO.idxCount <= _T_4 @[GLBCluster.scala 105:25]
    io.debugIO.currentData is invalid @[GLBCluster.scala 106:28]
    io.debugIO.meetOneZero is invalid @[GLBCluster.scala 107:28]
    io.debugIO.theState is invalid @[GLBCluster.scala 108:25]
    
  module GLBCluster : 
    input clock : Clock
    input reset : UInt<1>
    output io : {dataPath : {inActIO : {flip inIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, outIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}}[3], weightIO : {flip inIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<7>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, outIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<7>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}}[3], pSumIO : {flip inIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, outIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}}[4]}, ctrlPath : {inActIO : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>, busy : UInt<1>}, pSumIO : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>, busy : UInt<1>}}}
    
    inst InActSRAMBank of InActSRAMBank @[GLBCluster.scala 9:61]
    InActSRAMBank.clock <= clock
    InActSRAMBank.reset <= reset
    inst InActSRAMBank_1 of InActSRAMBank_1 @[GLBCluster.scala 9:61]
    InActSRAMBank_1.clock <= clock
    InActSRAMBank_1.reset <= reset
    inst InActSRAMBank_2 of InActSRAMBank_2 @[GLBCluster.scala 9:61]
    InActSRAMBank_2.clock <= clock
    InActSRAMBank_2.reset <= reset
    wire inActSRAMs : {dataPath : {flip inIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, outIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {theState : UInt<2>, adrDebug : {commonDebug : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}, dataDebug : {commonDebug : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}, subDone : UInt<1>}}}[3] @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.subDone <= InActSRAMBank.io.debugIO.dataDebug.subDone @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.doReadWire <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.doReadWire @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.waitForRead <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.waitForRead @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.theState <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.theState @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.meetOneZero <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.meetOneZero @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.currentData <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.currentData @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.idxCount <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.idxCount @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.idxInc <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.idxInc @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.dataDebug.commonDebug.idx <= InActSRAMBank.io.debugIO.dataDebug.commonDebug.idx @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.subDone <= InActSRAMBank.io.debugIO.adrDebug.subDone @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.doReadWire <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.doReadWire @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.waitForRead <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.waitForRead @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.theState <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.theState @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.meetOneZero <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.meetOneZero @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.currentData <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.currentData @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.idxCount <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.idxCount @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.idxInc <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.idxInc @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.adrDebug.commonDebug.idx <= InActSRAMBank.io.debugIO.adrDebug.commonDebug.idx @[GLBCluster.scala 9:31]
    inActSRAMs[0].debugIO.theState <= InActSRAMBank.io.debugIO.theState @[GLBCluster.scala 9:31]
    inActSRAMs[0].ctrlPath.done <= InActSRAMBank.io.ctrlPath.done @[GLBCluster.scala 9:31]
    InActSRAMBank.io.ctrlPath.doEn <= inActSRAMs[0].ctrlPath.doEn @[GLBCluster.scala 9:31]
    InActSRAMBank.io.ctrlPath.writeOrRead <= inActSRAMs[0].ctrlPath.writeOrRead @[GLBCluster.scala 9:31]
    inActSRAMs[0].dataPath.outIOs.dataIOs.data.bits <= InActSRAMBank.io.dataPath.outIOs.dataIOs.data.bits @[GLBCluster.scala 9:31]
    inActSRAMs[0].dataPath.outIOs.dataIOs.data.valid <= InActSRAMBank.io.dataPath.outIOs.dataIOs.data.valid @[GLBCluster.scala 9:31]
    InActSRAMBank.io.dataPath.outIOs.dataIOs.data.ready <= inActSRAMs[0].dataPath.outIOs.dataIOs.data.ready @[GLBCluster.scala 9:31]
    inActSRAMs[0].dataPath.outIOs.adrIOs.data.bits <= InActSRAMBank.io.dataPath.outIOs.adrIOs.data.bits @[GLBCluster.scala 9:31]
    inActSRAMs[0].dataPath.outIOs.adrIOs.data.valid <= InActSRAMBank.io.dataPath.outIOs.adrIOs.data.valid @[GLBCluster.scala 9:31]
    InActSRAMBank.io.dataPath.outIOs.adrIOs.data.ready <= inActSRAMs[0].dataPath.outIOs.adrIOs.data.ready @[GLBCluster.scala 9:31]
    InActSRAMBank.io.dataPath.inIOs.dataIOs.data.bits <= inActSRAMs[0].dataPath.inIOs.dataIOs.data.bits @[GLBCluster.scala 9:31]
    InActSRAMBank.io.dataPath.inIOs.dataIOs.data.valid <= inActSRAMs[0].dataPath.inIOs.dataIOs.data.valid @[GLBCluster.scala 9:31]
    inActSRAMs[0].dataPath.inIOs.dataIOs.data.ready <= InActSRAMBank.io.dataPath.inIOs.dataIOs.data.ready @[GLBCluster.scala 9:31]
    InActSRAMBank.io.dataPath.inIOs.adrIOs.data.bits <= inActSRAMs[0].dataPath.inIOs.adrIOs.data.bits @[GLBCluster.scala 9:31]
    InActSRAMBank.io.dataPath.inIOs.adrIOs.data.valid <= inActSRAMs[0].dataPath.inIOs.adrIOs.data.valid @[GLBCluster.scala 9:31]
    inActSRAMs[0].dataPath.inIOs.adrIOs.data.ready <= InActSRAMBank.io.dataPath.inIOs.adrIOs.data.ready @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.subDone <= InActSRAMBank_1.io.debugIO.dataDebug.subDone @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.doReadWire <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.doReadWire @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.waitForRead <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.waitForRead @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.theState <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.theState @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.meetOneZero <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.meetOneZero @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.currentData <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.currentData @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.idxCount <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.idxCount @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.idxInc <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.idxInc @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.dataDebug.commonDebug.idx <= InActSRAMBank_1.io.debugIO.dataDebug.commonDebug.idx @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.subDone <= InActSRAMBank_1.io.debugIO.adrDebug.subDone @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.doReadWire <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.doReadWire @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.waitForRead <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.waitForRead @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.theState <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.theState @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.meetOneZero <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.meetOneZero @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.currentData <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.currentData @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.idxCount <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.idxCount @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.idxInc <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.idxInc @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.adrDebug.commonDebug.idx <= InActSRAMBank_1.io.debugIO.adrDebug.commonDebug.idx @[GLBCluster.scala 9:31]
    inActSRAMs[1].debugIO.theState <= InActSRAMBank_1.io.debugIO.theState @[GLBCluster.scala 9:31]
    inActSRAMs[1].ctrlPath.done <= InActSRAMBank_1.io.ctrlPath.done @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.ctrlPath.doEn <= inActSRAMs[1].ctrlPath.doEn @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.ctrlPath.writeOrRead <= inActSRAMs[1].ctrlPath.writeOrRead @[GLBCluster.scala 9:31]
    inActSRAMs[1].dataPath.outIOs.dataIOs.data.bits <= InActSRAMBank_1.io.dataPath.outIOs.dataIOs.data.bits @[GLBCluster.scala 9:31]
    inActSRAMs[1].dataPath.outIOs.dataIOs.data.valid <= InActSRAMBank_1.io.dataPath.outIOs.dataIOs.data.valid @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.dataPath.outIOs.dataIOs.data.ready <= inActSRAMs[1].dataPath.outIOs.dataIOs.data.ready @[GLBCluster.scala 9:31]
    inActSRAMs[1].dataPath.outIOs.adrIOs.data.bits <= InActSRAMBank_1.io.dataPath.outIOs.adrIOs.data.bits @[GLBCluster.scala 9:31]
    inActSRAMs[1].dataPath.outIOs.adrIOs.data.valid <= InActSRAMBank_1.io.dataPath.outIOs.adrIOs.data.valid @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.dataPath.outIOs.adrIOs.data.ready <= inActSRAMs[1].dataPath.outIOs.adrIOs.data.ready @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.dataPath.inIOs.dataIOs.data.bits <= inActSRAMs[1].dataPath.inIOs.dataIOs.data.bits @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.dataPath.inIOs.dataIOs.data.valid <= inActSRAMs[1].dataPath.inIOs.dataIOs.data.valid @[GLBCluster.scala 9:31]
    inActSRAMs[1].dataPath.inIOs.dataIOs.data.ready <= InActSRAMBank_1.io.dataPath.inIOs.dataIOs.data.ready @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.dataPath.inIOs.adrIOs.data.bits <= inActSRAMs[1].dataPath.inIOs.adrIOs.data.bits @[GLBCluster.scala 9:31]
    InActSRAMBank_1.io.dataPath.inIOs.adrIOs.data.valid <= inActSRAMs[1].dataPath.inIOs.adrIOs.data.valid @[GLBCluster.scala 9:31]
    inActSRAMs[1].dataPath.inIOs.adrIOs.data.ready <= InActSRAMBank_1.io.dataPath.inIOs.adrIOs.data.ready @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.subDone <= InActSRAMBank_2.io.debugIO.dataDebug.subDone @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.doReadWire <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.doReadWire @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.waitForRead <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.waitForRead @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.theState <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.theState @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.meetOneZero <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.meetOneZero @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.currentData <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.currentData @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.idxCount <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.idxCount @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.idxInc <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.idxInc @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.dataDebug.commonDebug.idx <= InActSRAMBank_2.io.debugIO.dataDebug.commonDebug.idx @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.subDone <= InActSRAMBank_2.io.debugIO.adrDebug.subDone @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.doReadWire <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.doReadWire @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.waitForRead <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.waitForRead @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.theState <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.theState @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.meetOneZero <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.meetOneZero @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.currentData <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.currentData @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.idxCount <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.idxCount @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.idxInc <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.idxInc @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.adrDebug.commonDebug.idx <= InActSRAMBank_2.io.debugIO.adrDebug.commonDebug.idx @[GLBCluster.scala 9:31]
    inActSRAMs[2].debugIO.theState <= InActSRAMBank_2.io.debugIO.theState @[GLBCluster.scala 9:31]
    inActSRAMs[2].ctrlPath.done <= InActSRAMBank_2.io.ctrlPath.done @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.ctrlPath.doEn <= inActSRAMs[2].ctrlPath.doEn @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.ctrlPath.writeOrRead <= inActSRAMs[2].ctrlPath.writeOrRead @[GLBCluster.scala 9:31]
    inActSRAMs[2].dataPath.outIOs.dataIOs.data.bits <= InActSRAMBank_2.io.dataPath.outIOs.dataIOs.data.bits @[GLBCluster.scala 9:31]
    inActSRAMs[2].dataPath.outIOs.dataIOs.data.valid <= InActSRAMBank_2.io.dataPath.outIOs.dataIOs.data.valid @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.dataPath.outIOs.dataIOs.data.ready <= inActSRAMs[2].dataPath.outIOs.dataIOs.data.ready @[GLBCluster.scala 9:31]
    inActSRAMs[2].dataPath.outIOs.adrIOs.data.bits <= InActSRAMBank_2.io.dataPath.outIOs.adrIOs.data.bits @[GLBCluster.scala 9:31]
    inActSRAMs[2].dataPath.outIOs.adrIOs.data.valid <= InActSRAMBank_2.io.dataPath.outIOs.adrIOs.data.valid @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.dataPath.outIOs.adrIOs.data.ready <= inActSRAMs[2].dataPath.outIOs.adrIOs.data.ready @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.dataPath.inIOs.dataIOs.data.bits <= inActSRAMs[2].dataPath.inIOs.dataIOs.data.bits @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.dataPath.inIOs.dataIOs.data.valid <= inActSRAMs[2].dataPath.inIOs.dataIOs.data.valid @[GLBCluster.scala 9:31]
    inActSRAMs[2].dataPath.inIOs.dataIOs.data.ready <= InActSRAMBank_2.io.dataPath.inIOs.dataIOs.data.ready @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.dataPath.inIOs.adrIOs.data.bits <= inActSRAMs[2].dataPath.inIOs.adrIOs.data.bits @[GLBCluster.scala 9:31]
    InActSRAMBank_2.io.dataPath.inIOs.adrIOs.data.valid <= inActSRAMs[2].dataPath.inIOs.adrIOs.data.valid @[GLBCluster.scala 9:31]
    inActSRAMs[2].dataPath.inIOs.adrIOs.data.ready <= InActSRAMBank_2.io.dataPath.inIOs.adrIOs.data.ready @[GLBCluster.scala 9:31]
    inst PSumSRAMBank of PSumSRAMBank @[GLBCluster.scala 11:60]
    PSumSRAMBank.clock <= clock
    PSumSRAMBank.reset <= reset
    inst PSumSRAMBank_1 of PSumSRAMBank_1 @[GLBCluster.scala 11:60]
    PSumSRAMBank_1.clock <= clock
    PSumSRAMBank_1.reset <= reset
    inst PSumSRAMBank_2 of PSumSRAMBank_2 @[GLBCluster.scala 11:60]
    PSumSRAMBank_2.clock <= clock
    PSumSRAMBank_2.reset <= reset
    inst PSumSRAMBank_3 of PSumSRAMBank_3 @[GLBCluster.scala 11:60]
    PSumSRAMBank_3.clock <= clock
    PSumSRAMBank_3.reset <= reset
    wire pSumSRAMs : {dataPath : {flip inIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, outIOs : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>, flip startIdx : UInt<10>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<20>, meetOneZero : UInt<1>, theState : UInt<2>, waitForRead : UInt<1>, doReadWire : UInt<1>}}[4] @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.doReadWire <= PSumSRAMBank.io.debugIO.doReadWire @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.waitForRead <= PSumSRAMBank.io.debugIO.waitForRead @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.theState <= PSumSRAMBank.io.debugIO.theState @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.meetOneZero <= PSumSRAMBank.io.debugIO.meetOneZero @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.currentData <= PSumSRAMBank.io.debugIO.currentData @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.idxCount <= PSumSRAMBank.io.debugIO.idxCount @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.idxInc <= PSumSRAMBank.io.debugIO.idxInc @[GLBCluster.scala 11:31]
    pSumSRAMs[0].debugIO.idx <= PSumSRAMBank.io.debugIO.idx @[GLBCluster.scala 11:31]
    PSumSRAMBank.io.ctrlPath.startIdx <= pSumSRAMs[0].ctrlPath.startIdx @[GLBCluster.scala 11:31]
    pSumSRAMs[0].ctrlPath.done <= PSumSRAMBank.io.ctrlPath.done @[GLBCluster.scala 11:31]
    PSumSRAMBank.io.ctrlPath.doEn <= pSumSRAMs[0].ctrlPath.doEn @[GLBCluster.scala 11:31]
    PSumSRAMBank.io.ctrlPath.writeOrRead <= pSumSRAMs[0].ctrlPath.writeOrRead @[GLBCluster.scala 11:31]
    pSumSRAMs[0].dataPath.outIOs.bits <= PSumSRAMBank.io.dataPath.outIOs.bits @[GLBCluster.scala 11:31]
    pSumSRAMs[0].dataPath.outIOs.valid <= PSumSRAMBank.io.dataPath.outIOs.valid @[GLBCluster.scala 11:31]
    PSumSRAMBank.io.dataPath.outIOs.ready <= pSumSRAMs[0].dataPath.outIOs.ready @[GLBCluster.scala 11:31]
    PSumSRAMBank.io.dataPath.inIOs.bits <= pSumSRAMs[0].dataPath.inIOs.bits @[GLBCluster.scala 11:31]
    PSumSRAMBank.io.dataPath.inIOs.valid <= pSumSRAMs[0].dataPath.inIOs.valid @[GLBCluster.scala 11:31]
    pSumSRAMs[0].dataPath.inIOs.ready <= PSumSRAMBank.io.dataPath.inIOs.ready @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.doReadWire <= PSumSRAMBank_1.io.debugIO.doReadWire @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.waitForRead <= PSumSRAMBank_1.io.debugIO.waitForRead @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.theState <= PSumSRAMBank_1.io.debugIO.theState @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.meetOneZero <= PSumSRAMBank_1.io.debugIO.meetOneZero @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.currentData <= PSumSRAMBank_1.io.debugIO.currentData @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.idxCount <= PSumSRAMBank_1.io.debugIO.idxCount @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.idxInc <= PSumSRAMBank_1.io.debugIO.idxInc @[GLBCluster.scala 11:31]
    pSumSRAMs[1].debugIO.idx <= PSumSRAMBank_1.io.debugIO.idx @[GLBCluster.scala 11:31]
    PSumSRAMBank_1.io.ctrlPath.startIdx <= pSumSRAMs[1].ctrlPath.startIdx @[GLBCluster.scala 11:31]
    pSumSRAMs[1].ctrlPath.done <= PSumSRAMBank_1.io.ctrlPath.done @[GLBCluster.scala 11:31]
    PSumSRAMBank_1.io.ctrlPath.doEn <= pSumSRAMs[1].ctrlPath.doEn @[GLBCluster.scala 11:31]
    PSumSRAMBank_1.io.ctrlPath.writeOrRead <= pSumSRAMs[1].ctrlPath.writeOrRead @[GLBCluster.scala 11:31]
    pSumSRAMs[1].dataPath.outIOs.bits <= PSumSRAMBank_1.io.dataPath.outIOs.bits @[GLBCluster.scala 11:31]
    pSumSRAMs[1].dataPath.outIOs.valid <= PSumSRAMBank_1.io.dataPath.outIOs.valid @[GLBCluster.scala 11:31]
    PSumSRAMBank_1.io.dataPath.outIOs.ready <= pSumSRAMs[1].dataPath.outIOs.ready @[GLBCluster.scala 11:31]
    PSumSRAMBank_1.io.dataPath.inIOs.bits <= pSumSRAMs[1].dataPath.inIOs.bits @[GLBCluster.scala 11:31]
    PSumSRAMBank_1.io.dataPath.inIOs.valid <= pSumSRAMs[1].dataPath.inIOs.valid @[GLBCluster.scala 11:31]
    pSumSRAMs[1].dataPath.inIOs.ready <= PSumSRAMBank_1.io.dataPath.inIOs.ready @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.doReadWire <= PSumSRAMBank_2.io.debugIO.doReadWire @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.waitForRead <= PSumSRAMBank_2.io.debugIO.waitForRead @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.theState <= PSumSRAMBank_2.io.debugIO.theState @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.meetOneZero <= PSumSRAMBank_2.io.debugIO.meetOneZero @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.currentData <= PSumSRAMBank_2.io.debugIO.currentData @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.idxCount <= PSumSRAMBank_2.io.debugIO.idxCount @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.idxInc <= PSumSRAMBank_2.io.debugIO.idxInc @[GLBCluster.scala 11:31]
    pSumSRAMs[2].debugIO.idx <= PSumSRAMBank_2.io.debugIO.idx @[GLBCluster.scala 11:31]
    PSumSRAMBank_2.io.ctrlPath.startIdx <= pSumSRAMs[2].ctrlPath.startIdx @[GLBCluster.scala 11:31]
    pSumSRAMs[2].ctrlPath.done <= PSumSRAMBank_2.io.ctrlPath.done @[GLBCluster.scala 11:31]
    PSumSRAMBank_2.io.ctrlPath.doEn <= pSumSRAMs[2].ctrlPath.doEn @[GLBCluster.scala 11:31]
    PSumSRAMBank_2.io.ctrlPath.writeOrRead <= pSumSRAMs[2].ctrlPath.writeOrRead @[GLBCluster.scala 11:31]
    pSumSRAMs[2].dataPath.outIOs.bits <= PSumSRAMBank_2.io.dataPath.outIOs.bits @[GLBCluster.scala 11:31]
    pSumSRAMs[2].dataPath.outIOs.valid <= PSumSRAMBank_2.io.dataPath.outIOs.valid @[GLBCluster.scala 11:31]
    PSumSRAMBank_2.io.dataPath.outIOs.ready <= pSumSRAMs[2].dataPath.outIOs.ready @[GLBCluster.scala 11:31]
    PSumSRAMBank_2.io.dataPath.inIOs.bits <= pSumSRAMs[2].dataPath.inIOs.bits @[GLBCluster.scala 11:31]
    PSumSRAMBank_2.io.dataPath.inIOs.valid <= pSumSRAMs[2].dataPath.inIOs.valid @[GLBCluster.scala 11:31]
    pSumSRAMs[2].dataPath.inIOs.ready <= PSumSRAMBank_2.io.dataPath.inIOs.ready @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.doReadWire <= PSumSRAMBank_3.io.debugIO.doReadWire @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.waitForRead <= PSumSRAMBank_3.io.debugIO.waitForRead @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.theState <= PSumSRAMBank_3.io.debugIO.theState @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.meetOneZero <= PSumSRAMBank_3.io.debugIO.meetOneZero @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.currentData <= PSumSRAMBank_3.io.debugIO.currentData @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.idxCount <= PSumSRAMBank_3.io.debugIO.idxCount @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.idxInc <= PSumSRAMBank_3.io.debugIO.idxInc @[GLBCluster.scala 11:31]
    pSumSRAMs[3].debugIO.idx <= PSumSRAMBank_3.io.debugIO.idx @[GLBCluster.scala 11:31]
    PSumSRAMBank_3.io.ctrlPath.startIdx <= pSumSRAMs[3].ctrlPath.startIdx @[GLBCluster.scala 11:31]
    pSumSRAMs[3].ctrlPath.done <= PSumSRAMBank_3.io.ctrlPath.done @[GLBCluster.scala 11:31]
    PSumSRAMBank_3.io.ctrlPath.doEn <= pSumSRAMs[3].ctrlPath.doEn @[GLBCluster.scala 11:31]
    PSumSRAMBank_3.io.ctrlPath.writeOrRead <= pSumSRAMs[3].ctrlPath.writeOrRead @[GLBCluster.scala 11:31]
    pSumSRAMs[3].dataPath.outIOs.bits <= PSumSRAMBank_3.io.dataPath.outIOs.bits @[GLBCluster.scala 11:31]
    pSumSRAMs[3].dataPath.outIOs.valid <= PSumSRAMBank_3.io.dataPath.outIOs.valid @[GLBCluster.scala 11:31]
    PSumSRAMBank_3.io.dataPath.outIOs.ready <= pSumSRAMs[3].dataPath.outIOs.ready @[GLBCluster.scala 11:31]
    PSumSRAMBank_3.io.dataPath.inIOs.bits <= pSumSRAMs[3].dataPath.inIOs.bits @[GLBCluster.scala 11:31]
    PSumSRAMBank_3.io.dataPath.inIOs.valid <= pSumSRAMs[3].dataPath.inIOs.valid @[GLBCluster.scala 11:31]
    pSumSRAMs[3].dataPath.inIOs.ready <= PSumSRAMBank_3.io.dataPath.inIOs.ready @[GLBCluster.scala 11:31]
    wire _T : UInt<1>[2] @[GLBCluster.scala 17:36]
    reg _T_1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 20:58]
    reg _T_2 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 20:58]
    wire _T_3 : UInt<1>[2] @[GLBCluster.scala 20:38]
    _T_3[0] <= _T_1 @[GLBCluster.scala 20:38]
    _T_3[1] <= _T_2 @[GLBCluster.scala 20:38]
    reg _T_4 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 23:78]
    reg _T_5 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 23:78]
    reg _T_6 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 23:78]
    wire inActSRAMDoneRegVec : UInt<1>[3] @[GLBCluster.scala 23:47]
    inActSRAMDoneRegVec[0] <= _T_4 @[GLBCluster.scala 23:47]
    inActSRAMDoneRegVec[1] <= _T_5 @[GLBCluster.scala 23:47]
    inActSRAMDoneRegVec[2] <= _T_6 @[GLBCluster.scala 23:47]
    reg _T_7 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 23:128]
    reg _T_8 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 23:128]
    reg _T_9 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 23:128]
    reg _T_10 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 23:128]
    wire pSumSRAMDoneRegVec : UInt<1>[4] @[GLBCluster.scala 23:98]
    pSumSRAMDoneRegVec[0] <= _T_7 @[GLBCluster.scala 23:98]
    pSumSRAMDoneRegVec[1] <= _T_8 @[GLBCluster.scala 23:98]
    pSumSRAMDoneRegVec[2] <= _T_9 @[GLBCluster.scala 23:98]
    pSumSRAMDoneRegVec[3] <= _T_10 @[GLBCluster.scala 23:98]
    wire _T_11 : UInt<1>[2] @[GLBCluster.scala 26:41]
    wire _T_12 : UInt<1>[2] @[GLBCluster.scala 29:39]
    reg _T_13 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 32:69]
    reg _T_14 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 32:69]
    reg _T_15 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 32:69]
    reg _T_16 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 32:69]
    wire _T_17 : UInt[4] @[GLBCluster.scala 32:39]
    _T_17[0] <= _T_13 @[GLBCluster.scala 32:39]
    _T_17[1] <= _T_14 @[GLBCluster.scala 32:39]
    _T_17[2] <= _T_15 @[GLBCluster.scala 32:39]
    _T_17[3] <= _T_16 @[GLBCluster.scala 32:39]
    io.ctrlPath.inActIO.done <= _T_11[0] @[GLBCluster.scala 50:25]
    io.ctrlPath.inActIO.busy <= _T_12[0] @[GLBCluster.scala 51:25]
    _T[0] <= io.ctrlPath.inActIO.doEn @[GLBCluster.scala 52:23]
    node _T_18 = and(inActSRAMDoneRegVec[0], inActSRAMDoneRegVec[1]) @[GLBCluster.scala 54:62]
    node _T_19 = and(_T_18, inActSRAMDoneRegVec[2]) @[GLBCluster.scala 54:62]
    _T_11[0] <= _T_19 @[GLBCluster.scala 54:28]
    node _T_20 = eq(_T_3[0], UInt<1>("h01")) @[GLBCluster.scala 55:46]
    _T_12[0] <= _T_20 @[GLBCluster.scala 55:26]
    node _T_21 = eq(inActSRAMDoneRegVec[0], UInt<1>("h00")) @[GLBCluster.scala 58:58]
    node _T_22 = and(_T_12[0], _T_21) @[GLBCluster.scala 58:55]
    inActSRAMs[0].ctrlPath.doEn <= _T_22 @[GLBCluster.scala 58:31]
    node _T_23 = eq(_T_12[0], UInt<1>("h00")) @[GLBCluster.scala 61:39]
    node _T_24 = eq(inActSRAMDoneRegVec[0], UInt<1>("h00")) @[GLBCluster.scala 61:91]
    node _T_25 = mux(inActSRAMs[0].ctrlPath.done, _T_24, inActSRAMDoneRegVec[0]) @[GLBCluster.scala 61:65]
    node _T_26 = mux(_T_23, _T_25, UInt<1>("h00")) @[GLBCluster.scala 61:38]
    inActSRAMDoneRegVec[0] <= _T_26 @[GLBCluster.scala 61:32]
    inActSRAMs[0].ctrlPath.writeOrRead <= io.ctrlPath.inActIO.writeOrRead @[GLBCluster.scala 62:38]
    node _T_27 = eq(inActSRAMDoneRegVec[1], UInt<1>("h00")) @[GLBCluster.scala 58:58]
    node _T_28 = and(_T_12[0], _T_27) @[GLBCluster.scala 58:55]
    inActSRAMs[1].ctrlPath.doEn <= _T_28 @[GLBCluster.scala 58:31]
    node _T_29 = eq(_T_12[0], UInt<1>("h00")) @[GLBCluster.scala 61:39]
    node _T_30 = eq(inActSRAMDoneRegVec[1], UInt<1>("h00")) @[GLBCluster.scala 61:91]
    node _T_31 = mux(inActSRAMs[1].ctrlPath.done, _T_30, inActSRAMDoneRegVec[1]) @[GLBCluster.scala 61:65]
    node _T_32 = mux(_T_29, _T_31, UInt<1>("h00")) @[GLBCluster.scala 61:38]
    inActSRAMDoneRegVec[1] <= _T_32 @[GLBCluster.scala 61:32]
    inActSRAMs[1].ctrlPath.writeOrRead <= io.ctrlPath.inActIO.writeOrRead @[GLBCluster.scala 62:38]
    node _T_33 = eq(inActSRAMDoneRegVec[2], UInt<1>("h00")) @[GLBCluster.scala 58:58]
    node _T_34 = and(_T_12[0], _T_33) @[GLBCluster.scala 58:55]
    inActSRAMs[2].ctrlPath.doEn <= _T_34 @[GLBCluster.scala 58:31]
    node _T_35 = eq(_T_12[0], UInt<1>("h00")) @[GLBCluster.scala 61:39]
    node _T_36 = eq(inActSRAMDoneRegVec[2], UInt<1>("h00")) @[GLBCluster.scala 61:91]
    node _T_37 = mux(inActSRAMs[2].ctrlPath.done, _T_36, inActSRAMDoneRegVec[2]) @[GLBCluster.scala 61:65]
    node _T_38 = mux(_T_35, _T_37, UInt<1>("h00")) @[GLBCluster.scala 61:38]
    inActSRAMDoneRegVec[2] <= _T_38 @[GLBCluster.scala 61:32]
    inActSRAMs[2].ctrlPath.writeOrRead <= io.ctrlPath.inActIO.writeOrRead @[GLBCluster.scala 62:38]
    node _T_39 = eq(UInt<1>("h00"), _T_3[0]) @[Conditional.scala 37:30]
    when _T_39 : @[Conditional.scala 40:58]
      when _T[0] : @[GLBCluster.scala 36:23]
        _T_3[0] <= UInt<1>("h01") @[GLBCluster.scala 37:20]
        skip @[GLBCluster.scala 36:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_40 = eq(UInt<1>("h01"), _T_3[0]) @[Conditional.scala 37:30]
      when _T_40 : @[Conditional.scala 39:67]
        when _T_11[0] : @[GLBCluster.scala 41:21]
          _T_3[0] <= UInt<1>("h00") @[GLBCluster.scala 42:20]
          skip @[GLBCluster.scala 41:21]
        skip @[Conditional.scala 39:67]
    io.ctrlPath.pSumIO.done <= _T_11[1] @[GLBCluster.scala 50:25]
    io.ctrlPath.pSumIO.busy <= _T_12[1] @[GLBCluster.scala 51:25]
    _T[1] <= io.ctrlPath.pSumIO.doEn @[GLBCluster.scala 52:23]
    node _T_41 = and(pSumSRAMDoneRegVec[0], pSumSRAMDoneRegVec[1]) @[GLBCluster.scala 54:62]
    node _T_42 = and(_T_41, pSumSRAMDoneRegVec[2]) @[GLBCluster.scala 54:62]
    node _T_43 = and(_T_42, pSumSRAMDoneRegVec[3]) @[GLBCluster.scala 54:62]
    _T_11[1] <= _T_43 @[GLBCluster.scala 54:28]
    node _T_44 = eq(_T_3[1], UInt<1>("h01")) @[GLBCluster.scala 55:46]
    _T_12[1] <= _T_44 @[GLBCluster.scala 55:26]
    node _T_45 = eq(pSumSRAMDoneRegVec[0], UInt<1>("h00")) @[GLBCluster.scala 58:58]
    node _T_46 = and(_T_12[1], _T_45) @[GLBCluster.scala 58:55]
    pSumSRAMs[0].ctrlPath.doEn <= _T_46 @[GLBCluster.scala 58:31]
    node _T_47 = eq(_T_12[1], UInt<1>("h00")) @[GLBCluster.scala 61:39]
    node _T_48 = eq(pSumSRAMDoneRegVec[0], UInt<1>("h00")) @[GLBCluster.scala 61:91]
    node _T_49 = mux(pSumSRAMs[0].ctrlPath.done, _T_48, pSumSRAMDoneRegVec[0]) @[GLBCluster.scala 61:65]
    node _T_50 = mux(_T_47, _T_49, UInt<1>("h00")) @[GLBCluster.scala 61:38]
    pSumSRAMDoneRegVec[0] <= _T_50 @[GLBCluster.scala 61:32]
    pSumSRAMs[0].ctrlPath.writeOrRead <= io.ctrlPath.inActIO.writeOrRead @[GLBCluster.scala 62:38]
    node _T_51 = eq(pSumSRAMDoneRegVec[1], UInt<1>("h00")) @[GLBCluster.scala 58:58]
    node _T_52 = and(_T_12[1], _T_51) @[GLBCluster.scala 58:55]
    pSumSRAMs[1].ctrlPath.doEn <= _T_52 @[GLBCluster.scala 58:31]
    node _T_53 = eq(_T_12[1], UInt<1>("h00")) @[GLBCluster.scala 61:39]
    node _T_54 = eq(pSumSRAMDoneRegVec[1], UInt<1>("h00")) @[GLBCluster.scala 61:91]
    node _T_55 = mux(pSumSRAMs[1].ctrlPath.done, _T_54, pSumSRAMDoneRegVec[1]) @[GLBCluster.scala 61:65]
    node _T_56 = mux(_T_53, _T_55, UInt<1>("h00")) @[GLBCluster.scala 61:38]
    pSumSRAMDoneRegVec[1] <= _T_56 @[GLBCluster.scala 61:32]
    pSumSRAMs[1].ctrlPath.writeOrRead <= io.ctrlPath.inActIO.writeOrRead @[GLBCluster.scala 62:38]
    node _T_57 = eq(pSumSRAMDoneRegVec[2], UInt<1>("h00")) @[GLBCluster.scala 58:58]
    node _T_58 = and(_T_12[1], _T_57) @[GLBCluster.scala 58:55]
    pSumSRAMs[2].ctrlPath.doEn <= _T_58 @[GLBCluster.scala 58:31]
    node _T_59 = eq(_T_12[1], UInt<1>("h00")) @[GLBCluster.scala 61:39]
    node _T_60 = eq(pSumSRAMDoneRegVec[2], UInt<1>("h00")) @[GLBCluster.scala 61:91]
    node _T_61 = mux(pSumSRAMs[2].ctrlPath.done, _T_60, pSumSRAMDoneRegVec[2]) @[GLBCluster.scala 61:65]
    node _T_62 = mux(_T_59, _T_61, UInt<1>("h00")) @[GLBCluster.scala 61:38]
    pSumSRAMDoneRegVec[2] <= _T_62 @[GLBCluster.scala 61:32]
    pSumSRAMs[2].ctrlPath.writeOrRead <= io.ctrlPath.inActIO.writeOrRead @[GLBCluster.scala 62:38]
    node _T_63 = eq(pSumSRAMDoneRegVec[3], UInt<1>("h00")) @[GLBCluster.scala 58:58]
    node _T_64 = and(_T_12[1], _T_63) @[GLBCluster.scala 58:55]
    pSumSRAMs[3].ctrlPath.doEn <= _T_64 @[GLBCluster.scala 58:31]
    node _T_65 = eq(_T_12[1], UInt<1>("h00")) @[GLBCluster.scala 61:39]
    node _T_66 = eq(pSumSRAMDoneRegVec[3], UInt<1>("h00")) @[GLBCluster.scala 61:91]
    node _T_67 = mux(pSumSRAMs[3].ctrlPath.done, _T_66, pSumSRAMDoneRegVec[3]) @[GLBCluster.scala 61:65]
    node _T_68 = mux(_T_65, _T_67, UInt<1>("h00")) @[GLBCluster.scala 61:38]
    pSumSRAMDoneRegVec[3] <= _T_68 @[GLBCluster.scala 61:32]
    pSumSRAMs[3].ctrlPath.writeOrRead <= io.ctrlPath.inActIO.writeOrRead @[GLBCluster.scala 62:38]
    node _T_69 = eq(UInt<1>("h00"), _T_3[1]) @[Conditional.scala 37:30]
    when _T_69 : @[Conditional.scala 40:58]
      when _T[1] : @[GLBCluster.scala 36:23]
        _T_3[1] <= UInt<1>("h01") @[GLBCluster.scala 37:20]
        skip @[GLBCluster.scala 36:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_70 = eq(UInt<1>("h01"), _T_3[1]) @[Conditional.scala 37:30]
      when _T_70 : @[Conditional.scala 39:67]
        when _T_11[1] : @[GLBCluster.scala 41:21]
          _T_3[1] <= UInt<1>("h00") @[GLBCluster.scala 42:20]
          skip @[GLBCluster.scala 41:21]
        skip @[Conditional.scala 39:67]
    io.dataPath.weightIO[0].outIOs.dataIOs.data.bits <= io.dataPath.weightIO[0].inIOs.dataIOs.data.bits @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[0].outIOs.dataIOs.data.valid <= io.dataPath.weightIO[0].inIOs.dataIOs.data.valid @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[0].inIOs.dataIOs.data.ready <= io.dataPath.weightIO[0].outIOs.dataIOs.data.ready @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[0].outIOs.adrIOs.data.bits <= io.dataPath.weightIO[0].inIOs.adrIOs.data.bits @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[0].outIOs.adrIOs.data.valid <= io.dataPath.weightIO[0].inIOs.adrIOs.data.valid @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[0].inIOs.adrIOs.data.ready <= io.dataPath.weightIO[0].outIOs.adrIOs.data.ready @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[1].outIOs.dataIOs.data.bits <= io.dataPath.weightIO[1].inIOs.dataIOs.data.bits @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[1].outIOs.dataIOs.data.valid <= io.dataPath.weightIO[1].inIOs.dataIOs.data.valid @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[1].inIOs.dataIOs.data.ready <= io.dataPath.weightIO[1].outIOs.dataIOs.data.ready @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[1].outIOs.adrIOs.data.bits <= io.dataPath.weightIO[1].inIOs.adrIOs.data.bits @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[1].outIOs.adrIOs.data.valid <= io.dataPath.weightIO[1].inIOs.adrIOs.data.valid @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[1].inIOs.adrIOs.data.ready <= io.dataPath.weightIO[1].outIOs.adrIOs.data.ready @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[2].outIOs.dataIOs.data.bits <= io.dataPath.weightIO[2].inIOs.dataIOs.data.bits @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[2].outIOs.dataIOs.data.valid <= io.dataPath.weightIO[2].inIOs.dataIOs.data.valid @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[2].inIOs.dataIOs.data.ready <= io.dataPath.weightIO[2].outIOs.dataIOs.data.ready @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[2].outIOs.adrIOs.data.bits <= io.dataPath.weightIO[2].inIOs.adrIOs.data.bits @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[2].outIOs.adrIOs.data.valid <= io.dataPath.weightIO[2].inIOs.adrIOs.data.valid @[GLBCluster.scala 67:45]
    io.dataPath.weightIO[2].inIOs.adrIOs.data.ready <= io.dataPath.weightIO[2].outIOs.adrIOs.data.ready @[GLBCluster.scala 67:45]
    io.dataPath.inActIO[0].outIOs.dataIOs.data.bits <= inActSRAMs[0].dataPath.outIOs.dataIOs.data.bits @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[0].outIOs.dataIOs.data.valid <= inActSRAMs[0].dataPath.outIOs.dataIOs.data.valid @[GLBCluster.scala 68:77]
    inActSRAMs[0].dataPath.outIOs.dataIOs.data.ready <= io.dataPath.inActIO[0].outIOs.dataIOs.data.ready @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[0].outIOs.adrIOs.data.bits <= inActSRAMs[0].dataPath.outIOs.adrIOs.data.bits @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[0].outIOs.adrIOs.data.valid <= inActSRAMs[0].dataPath.outIOs.adrIOs.data.valid @[GLBCluster.scala 68:77]
    inActSRAMs[0].dataPath.outIOs.adrIOs.data.ready <= io.dataPath.inActIO[0].outIOs.adrIOs.data.ready @[GLBCluster.scala 68:77]
    inActSRAMs[0].dataPath.inIOs.dataIOs.data.bits <= io.dataPath.inActIO[0].inIOs.dataIOs.data.bits @[GLBCluster.scala 68:77]
    inActSRAMs[0].dataPath.inIOs.dataIOs.data.valid <= io.dataPath.inActIO[0].inIOs.dataIOs.data.valid @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[0].inIOs.dataIOs.data.ready <= inActSRAMs[0].dataPath.inIOs.dataIOs.data.ready @[GLBCluster.scala 68:77]
    inActSRAMs[0].dataPath.inIOs.adrIOs.data.bits <= io.dataPath.inActIO[0].inIOs.adrIOs.data.bits @[GLBCluster.scala 68:77]
    inActSRAMs[0].dataPath.inIOs.adrIOs.data.valid <= io.dataPath.inActIO[0].inIOs.adrIOs.data.valid @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[0].inIOs.adrIOs.data.ready <= inActSRAMs[0].dataPath.inIOs.adrIOs.data.ready @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[1].outIOs.dataIOs.data.bits <= inActSRAMs[1].dataPath.outIOs.dataIOs.data.bits @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[1].outIOs.dataIOs.data.valid <= inActSRAMs[1].dataPath.outIOs.dataIOs.data.valid @[GLBCluster.scala 68:77]
    inActSRAMs[1].dataPath.outIOs.dataIOs.data.ready <= io.dataPath.inActIO[1].outIOs.dataIOs.data.ready @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[1].outIOs.adrIOs.data.bits <= inActSRAMs[1].dataPath.outIOs.adrIOs.data.bits @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[1].outIOs.adrIOs.data.valid <= inActSRAMs[1].dataPath.outIOs.adrIOs.data.valid @[GLBCluster.scala 68:77]
    inActSRAMs[1].dataPath.outIOs.adrIOs.data.ready <= io.dataPath.inActIO[1].outIOs.adrIOs.data.ready @[GLBCluster.scala 68:77]
    inActSRAMs[1].dataPath.inIOs.dataIOs.data.bits <= io.dataPath.inActIO[1].inIOs.dataIOs.data.bits @[GLBCluster.scala 68:77]
    inActSRAMs[1].dataPath.inIOs.dataIOs.data.valid <= io.dataPath.inActIO[1].inIOs.dataIOs.data.valid @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[1].inIOs.dataIOs.data.ready <= inActSRAMs[1].dataPath.inIOs.dataIOs.data.ready @[GLBCluster.scala 68:77]
    inActSRAMs[1].dataPath.inIOs.adrIOs.data.bits <= io.dataPath.inActIO[1].inIOs.adrIOs.data.bits @[GLBCluster.scala 68:77]
    inActSRAMs[1].dataPath.inIOs.adrIOs.data.valid <= io.dataPath.inActIO[1].inIOs.adrIOs.data.valid @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[1].inIOs.adrIOs.data.ready <= inActSRAMs[1].dataPath.inIOs.adrIOs.data.ready @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[2].outIOs.dataIOs.data.bits <= inActSRAMs[2].dataPath.outIOs.dataIOs.data.bits @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[2].outIOs.dataIOs.data.valid <= inActSRAMs[2].dataPath.outIOs.dataIOs.data.valid @[GLBCluster.scala 68:77]
    inActSRAMs[2].dataPath.outIOs.dataIOs.data.ready <= io.dataPath.inActIO[2].outIOs.dataIOs.data.ready @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[2].outIOs.adrIOs.data.bits <= inActSRAMs[2].dataPath.outIOs.adrIOs.data.bits @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[2].outIOs.adrIOs.data.valid <= inActSRAMs[2].dataPath.outIOs.adrIOs.data.valid @[GLBCluster.scala 68:77]
    inActSRAMs[2].dataPath.outIOs.adrIOs.data.ready <= io.dataPath.inActIO[2].outIOs.adrIOs.data.ready @[GLBCluster.scala 68:77]
    inActSRAMs[2].dataPath.inIOs.dataIOs.data.bits <= io.dataPath.inActIO[2].inIOs.dataIOs.data.bits @[GLBCluster.scala 68:77]
    inActSRAMs[2].dataPath.inIOs.dataIOs.data.valid <= io.dataPath.inActIO[2].inIOs.dataIOs.data.valid @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[2].inIOs.dataIOs.data.ready <= inActSRAMs[2].dataPath.inIOs.dataIOs.data.ready @[GLBCluster.scala 68:77]
    inActSRAMs[2].dataPath.inIOs.adrIOs.data.bits <= io.dataPath.inActIO[2].inIOs.adrIOs.data.bits @[GLBCluster.scala 68:77]
    inActSRAMs[2].dataPath.inIOs.adrIOs.data.valid <= io.dataPath.inActIO[2].inIOs.adrIOs.data.valid @[GLBCluster.scala 68:77]
    io.dataPath.inActIO[2].inIOs.adrIOs.data.ready <= inActSRAMs[2].dataPath.inIOs.adrIOs.data.ready @[GLBCluster.scala 68:77]
    io.dataPath.pSumIO[0].outIOs.bits <= pSumSRAMs[0].dataPath.outIOs.bits @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[0].outIOs.valid <= pSumSRAMs[0].dataPath.outIOs.valid @[GLBCluster.scala 69:76]
    pSumSRAMs[0].dataPath.outIOs.ready <= io.dataPath.pSumIO[0].outIOs.ready @[GLBCluster.scala 69:76]
    pSumSRAMs[0].dataPath.inIOs.bits <= io.dataPath.pSumIO[0].inIOs.bits @[GLBCluster.scala 69:76]
    pSumSRAMs[0].dataPath.inIOs.valid <= io.dataPath.pSumIO[0].inIOs.valid @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[0].inIOs.ready <= pSumSRAMs[0].dataPath.inIOs.ready @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[1].outIOs.bits <= pSumSRAMs[1].dataPath.outIOs.bits @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[1].outIOs.valid <= pSumSRAMs[1].dataPath.outIOs.valid @[GLBCluster.scala 69:76]
    pSumSRAMs[1].dataPath.outIOs.ready <= io.dataPath.pSumIO[1].outIOs.ready @[GLBCluster.scala 69:76]
    pSumSRAMs[1].dataPath.inIOs.bits <= io.dataPath.pSumIO[1].inIOs.bits @[GLBCluster.scala 69:76]
    pSumSRAMs[1].dataPath.inIOs.valid <= io.dataPath.pSumIO[1].inIOs.valid @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[1].inIOs.ready <= pSumSRAMs[1].dataPath.inIOs.ready @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[2].outIOs.bits <= pSumSRAMs[2].dataPath.outIOs.bits @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[2].outIOs.valid <= pSumSRAMs[2].dataPath.outIOs.valid @[GLBCluster.scala 69:76]
    pSumSRAMs[2].dataPath.outIOs.ready <= io.dataPath.pSumIO[2].outIOs.ready @[GLBCluster.scala 69:76]
    pSumSRAMs[2].dataPath.inIOs.bits <= io.dataPath.pSumIO[2].inIOs.bits @[GLBCluster.scala 69:76]
    pSumSRAMs[2].dataPath.inIOs.valid <= io.dataPath.pSumIO[2].inIOs.valid @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[2].inIOs.ready <= pSumSRAMs[2].dataPath.inIOs.ready @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[3].outIOs.bits <= pSumSRAMs[3].dataPath.outIOs.bits @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[3].outIOs.valid <= pSumSRAMs[3].dataPath.outIOs.valid @[GLBCluster.scala 69:76]
    pSumSRAMs[3].dataPath.outIOs.ready <= io.dataPath.pSumIO[3].outIOs.ready @[GLBCluster.scala 69:76]
    pSumSRAMs[3].dataPath.inIOs.bits <= io.dataPath.pSumIO[3].inIOs.bits @[GLBCluster.scala 69:76]
    pSumSRAMs[3].dataPath.inIOs.valid <= io.dataPath.pSumIO[3].inIOs.valid @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[3].inIOs.ready <= pSumSRAMs[3].dataPath.inIOs.ready @[GLBCluster.scala 69:76]
    io.dataPath.pSumIO[0].outIOs.bits <= pSumSRAMs[0].dataPath.outIOs.bits @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[0].outIOs.valid <= pSumSRAMs[0].dataPath.outIOs.valid @[GLBCluster.scala 71:21]
    pSumSRAMs[0].dataPath.outIOs.ready <= io.dataPath.pSumIO[0].outIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[0].dataPath.inIOs.bits <= io.dataPath.pSumIO[0].inIOs.bits @[GLBCluster.scala 71:21]
    pSumSRAMs[0].dataPath.inIOs.valid <= io.dataPath.pSumIO[0].inIOs.valid @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[0].inIOs.ready <= pSumSRAMs[0].dataPath.inIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[0].ctrlPath.startIdx <= _T_17[0] @[GLBCluster.scala 72:30]
    io.dataPath.pSumIO[1].outIOs.bits <= pSumSRAMs[1].dataPath.outIOs.bits @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[1].outIOs.valid <= pSumSRAMs[1].dataPath.outIOs.valid @[GLBCluster.scala 71:21]
    pSumSRAMs[1].dataPath.outIOs.ready <= io.dataPath.pSumIO[1].outIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[1].dataPath.inIOs.bits <= io.dataPath.pSumIO[1].inIOs.bits @[GLBCluster.scala 71:21]
    pSumSRAMs[1].dataPath.inIOs.valid <= io.dataPath.pSumIO[1].inIOs.valid @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[1].inIOs.ready <= pSumSRAMs[1].dataPath.inIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[1].ctrlPath.startIdx <= _T_17[1] @[GLBCluster.scala 72:30]
    io.dataPath.pSumIO[2].outIOs.bits <= pSumSRAMs[2].dataPath.outIOs.bits @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[2].outIOs.valid <= pSumSRAMs[2].dataPath.outIOs.valid @[GLBCluster.scala 71:21]
    pSumSRAMs[2].dataPath.outIOs.ready <= io.dataPath.pSumIO[2].outIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[2].dataPath.inIOs.bits <= io.dataPath.pSumIO[2].inIOs.bits @[GLBCluster.scala 71:21]
    pSumSRAMs[2].dataPath.inIOs.valid <= io.dataPath.pSumIO[2].inIOs.valid @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[2].inIOs.ready <= pSumSRAMs[2].dataPath.inIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[2].ctrlPath.startIdx <= _T_17[2] @[GLBCluster.scala 72:30]
    io.dataPath.pSumIO[3].outIOs.bits <= pSumSRAMs[3].dataPath.outIOs.bits @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[3].outIOs.valid <= pSumSRAMs[3].dataPath.outIOs.valid @[GLBCluster.scala 71:21]
    pSumSRAMs[3].dataPath.outIOs.ready <= io.dataPath.pSumIO[3].outIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[3].dataPath.inIOs.bits <= io.dataPath.pSumIO[3].inIOs.bits @[GLBCluster.scala 71:21]
    pSumSRAMs[3].dataPath.inIOs.valid <= io.dataPath.pSumIO[3].inIOs.valid @[GLBCluster.scala 71:21]
    io.dataPath.pSumIO[3].inIOs.ready <= pSumSRAMs[3].dataPath.inIOs.ready @[GLBCluster.scala 71:21]
    pSumSRAMs[3].ctrlPath.startIdx <= _T_17[3] @[GLBCluster.scala 72:30]
    
