---
title: "MemorySim: An RTL-level, timing accurate simulator model for the Chisel ecosystem"
collection: publications
category: manuscripts
permalink: /publication/2025-5-01-memorysim
excerpt: 'We introduce MemorySim, a RTL-level memory simulator that strives to provide accurate timing simulations of memory systems while retaining correctness. The simulator is designed to be integrated into existing RTL-level simulations written in Chisel or Verilog. Itâ€™s also compatible with the Chisel / Chipyard ecosystem, allowing users to obtain highly accurate representations of performance and power through direct integration downstream leverage of simulation tools such as FireSim.'
date: 2025-05-01
paperurl: 'https://arxiv.org/pdf/2508.12636v1'
venue: 'IEEE'
slidesurl: 'https://github.com/AnshKetchum/memorysim/blob/d1ee05c5ee5e7f17458d52b044afe5b04ff20fee/docs/MemorySim_Poster.pdf'
---
The contents above will be part of a list of publications, if the user clicks the link for the publication than the contents of section will be rendered as a full page, allowing you to provide more information about the paper for the reader. When publications are displayed as a single page, the contents of the above "citation" field will automatically be included below this section in a smaller font.
