#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f03232e750 .scope module, "regbanktb" "regbanktb" 2 1;
 .timescale 0 0;
v0x55f03234f920_0 .var "CSBar", 0 0;
v0x55f03234f9e0_0 .var "RDWRBar", 0 0;
v0x55f03234fab0_0 .var "clk", 0 0;
v0x55f03234fbb0_0 .var/i "i", 31 0;
v0x55f03234fc50_0 .var "regDst", 31 0;
v0x55f03234fcf0_0 .var "regSelDst", 4 0;
v0x55f03234fdc0_0 .var "regSelSrc0", 4 0;
v0x55f03234fe90_0 .var "regSelSrc1", 4 0;
v0x55f03234ff60_0 .net "regSrc0", 31 0, v0x55f03234f500_0;  1 drivers
v0x55f032350030_0 .net "regSrc1", 31 0, v0x55f03234f5e0_0;  1 drivers
v0x55f032350100_0 .var "reset", 0 0;
S_0x55f03232e8d0 .scope module, "RegB" "regBank32" 2 20, 3 1 0, S_0x55f03232e750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "regSrc0"
    .port_info 1 /OUTPUT 32 "regSrc1"
    .port_info 2 /INPUT 32 "regDst"
    .port_info 3 /INPUT 5 "regSelSrc0"
    .port_info 4 /INPUT 5 "regSelSrc1"
    .port_info 5 /INPUT 5 "regSelDst"
    .port_info 6 /INPUT 1 "RDWRBar"
    .port_info 7 /INPUT 1 "CSBar"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "reset"
v0x55f03231bd20_0 .net "CSBar", 0 0, v0x55f03234f920_0;  1 drivers
v0x55f03231bdc0_0 .net "RDWRBar", 0 0, v0x55f03234f9e0_0;  1 drivers
v0x55f03234eef0_0 .net "clk", 0 0, v0x55f03234fab0_0;  1 drivers
v0x55f03234ef90_0 .var/i "i", 31 0;
v0x55f03234f070 .array "regBank", 31 0, 31 0;
v0x55f03234f180_0 .net "regDst", 31 0, v0x55f03234fc50_0;  1 drivers
v0x55f03234f260_0 .net "regSelDst", 4 0, v0x55f03234fcf0_0;  1 drivers
v0x55f03234f340_0 .net "regSelSrc0", 4 0, v0x55f03234fdc0_0;  1 drivers
v0x55f03234f420_0 .net "regSelSrc1", 4 0, v0x55f03234fe90_0;  1 drivers
v0x55f03234f500_0 .var "regSrc0", 31 0;
v0x55f03234f5e0_0 .var "regSrc1", 31 0;
v0x55f03234f6c0_0 .net "reset", 0 0, v0x55f032350100_0;  1 drivers
E_0x55f03232b2b0 .event posedge, v0x55f03234eef0_0;
    .scope S_0x55f03232e8d0;
T_0 ;
    %wait E_0x55f03232b2b0;
    %load/vec4 v0x55f03234f6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f03234ef90_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55f03234ef90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f03234ef90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f03234f070, 0, 4;
    %load/vec4 v0x55f03234ef90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f03234ef90_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0x55f03231bd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55f03231bdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x55f03234f180_0;
    %load/vec4 v0x55f03234f260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f03234f070, 0, 4;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x55f03234f340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f03234f070, 4;
    %assign/vec4 v0x55f03234f500_0, 0;
    %load/vec4 v0x55f03234f420_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f03234f070, 4;
    %assign/vec4 v0x55f03234f5e0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55f03234f500_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55f03234f5e0_0, 0, 32;
T_0.5 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f03232e750;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x55f03234fab0_0;
    %inv;
    %store/vec4 v0x55f03234fab0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f03232e750;
T_2 ;
    %vpi_call 2 26 "$dumpfile", "regbank.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f03232e750 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f03234fab0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f03234fcf0_0, 0, 5;
    %pushi/vec4 4209703658, 0, 32;
    %store/vec4 v0x55f03234fc50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f920_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f032350100_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f032350100_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f03234fcf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f03234f920_0, 0, 1;
    %vpi_call 2 41 "$display", "T=%d, regSelSrc0=%h, regSelSrc1=%h, regSelDst=%h, RDWRBar=%b, CSBar=%b, regSrc0=%h, regSrc1=%h, regDst=%", $time, v0x55f03234fdc0_0, v0x55f03234fe90_0, v0x55f03234fcf0_0, v0x55f03234f9e0_0, v0x55f03234f920_0, v0x55f03234ff60_0, v0x55f032350030_0, v0x55f03234fc50_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f920_0, 0, 1;
    %vpi_call 2 46 "$display", "T=%d, regSelSrc0=%h, regSelSrc1=%h, regSelDst=%h, RDWRBar=%b, CSBar=%b, regSrc0=%h, regSrc1=%h, regDst=%", $time, v0x55f03234fdc0_0, v0x55f03234fe90_0, v0x55f03234fcf0_0, v0x55f03234f9e0_0, v0x55f03234f920_0, v0x55f03234ff60_0, v0x55f032350030_0, v0x55f03234fc50_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f03234fdc0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f03234f920_0, 0, 1;
    %vpi_call 2 52 "$display", "T=%d, regSelSrc0=%h, regSelSrc1=%h, regSelDst=%h, RDWRBar=%b, CSBar=%b, regSrc0=%h, regSrc1=%h, regDst=%", $time, v0x55f03234fdc0_0, v0x55f03234fe90_0, v0x55f03234fcf0_0, v0x55f03234f9e0_0, v0x55f03234f920_0, v0x55f03234ff60_0, v0x55f032350030_0, v0x55f03234fc50_0 {0 0 0};
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f03234f920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f03234fbb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55f03234fbb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %load/vec4 v0x55f03234fbb0_0;
    %pad/s 5;
    %store/vec4 v0x55f03234fcf0_0, 0, 5;
    %load/vec4 v0x55f03234fbb0_0;
    %muli 10, 0, 32;
    %store/vec4 v0x55f03234fc50_0, 0, 32;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %load/vec4 v0x55f03234fbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f03234fbb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f03234fbb0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55f03234fbb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %load/vec4 v0x55f03234fbb0_0;
    %pad/s 5;
    %store/vec4 v0x55f03234fdc0_0, 0, 5;
    %load/vec4 v0x55f03234fbb0_0;
    %pad/s 5;
    %store/vec4 v0x55f03234fe90_0, 0, 5;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f03234f9e0_0, 0, 1;
    %load/vec4 v0x55f03234fbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f03234fbb0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %delay 1000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regbank32_tb.v";
    "regbank32.v";
