library verilog;
use verilog.vl_types.all;
entity Plastic is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        probe_in        : in     vl_logic;
        is_long_probe   : in     vl_logic;
        COL             : in     vl_logic_vector(3 downto 0);
        probe_stat      : out    vl_logic;
        probe_out       : out    vl_logic
    );
end Plastic;
